80C51-Based 8-Bit Microcontrollers

DATA HANDBOOK

Philips Semiconductors



PHILIPS

8

80C51-Based 8-Bit Microcontrollers

Philips Semiconductors



PHILIPS

Philips Semiconductors and North American Philips Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and North American Philips Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and North American Philips Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and North American Philips Corporation customers using or selling Philips Semiconductors and North American Philips Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and North American Philips Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors and North American Philips Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright North American Philips Corporation, 1993

Philips Semiconductors

Preface

80C51-Based 8-Bit Microcontrollers

Microcontrollers from Philips Semiconductors

Philips Semiconductors supplies a wide range of microcontrollers based on mainstream architectures. By offering a large variety of product derivatives, Philips Semiconductors can meet a broad range of specific or unique application requirements. All of our microcontrollers are based on mainstream architectures to allow the user to take advantage of existing software and a vast array of third-party support.

Philips Semiconductors 8-bit microcontrollers are based on the popular 80C51 architecture. We offer most of the industry standard products in this architecture as well as a large selection of powerful derivative products. These derivatives offer a wide assortment of features, including: additional memory, A/D, PWM, additional timers, and many more. Many of the derivative microcontrollers have an I²C serial interface that allows them to be connected easily to over 70 other parts, increasing their capabilities even further. The I²C serial bus is covered in Section 2 of this book. Philips Semiconductors also offers the Controller Area Network (CAN) serial bus for automotive and industrial applications. This standard, developed by Bosch, offers high noise immunity and error correction for automotive and industrial environments. The CAN serial bus is covered in Section 5 of this book. The Low Power 80CL51 Family of derivatives may be found in Section 4. These devices operate over the wide voltage range of 1.8 - 6.0 volts and are ideal for portable and battery operations. This data book covers the 80C51 standard products and derivatives that Philips Semiconductors manufactures.

Philips Semiconductors 16-bit microcontroller family is based on the 68000 architecture. While these are called 16-bit microcontrollers, the 68000 CPU core architecture is 32-bit. This offers the user a great deal more processing power, when the need arises in a design to move from an 8-bit to a 16-bit microcontroller. Philips Semiconductors 16-bit microcontrollers are software compatible with existing 68000 code. As with our popular 8-bit microcontrollers, EPROM and OTP versions of our 16-bit products are available. The 16-bit microcontrollers are also covered in a separate data book.

Philips Semiconductors is developing a family of 32-bit microcontrollers based on the SPARC RISC architecture. This family of microcontrollers will offer the ultimate in processing power for those applications that are computation intensive in an embedded control environment.

Philips Semiconductors offers uncompromising quality, service, and support with all of its microcontroller products. For a complete family and the best in microcontroller products, look to Philips Semiconductors.

March 1993 iii

Product Status

80C51-Based 8-Bit Microcontrollers

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Contents

80C51-Based 8-Bit Microcontrollers

Preface	Ü
Product Status	i
Ordering Information	i
80C51 Microcontroller Family Features Guide	×
8051 Microcontroller Cross-Reference Guide	xii
80C51 Microcontroller Development System Support	xiv
Microcontroller Bulletin Boards	X
CMOS and NMOS 8-bit Microcontroller Family	χv
CMOS 16-bit Microcontroller Family	xxii
Philips 8-bit Microcontroller Demonstration and Evaluation Boards	xxi
Continuat 90051 Family	
Section 1 – 80C51 Family	,
80C51 Family Overview	3
80C51 Architecture	
Hardware Description	23
Programmer's Guide and Instruction Set	48
EPROM Products	103
8031AH/8051AH Data Sheet	107
80C31/80C51/87C51 Data Sheet	116
Section 2 – Inter-Intergrated (I ² C) Circuit Bus	
I ² C-bus Specification	136
12C Peripheral Selection Guide	155
82B715 Bus Extender	157
Section 3 – ACCESS.bus™ Technical Overview	
I ² C Bus Addresses	164
ACCESS.bus Development Kit	173
ACCESS.bus PC/AT Controller Board	175
Section 4 – Low Power 80CL51 Family Derivatives	
83CLXXX Family Overview	179
CL Quick Reference Chart	18
80CL51 Data Sheet	182
80CL32/80CL52 Data Sheet	217
8XCL410 Overview	248
80CL410 Overview 80CL410 Pata Sheet	254
83CL411 Data Sheet	274
80CL580/83CL580 Data Sheet	302
80CL781/83CL781 Data Sheet	346
OUOLIO 1100 OLIO I Data Olioti	J40
Section 5 - Control Area Network (CAN) Bus	
82C150 Data Sheet	420
82C200 Data Sheet	441
80C592/83C592/87C592 Data Sheet	479

Contents (Continued)

Section 6 – 80C51 Family Derivatives	
8xC51FB Overview	52
87C51FB Data Sheet	53
8XC52 Overview	54
8032AH/8052AH Data Sheet	55
80C32/80C52/87C52 Data Sheet	560
8XC053/54/55 Overview	58
83C053/83C054/87C054 Data Sheet	58
83C055/87C055 Data Sheet	60
8XC451 Overview	
80C451/83C451/87C451 Data Sheet	620
8XC524/8XC528 Overview	64
87C524 Data Sheet	642
80C528/83C528 Data Sheet	659
87C528 Data Sheet	676
80C550/83C550/87C550 Data Sheet	700
8XC552/562 Overview	718
80C552/83C552 Data Sheet	77
87C552 Data Sheet	797
80CE558/83CE558/89CE558 Data Sheet	817
80C562/83C562 Data Sheet	870
8XC575 Overview	
80C575/83C575/87C575 Data Sheet	900
8XC652/654 Overview	919
80C652/83C652 Data Sheet	924
87C652 Data Sheet	
83C654 Data Sheet	963
87C654 Data Sheet	
80CE654/83CE654 Data Sheet	
87C750 Data Sheet	1014
8XC751 Overview	
83C751/87C751 Data Sheet	1030
8XC752 Overview	1041
83C752/87C752 Data Sheet	1046
8XC851 Overview	1058
80C851/83C851	1060
83C852 Data Sheet	1075
Castina 7 Daniela anno 10 anno 14 Taola	
Section 7 – Development Support Tools	
Development Support Tools	
DB-51 CEIBO Development Board	
DS-51 CEIBO In-Circuit Emulator	
DS-752 CEIBO Emulator	1129
MP-51 CEIBO Programmer	
Metlink	
NOHAU EMUL51-PC – PC-based In-Circuit Emulator	
LCP 8051 Family Programmers	
PDS51 Development System for 80C51 and Derivatives	
S87C000KSD Development System for 80C51 and Derivatives	
OM4129 Symbolic Debugging Package XRAY51 for SDS 8051 Emulator	
OM4136 8051 C Cross-Compiler	
OM4142 (ASM51) Cross-Assembler Package for 80C51/8051-Based Systems	
OM4144 (PLMTI51) PL/M-51 Compiler Package for 80C51/8051-Based Systems	
SDS 8051 Stand-alone Debug Station for 80C51/8051-Based Systems	1178

March 1993 vi


Contents (Continued)


Se	ction 8 – P	Package Outlines				
	0586B	24-Pin (300 mils wide) Ceramic Dual In-Line with Quartz Window (F) Package	1187			
	0410D	24-Pin (300 mils wide) Plastic Dual In-Line (N) Package	1188			
	0589B	28-Pin (600 mils wide) Ceramic Dual In-Line with Quartz Window (F) Package	1189			
	0413B	28-Pin (600 mils wide) Plastic Dual In-line (N) Package	1190			
	SOT117	28-Pin Plastic Dual In-Line (N/P) Package	1191			
	0401F	28-Pin Plastic Leaded Chip Carrier (A) Package	1192			
	SOT136A	28-Pin Plastic SO (Small Outline) Dual In-Line (D/T) Package	1193			
	0590B	40-Pin (600 mils wide) Ceramic Dual In-line (F) Package, with Window (FA) Package	1194			
	0415C	40-Pin (600 mils wide) Plastic Dual In-Line (N) Package	1195			
	SOT129	40-Pin Plastic Dual In-Line (P/N) Package	1196			
	SOT158A	40-Pin Plastic VSO (Very Small Outline) Dual In-Line (D/T) Package	1197			
	1680	42-Pin Shrink Dip (NB) Package	1198			
	0403G	44-Pin Plastic Leaded Chip Carrier (A) Package	1199			
	SOT187	44-Pin Plastic Leaded Chip Carrier; Pocket Version Package	1200			
	1268C	44-Pin Square Ceramic Leaded Chip Carrier, J-Bend, with Quartz Window (L/LA) Package	1201			
	1472A	44-Lead CerQuad J-Bend (K) Package	1202			
	1118D	44-Pin Plastic Quad Flat Pack (B) (MEC) Package	1203			
	SOT205	44-Pin Plastic Quad Flat Pack Package	1204			
	SOT311	44-Pin Square Plastic Quad Flat Pack (B) Package	1205			
	SOT190	56-Pin Plastic VOS (Very Small Outline) Dual In-line (D/T) Package	1206			
	0414B	64-Pin (900 mils wide) Plastic Dual In-Line (N) Package	1207			
	SOT319	64-Pin Plastic Quad Flat Pack Package	1208			
	NO330	68-Pin Ceramic Leaded Chip Carrier, with Window Package	1209			
	0398E	68-Pin Plastic Leaded Chip Carrier (A) Package	1210			
	SOT188	68-Pin Plastic Leaded Chip Carrier (PLCC), Pocket Version Package	1211			
	1240C	68-Pin Lead Chip Carrier, J-Bend Package	1212			
	1473A	68-Lead CerQuad J-Bend (K) Package	1213			
	SOT219	80-Pin Plastic Quad Flat Pack (B) Package	1214			
	SOT318	80-Pin Plastic Quad Flat Pack (B) Package	1215			
Section 9 – North American Sales Offices, Representatives and Distributors						
Αp	pendix A -	Data Handbook Systems	1221			
Αp	pendix B -	Pin Configurations	1222			


March 1993 vii

Ordering Information

MICROCONTROLLER PRODUCTS







İΧ

80C51 microcontroller family features guide

Part Number	Program Security	Clock Frequency	Temp	erature Rang	es (°C)			Packages		
(ROMless)	Available?	(MHz)	0 to 70	-40 to +85	-55 to +125	PDIP	CDIP	PLCC	CLCC	PQFP
87C750	Υ	3.5 to 16	Х	Х		N24	F24	A28		
83C751	N	0.5 to 16	X	X	X	N24	· · · · ·	A28		
87C751	Ÿ	0.5 to 16	X	X	X	N24	F24	A28		l
83C752	N	3.5 to 16	X	Х		N28		A28		
87C752	Υ	3.5 to 16	Х	х	х	N28	F28	A28		
8051AH (8031AH)	N	3.5 to 15	Х	×		N40		A44	<u> </u>	
80C51B (80C31B)	Y	0.5 to 33	Х	х	X	N40		A44	l	B44
87C51	Υ	0.5 to 33	Х	х	х	N40	F40	A44	K44	B44
80CL51 (80CL31)	N	0 to 12 (1)		X		N40 (2)				B44
83CL410 (80CL410)	N	0 to 12 (1)		х		N40 (2)				
83C451 (80C451)	N	3.5 to 16	X	Х	Х	N64		A68	L68	
87C451	Y	0.5 to 16	Х	Х	X	N64		A68	L68	
83C550 (80C550)	Υ	3.5 to 16	Х	Х		N40		A44		
87C550	Υ	3.5 to 16	Х	х		N40	F40	A44	K44	
83C851 (80C851)	Υ	1.2 to 12	Х	Х		N40		A44		B44
83C852	Y	1 to 6	×	-		(die only)				
83CL580	N	0 to 16 (1)		×		(3)		<u> </u>		B64
87C51FB	Y	3.5 to 16	X			N40	F40	A44	K44	
8052AH (8032AH)	N	3.5 to 15	Х	X		N40		A44		
80C52 (80C32)	Y	3.5 to 20	X	×		N40		A44		B44
87C52	Y	3.5 to 20	X	X	Х	N40	F40	A44	K44	B44
80CL52 (80CL32)	N	1.2 to 16 (1)		Х		N40				B44
83C652 (80C652)	Y	1.2 to 16	X	х	-40 to +125	N40		A44		B44
87C652	Υ	1.2 to 20	Х	х	х	N40	F40	A44	K44	
83C575 (80C575)	Y	4 to 16	X		Х	N40		A44		B44
87C575	Y	4 to 16	Х		Х	N40	F40	A44	K44	B44
83C552 (80C552)	N	1.2 to 30	X	х	-40 to +125	1110		A68	10.7-7	B80
87C552	Y	1.2 to 16	Х					A68	K68	
83C562 (80C562)	N N	1.2 to 16	X	х	-40 to +125			A68	1100	
83C053	N	3.5 to 12	Х			42 SDIP				
83C054	N	3.5 to 12	Х			42 SDIP	_			
87C054	N N	3.5 to 12	X			42 SDIP				
87C055	N N	3.5 to 20	X			42 SDIP				
83C654	Y	1.2 to 16	X	х	-40 to +125	N40		A44		B44
87C654	Υ	1.2 to 16	Х	х	Х	N40	F40	A44	K44	B44
83CE654	Y	1.2 to 16	х	х						B44
83CL781	N	0 to 16 (1)		Х		N40				B44
87C524	Υ	3.5 to 20	Х	Х		N40	F40	A44	K44	B44
83C592 (80C592)	N	1.2 to 16		х				A68	K68	
87C592	Y	1.2 to 16	Х					A68	K68	
83C528 (80C528)	Y	1.2 to 16	Х	Х		N40		A44		B44
87C528	Υ	3.5 to 20	Х	Х		N40	F40	A44	K44	B44

¹⁾ Oscillator options start from 32kHz.

March 1993 xi

²⁾ Also available in VSO40 package.

³⁾ Also available in VSO56 Package.

80C51 microcontroller family features guide

Memory Counter 1/0 Serial External Comments/ Part Number (ROMless) ROM **EPROM** RAM Timers Ports Interfaces Interrupts Special Features 2-3/8 Lowest cost, 24-pin Skinny DIP 87C750 1K 64 1 (16-bit) 83C751 2K 64 1 (16-bit) 2-3/8 I2C (bit) 2 Low-Cost 24-pin Skinny DIP I2C (bit) 64 1 (16-bit) 2-3/8 2 Low-Cost 24-pin Skinny DIP 87C751 2K 64 I2C (bit) 2 5 Channel 8-bit A/D, PWM Output 83C752 2K 1 (16-bit) 2-5/8 87C752 2K 64 1 (16-bit) 2-5/8 I2C (bit) 2 5 Channel 8-bit A/D, PWM Output 4K 4 UART 2 NMOS 8051AH (8031AH) 128 2 2 80C51B (80C31B) 4K 128 2 4 UART **CMOS** UART 2 CMOS 87C51 4K 128 2 4 2 4 UART 10 Low Voltage (1.8V to 6V), Low Power 80CL51 (80CL31) 4K 128 2 4 12C 10 Low Voltage (1.8V to 6V), Low Power 83CL410 (80CL410) 4K 128 7 83C451 (80C451) 4K 128 2 UART 2 Extended I/O, Processor Bus Interface 87C451 4K 128 2 7 UART 2 Extended I/O, Processor Bus Interface 4 2 83C550 (80C550) 4K 128 2 + Watchdog UART 8 Channel 8-bit A/D 2 8 Channel 8-bit A/D 2 + Watchdog 4 UART 87C550 4K 128 83C851 (80C851) 4K 128 4 UART 2 256 Bytes EEPROM, 80C51 Pin-for-Pin Compatible 83C852 256 2 (16-bit) 2/8 Smartcard Controller with 2K EEPROM 6K (Data, Code) Cryptograhpic Calc Unit 83CL580 6K 256 3 + Watchdog 5 UART, I2C 10 4 Channel 8-bit A/D, PWM Output, Low Voltage (2.5V to 6V), Low Power 87C51FB 8K 256 3 + PCA 4 UART 2 PCA with capture, compare, and PWM functions 4 UART 2 8052AH (8032AH) 8K 256 3 NMOS 256 3 4 2 80C51 Pin Compatible with Twice the 80C52 (80C32) 8K UART Memory and 3rd timer. 256 UART 2 87C52 8K 3 4 (see above) 80CL52 (80CL32) Low Voltage (1.8V to 6V), Low Power 8K 256 3 4 UART 2 8K 256 2 4 UART, I2C 2 80C51 Pin Compatible with Twice 83C652 (80C652) Memory and I2C 2 4 UART, I2C 2 87C652 8K 256 (see above) 83C575 (80C575) 256 3 + PCA 4 UART 2 High Reliability, with Low Voltage Detect, + Watchdog Osc Fail Detect, Analog Comparators, PCA 87C575 8K 256 (see above) 4 UART 2 (see above) 83C552 (80C552) 8K 256 3 + Watchdog 6 UART, I2C 2 8 Channel 10-bit A/D, 2 PWM Outputs, Capture/Compare Timer 87C552 8K 3 + Watchdog UART, I2C 2 256 6 (see above) 6 2 83C562 (80C562) 8K 256 3 + Watchdog UART 8 Channel 8-bit A/D, 2 PWM Outputs, Capture/Compare Timer On-Screen Display, 9 PWM Outputs, 8K 192 2 (16-bit) 2 83C053 35 3 Software A/D Inputs 83C054 16K 192 2 (16-bit) 3.5 2 (see above) 87C054 16K 192 2 (16-bit) 3.5 2 (see above) 87C055 3.5 2 256 2 (16-bit) (see above, extra RAM added) 83C654 16K 256 UART, I2C 80C51 Pin Compatible with 4X Program Memory, 256 RAM, and I2C 16K UART, I2C 87C654 256 2 4 2 (see above) 16K 2 UART, I2C 2 83CE654 256 4 83C654 with Reduced Electro Magnetic Interference (EMI) 83CL781 16K 256 4 UART, I2C 3 10 Low Voltage (1.8V to 6V), Low Power 87C524 16K 512 3 + Watchdog 4 UART, I2C (bit) 2 512 RAM 83C592 (80C592) 16K 3 + Watchdog UART, CAN CAN Bus Controller with 8 x 10-bit A/D, 512 6 2 PWM outputs, Capture/Compare Timer 87C592 16K 512 3 + Watchdog 6 UART, CAN 6 (see above) Large Memory for High Level Languages 83C528 (80C528) 32K 512 3 + Watchdog 4 UART, I2C (bit) 2 87C528 32K 512 3 + Watchdog UART, I2C (bit) 2 Large Memory for High Level Languages

Note: all combinations of part type, speed, temperature, and package may not be available.

March 1993 xii

8031AH/8051AH

PIN DESCRIPTIONS

	PIN NO.			
MNEMONIC DIP LCC		TYPE	NAME AND FUNCTION	
V _{SS}	20	22	1	Ground: 0V reference.
V _{CC}	40	44	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	1–8	2–9	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}).
P2.0-P2.7	21–28	24–31	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{II}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	10–17	11, 13–19	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{II}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	ı	RxD (P3.0): Serial input port
	11	13	0	TxD (P3.1): Serial output port
	12	14	- 1	INTO (P3.2): External interrupt
	13	15	1	INT1 (P3.3): External interrupt
	14	16	1	T0 (P3.4): Timer 0 external input
	15	17	- 1	T1 (P3.5): Timer 1 external input
	16	18	0	WR (P3.6): External data memory write strobe
	17	19	0	RD (P3.7): External data memory read strobe
RST	9	10	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .
ALE	30	33	1/0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	29	32	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA	31	35	I	External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH.
XTAL1	19	21	ı	Crystal 1: Input to the inverting oscillator amplifier.
XTAL2	18	20	0	Crystal 2: Output from the inverting oscillator amplifier and input to the internal clock generator circuits.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL2 should be driven while XTAL1 is connected to ground. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum


high and low times specified in the data sheet must be observed.

DESIGN CONSIDERATIONS

At power-on, the voltage on V_{CC} and RST should come up at the same time for a proper start-up.

8031AH/8051AH

BLOCK DIAGRAM




8031AH/8051AH

PART NUMBER SELECTION

PHILI	IPS	PHILIPS NOF	RTH AMERICA			
ROMIess	ROM	ROMless	ROM	TEMPERATURE °C AND PACKAGE	FREQ. MHz	NUMBER DRAWING
MAF8031AH2-12P	MAF8051AH-2P	SCN8031HACN40 SCN8051HACN40		-40 to +85, Plastic Dual In-Line Package	12	0415C
MAB8031AH2-12P MAB8051AH-2P		SCN8031HCCN40	SCN8051HCCN40	0 to +70, Plastic Dual In-Line Package	12	0415C
		SCN8031HCFN40	SCN8051HCFN40	0 to +70, Plastic Dual In-Line Package	15	0415C
		SCN8031HAFN40	SCN8051HAFN40	-40 to +85, Plastic Dual In-Line Package	15	0415C
MAB8031AH2-12WP	MAB8051AH-2WP	SCN8031HCCA44	SCN8051HCCA44	0 to +70, Plastic Leaded Chip Carrier	12	0403G
MAF8031AH2-12WP	MAF8051AH-2WP	SCN8031HACA44	SCN8051HACA44	–40 to +85, Plastic Leaded Chip Carrier	12	0403G
		SCN8031HCFA44	SCN8051HCFA44	0 to +70, Plastic Leaded Chip Carrier	15	0403G
		SCN8031HAFA44	SCN8051HAFA44	–40 to +85, Plastic Leaded Chip Carrier	15	0403G

LOGIC SYMBOL



8031AH/8051AH

DESCRIPTION

The Philips 8031AH/8051AH is a high-performance microcontroller fabricated with Philips high-density highly reliable +5V, depletion-load, N-channel, silicon-gate, N500 MOS process technology. It provides the hardware features, architectural enhancements and instructions that are necessary to make it a powerful and cost-effective controller for applications requiring up to 64k bytes of program memory and/or up to 64k bytes of data storage.

The 8051AH contains a $4k \times 8$ read-only program memory, a 128×8 read-only data memory, 32 I/O lines, two 16-bit counter/timers, a five-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits. The 8031AH is identical, except that it lacks the program memory. For systems that require extra capability, the 8051AH can be expanded using standard TTL compatible memories and byte oriented peripheral controllers.

The 8051AH microcontroller, like its 8048 predecessor, is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12MHz crystal, 58% of the instructions execute in 1µs, 40% in 2µs and multiply and divide require only 4µs.

FEATURES

- Reduced supply current
- 4k × 8 ROM (8051AH)
- 128 × 8 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timer/event counters
- High-performance full-duplex serial channel
- External memory expandable to 128k
- Boolean processor
- Industry standard 8051 architecture:
 - Non-paged jumps
 - Direct addressing
 - Four 8-register banks
- Stack depth up to 128-bytes
- Multiply, divide, subtract, compare
- Most instructions execute in 1µs
- 4µs multiply and divide

PIN CONFIGURATIONS




Table 2. Serial Codes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.2 (V _{PP})
Program user EPROM	296H	_*	V _{PP}
Verify user EPROM	296H	V _{IH}	V_{IH}
Program key EPROM	292H	_*	V_{PP}
Verify key EPROM	292H	V _{IH}	V _{IH}
Program security bit 1	29AH	_*	V_{PP}
Program security bit 2	298H	_*	V_{PP}
Verify security bits	29AH	V _{IH}	V_{IH}
Read signature bytes	294H	V _{IH}	V _{IH}

NOTE:

Program Verification

The EPROM array can be verified by placing the part in the programming mode as described above and forcing the V_{PP} pin to the V_{OH} level. Four machine cycles after addressing a location the contents of the addressed location will appear on Port 1.

87C751 and 87C752 Signature Bytes

The signature bytes for the 87C751 and 87C752 are read differently and are in different locations than those on the 87C51. Due to its reduced pin count, the part has to be put into "Signature Byte Read Mode" by

placing a 10-bit serial data stream on the Reset pin. The proper code and the conditions of P0.1 and P0.2, for this mode, are shown in Table 2.

Once the part has been placed into the Signature Byte Read Mode, the signature bytes can be read by the same procedure as a normal verification of locations 01EH and 01FH. The values are:

01EH = 15H indicates the part is made by Philips

01FH = 91H - 87C751 01FH = 95H - 87C752

Programming Features

The 87C751 has all of the special programming features incorporated within its EPROM array that the 87C51 has. It has an encryption key table and two security bits (lock bits). These function exactly as they do in the 87C51. They are programmed or verified by sending the proper code over the RESET pin (see Table 2) and then following the 87C751 programming procedure as described previously.

Erasure Characteristics

The erasure procedure is exactly the same as that described for the 87C51.

Pulsed from V_{IH} to V_{IL} and returned to V_{IH}.

EPROM Erasure

Erasure of the EPROM occurs when the chip is exposed to light with wavelengths shorter than 4000 angstroms. Sunlight and fluorescent lighting have wavelengths in this range, so exposure to these light sources over an extended period of time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. It is recommended, for this reason, that an opaque label be placed over the window. If the part is subject to elevated temperatures or an environment where solvents are used, Kapton tape (Fluorglas part number 2345-5 or its equivalent) can be used.

The recommended erasure procedure is to expose the chip to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 20 to 40 minutes, at a distance of 1 inch, is adequate.

Programming the 87C751 and 87C752

The 87C751 and 87C752 are programmed using a Quick-pulse programming algorithm that is similar to that used for the 87C51. It differs from the 87C51 in that a serial data

stream is used to place the 87C751 in the programming mode.

Figure 3 shows a block diagram of the programming configuration for the 87C751. Port pin P0.2 is used for the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used for the program (PGM) signal.

Port 3 accepts the address input for the EPROM location to be programmed. Both the high and low components of the eleven-bit address are presented to the part through port 3. Multiplexing of the address components is performed using ASEL (P0.0).

Port 1 is used as a bidirectional data bus during programming and verify operations. During the programming mode, it accepts the byte to be programmed. In the verify mode, it returns the contents of the specified address location.

The X1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C751 into various programming modes. This pattern consists of a 10-bit code with the LSB send first. Each bit is synchronized to the clock input X1.

To program the 87C751 the part must be put into the programming mode by presenting the proper serial code (see Table 2) to the RESET pin. To do this RESET should be held high for at least two machine cycles. Port pins P0.1 and P0.2 will be at VOH as a result of this, but they must be driven high prior to sending the serial data stream on the RESET pin. The serial data bits can now be transmitted over the RESET pin placing the 87C751 into one of the programming modes. Following the transmission of the last data bit, the reset pin should be held low.

Next the address information for the location to be programmed is placed on Port 3 and ASEL is used to perform the address multiplexing. ASEL should be driven high and then Port 3 driven with the high-order address bits. ASEL is then driven low, latching the high-order bits internally. Port 3 can now be driven with the low 8 bits of the address, completing the addressing of the location to be programmed.

A high-voltage V_{PP} level is now applied to the V_{PP} input. This sets Port 1 as an input port. The data to be programmed to the EPROM array should be placed on Port 1. A series of 25 programming pulses is now applied to the PGM pin (P0.1) to program the addressed EPROM location.





Table 1. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0

NOTES:

- 1. "0" = valid low for that pin, "1" = valid high for that pin.
- 2. $V_{PP} = 12.75 \pm 0.25 V$.
- 3. $V_{CC} = 5V \pm 10\%$ during programming and verification.
- * ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100ms (±10μs) and high for a minimum of 10μs.



Program Verification

If lock bit 2 has not been programmed the on-chip program memory can be read out for program verification. To verify the contents of the program memory, the address of the location to be read is applied to ports 1 and 2 as shown in Figure 2. The other pins are held at the "Verify Code Data" levels indicated in Table 1. The contents of the addressed location will appear on port 0. For this operation external pull-ups are required on port 0 as shown in Figure 2. Note that if the encryption table has been programmed the data presented at port 0 will be the exclusive

NOR of the program byte with a byte from the encryption table.

Signature Bytes

The 87C51 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C51 manufactured by Philips.

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates the part is made by

	Philips	
(031H) =	90H 87C451	9BH 87C528
	92H 87C51	9CH 87C592
	94H 87C552	9DH 87C524
	96H 87C550	9EH 87C598
	97H 87C52	9FH 87C598
	99H 87C654	B0H 87C575
	/87C652	B2H 87C51FB
	9AH 80C52	

80C51 family EPROM products

EPROM PRODUCTS

Most of the 80C51 derivative products offered by Philips are supported with an EPROM version. Currently available EPROM parts are the 87C51, 87C451, 87C552, 87C52, 87C752, and the 87C751. EPROM versions of the 87C550, 87C652, 87C654, and 87C528 are now in development.

All EPROM products are available in both windowed DIP and OTP package configurations. The windowed DIP package allows the EPROM to be erased under a strong UV light source, making program development easier and faster. The OTP (One Time Programmable) version cannot be erased because there is no window through which the die could be exposed to UV light. While the EPROM can only be programmed once in the OTP package, the part costs less than in windowed DIP and therefore offers an advantage for those not desiring to use the masked ROM version of the part.

The EPROM products are fully supported on the industry standard EPROM programmers.

Programming the 87C51

The setup for programming the microcontroller is shown in Figure 1. Note that the part is running with a 4 to 6 MHz oscillator. The clock must be running because the device is executing internal address and program data transfers during the programming.

To program the 87C51, the address of the EPROM location to be programmed is applied to ports 1 and 2 as shown in Figure 1. The code byte to be programmed into this location is applied to port 0. RST, PSEN, and the pins of ports 2 and 3 specified in Table 1 are held at the "Program Code Data" levels specified in the table. The ALE/PROG is then pulsed low 25 times to program the addressed location.

Encryption Table

The encryption table is a feature of the 87C51, and its derivatives, that protects the code from being easily read by anyone other than the programmer. The encryption table is 16 to 64 bytes of code, depending on the microcontroller, that are exclusive NORed with the program code data as it is read out. The first byte is XNORed with the first location read, the second with the second read, etc. through the sixteenth byte read. The seventeenth byte is XNORed with the first byte of the encryption table, the

eighteenth with the second, etc. and on in sixteen-byte groups.


After the Encryption table has been programmed the user has to know its contents in order to correctly decode the program code data. The encryption table itself cannot be read out.

The encryption table is programmed in the same manner as the program memory, but using the "Pgm Encryption Table" levels specified in Table 1. After the encryption table is programmed, verification cycles will produce only encrypted information.

Lock Bit

There are two lock bits on the 87C51 that, when set, prevent the program data memory from being read out or programmed further. To program the lock bits, repeat the programming sequence using the "Pgm Lock Bit" levels specified in Table 1.

After the first lock bit is programmed, further programming of the code memory or the encryption table is disabled. The other lock bit can of course still be programmed. With only lock bit one programmed, the memory can still be read out for program verification. After the second lock bit is programmed, it is no longer possible to read out (verify) the program memory.



XRL A,Rn Bytes: 1 Cycles: 1 0 1 0 **Encoding:** Operation: **XRL** $(A) \leftarrow (A) \lor (R_n)$ XRL A, direct Bytes: 2 Cycles: 0 direct address 0 1 1 0 1 0 1 Encoding: Operation: XRL $(A) \leftarrow (A) \lor (direct)$ XRL A,@Ri Bytes: Cycles: 0 1 0 1 i Encoding: Operation: **XRL** $(A) \leftarrow (A) \lor (R_i)$ XRL A,#data Bytes: 2 Cycles: 1 1 0 0 1 0 0 immediate data Encoding: Operation: **XRL** $(A) \leftarrow (A) \lor \#data$ XRL direct,A Bytes: 2 Cycles: 1 0 1 1 0 0 1 0 direct address Encoding: Operation: XRL $(direct) \leftarrow (direct) \lor (A)$ XRL direct,#data Bytes: 3 Cycles: 2 0 1 1 0 0 direct address **Encoding:**

t address immediate data

(dir

XRL

Operation:

 $(direct) \leftarrow (direct) + \#data$

80C51 family programmer's guide and instruction set

XCHD A,@Ri

Function: **Exchange Digit**

Description: XCHD exchanges the low-order nibble of the Accumulator (bits 3-0), generally representing a hexadecimal

or BCD digit, with that of the internal RAM location indirectly addressed by the specified register. The

high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.

Example: R0 contains the address 20H. The Accumulator holds the value 36H (00110110B). Internal RAM location

20H holds the value 75H (01110101B). The instruction,

XCHD A.@R0

will leave RAM location 20H holding the value 76H (01110110B) and 35H (00110101B) in the Accumulator.

Bytes: Cycles:

0 1 1 1 1 i **Encoding:**

Operation: **XCHD**

 $(A_{3-0}) \rightleftharpoons ((Ri_{3-0}))$

XRL <dest-byte>,<src-byte>

Function: Logical Exclusive-OR for byte variables

Description: XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the

results in the destination. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

(Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.)

Example:

If the Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) then the instruction,

XRL A.RO

will leave the Accumulator holding the value 69H (01101001B).

When the destination is a directly addressed byte, this instruction can complement combinations of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the Accumulator at run-time. The instruction.

XRL P1.#00110001B

will complement bits 5, 4, and 0 of output Port 1.

80C51 family programmer's guide and instruction set

SWAP Α

Function: Swap nibbles within the Accumulator

Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the Accumulator (bits 3-0 and bits

7-4). The operation can also be thought of as a four-bit rotate instruction. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,

SWAP A

leaves the Accumulator holding the value 5CH (01011100B).

Bytes: Cycles:

0 0 1 0 0 Encoding:

Operation: **SWAP**

 $(A_{3-0}) \rightleftharpoons (A_{7-4})$

XCH A,<byte>

Function: Exchange Accumulator with byte variable

Description: XCH loads the Accumulator with the contents of the indicated variable, at the same time writing the original

Accumulator contents to the indicated variable. The source/destination operand can use register, direct, or

register-indirect addressing.

Example: R0 contains the address 20H. The Accumulator holds the value 3FH (00111111B). Internal RAM location

20H holds the value 75H (01110101B). The instruction,

will leave the RAM location 20H holding the values 3FH (00111111B) and 75H (01110101B) in the

Accumulator.

XCH A,Rn

Bytes: 1 Cycles:

1 0 0 1 1 r **Encoding:**

Operation: XCH

 $(A) \rightleftharpoons (R_n)$

XCH A,direct

Bytes: 2 Cycles: 1

0 0 1 1 1 0 1 **Encoding:**

direct address

Operation: **XCH**

(A)

(direct)

XCH A,@Ri

Bytes: Cycles: 1

0 0 0 1 1 **Encoding:**

XCH Operation:

 $(A) \rightleftharpoons ((R_i))$

SUBB A, <src-byte>

Function: Subtract with borrow

Description: SUBB subtracts the indicated variable and the carry flag together from the Accumulator, leaving the result

in the Accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C otherwise. (If C was set *before* executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the Accumulator along with the source operand.) AC is set if a borrow is needed for bit 3, and cleared otherwise. OV is set if a borrow is needed into bit 6. but not into bit 7, or into bit 7, but not bit 6.

When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number

The source operand allows four addressing modes: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C9H (11001001B), register 2 holds 54H (01010100B), and the carry flag is set.

The instruction,

SUBB A,R2 will leave the value 74H (01110100B) in the Accumulator, with the carry flag and AC cleared but OV set.

Notice that 0C9H minus 54H is 75H The difference between this and the above result is due to the carry (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or

multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction

SUBB A,Rn

Bytes: 1 Cycles: 1

Encoding: 1 0 0 1 1 r r r

Operation: SUBB

 $(A) \leftarrow (A) - (C) - (R_n)$

SUBB A, direct

Bytes: 2 Cycles: 1

Encoding: 1 0 0 1 0 1 0 1 direct address

Operation: SUBB

 $(A) \leftarrow (A) - (C) - (direct)$

SUBB A,@Ri

Bytes: 1 Cycles: 1

Encoding: 1 0 0 1 0 1 1 i

Operation: SUBB

 $(A) \leftarrow (A) - (C) - (R_i)$

SUBB A,#data

Bytes: 2 Cycles: 1

Encoding: 1 0 0 1 0 1 0 0 immediate data

Operation: SUBB

 $(A) \leftarrow (A) - (C) - (\#data)$

80C51 family programmer's guide and instruction set

SETB <bit>

Function: Set Bit

Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly addressable bit. No

other flags are affected.

Example: The carry flag is cleared. Output Port 1 has been written with the value 34H (00110100B). The instructions,

SETB C SETB P1.0

will leave the carry flag set to 1 and change the data output on Port 1 to 35H (00110101B).

SETB C

Bytes: 1 Cycles: 1

Encoding: 1 1 0 1 0 0 1 1

Operation: SETB

(C) ← 1

SETB bit

Bytes: 2 Cycles: 1

Encoding: 1 1 0 1 0 0

bit address

1 0

Operation:

SETB (bit) \leftarrow 1

SJMP rel

Function: Short Jump

Description: Program control branches unconditionally to the address indicated. The branch destination is computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice.

Therefore, the range of destinations allowed is from 128 bytes preceding this instruction to 127 bytes

following it.

Example: The label "RELADR" is assigned to an instruction at program memory location 0123H. The instruction,

98

SJMP RELADR

will assemble into location 0100H. After the instruction is executed, the PC will contain the value 0123H.

(*Note:* Under the above conditions the instruction following SJMP will be at 102H. Therefore, the displacement byte of the instruction will be the relative offset (0123H-0102H) = 21H. Put another way, an

SJMP with a displacement of 0FEH would be a one-instruction infinite loop.)

Bytes: 2 Cycles: 2

Encoding: 1 0 0 0 0 0 0 0 rel. address

Operation: SJMP

 $(PC) \leftarrow (PC) + 2$ $(PC) \leftarrow (PC) + rel$

80C51 family programmer's guide and instruction set

80C51 Family

RR A

Function: Rotate Accumulator Right

Description: The eight bits in the Accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No

flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,

RR A

leaves the Accumulator holding the value 0E2H (11100010B) with the carry unaffected.

Bytes: 1 Cycles: 1

Encoding: 0 0 0 0 0 0 1 1

Operation: RR

 $(A_n) \leftarrow (A_{n+1}), n = 0 - 6$

 $(A7) \leftarrow (A0)$

RRC A

Function: Rotate Accumulator Right through the Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves

into the carry flag; the original state of the carry flag moves into the bit 7 position. No other flags are

affected.

Example: The Accumulator holds the value 0C5H (11000101B), and the carry is zero. The instruction,

RRC A

leaves the Accumulator holding the value 62 (01100010B) with the carry set.

Bytes: 1 Cycles: 1

Encoding: 0 0 0 1 0 0 1 1

Operation: RRC

 $(A_n) \leftarrow (A_{n+1}), \ n=0-6$

 $(A7) \leftarrow (C)$ $(C) \leftarrow (A0)$

80C51 family programmer's guide and instruction set

RL A

Function: Rotate Accumulator Left

Description: The eight bits in the Accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No

flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,

DI A

leaves the Accumulator holding the value 8BH (10001011B) with the carry unaffected.

Bytes: 1 Cycles: 1

Encoding: 0 0 1 0 0 0 1 1

Operation: RL

 $(A_{n+1}) \leftarrow (A_n)$, n = 0 - 6

 $(A0) \leftarrow (A7)$

RLC A

Function: Rotate Accumulator Left through the Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into

the carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B), and the carry is zero. The instruction,

RLC A

leaves the Accumulator holding the value 8BH (10001010B) with the carry set.

Bytes: 1 Cycles: 1

Encoding: 0 0 1 1 0 0 1 1

Operation: RLC

 $(A_{n+1}) \leftarrow (A_n), n = 0 - 6$

(A0) ← (C) (C) ← (A7)

80C51 family programmer's guide and instruction set

RET

Function: Return from subroutine

Description: RET pops the high- and low-order bytes of the PC successively from the stack, decrementing the Stack

Pointer by two. Program execution continues at the resulting address, generally the instruction

immediately following an ACALL or LCALL. No flags are affected.

Example: The Stack Pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH contain the

values 23H and 01H, respectively. The instruction,

RET

will leave the Stack Pointer equal to the value 09H. Program execution will continue at location 0123H.

Bytes: 1 Cycles: 2

Encoding: 0 0 1 0 0 0 1 0

Operation: RET

 $(PC_{15-8}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$ $(PC_{7-0}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$

RETI

Function: Return from interrupt

Description: RETI pops the high- and low-order bytes of the PC successively from the stack, and restores the interrupt

logic to accept additional interrupts at the same priority level as the one just processed. The Stack Pointer is left decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower- or same-level interrupt has been pending when the RETI instruction is executed, that one instruction will be executed

before the pending interrupt is processed.

Example: The Stack Pointer originally contains the value 0BH. An interrupt was detected during the instruction

ending at location 0122H. Internal RAM locations 0AH and 0BH contain the values 23H and 01H,

respectively. The instruction,

RETI

will leave the Stack Pointer equal to 09H and return program execution to location 0123H.

Bytes: 1 Cycles: 2

Encoding: 0 0 1 1 0 0 1 0

Operation: RETI

 $\begin{aligned} (PC_{15-8}) &\leftarrow ((SP)) \\ (SP) &\leftarrow (SP) - 1 \\ (PC_{7-0}) &\leftarrow ((SP)) \\ (SP) &\leftarrow (SP) - 1 \end{aligned}$

80C51 family programmer's guide and instruction set

POP direct

Function:

Pop from stack

Description:

The contents of the internal RAM location addressed by the Stack Pointer is read, and the Stack Pointer is decremented by one. The value read is then transferred to the directly addressed byte indicated. No flags

are affected.

Example:

The Stack Pointer originally contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H, and internal RAM locations 30H through 32H contains the value 32H

the values 20H, 23H, and 01H, respectively. The instruction sequence,

POP DPL

will leave the Stack Pointer equal to the value 30H and the Data Pointer set to 0123H. At this point the instruction,

direct address

POP SF

will leave the Stack Pointer set to 20H. Note that in this special case the Stack Pointer was decremented to 2FH before being loaded with the value popped (20H).

to 21 11 belove being loaded with the value popped (20

0

0 0

Encoding: 1

Operation:

POP $(direct) \leftarrow ((SP))$

0 1

(SP) ← (SP) – 1

PUSH direct

Function:

Push onto stack

Description:

The Stack Pointer is incremented by one. The contents of the indicated variable is then copied into the

internal RAM location addressed by the Stack Pointer. Otherwise no flags are affected.

Example:

On entering an interrupt routine the Stack Pointer contains 09H. The Data Pointer holds the value 0123H.

The instruction sequence,

PUSH DPL PUSH DPH

will leave the Stack Pointer set to 0BH and store 23H and 01H in internal RAM locations 0AH and 0BH,

respectively.

Bytes: 2 Cycles: 2

Cycles:

Encoding: 1 1

0 0 0 0 0 direct address

Operation: PUSH

 $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (direct)$

80C51 family programmer's guide and instruction set

ORL C,<src-bit>

Function: Logical-OR for bit variables

Description: Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state otherwise. A slash

("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are

affected.

Example: Set the carry flag if and only if P1.0 = 1, ACC.7 = 1, or OV = 0:

ORL C,P1.0 ;LOAD CARRY WITH INPUT PIN P10
ORL C,ACC.7 ;OR CARRY WITH THE ACC. BIT 7
ORL C,/OV ;OR CARRY WITH THE INVERSE OF OV.

ORL C,bit

Bytes: 2 Cycles: 2

Encoding: 0 1 1 1 0 0 1 0 bit address

Operation: ORL

 $(C) \leftarrow (C) \lor (bit)$

ORL C,/bit

Bytes: 2 Cycles: 2

Encoding: 1 0 1 0 0 0 0 0 bit address

Operation: ORL

 $(C) \leftarrow (C) \lor (\overline{bit})$

Encoding:

Operation:

0 1 0 0

ORL A, direct Bytes: Cycles: 0 1 0 0 0 1 0 1 direct address Encoding: Operation: ORL $(A) \leftarrow (A) \lor (direct)$ ORL A,@Ri Bytes: 1 Cycles: 1 0 0 0 1 1 i **Encoding:** Operation: ORL $(A) \leftarrow \ (A) \lor ((R_i))$ ORL A,#data Bytes: 2 Cycles: 0 0 1 0 0 immediate data Encoding: ORL Operation: $(A) \leftarrow (A) \lor \#data$ ORL direct,A Bytes: 2 Cycles: 1 0 1 0 0 0 0 1 0 direct address **Encoding:** Operation: ORL $(direct) \leftarrow (direct) \lor (A)$ ORL direct,#data Bytes: 3 Cycles: 2

0 1 1

direct address

immediate data

March 1993 92

(direct) ← (direct) ∨ #data

80C51 family programmer's guide and instruction set

NOP

Function: No Operation

Description: Execution continues at the following instruction. Other than the PC, no registers or flags are affected.

It is desired to produce a low-going output pulse on bit 7 of Port 2 lasting exactly 5 cycles. A simple Example:

SETB/CLR sequence would generate a one-cycle pulse, so four additional cycles must be inserted. This

may be done (assuming are enabled) with the instruction sequence,

CLR P2.7 NOP NOP

NOP NOP

SETB P2.7

Bytes: Cycles: 1

0 0 0 0 0 0 0 Encoding:

Operation: NOP

 $(PC) \leftarrow (PC) + 1$

ORL <dest-byte>,<src-byte>

Function: Logical-OR for byte variables

Description: ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the

destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the Accumulator holds 0C3H (11000011B) and R0 holds 55H (01010101B) then the instruction,

ORL A,R0

will leave the Accumulator holding the value 0D7H (11010111B).

When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the Accumulator at run-time. The instruction,

ORL P1,#00110010B

will set bits 5, 4, and 1 of output Port 1.

ORL A,Rn

Bytes: 1 Cycles:

0 0 1 r r Encoding:

Operation: ORL

 $(A) \leftarrow (A) \vee (R_n)$

80C51 family programmer's guide and instruction set

MOVX @Ri,A

Bytes: 1 Cycles: 2

Encoding: 1 1 1 1 0 0 1 i

Operation: MOVX

 $((R_i)) \leftarrow (A)$

MOVX @DPTR,A

Bytes: 1 Cycles: 2

Encoding: 1 1 1 1 0 0 0 0

Operation: MOVX

 $((DPTR)) \leftarrow (A)$

MUL AB

Function: Multiply

Description: MUL AB multiplies the unsigned eight-bit integers in the Accumulator and register B. The low-order byte

of the sixteen-bit product is left in the Accumulator, and the high-order byte in B. If the product is greater than 255 (0FFH) the overflow flag is set; otherwise it is cleared. The carry flag is always cleared.

Example: Originally the Accumulator holds the value 80 (50H). Register B holds the value 160 (0A0H). The

instruction,

MUL AB

will give the product 12,800 (3200H), so B is changed to 32H (00110010B) and the Accumulator is cleared.

The overflow flag is set, carry is cleared.

Bytes: 1 Cycles: 4

Encoding: 1 0 1 0 0 1 0 0

Operation: MUL

 $(A)_{7-0} \leftarrow (A) \times (B)$

(B)₁₅₋₈

80C51 family programmer's guide and instruction set

80C51 Family

MOVC A,@A+PC

Bytes: 1 Cycles: 2

Encoding: 1 0 0 0 0 0 1 1

Operation: MOVC

 $(PC) \leftarrow (PC) + 1$ $(A) \leftarrow ((A) + (PC))$

MOVX <dest-byte>,<src-byte> (Not implemented in the 8XC752 or 8XC752)

Function: Move External

Description: The MOVX instru

The MOVX instructions transfer data between the Accumulator and a byte of external data memory, hence the "X" appended to MOV. There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For somewhat larger arrays, port pins can be used to output higher-order address bits. These pins would be controlled by an output instruction preceding the MOVX.

In the second type of MOVX instruction, The Data Pointer generates a sixteen-bit address. P2 outputs the high-order eight address bits (the contents of DPH) while P0 multiplexes the low-order eight bits (DPL) with data. The P2 Special Function Register retains its previous contents while the P2 output buffers are emitting the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64k bytes), since no additional instructions are needed to set up the output ports.

It is possible in some situations to mix the two MOVX types. A large RAM array with its high-order address lines driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to P2 followed by a MOVX instruction using R0 or R1.

Example:

An external 256 byte RAM using multiplexed address/data lines is connected to the 8051 Port 0. Port 3 provides control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and 34H. Location 34H of the external RAM holds the value 56H. The instruction sequence,

MOVX A,@R1 MOVX @R0,A

copies the value 56H into both the Accumulator and external RAM location 12H.

MOVX A,@Ri

Bytes: 1 Cycles: 2

Encoding: 1 1 1 0 0 0 1 i

Operation: MOVX

 $(A) \leftarrow ((R_i))$

MOVX A,@DPTR

Bytes: 1 Cycles: 2

Encoding: 1 1 1 0 0 0 0 0

Operation: MOVX

 $(A) \leftarrow ((DPTR))$

MOV DPTR.#data16

Function: Load Data Pointer with a 16-bit constant

The Data Pointer is loaded with the 16-bit constant indicated. The 16-bit constant is loaded into the second Description:

and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte (DPL)

holds the low-order byte. No flags are affected.

This is the only instruction which moves 16 bits of data at once.

Example: The instruction.

MOV DPTR,#1234H

will load the value 1234H into the Data Pointer: DPH will hold 12H and DPL will hold 34H.

Bytes: 3 Cycles: 2

0 0 0 Encoding: MOV

immed. data15-8

immed. data7-0

Operation:

 $(DPTR) \leftarrow (\#data_{15-0})$

DPH ☐ DPL ← #data₁₅₋₈ ☐#data₇₋₀

0 0

MOVC A,@A+<base-reg>

Move Code byte Function:

Description: The MOVC instructions load the Accumulator with a code byte, or constant from program memory. The

address of the byte fetched is the sum of the original unsigned eight-bit Accumulator contents and the contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the Accumulator; otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the

low-order eight bits may propagate through higher-order bits. No flags are affected.

Example: A value between 0 and 3 is in the Accumulator. The following instructions will translate the value in the

Accumulator to one of four values defined by the DB (define byte) directive:

REL PC: INC MOVC A,@A+PC RET DB 66H 77H DB DB 88H DB 99H

If the subroutine is called with the Accumulator equal to 01H, it will return with 77H in the Accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the Accumulator instead.

MOVC A,@A+DPTR

Bytes: Cycles: 2

0 1 0 0 Encoding: 1 0 1 1

MOVC Operation:

 $(A) \leftarrow ((A) + (DPTR))$

80C51 family programmer's guide and instruction set

80C51 Family

MOV @Ri,direct

> Bytes: 2 Cycles: 2

0 1 0 0 1 1 i **Encoding:**

direct address

Operation:

 $((R_i)) \leftarrow (direct)$

 $((R_i)) \leftarrow \#data$

MOV @Ri,#data

> Bytes: Cycles:

0 1 **Encoding:** Operation:

1 1 0 1 1 i immediate data MOV

MOV <dest-bit>,<src-bit>

Function: Move bit data

Description: The Boolean variable indicated by the second operand is copied into the location specified by the first

operand. One of the operands must be the carry flag; the other may be any directly addressable bit. No

other register or flag is affected.

Example: The carry flag is originally set. The data present at input Port 3 is 11000101B. The data previously written

to output Port 1 is 35H (00110101B). The instruction sequence,

MOV P1.3,C MOV C.P3.3 MOV P1.2,C

will leave the carry cleared and change Port 1 to 39H (00111001B).

MOV C,bit

Bytes: 2 Cycles:

1 0 0 0 1 bit address 0 **Encoding:**

Operation: MOV $(C) \leftarrow (bit)$

MOV bit,C


Bytes: 2 Cycles: 2

0 0 0 bit address **Encoding:**

Operation: MOV

 $(bit) \leftarrow (C$

80C51 family programmer's guide and instruction set



*MOV A,direct		
Bytes:	2	
Cycles:	1	
Encoding: Operation:	1 1 1 0 0 1 0 1 MOV (A) ← (direct)	direct address
MOV A,@Ri		
Bytes:	1	
Cycles:	1	
Encoding:	1 1 1 0 0 1 1 i	
Operation:	MOV $(A) \leftarrow (R_i)$	
MOV A,#data		
Bytes:	2	
Cycles:	1	
Encoding:	0 1 1 1 0 1 0 0	immediate data
Operation:	MOV	
	(A) ← #data	
MOV Rn,A Bytes:	1	
Cycles:	1	
-	1 1 1 1 1 1 1 1 1 1	
Encoding:	1 1 1 1 1 r r r	
-		
Encoding: Operation:	1 1 1 1 1 r r r MOV	
Encoding: Operation: MOV Rn,direct	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	
Encoding: Operation: MOV Rn,direct Bytes:	$\begin{array}{ c c c c c c }\hline 1 & 1 & 1 & 1 & r & r & r\\\hline MOV & & & & & & \\ (R_n) \leftarrow & (A) & & & & \\ \end{array}$	
Encoding: Operation: MOV Rn,direct Bytes: Cycles:		direct address
Encoding: Operation: MOV Rn,direct Bytes: Cycles: Encoding:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	direct address
Encoding: Operation: MOV Rn,direct Bytes: Cycles:		direct address
Encoding: Operation: MOV Rn,direct Bytes: Cycles: Encoding: Operation:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	direct address
Encoding: Operation: MOV Rn,direct Bytes: Cycles: Encoding: Operation:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	direct address
Encoding: Operation: MOV Rn,direct Bytes: Cycles: Encoding: Operation: MOV Rn,#data	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	direct address
Encoding: Operation: MOV Rn,direct Bytes: Cycles: Encoding: Operation: MOV Rn,#data Bytes:	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	direct address
Encoding: Operation: MOV Rn,direct Bytes: Cycles: Encoding: Operation: MOV Rn,#data Bytes: Cycles:	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

^{*}MOV A,ACC is not a valid instruction.

80C51 family programmer's guide and instruction set

LJMP addr16 (Implemented in 87C751 and 87C752 for in-circuit emulation only.)

Function: Long Jump

Description: LJMP causes an unconditional branch to the indicated address, by loading the high-order and low-order

bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore be

anywhere in the full 64k program memory address space. No flags are affected.

Example: The label "JMPADR" is assigned to the instruction at program memory location 1234H. The instruction,

LJMP JMPADR

at location 0123H will load the program counter with 1234H.

Bytes: Cycles: 2

0 0 0 0 0 **Encoding:**

0 0 addr15-addr8 addr7-addr0 1 LJMP

 $((SP)) \leftarrow addr_{15-8}$

Operation:

MOV <dest-byte>,<src-byte>

> Function: Move byte variable

Description: The byte variable indicated by the second operand is copied into the location specified by the first operand.

The source byte is not affected. No other register or flag is affected.

This is by far the most flexible operation. Fifteen combinations of source and destination addressing

modes are allowed.

Example: Internal RAM location 30H holds 40H. The value of RAM location 40H is 10H. The data present at input

port 1 is 11001010B (0CAH). The instruction sequence,

MOV R0.#30H :R0 < = 30HMOV A,@R0 A < = 40HMOV R1 < 40H**R1,A** MOV B,@R1 B < = 10H

MOV @R1,P1 ;RAM (40H) < = 0CAH MOV P2.P1 :P2 #0CAH

leaves the value 30H in register 0, 40H in both the Accumulator and register 1, 10H in register B, and

0CAH (11001010B) both in RAM location 40H and output on port 2.

MOV A,Rn

Bytes: 1 Cycles: 1

1 1 r гг Encoding:

Operation: MOV

 $(A) \leftarrow (R_0)$

JZ rel

Function: Jump if Accumulator Zero

Description:

If all bits of the Accumulator are zero, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are

affected.

Example:

The Accumulator originally holds 01H. The instruction sequence,

JZ LABEL1 DEC A JZ LABEL2

will change the Accumulator to 00H and cause program execution to continue at the instruction identified by the label LABEL2.

Bytes: 2 Cycles: 2

Encoding: 0 1 1 0 0 0 0 0

rel. address

Operation:

JZ $(PC) \leftarrow (PC) + 2$

IF A = 0

THEN (PC) \leftarrow (PC) + rel

LCALL addr16

Function: Long Call

Description:

LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first), incrementing the Stack Pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64k-byte program memory address space. No flags are affected.

Example:

Initially the Stack Pointer equals 07H. The label "SUBRTN" is assigned to program memory location 1234H. After executing the instruction,

LCALL SUBRTN

at location 0123H, the Stack Pointer will contain 09H, internal RAM locations 08H and 09H will contain 26H and 01H, and the PC will contain 1235H.

Bytes: 3 Cycles: 2

Encoding: 0

0 0 0 1 0 0 1 0 addr15-addr8 addr7-addr0

Operation:

 $(PC) \leftarrow (PC) + 3$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{7-0})$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{15-8})$ $(PC) \leftarrow addr_{15-0}$

LCALL

80C51 family programmer's guide and instruction set

JNC rel

Function: Jump if Carry Not set

Description: If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next instruction. The

branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.

Example: The carry flag is set. The instruction sequence,

JNC LABEL1 CPL C JNC LABEL2

will clear the carry and cause program execution to continue at the instruction identified by the label

LABEL2.

Bytes: 2 Cycles: 2

Encoding: 0 1 0 1 0 0 0 0 rel. address

Operation: JNC

(PC) ← (PC) + 2 IF (C) = 0 THEN (PC) ← (PC) + rel

JNZ rel

Function: Jump if Accumulator Not Zero

Description: If any bit of the Accumulator is a one, branch to the indicated address; otherwise proceed with the next

instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are

affected.

Example: The Accumulator originally holds 00H. The instruction sequence,

JNZ LABEL1 INC A JNZ LABEL2

will set the Accumulator to 01H and continue at label LABEL2.

Bytes: 2 Cycles: 2

Encoding: 0 1 1 1 0 0 0 0 rel. address

Operation: JNZ

(PC) ← (PC) + 2 IF A ≠ 0 THEN (PC) ← (PC) + rel

JMP @A+DPTR

Function: Jump indirect

Add the eight-bit unsigned contents of the Accumulator with the sixteen-bit data pointer, and load the Description:

resulting sum to the program counter. This will be the address for subsequent instruction fetches. Sixteen-bit addition is performed (modulo 2¹⁶): a carry-out from the low-order eight bits propagates through the higher-order bits. Neither the Accumulator nor the Data Pointer is altered. No flags are affected.

Example:

An even number from 0 to 6 is in the Accumulator. The following sequence of instructions will branch to

one of four AJMP instructions in a jump table starting at JMP TBL:

MOV DPTR,#JMP_TBL **JMP** @A+DPTR JMP_TBL: AJMP **LABELO**

AJMP LABEL1 AJMP LABEL2 AJMP LABEL3

If the Accumulator equals 04H when starting this sequence, execution will jump to label LABEL2. Remember that AJMP is a two-byte instruction, so the jump instructions start at every other address.

Bytes: 1 2 Cycles:

0 1 1 0 0 Encoding:

Operation: **JMP**

 $(PC) \leftarrow (A) + (DPTR)$

JNB bit,rel

Function: Jump if Bit Not set

Description: If the indicated bit is a zero, branch to the indicated address; otherwise proceed with the next instruction.

The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified.

No flags are affected.

Example: The data present at input port 1 is 11001010B. The Accumulator holds 56H (01010110B). The instruction

sequence,

JNB P1.3,LABEL1 JNB ACC.3,LABEL2

will cause program execution to continue at the instruction at label LABEL2.

Bytes: 3 2 Cycles:

0 0 1 0 0 0 bit address rel. address 1 0 Encoding:

Operation: **JNB**

 $(PC) \leftarrow (PC) + 3$ IF (bit) = 0THEN $(PC) \leftarrow (PC) + rel$

80C51 family programmer's guide and instruction set

JBC bit,rel

Function:

Jump if Bit is set and Clear bit

Description:

If the indicated bit is a one, branch to the address indicated; otherwise proceed with the next instruction. The bit will not be cleared if it is already a zero. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

Note: When this instruction is used to test an output pin, the value used as the original data will read from

the output data latch, not the input pin.

Example:

The Accumulator holds 56H (01010110B). The instruction sequence,

JBC ACC.3,LABEL1 JBC ACC.2,LABEL2

will cause program execution to continue at the instruction identified by the LABEL2, with the Accumulator

modified to 52H (01010010B).

Bytes: 3 Cycles: 2

Encoding:

0 0 0 1 0 0 0 0

bit address

rel. address

Operation:

 $(PC) \leftarrow (PC) + 3$ IF (bit) = 1 THEN (bit) \leftarrow 0 $(PC) \leftarrow (PC) + rel$

JBC

JC rel

Function:

Jump if Carry is set

Description:

If the carry flag is set, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte

to the PC, after incrementing the PC twice. No flags are affected.

Example:

The carry flag is cleared. The instruction sequence,

JC LABEL1 CPL C JC LABEL2

will set the carry and cause program execution to continue at the instruction identified by the label

LABEL2.

Bytes: 2

Cycles: 2

Encoding:

0 1 0 0 0 0 0 0

rel. address

Operation: Jo

 $(PC) \leftarrow (PC) + 2$ IF (C) = 1THEN

 $(PC) \leftarrow (PC) + rel$

INC DPTR

Function: Increment Data Pointer

Description: Increment the 16-bit data pointer by 1. A 16-bit increment (modulo 2¹⁶) is performed; an overflow of the

low-order byte of the data pointer (DPL) from 0FFH to 00H will increment the high-order byte (DPH). No

flags are affected.

This is the only 16-bit register which can be incremented.

Example: Registers DPH and DPL contain 12H and 0FEH, respectively. The instruction sequence,

INC DPTR
INC DPTR
INC DPTR

will change DPH and DPL to 13H and 01H.

Bytes: 1 Cycles: 2

Encoding: 1 0 1 0 0 0 1 1

Operation: INC

 $(DPTR) \leftarrow (DPTR) + 1$

JB bit,rel

Function: Jump if Bit set

Description: If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The

branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. *The bit tested is not modified.* No

flags are affected.

Example: The data present at input port 1 is 11001010B. The Accumulator holds 56 (01010110B). The instruction

sequence,

JB P1.2,LABEL1 JB ACC.2,LABEL2

will cause program execution to branch to the instruction at label LABEL2.

Bytes: 3 Cycles: 2

Encoding: 0 0 1 0 0 0 0 0 bit address rel. address

Operation: JB

(PC) ← (PC) + 3 IF (bit) = 1 THEN

 $(PC) \leftarrow (PC) + rel$

80C51 family programmer's guide and instruction set

INC	 oy	ie>

Function: Increment

Description: INC increments the indicated variable by 1. An original value of 0FFH will overflow to 00H. No flags are

affected. Three addressing modes are allowed: register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be

read from the output data latch, not the input pins.

Example: Register 0 contains 7EH (01111110B). Internal RAM locations 7EH and 7FH contain 0FFH and 40H,

respectively. The instruction sequence,

INC @R0 INC R0 INC @R0

will leave register 0 set to 7FH and internal RAM locations 7EH and 7FH holding (respectively) 00H and

41H.

INC A

Bytes: 1 Cycles: 1

Encoding: 0 0 0 0 0 1 0 0

Operation: INC

 $(A) \leftarrow (A) + 1$

INC Rn

Bytes: 1 Cycles: 1

Encoding: 0 0 0 0 1 r r r

Operation:

INC

 $(R_n) \leftarrow (R_n) + 1$

INC direct

Bytes: 2 Cycles: 1

Encoding: 0 0 0 0 0 1 0 1 direct address

Operation: INC

(direct) ← (direct) + 1

INC @Ri

Bytes: 1 Cycles: 1

Encoding: 0 0 0 0 0 1 1 i

Operation: INC

 $((R_i)) \leftarrow ((R_i)) + 1$

DJNZ <byte>,<rel-addr>

Function: Decrement and Jump if Not Zero

Description: DJNZ decre

DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00H will underflow to 0FFH. No flags are affected. The branch destination would be computed by adding the signed relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example:

Internal RAM locations 40H, 50H, and 60H contain the values 01H, 70H, and 15H, respectively. The instruction sequence,

DJNZ 40H,LABEL_1 DJNZ 50H,LABEL_2 DJNZ 60H,LABEL_3

will cause a jump to the instruction at LABEL_2 with the values 00h, 6FH, and 15H in the three RAM locations. The first jump was *not* taken because the result was zero.

This instruction provides a simple was of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The instruction sequence,

MOV R2,#8

TOGGLE: CPL P1.7

DJNZ R2,TOGGLE

will toggle P1.7 eight times, causing four output pulses to appear at bit 7 of output Port 1. Each pulse will last three machine cycles, two for DJNZ and one to alter the pin.

DJNZ Rn.rel

Bytes: 2 Cycles: 2

Encoding: 1 1 0 1 1 r r r

rel. address

direct data

rel. address

Operation: DJNZ

 $(PC) \leftarrow (PC) + 2$ $(R_n) \leftarrow (R_n) - 1$ IF $(R_n) > 0$ or $(R_n) < 0$ THEN

 $(PC) \leftarrow (PC) + rel$

0 1

DJNZ direct,rel

Encoding:

Bytes: 3 Cycles: 2

Operation: DJNZ

1 1 0 1 0 1

(PC) ← (PC) + 2 (direct) ← (direct) − 1 IF (direct) > 0 or (direct) < 0 THEN (PC) ← (PC) + rel

80C51 family programmer's guide and instruction set

DIV AB

Function: Divide

Description: DIV AB divides the unsigned eight-bit integer in the Accumulator by the unsigned eight-bit integer in

register B.

The Accumulator receives the integer part of the quotient; register B receives the integer remainder. The

carry and OV flags will be cleared.

Exception: if B had originally contained 00H, the values returned in the Accumulator and B-register will be

undefined and the overflow flag will be set. The carry flag is cleared in any case.

Example: The Accumulator contains 251 (0FBH or 11111011B) and B contains 18 (12H or 00010010B). The

DIV AB

will leave 13 in the Accumulator (0DH or 00001101B) and the value 17 (11H or 00010001B) in B, since 251

= (13 x 18) + 17. Carry and OV will both be cleared.

Bytes: 1

Cycles: 4

Encoding: 1 0 0 0 0 1 0 0

Operation: DIV

 $(A)_{15\text{-}8} \leftarrow (A)/(B)$

 $(B)_{7-0}$

80C51 family programmer's guide and instruction set



Function: Decrement

Description: The variable indicated is decremented by 1. An original value of 00H will underflow to 0FFH. No flags are affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original data will be

read from the output data latch, not the input pin.

Example: Register 0 contains 7FH (01111111B). Internal RAM locations 7EH and 7FH contain 00H and 40H,

respectively. The instruction sequence,

DEC @R0 DEC R0 DEC @R0

will leave register 0 set to 7EH and internal RAM locations 7EH and 7FH set to 0FFH and 3FH.

DEC A

Bytes: 1 Cycles: 1

Encoding: 0 0 0 1 0 1 0 0

Operation: DEC

 $(A) \leftarrow (A) - 1$

DEC Rn

Bytes: 1 Cycles: 1

Encoding: | 0 0 0 1 | 1 r r r

Operation: DEC

 $(R_n) \leftarrow (R_n) - 1$

DEC direct

Bytes: 2 Cycles: 1

Encoding: 0 0 0 1 0 1 0 1 direct address

Operation: DEC

 $(direct) \leftarrow (direct) - 1$

DEC @Ri

Bytes: 1 Cycles: 1

Encoding: 0 0 0 1 0 1 1 i

Operation: DEC

 $((R_i)) \leftarrow ((R_i)) - 1$

DA A

Function:

Decimal-adjust Accumulator for Addition

Description:

DA A adjusts the eight-bit value in the Accumulator resulting from the earlier addition of two variable (each in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.

If Accumulator bits 3-0 are greater than nine (xxx1010-xxx1111), or if the AC flag is one, six is added to the Accumulator, producing the proper BCD digit in the low-order nibble. This internal addition would set the carry flag if a carry-out of the low-order four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.

If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxx-111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carry-out of the high-order bits, but wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.

All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by adding 00H, 06H, 60H, or 66H to the Accumulator, depending on initial Accumulator and PSW conditions.

Note: DA A cannot simply convert a hexadecimal number in the Accumulator to BCD notation, nor does DA A apply to decimal subtraction.

Example:

The Accumulator holds the value 56H (01010110B) representing the packed BCD digits of the decimal number 56. Register 3 contains the value 67H (01100111B) representing the packed BCD digits of the decimal number 67. The carry flag is set.. The instruction sequence,

ADDC A,R3

will first perform a standard two's-complement binary addition, resulting in the value 0BEH (10111110B) in the Accumulator. The carry and auxiliary carry flags will be cleared.

The Decimal Adjust instruction will then alter the Accumulator to the value 24H (00100100B), indicating the packed BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56, 67, and the carry-in. The carry flag will be set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum 56, 67, and 1 is 124.

BCD variables can be incremented or decremented by adding 01H or 99H. If the Accumulator initially holds 30H (representing the digits of 30 decimal), the the instruction sequence,

ADD A,#99H DA A

will leave the carry set and 29H in the Accumulator, since 30 + 99 = 129. The low-order byte of the sum can be interpreted to mean 30 - 1 = 29.

Bytes: 1 Cycles: 1

Encoding:

1	1	0	1	0	1	0	0	

Operation: DA

For the second section of the section of the second section of the section of the second section of the section of th

IF $[[(A_{7-4}) > 9] \lor [(C) = 1]]$ THEN $(A_{7-4}) \leftarrow (A_{7-4}) + 6$

CPL A

Function: Complement Accumulator

Description: Each bit of the Accumulator is logically complemented (one's complement). Bits which previously

contained a one are changed to a zero and vice-versa. No flags are affected.

Example: The Accumulator contains 5CH (01011100B). The instruction,

CPL A

will leave the Accumulator set to 0A3H (10100011B).

Bytes: 1 Cycles: 1

Encoding: 1 1 1 1 0 1 0 0

Operation: CPL

 $(A) \leftarrow (A)$

CPL bit

Function: Complement bit

Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and vice-versa.

No other flags are affected. CLR can operate on the carry or any directly addressable bit.

Note: When this instruction is used to modify an output pin, the value used as the original data will be read

from the output data latch, not the input pin.

Example: Port 1 has previously been written with 5DH (01011101B). The instruction sequence,

CPL P1.1 CPL P1.2

will leave the port set to 5BH (01011011B).

CPL C

Bytes: 1 Cycles: 1

Encoding: 1 0 1 1 0 0 1 1

Operation: CPL

(C) ←] (C)

CPL bit

Bytes: 2 Cycles: 1

Encoding: 1 0 1 1 0 0 1 0 bit address

Operation: CPL

(bit) \leftarrow (bit)

80C51 family programmer's guide and instruction set

CLR A

Function: Clear Accumulator

Description: The Accumulator is cleared (all bits reset to zero). No flags are affected.

Example: The Accumulator contains 5CH (01011100B). The instruction,

CLR A

will leave the Accumulator set to 00H (0000000B).

Bytes: 1 Cycles: 1

Encoding: 1 1 1 0 0 1 0 0

Operation: CLR

 $(A) \leftarrow 0$

CLR bit

Function: Clear bit

Description: The indicated bit is cleared (reset to zero). No other flags are affected. CLR can operate on the carry flag

or any directly addressable bit.

Example: Port 1 has previously been written with 5DH (01011101B). The instruction,

CLR P1.2

will leave the port set to 59H (01011001B).

CLR C

Bytes: 1 Cycles: 1

Encoding: 1 1 0 0 0 0 1 1

Operation: CLR

(C) ← 0

CLR bit

Bytes: 2 Cycles: 1

Encoding: 1 1 0 0 0 0 1 0 bit address

Operation: CLR

(bit) \leftarrow 0

```
CJNE A,#data,rel
         Bytes:
                     3
                     2
        Cycles:
                      1
                          0
                              1 1
                                         0
                                             1
                                                 0 0
                                                                immediate data
                                                                                       rel. address
    Encoding:
    Operation:
                     (PC) \leftarrow (PC) + 3
                     IF (A) <> data
THEN
                                     (PC) ← (PC) + relative offset
                     IF (A) < data
                     THEN
                                     (C) \leftarrow 1
                     ELSE
                                     (C) \leftarrow 0
CJNE Rn,#data,rel
         Bytes:
                     3
        Cycles:
                     2
                                                                immediate data
                                                                                       rel. address
                          0
                              1
    Encoding:
                     (PC) \leftarrow (PC) + 3

IF(R_n) <> data
    Operation:
                     THÈÑ
                                     (PC) \leftarrow (PC) + relative offset
                     IF (R<sub>n</sub>) < data
                     THEN
                                     (C) \leftarrow 1
                     ELSE
                                     (C) \leftarrow 0
CJNE @Ri,#data,rel
         Bytes:
                     3
        Cycles:
                    2
                     1
                                         0
                                                                immediate data
                                                                                       rel. address
                          0
                              1 1
                                             1
                                                 1 i
    Encoding:
    Operation:
                     (PC) \leftarrow (PC) + 3
                     \hat{IF}((R_i)) < > data
                     THÈN
                                     (PC) \leftarrow (PC) + relative offset
                     IF((R_i)) < data
                     THEN
                                     (C) \leftarrow 1
                    ELSE
                                     (C) \leftarrow 0
```

CJNE <dest-byte>,<src-byte>,rel

Function:

Compare and Jump if Not Equal

Description:

CJNE compares the magnitudes of the first two operands, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of <dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is cleared. Neither operand is affected.

The first two operands allow four addressing mode combinations: the Accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.

Example:

The Accumulator contains 34H. Register 7 contains 56H. The first instruction in the sequence,

CJNE R7,#60H,NOT_EQ; R7 = 60H.

NOT_EQ JC REQ_LOW; IF R7 < 60H.

; ... R7 > 60H.

sets the carry flag and branches to the instruction at label NOT_EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than 60H.

If the data being presented to Port 1 is also 34H, then the instruction,

WAIT: CJNE A,P1,WAIT

clears the carry flag and continues with the next instruction in sequence, since the Accumulator does equal the data read from P1. (If some other value was being input on P1, the program will loop at this point until the P1 data changes to 34H.)

CJNE A,direct,rel

Bytes: 3
Cycles: 2

Cycles: 2

Encoding: 1 0 1 1 0 1 0 1

direct address rel. address

Operation:

(PC) ← (PC) + 3 IF (A) < > (direct) THEN

(PC) ← (PC) + relative offset

IF (A) < (direct)
THEN.

....

 $(C) \leftarrow 1$

ELSE

 $(C) \leftarrow 0$

80C51 family programmer's guide and instruction set

ANL C,<src-bit>

Function: Logical-AND for bit variables

Description: If the Boolean value of the source bit is a logical 0 then clear the carry flag; otherwise leave the carry flag in the current state. A clear ("") proceeding the convent in the assembly leaguest indicates that the logical

in its current state. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No

other flags are affected.

Only direct addressing is allowed for the source operand.

Example: Set the carry flag if, and only if, P1.0 = 1, ACC.7 = 1, and OV = 0:

MOV C,P1.0 ;LOAD CARRY WITH INPUT PIN STATE
ANL C,ACC.7;AND CARRY WITH ACCUM. BIT 7

ANL C,/OV ;AND WITH INVERSE OF OVERFLOW FLAG

ANL C,bit

Bytes: 2 Cycles: 2

Encoding: 1 0 0 0 0 0 1 0 bit address

Operation: ANL

 $(C) \leftarrow (C) \land (bit)$

ANL C,/bit

Bytes: 2 Cycles: 2

Encoding: 1 0 1 1 0 0 0 0 bit address

Operation: ANL

 $(C) \leftarrow (C) \land \exists (bit)$

immediate data

68

80C51 Family

ANL A,Rn Bytes: Cycles: 0 0 1 r r Encoding: Operation: ANL $(A) \leftarrow (A) \land (R_n)$ ANL A, direct Bytes: 2 Cycles: 1 0 1 0 1 1 0 1 direct address Encoding: Operation: ANL $(A) \leftarrow (A) \land (direct)$ ANL A,@Ri Bytes: Cycles: 0 0 1 0 1 i Encoding: Operation: ANL $(A) \leftarrow (A) \wedge ((R_i))$ ANL A,#data Bytes: 2 Cycles: 0 0 1 immediate data **Encoding:** Operation: ANL $(A) \leftarrow (A) \land \#data$ ANL direct,A Bytes: 2 Cycles: 0 0 1 0 0 1 0 direct address Encoding: ANL Operation: $(A) \leftarrow (direct) \land (A)$ ANL direct,#data Bytes: 3 Cycles: 2 0 1 0 1 0 0 1 1 direct address Encoding:

(direct) ← (direct) ∧ #data .

March 1993

Operation:

80C51 family programmer's guide and instruction set

AJMP addr11

Function: Absolute Jump

Description: AJMP transfers program execution to the indicated address, which is formed at run-time by concatenating

the high-order five bits of the PC (*after* incrementing the PC twice), opcode bits 7-5, and the second byte of the instruction. The destination must therefore be within the same 2k block of program memory as the

first byte of the instruction following AJMP.

Example: The label "JMPADR" is at program memory location 0123H. The instruction,

AJMP JMPADR

is at location 0345H and will load the PC with 0123H.

Bytes: 2 Cycles: 2

Encoding: a10 a9 a8 0 0 0 0 1

a7 a6 a5 a4 a3 a2 a1 a0

Operation: AJMP

(PC) ← (PC) + 2

(PC₁₀₋₀) ← page address

ANL <dest-byte>,<src-byte>

Function: Logical-AND for byte variables

Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores the results in the destination variable. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct

address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be

read from the output data latch, *not* the input pins.

Example: If the Accumulator holds 0C3H (11000011B) and register 0 holds 55H (01010101B) then the instruction,

ANL A,R0

will leave 41H (01000001B) in the Accumulator.

When the destination is a directly addressed byte, this instruction will clear combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the Accumulator at run-time. The instruction,

ANL P1.#0111001B

will clear bits 7, 3, and 2 of output port 1.

ADDC A,<src-byte>

Function: Add with Carry

Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the Accumulator contents,

leaving the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag

indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) with the carry flag set.

The instruction,

ADDC A,R0

will leave 6EH (01101110B) in the Accumulator with AC cleared and both the Carry flag and OV set to 1.

ADDC A,Rn

Bytes: 1 Cycles: 1

Encoding: 0 0 1 1 1 r r r

Operation: ADDC

 $(A) \leftarrow (A) + (C) + (R_n)$

ADDC A, direct

Bytes: 2 Cycles: 1

Encoding: 0 0 1 1 0 1 0 1 direct address

Operation: ADDC

 $(A) \leftarrow (A) + (C) + (direct)$

ADDC A,@Ri

Bytes: 1 Cycles: 1

Encoding: 0 0 1 1 0 1 1 i

Operation: ADDC

 $(A) \leftarrow (A) + (C) + ((R_i))$

ADDC A,#data

Bytes: 2 Cycles: 1

Encoding: 0 0 1 1 0 1 0 0 immediate data

Operation: ADDC

 $(A) \leftarrow (A) + (C) + \#data$

ADD A,<src-byte>

Function: Ad

Description: ADD adds the byte variable indicated to the Accumulator, leaving the result in the Accumulator. The carry

and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared

otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two

positive operands, or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B). The instruction,

ADD A,R0

will leave 6DH (01101101B) in the Accumulator with the AC flag cleared and both the Carry flag and OV

set to 1.

ADD A,Rn

Bytes: 1 Cycles: 1

Encoding: 0 0 1 0 1 r r r

Operation: ADD

 $(A) \leftarrow (A) + (R_n)$

ADD A, direct

Bytes: 2 Cycles: 1

Encoding: 0 0 1 0 0 1 0 1 direct address

Operation: ADD

(A) ← (A) + (direct)

ADD A,@Ri

Bytes: 1 Cycles: 1

Encoding: 0 0 1 0 0 1 1 i

Operation: ADD

 $(A) \leftarrow (A) + ((R_i))$

ADD A,#data

Bytes: 2 Cycles: 1

Encoding: 0 0 1 0 0 1 0 0 immediate data

Operation: ADD

 $(A) \leftarrow (A) + \#data$

80C51 family programmer's guide and instruction set

INSTRUCTION DEFINITIONS

ACALL addr11

Function: Absolute Call

Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the

PC twice to obtain the address of the following instruction, then pushes the 16-bit result onto the stack (low-order byte first) and increments the Stack Pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, opcode bits 7-5, and the second byte of the instruction. The subroutine called must therefore start within the same 2k block of the

program memory as the first byte of the instruction following ACALL. No flags are affected.

Example: Initially SP equals 07H. The label "SUBRTN" is at program memory location 0345 H. After executing the

64

instruction,

ACALL SUBRTN

at location 0123H, SP will contain 09H, internal RAM locations 08H and 09H will contain 25H and 01H.

respectively, and the PC will contain 0345H.

Bytes: 2 2 Cycles:

a10a9 a8 1 0 0 1 Encoding:

a7 a6 a5 a4 a3 a2 a1 a0

Operation:

ACALL

 $(PC) \leftarrow (PC) + 2$

 $(SP) \leftarrow (SP) + 1$ $(SP) \leftarrow (PC_{7-0})$

 $(SP) \leftarrow (SP) + 1$

 $(SP) \leftarrow (PC_{15-8})$

(PC₁₀₋₀) ← page address

Table 7. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	BYTE	OSCILLATOR PERIOD
BOOLEAN	VARIABLE MANIPULA	ATION (Continued)		
JB	rel	Jump if direct bit is set	2	24
JNB	rel	Jump if direct bit is not set	2	24
JBC	bit,rel	Jump if direct bit is set and clear bit	3	24
PROGRAM	BRANCHING			
ACALL	addr11	Absolute subroutine call	2	24
LCALL	addr16	Long subroutine call	3	24
RET		Return from subroutine	1	24
RETI		Return from interrupt	1	24
AJMP	addr11	Absolute jump	2	24
LJMP	addr16	Long jump	3	24
SJMP	rel	Short jump (relative addr)	2	24
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	24
JZ	rel	Jump if Accumulator is zero	2	24
JNZ	rel	Jump if Accumulator is not zero	2	24
CJNE	A,direct,rel	Compare direct byte to A _{CC} and jump if not equal	3	24
CJNE	A,#data,rel	Compare immediate to A _{CC} and jump if not equal	3	24
CJNE	RN,#data,rel	Compare immediate to register and jump if not equal	3	24
CJNE	@Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	24
DJNZ	Rn,rel	Decrement register and jump if not zero	2	24
DJNZ	direct,rel	Decrement direct byte and jump if not zero	3	24
NOP		No operation	1	12

All mnemonics copyrighted © Intel Corporation 1980

Table 7. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	вуте	OSCILLATOR PERIOD
DATA TRA	NSFER (Continued)			
MOV	A,#data	Move immediate data to Accumulator	2	12
MOV	Rn,A	Move Accumulator to register	1	12
MOV	Rn, direct	Move direct byte to register	2	24
MOV	RN,#data	Move immediate data to register	2	12
MOV	direct,A	Move Accumulator to direct byte	2	12
MOV	direct,Rn	Move register to direct byte	2	24
MOV	direct, direct	Move direct byte to direct	3	24
MOV	direct,@Ri	Move indirect RAM to direct byte	2	24
MOV	direct,#data	Move immediate data to direct byte	3	24
MOV	@Ri,A	Move Accumulator to indirect RAM	1	12
MOV	@Ri,direct	Move direct byte to indirect RAM	2	24
MOV	@Ri,#data	Move immediate data to indirect RAM	2	12
MOV	DPTR,#data16	Load Data Pointer with a 16-bit constant	3	24
MOVC	A,@A+DPTR	Move Code byte relative to DPTR to A _{CC}	1	24
MOVC	A,@A+PC	Move Code byte relative to PC to A _{CC}	1	24
MOVX	A,@Ri	Move external RAM (8-bit addr) to A _{CC}	1	24
MOVX	A@DPTR	Move external RAM (16-bit addr) to A _{CC}	1	24
MOVX	A,@Ri,A	Move A _{CC} to external RAM (8-bit addr)	1	24
MOVX	@DPTR,A	Move A _{CC} to external RAM (16-bit addr)	1	24
PUSH	direct	Push direct byte onto stack	2	24
POP	direct	Pop direct byte from stack	2	24
XCH	A,Rn	Exchange register with Accumulator	1	12
XCH	A,direct	Exchange direct byte with Accumulator	2	12
XCH	A,@Ri	Exchange indirect RAM with Accumulator	1	12
XCHD	A,@Ri	Exchange low-order digit indirect RAM with ACC	1	12
OOLEAN	VARIABLE MANIPULA	TION		
CLR	С	Clear carry	1	12
CLR	bit	Clear direct bit	2	12
SETB	С	Set carry	1	12
SETB	bit	Set direct bit	2	12
CPL	С	Complement carry	1	12
CPL	bit	Complement direct bit	2	12
ANL	C,bit	AND direct bit to carry	2	24
ANL	C,/bit	AND complement of direct bit to carry	2	24
ORL	C,bit	OR direct bit to carry	2	24
ORL	C,/bit	OR complement of direct bit to carry	2	24
MOV	C,bit	Move direct bit to carry	2	12
MOV	bit,C	Move carry to direct bit	2	24
JC	rel	Jump if carry is set	2	24
INC	rel	Jump if carry not set	2	24

All mnemonics copyrighted © Intel Corporation 1980

Table 7. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	ВҮТЕ	OSCILLATOR PERIOD
ARITHMET	IC OPERATIONS (Cor	ntinued)		
INC	direct	Increment direct byte	2	12
INC	@Ri	Increment indirect RAM	1	12
DEC	Α	Decrement Accumulator	1	12
DEC	Rn	Decrement Register	1	12
DEC	direct	Decrement direct byte	2	12
DEC	@Ri	Decrement indirect RAM	1	12
INC	DPTR	Increment Data Pointer	1	24
MUL	AB	Multiply A and B	1	48
DIV	AB	Divide A by B	1	48
DA	Α	Decimal Adjust Accumulator	1	12
LOGICAL	OPERATIONS			
ANL	A,Rn	AND Register to Accumulator	1	12
ANL	A,direct	AND direct byte to Accumulator	2	12
ANL	A,@Ri	AND indirect RAM to Accumulator	1	12
ANL	A,#data	AND immediate data to Accumulator	2	12
ANL	direct,A	AND Accumulator to direct byte	2	12
ANL	direct,#data	AND immediate data to direct byte	3	24
ORL	A,Rn	OR register to Accumulator	1	12
ORL	A,direct	OR direct byte to Accumulator	2	12
ORL	A,@Ri	OR indirect RAM to Accumulator	1	12
ORL	A,#data	OR immediate data to Accumulator	2	12
ORL	direct,A	OR Accumulator to direct byte	2	12
ORL	direct,#data	OR immediate data to direct byte	3	24
XRL	A,Rn	Exclusive-OR register to Accumulator	1	12
XRL	A,direct	Exclusive-OR direct byte to Accumulator	2	12
XRL	A,@Ri	Exclusive-OR indirect RAM to Accumulator	1	12
XRL	A,#data	Exclusive-OR immediate data to Accumulator	2	12
XRL	direct,A	Exclusive-OR Accumulator to direct byte	2	12
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	24
CLR	Α	Clear Accumulator	1	12
CPL	Α	Complement Accumulator	1	12
RL	Α	Rotate Accumulator left	1	12
RLC	Α	Rotate Accumulator left through the carry	1	12
RR	Α	Rotate Accumulator right	1	12
RRC	Α	Rotate Accumulator right through the carry	1	12
SWAP	Α	Swap nibbles within the Accumulator	1	12
DATA TRA	NSFER			
MOV	A,Rn	Move register to Accumulator	1	12
MOV	A,direct	Move direct byte to Accumulator	2	12
MOV	A,@Ri	Move indirect RAM to Accumulator	1	12

All mnemonics copyrighted © Intel Corporation 1980

80C51 FAMILY INSTRUCTION SET

Table 7. 80C51 Instruction Set Summary

	Interrupt Response Time: Refer to Hardware Description Chapter.							
Instructions that Affect Flag Settings ⁽¹⁾								
	Instruction Flag Instruction Flag							ı
		С	OV	AC		С	ΟV	AC
	ADD	Х		Χ	CLR C	0		
	ADDC		Х	Х	CPL C	Х		
	SUBB		Χ	X	ANL C, bit	Х		
	MUL	0	Х		ANL C,/bit	Х		
	DIV	0	Х		ANL C, bit	Х		
	DA	Х			ORL C,/bit	Х		
	RRC	Х			MOV C,bit	Х		
	RLC SETB C	X 1			CJNE	Х		
	Notes o	on inst	ructio	n set	and addressing	modes	:	,
Rn	Register R7-R0 of the currently	selecte	d Reg	jister E	Bank.			
direct	8-bit internal data location's addicontrol register, status register, et al.				an Internal Data	RAM lo	cation	n (0-127) or a SFR [i.e., I/O port,
@Ri	8-bit internal data RAM location	(0-255) addr	essed	indirectly through	registe	rR1	or R0.
#data	8-bit constant included in the ins	truction	n.					
#data 16	16-bit constant included in the in	structi	on					
addr 16	16-bit destination address. Used Memory address space.	by LC	ALL a	ind LJI	MP. A branch can	be any	where	e within the 64k-byte Program
addr 11	11-bit destination address. Used program memory as the first byte					vill be w	ithin t	the same 2k-byte page of
rel	Signed (two's complement) 8-bit bytes relative to first byte of the					conditio	nal ju	mps. Range is –128 to +127
bit	Direct Addressed bit in Internal I	Data R	AM or	Speci	ial Function Regis	ster.		

	MNEMONIC DESCRIPTION		PERIOD
COPERATIONS			
A,Rn	Add register to Accumulator	1	12
A,direct	Add direct byte to Accumulator	2	12
A,@Ri	Add indirect RAM to Accumulator	1	12
A,#data	Add immediate data to Accumulator	2	12
A,Rn	Add register to Accumulator with carry	1	12
A,direct	Add direct byte to Accumulator with carry	2	12
A,@Ri	Add indirect RAM to Accumulator with carry	1	12
A,#data	Add immediate data to A _{CC} with carry	2	12
A,Rn	Subtract Register from A _{CC} with borrow	1	12
A,direct	Subtract direct byte from A _{CC} with borrow	2	12
A,@Ri	Subtract indirect RAM from A _{CC} with borrow	1	12
A,#data	Subtract immediate data from A _{CC} with borrow	2	12
Α	Increment Accumulator	1	12
Rn	Increment register	1	12
	A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,direct A,@Ri A,direct A,@Ri A,#data A	A,direct A,@Ri Add indirect byte to Accumulator A,@Ri Add indirect RAM to Accumulator A,#data Add immediate data to Accumulator A,Rn Add register to Accumulator with carry A,direct Add direct byte to Accumulator with carry A,@Ri Add indirect RAM to Accumulator with carry A,#data Add immediate data to A _{CC} with carry A,Rn Subtract Register from A _{CC} with borrow A,direct Subtract direct byte from A _{CC} with borrow A,@Ri Subtract indirect RAM from A _{CC} with borrow A,#data Subtract immediate data from A _{CC} with borrow A,#data Increment Accumulator Rn Increment register	A,direct Add direct byte to Accumulator 2 A,@Ri Add indirect RAM to Accumulator 1 A,#data Add immediate data to Accumulator 2 A,Rn Add register to Accumulator with carry 1 A,direct Add direct byte to Accumulator with carry 2 A,@Ri Add indirect RAM to Accumulator with carry 1 A,#data Add immediate data to A _{CC} with carry 2 A,Rn Subtract Register from A _{CC} with borrow 1 A,direct Subtract direct byte from A _{CC} with borrow 2 A,@Ri Subtract indirect RAM from A _{CC} with borrow 1 A,#data Subtract immediate data from A _{CC} with borrow 1 A,#data Subtract immediate data from A _{CC} with borrow 1 A,#data Subtract immediate data from A _{CC} with borrow 1 Increment Accumulator 1

All mnemonics copyrighted © Intel Corporation 1980

USING TIMER/COUNTER 1 TO GENERATE BAUD RATES:

For this purpose, Timer 1 is used in mode 2 (Auto-Reload). Refer to Timer Setup section of this chapter.

Baud Rate =
$$\frac{K \times Osc Freq}{32 \times 12 \times [256 - (TH1)]}$$

If SMOD = 0, then K = 1.

If SMOD = 1, then K = 2 (SMOD is in the PCON register).

Most of the time the user knows the baud rate and needs to know the reload value for TH1.

TH1 = 256
$$-\frac{K \times Osc Freq}{384 \times baud rate}$$

TH1 must be an integer value. Rounding off TH1 to the nearest integer may not produce the desired baud rate. In this case, the user may have to choose another crystal frequency.

Since the PCON register is not bit addressable, one way to set the bit is logical ORing the PCON register (i.e., ORL PCON,#80H). The address of PCON is 87H.

SERIAL PORT IN MODE 2:

The baud rate is fixed in this mode and is 1/32 or 1/64 of the oscillator frequency, depending on the value of the SMOD bit in the PCON register.

In this mode none of the Timers are used and the clock comes from the internal phase 2 clock.

SMOD = 1, Baud Rate = 1/32 Osc Freq.

SMOD = 0, Baude Rate = 1/64 Osc Freq.

To set the SMOD bit: ORL PCON, #80H. The address of PCON is 87H.

SERIAL PORT IN MODE 3:

The baud rate in mode 3 is variable and sets up exactly the same as in mode 1.

SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE.

SM0	SM1	SM2	REN	TB8	RB8	TI	RI			
SM0	SCON.7 Serial Port mode specifier. (NOTE 1)									
SM1	SCON.6 Serial Port mode specifier. (NOTE 1)									
SM2	SCON.5 Enables the multiprocessor communication feature in modes 2 & 3. In mode 2 or 3, if SM2 is set to 1 the RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1 then RI will not be activated if a valid stop bit was not received. In mode 0, SM2 should be 0. (See Table 6.)									
REN	SCON.4	Set/0	Set/Cleared by software to Enable/Disable reception.							
TB8	SCON.3	The	9th bit that	will be tra	nsmitted in	modes 2	3. Set/Cl	eared by software.		
RB8	SCON.2		In modes 2 & 3, is the 9th data bit that was received. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0, RB8 is not used.							
TI	SCON.1				•	are at the e cleared by		h bit time in mode 0, or at the beginning of the		
RI	SCON.C							Ith bit time in mode 0, or halfway through the be cleared by software.		

NOTE 1:

SMO	SM1	Mode	Description	Baud Rate	
0	0	0	Shift Register	F _{osc.} /12	
0	1	1	8-bit UART	Variable	
1	0	2	9-bit UART	F _{OSC} /64 or F _{OSC} /32	
1	1	3	9-bit UART	Variable	

SERIAL PORT SET-UP:

Table 6.

MODE	SCON	SM2 VARIATION
0 1 2 3	10H 50H 90H DOH	Single Processor Environment (SM2 = 0)
0 1 2 3	NA 70H B0H F0H	Multiprocessor Environment (SM2 = 1)

GENERATING BAUD RATES

Serial Port in Mode 0:

Mode 0 has a fixed baud rate which is 1/12 of the oscillator frequency. To run the serial port in this mode none of the Timer/Counters need to be set up. Only the SCON register needs to be defined.

Baud Rate =
$$\frac{\text{Osc Freq}}{12}$$

Serial Port in Mode 1:

Mode 1 has a variable baud rate. The baud rate is generated by Timer 1.

TIMER/COUNTER 1

Table 4. As a Timer:

		TMOD			
MODE	TIMER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	00Н	80H		
1	16-bit Timer	10H	90H		
2	8-bit Auto-Reload	20H	A0H		
3	Does not run	30H	ВОН		

Table 5. As a Counter:

		TMOD			
MODE	COUNTER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	40H	COH		
1	16-bit Timer	50H	DOH		
2	8-bit Auto-Reload	60H	E0H		
3	Not available	_	_		

NOTES:

The timer is turned ON/OFF by setting/clearing bit TR1 in the software.
 The Timer is turned ON/OFF by the 1-to-0 transition on INTT (P3.2) when TR1 = 1 (hardware control).

TIMER SET-UP

Tables 2 through 5 give some values for TMOD which can be used to set up Timer 0 in different modes.

It is assumed that only one timer is being used at a time. If it is desired to run Timers 0 and 1 simultaneously, in any mode, the value in TMOD for Timer 0 must be ORed with the value shown for Timer 1 (Tables 5 and 6).

For example, if it is desired to run Timer 0 in mode 1 GATE (external control), and Timer 1 in mode 2 COUNTER, then the value that must be loaded into TMOD is 69H (09H from Table 3 ORed with 60H from Table 6).

Moreover, it is assumed that the user, at this point, is not ready to turn the timers on and will do that at a different point in the program by setting bit TRx (in TCON) to 1.

TIMER/COUNTER 0

Table 2. As a Timer:

		TMOD				
MODE	TIMER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)			
0	13-bit Timer	00H	08H			
1	16-bit Timer	01H	09H			
2	8-bit Auto-Reload	02H	0AH			
3	Two 8-bit Timers	03H	OBH			

Table 3. As a Counter:


		TMOD				
MODE	COUNTER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)			
0	13-bit Timer	04H	OCH			
1	16-bit Timer	05H	ODH			
2	8-bit Auto-Reload	06H	0EH			
3	One 8-bit Counter	07H	OFH			

The timer is turned ON/OFF by setting/clearing bit TR0 in the software.
 The Timer is turned ON/OFF by the 1-to-0 transition on INTO (P3.2) when TR0 = 1 (hardware control).

TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE.

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0			
TF1	TCON.7			-	•	are when th rvice routin		ounter 1 overflows. Cleared by hardware as		
TR1	TCON.6	i Time	er 1 run cor	ntrol bit. Se	t/cleared b	y software	to turn Tin	ner/Counter 1 ON/OFF.		
TF0	TCON.5		Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine.							
TR0	TCON.4	Time	Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF.							
IE1	TCON.3	I.3 External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared hardware when interrupt is processed.						ernal Interrupt edge is detected. Cleared by		
IT1	TCON.2		Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered Ex Interrupt.							
IE0	TCON.1			rupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared land interrupt is processed.						
IT0	TCON.0		Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.							

TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE.



GATE When TRx (in TCON) is set and GATE = 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control).

When GATE = 0, TIMER/COUNTERx will run only while TRx = 1 (software control).

C/T Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation

(input from Tx input pin).

M1 Mode selector bit. (NOTE 1)

Mo Mode selector bit. (NOTE 1)

NOTE 1:

M1	MO	Op	erating Mode
0	0	0	13-bit Timer (8048 compatible)
0	1	1	16-bit Timer/Counter
1	0	2	8-bit Auto-Reload Timer/Counter
1	1	3	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standart Timer 0 control bits. TH0 is an8-bit Timer and is controlled by Timer 1 control bits.
1	1	3	(Timer 1) Timer/Counter 1 stopped.

80C51 family programmer's guide and instruction set

ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS:

In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1.

Remember that while an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt.

PRIORITY WITHIN LEVEL:

Priority within level is only to resolve simultaneous requests of the same priority level.

From high to low, interrupt sources are listed below:

IE0

TF0

IE1

TF1

RI or TI

IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt has a lower priority and if the bit is 1 the corresponding interrupt has a higher priority.

_	_	_	PS	PT1	PX1	PT0	PX0		
_	IP.7	Not i	mplement	ed, reserve	ed for future	e use.*			
_	IP.6	Not i	Not implemented, reserved for future use.*						
-	IP.5	Not i	mplement	ed, reserve	ed for future	e use.*			
PS	IP.4	Defi	Defines the Serial Port interrupt priority level.						
PT1	IP.3	Defines the Timer 1 interrupt priority level.							
PX1	IP.2	Defines External Interrupt 1 priority level.							
PT0	IP.1	Defines the Timer 0 interrupt priority level.							
PX0	IP.0	Defi	nes the Ex	ternal Inter	rupt 0 prior	ity level.			

^{*} User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features.

INTERRUPTS:

To use any of the interrupts in the 80C51 Family, the following three steps must be taken.

- 1. Set the EA (enable all) bit in the IE register to 1.
- 2. Set the corresponding individual interrupt enable bit in the IE register to 1.
- 3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below.

INTERRUPT SOURCE	VECTOR ADDRESS
IE0	0003H
TFO	000ВН
IE1	0013H
TF1	001BH
RI & TI	0023H

In addition, for external interrupts, pins INT0 and INT1 (P3.2 and P3.3) must be set to 1, and depending on whether the interrupt is to be level or transition activated, bits IT0 or IT1 in the TCON register may need to be set to 1.

ITx = 0 level activated

ITx = 1 transition activated

IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.

EA		_	ES	ET1	EX1	ET0	EX0				
EA	IE.7		Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source individually enabled or disabled by setting or clearing its enable bit.								
_	IE.6	Not i	Not implemented, reserved for future use.*								
_	IE.5	Not i	mplemente	ed, reserve	d for future	e use.*					
ES	IE.4	Enat	ole or disab	le the seri	al port inte	rrupt.					
ET1	IE.3	Enab	ole or disab	ole the Tim	er 1 overflo	ow interrup	t.				
EX1	IE.2	Enab	ole or disab	le Externa	Interrupt	1.					
ET0	IE.1	Enab	Enable or disable the Timer 0 overflow interrupt.								
EX0	IE.0	Enab	ole or disab	le Externa	l Interrupt	0.					

User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features.

80C51 family programmer's guide and instruction set

Those SFRs that have their bits assigned for various functions are listed in this section. A brief description of each bit is provided for quick reference. For more detailed information refer to the Architecture Chapter of this book.

PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE.

CY	AC	F0	RS1	RS0	OV	_	Р
CY	PSW.7	Carr	y Flag.				
AC	PSW.6	Auxi	liary Carry	Flag.			
F0	PSW.5	Flag	0 available	e to the use	er for gene	ral purpose	э.
RS1	PSW.4	Regi	ster Bank	selector bit	1 (SEE N	OTE 1).	
RS0	PSW.3	Regi	ster Bank	selector bit	0 (SEE N	OTE 1).	
OV	PSW.2	Ove	flow Flag.				
	PSW.1	Usal	ole as a ge	neral purpo	ose flag.		
Р	PSW.0		y flag. Set/ accumulato		hardware	each instru	ction cycle

NOTE:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	RS0	REGISTER BANK	ADDRESS		
0	0	0	00H-07H		
0	1	1	08H-0FH		
1	0	2	10H-17H		
1	1	3	18H-1FH		

PCON: POWER CONTROL REGISTER. NOT BIT ADDRESSABLE.

-	SMOD	_	_	_	GF1	GF0	PD	IDL

SMOD Double baud rate bit. If Timer 1 is used to generate baud rate and SMOD = 1, the baud rate is doubled when the Serial Port is used in modes 1, 2, or 3.

- Not implemented, reserved for future use.*
- Not implemented reserved for future use.*
- Not implemented reserved for future use.*
- GF1 General purpose flag bit.
- GF0 General purpose flag bit.
- PD Power Down Bit. Setting this bit activates Power Down operation in the 80C51. (Available only in CMOS.)
- IDL Idle mode bit. Setting this bit activates Idle Mode operation in the 80C51. (Available only in CMOS.)

If 1s are written to PD and IDL at the same time, PD takes precedence.

User software should not write 1s to reserved bits. These bits may be used in future 8051 products to invoke new features.






Table 1. 80C51 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT AD MSB	DRESS,	SYMBO	L, OR AL	TERNAT	IVE POR	T FUNCT	TON LSB	RESET VALUE
ACC*	Accumulator	EOH	E7	E6	E5	E4	E3	E2	E1	E0	00Н
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00Н
DPTR	Data pointer (2 bytes)										
DPH	Data pointer high	83H									оон
DPL	Data pointer low	82H									00Н
			AF	AE	AD	AC	AB	AA	A9	A8]
IE*	Interrupt enable	A8H	EA	-	-	ES	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	ВС	BB	BA	B9	B8]
IP*	Interrupt priority	B8H		_	_	PS	PT1	PX1	PT0	PX0	xx000000B
	;		87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	-	_	_	_	-	T -	T2EX	T2	FFH
								l	<u> </u>		1
			A7	A 6	A 5	A 4	A 3	A 2	A 1	AO	
P2*	Port 2	AOH	A15	A14	A13	A12	A11	A10	A 9	A8	FFH
			B7	B6	B 5	B4	В3	B2	B1	ВО	
P3*	Port 3	вон	RD	WR	T1	T0	INT1	INTO	TxD	Rxd	FFH
PCON1	Power control	87H	SMOD	-	_	_	GF1	GF0	PD	IDL	0xxxxxxxB
			D7	DC	DE	D4	Do	Do	54	Do	
PSW*	Program status word	DOH	CY	D6 AC	D5 F0	D4 RS1	D3 RS0	D2 OV	D1	D0 P	оон
SBUF	Serial data buffer	99H	<u> </u>		10	1101	1130		i		xxxxxxxxB
0001	Sonar data sonor	5511	9F	9E	9D	9C	9B	9A	99	98	^^^^
SCON*	Serial controller	98H	SMO	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack pointer	81H					1	1.20		L .;;	07H
	'		8F	8E	8D	8C	8B	8A	89	88	1
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO	1
TH0	Timer high 0	8CH					L			· · · · · ·	00Н
TH1	Timer high 1	8DH									00H
TLO	Timer low 0	8AH									оон
TL1	Timer low 1	8BH									00H
TMOD	Timer mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	МО	оон

March 1993 50

<sup>Bit addressable
Bits GF1, GF0, PD, and IDL of the PCON register are not implemented on the NMOS 8051/8031.</sup>





80C51 family programmer's guide and instruction set

PROGRAMMER'S GUIDE AND INSTRUCTION SET

Memory Organization

Program Memory

The 80C51 has separate address spaces for program and data memory. The Program memory can be up to 64k bytes long. The lower 4k can reside on-chip. Figure 1 shows a map of the 80C51 program memory.

The 80C51 can address up to 64k bytes of data memory to the chip. The MOVX instruction is used to access the external data memory.

The 80C51 has 128 bytes of on-chip RAM, plus a number of Special Function Registers (SFRs). The lower 128 bytes of RAM can be accessed either by direct addressing (MOV data addr) or by indirect addressing (MOV @Ri). Figure 2 shows the Data Memory organization.

Direct and Indirect Address Area


The 128 bytes of RAM which can be accessed by both direct and indirect addressing can be divided into three segments as listed below and shown in Figure 3.


- 1. Register Banks 0-3: Locations 0 through 1FH (32 bytes). The device after reset defaults to register bank 0. To use the other register banks, the user must select them in software. Each register bank contains eight 1-byte registers 0 through 7. Reset initializes the stack pointer to location 07H, and it is incremented once to start from location 08H, which is the first register (R0) of the second register bank. Thus, in order to use more than one register bank, the SP should be initialized to a different location of the RAM where it is not used for data storage (i.e., the higher part of the RAM).
- 2. Bit Addressable Area: 16 bytes have been assigned for this segment, 20H-2FH.


Each one of the 128 bits of this segment can be directly addressed (0-7FH). The bits can be referred to in two ways, both of which are acceptable by most assemblers. One way is to refer to their address (i.e., 0-7FH). The other way is with reference to bytes 20H to 2FH. Thus, bits 0-7 can also be referred to as bits 20.0-20.7, and bits 8-FH are the same as 21.0-21.7, and so on. Each of the 16 bytes in this segment can also be addressed as a byte.


 Scratch Pad Area: 30H through 7FH are available to the user as data RAM. However, if the stack pointer has been initialized to this area, enough bytes should be left aside to prevent SP data destruction


Figure 2 shows the different segments of the on-chip RAM.























Internal Timing

Figures 31 through 34 show when the various strobe and port signals are clocked internally. The figures do not show rise and fall times of the signals, nor do they show propagation delays between the XTAL2 signal and events at other pins.

Rise and fall times are dependent on the external loading that each pin must drive. They are often taken to be something in the neighborhood of 10ns, measured between 0.8V and 2.0V.

Propagation delays are different for different pins. For a given pin they vary with pin loading, temperature, V_{CC} , and manufacturing lot. If the XTAL2 waveform is taken as the timing reference, prop delays may vary up to $\pm 200\%$.

The AC Timings section of the data sheets do not reference any timing to the XTAL2 waveform. Rather, they relate the critical edges of control and input signals to each other. The timings published in the data sheets include the effects of propagation delays under the specified test conditions.

80C51 Pin Descriptions

ALE/PROG: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, for external timing or clocking purposes, even when there are no accesses to external memory. (However, one ALE pulse is skipped during each access to

external Data Memory.) This pin is also the program pulse input (PROG) during EPROM programming.

PSEN: Program Store Enable is the read strobe to external Program Memory. When the device is executing out of external Program Memory, PSEN is activated twice each machine cycle (except that two PSEN activations are skipped during accesses to external Data Memory). PSEN is not activated when the device is executing out of internal Program Memory.

EA/V_{PP}: When EA is held high the CPU executes out of internal Program Memory (unless the Program Counter exceeds 0FFFH in the 80C51). Holding EA low forces the CPU to execute out of external memory regardless of the Program Counter value. In the 80C31, EA must be externally wired low. In the EPROM devices, this pin also receives the programming supply voltage (V_{PP}) during EPROM programming.

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

Port 0: Port 0 is an 8-bit open drain bidirectional port. As an open drain output port, it can sink eight LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external memory. In this

application it uses strong internal pullups when emitting 1s. Port 0 emits code bytes during program verification. In this application, external pullups are required.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, port 1 pins that are externally being pulled low will source current because of the internal pullups.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 emits the high-order address byte during accesses to external memory that use 16-bit addresses. In this application, it uses the strong internal pullups when emitting 1s.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. It also serves the functions of various special features of the 80C51 Family as follows:

Port Pin	Alternate Function
P3.0	RxD (serial input port)
P3.1	TxD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Vcc: Supply voltage

Vss: Circuit ground potential

The On-Chip Oscillators

NMOS Version

The on-chip oscillator circuitry for the NMOSmembers of the 80C51 family is a single stage linear inverter (Figure 25), intended for use as a crystal-controlled, positive reactance oscillator (Figure 26). In this application the crystal is operated in its fundamental response mode as an inductive reactance in parallel resonance with capacitance external to the crystal.

The crystal specifications and capacitance values (C1 and C2 in Figure 26) are not critical. 30pF can be used in these positions at any frequency with good quality crystals. A ceramic resonator can be used in place of the crystal in cost-sensitive applications. When a ceramic resonator is used, C1 and C2 are normally selected to be of somewhat higher values, typically, 47pF. The manufacturer of the ceramic resonator should be consulted for recommendation on the values of these capacitors.

To drive the NMOS parts with an external clock source, apply the external clock signal to XTAL.2, and ground XTAL.1, as shown in Figure 27. A pullup resistor may be used (to increase noise margin), but is optional if V_{OH} of the driving gate exceeds the V_{IH} minimum specification of XTAL.

CMOS Versions


The on-chip oscillator circuitry for the 80C51, shown in Figure 28, consists of a single stage linear inverter intended for use as a crystal-controlled, positive reactance oscillator in the same manner as the NMOS parts. However, there are some important differences.


One difference is that the 80C51 is able to turn off its oscillator under software control (by writing a 1 to the PD bit in PCON). Another difference is that, in the 80C51, the internal clocking circuitry is driven by the signal at XTAL1, whereas in the NMOS versions it is by the signal at XTAL2.


The feedback resistor R_f in Figure 28 consists of paralleled n- and p-channel FETs controlled by the PD bit, such that R_f is opened when PD = 1. The diodes D1 and D2, which act as clamps to V_{CC} and V_{SS} , are parasitic to the R_f FETs. The oscillator can be used with the same external components as the NMOS versions, as shown in Figure 29. Typically, C1 = C2 = 30pF when the feedback element is a quartz crystal, and C1 = C2 = 47pF when a ceramic resonator is used.


To drive the CMOS parts with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 float, as shown in Figure 30.

The reason for this change from the way the NMOS part is driven can be seen by comparing Figures 26 and 28. In the NMOS devices the internal timing circuits are driven by the signal at XTAL2. In the CMOS devices the internal timing circuits are driven by the signal at XTAL1.









	(MSB)				(LSB)							
	SMOD	-	-	-	GF1	GF0	PD	IDL				
Symbol		Positi	on		Name and Function							
SMOD		PCON	1.7		Double Baud rate bit. When set to a 1 and Timer 1 is used to generate baud rate, and the Serial Port is used in modes 1, 2, or 3.							
-		PCON	1.6	Res	Reserved.							
-		PCON	1.5	Reserved.								
-		PCOM	1.4	Reserved.								
GF1		PCON	1.3	General-purpose flag bit.								
GF0		PCON	N.2	General-purpose flag bit.								
PD		PCON	N.1	Power-Down bit. Setting this bit activates power-down operation.								
IDL		PCON.0 Idle mode bit. Setting this bit activates idle mode operation.						s idle mode operation.				
	ister only	y conta	ins SMC	D. The oth	er four b	its are ir	nplemer	ited only	CON is (0XXX0000). In the NMOS in the CMOS devices. User software			

Figure 24. Power Control (PCON) Register

The signal at the RST pin clears the IDL bit directly and asynchronously. At this time the CPU resumes program execution from where it left off; that is, at the instruction following the one that invoked the Idle Mode. As shown in Figure 21, two or three machine cycles of program execution may take place before the internal reset algorithm takes control. On-chip hardware inhibits access to the internal RAM during this time, but access to the port pins is not inhibited, so, the insertion of 3 NOP instructions is recommended following the instruction that invokes idle mode. To eliminate the possibility of unexpected outputs at the port pins, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external Data RAM.

Power-Down Mode

An instruction that sets PCON.1 causes that to be the last instruction executed before

going into the Power Down mode. In the Power Down mode, the on-chip oscillator is stopped. With the clock frozen, all functions are stopped, the contents of the on-chip RAM and Special Function Registers are maintained. The port pins output the values held by their respective SFRs. The ALE and PSEN output are held low.

The only exit from Power Down is a hardware reset. Reset redefines all the SFRs, but does not change the on-chip RAM.

In the Power Down mode of operation, V_{CC} can be reduced to as low as 2V. Care must be taken, however, to ensure that V_{CC} is not reduced before the Power Down mode is invoked, and that V_{CC} is restored to its normal operating level, before the Power Down mode is terminated. The reset that terminates Power Down also frees the oscillator. The reset should not be activated before V_{CC} is restored to its normal operating

level, and must be held active long enough to allow the oscillator to restart and stabilize (normally less than 10ms).

ONCE Mode

The ONCE ("on-circuit emulation") mode facilitates testing and debugging of systems using the device without the device having to be removed from the circuit. The ONCE mode is invoked by:

- Pull ALE low while the device in in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in the ONCE mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored after a normal reset is applied.




Table 1. 80C51 SFR Reset Values

REGISTER	RESET VALUE
PC	000H
ACC	00H
В	00H
PSW	00Н
SP	07H
DPTR	0000H
P0P3	FFH
IP .	XXX00000B
IE	0XX00000B
TMOD	00H
TCON	00H
TH0	00H
TLO	00H
TH1	00H
TL1	00H
SCON	00H
SBUF	Indeterminate
PCON (NMOS)	0XXXXXXXB
PCON (CMOS)	OXXX0000B

Power-on Reset

An automatic reset can be obtained when V_{CC} is turned on by connecting the RST pin to V_{CC} through a 10µf capacitor and to V_{SS} through an 8.2k resistor, providing the V_{CC} rise time does not exceed 1 millisecond and the oscillator start-up time does not exceed 10 milliseconds. This power-on reset circuit is shown in Figure 22. The CMOS devices do not require the 8.2k pulldown resistor, although its presence does no harm.

When power is turned on, the circuit holds the RST pin high for an amount of time that depends on the value of the capacitor and the rate at which it charges. To ensure a good reset, the RST pin must be high long enough to allow the oscillator time to start-up (normally a few ms) plus two machine cycles.

Note that the port pins will be in a random state until the oscillator has started and the internal reset algorithm has written 1s to them.

With this circuit, reducing V_{CC} quickly to 0 causes the RST pin voltage to momentarily fall below 0V. However, this voltage is internally limited, and will not harm the device.

Power-Saving Modes of Operation

For applications where power consumption is critical the CMOS version provides power reduced modes of operation as a standard feature. The power down mode in NMOS devices is no longer a standard feature.

CMOS Power Reduction Mode

CMOS versions have two power reducing modes, Idle and Power Down. The input through which backup power is supplied during these operations is V_{CC} . Figure 23 shows the internal circuitry which implements these features. In the Idle modes (IDL = 1), the oscillator continues to run and the Interrupt, Serial Port, and Timer blocks continue to be clocked, but the clock signal is gated off to the CPU. In Power Down (PD = 1), the oscillator is frozen. The Idle and Power Down Modes are activated by setting bits in Special Function Register PCON. The address of this register is 87H. Figure 24 details its contents.


In the NMOS devices the PCON register only contains SMOD. The other four bits are implemented only in the CMOS devices. User software should never write 1s to unimplemented bits, since they may be used in other 80C51 Family products.

ldle Mode

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode, the internal clock signal is gated off to the CPU but not to the Interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirety; the Stack Pointer, Program Counter, Program Status Word, Accumulator, and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI, the next instruction to be executed will be the one following the instruction that put the device into Idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits. The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the reset.



External Interrupts

The external sources can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx = 0, external interrupt x is triggered by a detected low at the INTx pin. If ITx = 1, external interrupt x is edge triggered. In this mode if successive samples of the INTx pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 12 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin high for at least one cycle, and then hold it low for at least one cycle. This is done to ensure that the transition is seen so that interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated.

Response Time

The INTO and INTT levels are inverted and latched into IEO and IE1 at 55P2 of every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes two cycles.

Thus, a minimum of three complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine. Figure 20 shows interrupt response timings.

A longer response time would result if the request is blocked by one of the 3 previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more the 3 cycles, since the longest instructions (MUL and DIV) are only 4 cycles long, and if the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 4 cycles to complete the next instruction if the instruction is MUL or DIV).

Thus, in a single-interrupt system, the response time is always more than 3 cycles and less than 9 cycles.

Single-Step Operation

The 80C51 interrupt structure allows single-step execution with very little software overhead. As previously noted, an interrupt request will not be responded to while an interrupt of equal priority level is still in progress, nor will it be responded to after RETI until at least one other instruction has been executed. Thus, once an interrupt routine has been entered, it cannot be re-entered until at least one instruction of the interrupted program is executed. One way to use this feature for single-step operation is to program one of the external interrupts (e.g., INTO) to be level-activated. The service

routine for the interrupt will terminate with the following code:

JNB P3.2,\$;Wait Till TNTO Goes High
JB P3.2,\$;Wait Till TNTO Goes Low
RETI ;Go Back and Execute One
Instruction


Now if the INTO pin, which is also the P3.2 pin, is held normally low, the CPU will go right into the External Interrupt 0 routine and stay there until INTO is pulsed (from low to high to low). Then it will execute RETI, go back to the task program, execute one instruction, and immediately re-enter the External Interrupt 0 routine to await the next pulsing of P3.2. One step of the task program is executed each time P3.2 is pulsed.

Reset

The reset input is the RST pin, which is the input to a Schmitt Trigger. A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by generating an internal reset, with the timing shown in Figure 21.

The external reset signal is asynchronous to the internal clock. The RST pin is sampled during State 5 Phase 2 of every machine cycle. The port pins will maintain their current activities for 19 oscillator periods after a logic 1 has been sampled at the RST pin; that is, for 19 to 31 oscillator periods after the external reset signal has been applied to the RST pin.

The internal reset algorithm writes 0s to all the SFRs except the port latches, the Stack Pointer, and SBUF. The port latches are initialized to FFH, the Stack Pointer to 07H, and SBUF is indeterminate. Table 1 lists the SFR reset values. The internal RAM is not affected by reset. On power up the RAM content is indeterminate.



(MSI	В)						(LSB)			
х	х	х	PS	PT1	PX1	PT0	PX0			
Symbol –	Pos IP	Function Reserved.								
-	IP	.6	Reserved.							
-	IP	.5	Reserved.							
PS	IP	.4	Defines the Serial Port interrupt priority level. PS = 1 programs it to the higher priority level.							
PT1	IP	.3	Defines theTimer 1 interrupt priority level. PT1 = 1 programs it to the higher priority level.							
PX1	IP	.2	Defines the External Interrupt 1 priority level. PX1 =1 programs it to the higher priority level.							
PTO	IP		Enables or disables the Timer 0 Interrupt priority level. PT0 = 1 programs it to the higher priority level.							
PXO	PXO IP.0			Defines the External Interrupt 0 priority level. PX0 = 1 programs it to the higher priority level.						
	Figure 19. Interrupt Priority Req						P)			

How Interrupts Are Handled

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- An interrupt of equal or higher priority level is already in progress.
- The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
- 3. The instruction in progress is RETI or any write to the IE or IP registers.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one more instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with each

machine cycle, and the values polled are the values that were present at SSP2 of the previous machine cycle. Note that if an interrupt flag is active but not being responded to for one of the above conditions, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

The polling cycle/LCALL sequence is illustrated in Figure 20.

Note that if an interrupt of higher priority level goes active prior to S5P2 of the machine cycle labeled C3 in Figure 20, then in accordance with the above rules it will be vectored to during C5 and C6, without any instruction of the lower priority routine having been executed.


Thus the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases it doesn't. It never clears the Serial Port flag. This has to be done in the user's software. It clears an

external interrupt flag (IEO or IE1) only if it was transition-activated. The hardware-generated LCALL pushes the contents of the Program Counter on to the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to, as shown below:

Source	Vector Addres
IE0	0003H
TFO	000BH
IE1	0013H
TF1	001BH
RI+TI	0023H

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off

Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress, making future interrupts impossible.



Interrupts

The 80C51 provides 5 interrupt sources. These are shown in Figure 17. The External Interrupts INTO and INTT can each be either level-activated or transition-activated, depending on bits ITO and IT1 in Register TCON. The flags that actually generate these interrupts are bits IEO and IE1 in TCON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated. If the interrupt was level-activated, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers (except see Timer 0 in Mode 3). When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags

is cleared by hardware when the service routine is vectored to. In fact, the service routine will normally have to determine whether it was RI or TI that generated the interrupt, and the bit will have to be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be canceled in software.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE (Figure 18). IE also contains a global disable bit, EA, which disables all interrupts at once.

Priority Level Structure

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in Special Function Register IP (Figure 19). A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt


can't be interrupted by any other interrupt source.


If two request of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as follows:


Source	Priority Within Level
1. IE0	(highest)
2. TF0	
3. IE1	
4. TF1	
5. RI+TI	(lowest)


Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

The IP register contains a number of unimplemented bits. IP.7, IP.6, and IP.5 are reserved in the 80C51. User software should not write 1s to these positions, since they may be used in other 8051 Family products.









As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

More About Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 80C51 the baud rate is determined by the Timer 1 overflow rate

Figure 14 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit receive.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SEND."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th

counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

- 1. R1 = 0, and
- 2. Either SM2 = 0,
 - or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time, whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

More About Modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9the data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1.

Figures 15 and 16 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift red

Transmission is initiated by any instruction that uses SBUF as a destination register. The 'write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized

to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set Tl. This occurs at the 11th divide-by-16 rollover after "write to

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.


At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of R-D. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- 1. R1 = 0, and
- 2. Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.



1			1	Timer 1	
Baud Rate	fosc	SMOD	c/T	Mode	Reload Value
Mode 0 Max: 1.67MHz	20MHz	l x	x	x	x
Mode 2 Max: 625k	20MHz	1 1	X	X	X
Mode 1, 3 Max: 104.2k	20MHz	1 1	0	2	FFH
19.2k	11.059MHz	1 1	0	2	FDH
9.6k	11.059MHz	0	0	2	FDH
4.8k	11.059MHz	0	0	2	FAH
2.4k	11.059MHz	0	0	2	F4H
1.2k	11.059MHz	0	0	2	E8H
137.5	11.986M	0	0	2	1DH
110	6MHz	0	0	2	72H
110	12MHz	lò	0	1	FEEBH

Figure 12. Timer 1 Generated Commonly Used Baud Rates

More About Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed a 1/12 the oscillator frequency.

Figure 13 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and

activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then

32

deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

March 1993

Standard Serial Interface

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 the oscillator frequency.

Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable

Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Figure 11. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

Baud Rates

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12. The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate =

$$\frac{2^{\text{SMOD}}}{64}$$
 × (Oscillator Frequency)

In the 80C51, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow

Using Timer 1 to Generate Baud Rates

When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 Baud Rate =


$$\frac{2^{\text{SMOD}}}{32}$$
 × (Timer 1 Overflow Rate)


The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:


Mode 1, 3 Baud Rate =


$$\frac{2^{\text{SMOD}}}{32} \times \frac{\text{Oscillator Frequency}}{12 \times [256 - (\text{TH1})]}$$

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Figure 12 lists various commonly used baud rates and how they can be obtained from Timer 1.









		TF1	TR1	TF0	TRO	IE1	IT1	IE0	ІТО		
Symbol	Position		Name and S	Significance		Sym	bol	Position	Name and Significance		
TF1	TCON.7	Timer 1 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine.			IE	1	TCON.3	Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.			
TR1	TCON.6	Timer 1 Run control bit. Set/cleared by soft- ware to turn Timer/Counter on/off.				IT	1	TCON.2	Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.		
TF0	TCON.5	Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine.				IE	0	TCON.1	Interrupt 0 Edge flag. Set by hardware wh external interrupt edge detected. Cleared when interrupt processed.		
TRO	TCON.4	Timer 0 Run control bit. Set/cleared by soft- ware to turn Timer/Counter on/off.			IT	0	TCON.0	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level trig gered external interrupts.			

Accessing External Memory

Accesses to external memory are of two types: accesses to external Program Memory and accesses to external Pata Memory. Accesses to external Program Memory use signal PSEN (program store enable) as the read strobe. Accesses to external Data Memory use RD or WR (alternate functions of P3.7 and P3.6) to strobe the memory. Fetches from external Program Memory always use a 16-bit address. Accesses to external Data Memory can use either a 16-bit address (MOVX @ DPTR) or an 8-bit address (MOVX @ Ri).

Whenever a 16-bit address is used, the high byte of the address comes out on Port 2, where it is held for the duration of the read or write cycle. Note that the Port 2 drivers use the strong pullups during the entire time that they are emitting address bits that are 1s. This is during the execution of a MOVX @DPTR instruction. During this time the Port 2 latch (the Special Function Register) does not have to contain 1s, and the contents of the Port 2 SFR are not modified. If the external memory cycle is not immediately followed by another external memory cycle, the undisturbed contents of the Port 2 SFR will reappear in the next cycle.

If an 8-bit address is being used (MOVX @Ri), the contents of the Port 2 SFR remain at the Port 2 pins throughout the external memory cycle. This will facilitate paging.

In any case, the low byte of the address is time-multiplexed with the data byte on Port 0. The ADDR/DATA signals drive both FETs in the Port 0 output buffers. Thus, in this application the Port 0 pins are not open-drain outputs, and do not require external pullups. ALE (Address Latch Enable) should be used to capture the address byte into an external latch. The address byte is valid at the negative transition of ALE. Then, in a write cycle, the data byte to be written appears on Port 0 just before WR is activated, and remains there until after WR is deactivated. In a read cycle, the incoming byte is accepted at Port 0 just before the read strobe is deactivated.

During any access to external memory, the CPU writes 0FFH to the Port 0 latch (the Special Function Register), thus obliterating whatever information the Port 0 SFR may have been holding.

External Program Memory is accessed under two conditions: Whenever signal EA is active; or whenever the program counter (PC) contains a number that is larger than 0FFFH (in the 80C51).

This require that the ROMless versions have EA wired low to enable the lower 4k program bytes to be fetched from external memory.

When the CPU is executing out of external Program Memory, all 8 bits of Port 2 are dedicated to an output function and may not be used for general purpose I/O. During external program fetches they output the high byte of the PC. During this time the Port 2 drivers use the strong pullups to emit PC bits that are 1s

Timer/Counters

The 80C51 has two 16-bit Timer/Counter registers: Timer 0 and Timer 1. Both can be configured to operate either as timers or event counters (see Figure 6).

In the "Timer" function, the register is incremented every machine cycle. Thus, one can think of it as counting machine cycles. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled during S5P2 of every machine cycle.

When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full cycle. In addition to the "Timer" or "Counter" selection, Timer 0 and Timer 1 have four operating modes from which to select.

Timer 0 and Timer 1

The "Timer" or "Counter" function is selected by control bits C/T in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit

Counter with a divide-by-32 prescaler. Figure 7 shows the Mode 0 operation as it applies to Timer 1.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TF1. The counted input is enabled to the Timer when TR1 = 1 and either GATE = 0 or INT1 = 1. (Setting GATE = 1 allows the Timer to be controlled by external input INT1, to facilitate pulse width measurements). TR1 is a control bit in the Special Function Register TCON (Figure 8). GATE is in TMOD.

The 13-bit register consists of all 8 bits of TH1 and the lower 5 bits of TL1. The upper 3 bits of TL1 are indeterminate and should be ignored. Setting the run flag (TR1) does not clear the registers.

Mode 0 operation is the same for the Timer 0 as for Timer 1. Substitute TR0, TF0, and INTO for the corresponding Timer 1 signals in Figure 7. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

Mode 1

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TL1) with automatic reload, as shown in Figure 9. Overflow from TL1 not only sets TF1, but also reloads TL1 with the contents of TH1, which is preset by software. The reload leaves TH1 unchanged.


Mode 2 operation is the same for Timer/Counter 0

Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 10. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, INT0, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer on the counter. With Timer 0 in Mode 3, an 80C51 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.



Read-Modify-Write Feature

Some instructions that read a port read the latch and others read the pin. Which ones do which? The instructions that read the latch rather than the pin are the ones that read a value, possibly change it, and then rewrite it to the latch. These are called "read-modify-write" instructions. The instructions listed below are read-modify-write instruction operand is a port, or a port bit, these instructions read the latch rather than the pin:

ANL (logical AND, e.g., ANL P1,A)
ORL (logical OR, e.g., ORL P2,A)
XRL (logical EX-OR, e.g.,
XRL P3,A)
JBC (jump if bit = 1 and clear bit,
e.g., JBC P1.1,LABEL)
CPL (complement bit, e.g.,
CPL P3.0)

INC (increment, e.g., INC P2)
DEC (decrement, e.g., DEC P2)
DJNZ (decrement and jump if not zero, e.g., DJNZ P3,LABEL)


MOV,PX,Y,C (move carry bit to bit Y of Port X)

CLR PX.Y (clear bit Y of Port X) SET PX Y (set bit Y of Port X)

It is not obvious that the last three instructions in this list are read-modify-write instructions, but they are. They read the port byte, all 8 bits, modify the addressed bit, then write the new byte back to the latch.

The reason that read-modify-write instructions are directed to the latch rather than the pin is to avoid a possible misinterpretation of the voltage level at the pin. For example, a port bit might be used to drive the base of a transistor. When a 1 is

written to the bit, the transistor is turned on. If the CPU then reads the same port bit at the pin rather than the latch, it will read the base voltage of the transistor and interpret it as a 0. Reading the latch rather than the pin will return the correct value of 1.



In the NMOS 8051 part, the fixed part of the pullup is a depletion mode transistor with the gate wired to the source. This transistor will allow the pin to source about 0.25mA when shorted to ground. In parallel with the fixed pullup is an enhancement mode transistor, which is activated during S1 whenever the port bit does a 0-to-1 transition. During this interval, if the port pin is shorted to ground, this extra transistor will allow the pin to source an additional 30mA.

In the CMOS 80C51, the pullup consists of three pFETs. It should be noted that an n-channel FET (nFET) is turned on when a logical 1 is applied to its gate, and is turned off when a logical 0 is applied to its gate. A p-channel FET (pFET) is the opposite: it is on when its gate sees a 0, and off when its gate sees a 1.

pFET1 in Figure 5 is the transistor that is turned on for 2 oscillator periods after a 0-to-1 transition in the port latch. While it's on, it turns on pFET3 (a weak pullup), through the inverter. This inverter and pPET form a latch which holds the 1.

Note that if the pin is emitting a 1, a negative glitch on the pin from some external source can turn off pFET3, causing the pin to go into a float state. pFET2 is a very weak pullup which is on whenever the nFET is off, in traditional CMOS style. It's only about 1/10 the strength of pFET1. Its function is to restore a 1 to the pin in the event the pin had a 1 and lost it to a glitch.


Port Loading and Interfacing

The output buffers of Ports 1, 2, and 3 can each drive 4 LS TTL inputs. These ports on

NMOS versions can be driven in a normal manner by a TTL or NMOS circuit. Both NMOS and CMOS pins can be driven by open-collector and open-drain outputs, but note that 0-to-1 transitions will not be fast.

In the NMOS device, if the pin is driven by an open-collector output, a 0-to-1 transition will have to be driven by the relatively weak depletion mode FET in Figure 5a. In the CMOS device, an input 0 turns off pullup pFET3, leaving only the very weak pullup pFET2 to drive the transition.

Port 0 output buffers can each drive 8 LS TTL inputs. They do, however, require external pullups to drive NMOS inputs, except when being used as the ADDRESS/DATA bus for external memory.



All the Port 3 pins are multifunctional. They are not only port pins, but also serve the functions of various special features as listed below:

Pin	Alternate Function
P3.0	RxD (serial input port)
P3.1	TxD (serial output port)
P3.2	INTO (external interrupt)
P3.3	INT1 (external interrupt)
P3.4	T0 (Timer/Counter 0 external input)
P3.5	T1 (Timer/Counter 1 external input)
P3.6	WR (external Data Memory write
	strobe)

P3.7 RD (external Data Memory read

The alternate functions can only be activated if the corresponding bit latch in the port SFR contains a 1. Otherwise the port pin remains at 0.

I/O Configurations

Figure 4 shows a functional diagram of a typical bit latch and I/O buffer in each of the four ports. The bit latch (one bit in the port's SFR) is represented as a Type D flip-flop, which will clock in a value from the internal bus in response to a "write to latch" signal from the CPU. The level of the port pin itself is placed on the internal bus in response to a "read pin" signal from the CPU. Some instructions that read a port activate the "read latch" signal, and others activate the "read pin" signal.

As shown in Figure 4, the output drivers of Port 0 and 2 are switchable to an internal

ADDR and ADDR/DATA bus by an internal CONTROL signal for use in external memory accesses. During external memory accesses, the P2 SFR remains unchanged, but the P0 SFR gets 1s written to it.

Also shown in Figure 4 is that if a P3 bit latch contains a 1, then the output level is controlled by the signal labeled "alternate output function." The actual P3.X pin level is always available to the pin's alternate input function. if any.

Ports 1, 2, and 3 have internal pullups, and Port 0 has open drain outputs. Each I/O line can be independently used as an input or an output. (Port 0 and 2 may not be used as general purpose I/O when being used as the ADDR/DATA BUS for external memory during normal operation.) To be used as an input, the port bit latch must contain a 1, which turns off the output driver FET. Then, for Ports 1, 2, and 3, the pin is pulled high by a weak internal pullup, and can be pulled low by an external source.

Port 0 differs in that its internal pullups are not active during normal port operation. The pullup FET in the P0 output driver (see Figure 4) is used only when the port is emitting 1s during external memory accesses. Otherwise the pullup FET is off. Consequently P0 lines that are being used as output port lines are open drain. Writing a 1 to the bit latch leaves both output FETs off, so the pin floats. In that condition it can be used as a high-impedance input.

Because Ports 1, 2, and 3 have fixed internal pullups, they are sometimes called "quasi-bidirectional" ports. When configured as inputs they pull high and will source current (I_{IL}, in the data sheets) when externally pulled low. Port 0, on the other hand, is considered "true" bidirectional, because when configured as an input it floats.

All the port latches in the 80C51 have 1s written to them by the reset function. If a 0 is subsequently written to a port latch, it can be reconfigured as an input by writing a 1 to it.

Writing to a Port

In the execution of an instruction that changes the value in a port latch, the new value arrives at the latch during S6P2 of the final cycle of the instruction. However, port latches are in fact sampled by their output buffers only during Phase 1 of an clock period. (During Phase 2 the output buffer holds the value it saw during the previous Phase 1). Consequently, the new value in the port latch won't actually appear at the output pin until the next Phase 1, which will be at S1P1 of the next machine cycle.

If the change requires a 0-to-1 transition in Port 1, 2, or 3, an additional pullup is turned on during S1P1 and S1P2 of the cycle in which the transition occurs. This is done to increase the transition speed. The extra pullup can source about 100 times the current that the normal pullup can. It should be noted that the internal pullups are field-effect transistors, not linear resistors. The pullup arrangements are shown in Figure 5.

Special Function Registers

A Map of the on-chip memory area called the Special Function Register (SFR) space is shown in Figure 2.

Note that in the SFRs not all of the addresses are occupied. Unoccupied addresses are not implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have no effect.

User software should not write 1s to these unimplemented locations, since they may be used in other 80C51 Family derivative products to invoke new features. The functions of the SFRs are described in the text that follows.

Accumulator

ACC is the Accumulator register. The mnemonics for Accumulator-Specific instructions, however, refer to the Accumulator simply as A.

B Register

The B register is used during multiply and divide operations. For other instructions it can be treated as another scratch pad register.

Program StatusWord

The PSW register contains program status information as detailed in Figure 3.

Stack Pointer

The Stack Pointer register is 8 bits wide. It is

incremented before data is stored during PUSH and CALL executions. While the stack may reside anywhere in on-chip RAM, the Stack Pointer is initialized to 07H after a reset. This causes the stack to begin at locations 08H.

Data Pointer

The Data Pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). Its intended function is to hold a 16-bit address. It may be manipulated as a 16-bit register or as two independent 8-bit registers.

Ports 0 to 3

P0, P1, P2, and P3 are the SFR latches of Ports 0, 1, 2, and 3, respectively. Writing a one to a bit of a port SFR (P0, P1, P2, or P3) causes the corresponding port output pin to switch high. Writing a zero causes the port output pin to switch low. When used as an input, the external state of a port pin will be held in the port SFR (i.e., if the external state of a pin is low, the corresponding port SFR bit will contain a 0; if it is high, the bit will contain a 1).

Serial Data Buffer

The Serial Buffer is actually two separate registers, a transmit buffer and a receive buffer. When data is moved to SBUF, it goes to the transmit buffer and is held for serial transmission. (Moving a byte to SBUF is what

initiates the transmission.) When data is moved from SBUF, it comes from the receive buffer.

Timer Registers Basic to 80C51

Register pairs (TH0, TL0), and (TH1, TL1) are the 16-bit Counting registers for Timer/Counters 0 and 1, respectively.

Control Register for the 80C51


Special Function Registers IP, IE, TMOD, TCON, SCON, and PCON contain control and status bits for the interrupt system, the Timer/Counters, and the serial port. They are described in later sections.

Port Structures and Operation

All four ports in the 80C51 are bidirectional. Each consists of a latch (Special Function Registers P0 through P3), an output driver, and an input buffer.

The output drivers of Ports 0 and 2, and the input buffers of Port 0, are used in accesses to external memory. In this application, Port 0 outputs the low byte of the external memory address, time-multiplexed with the byte being written or read

Port 2 outputs the high byte of the external memory address when the address is 16 bits wide. Otherwise, the Port 2 pins continue to emit the P2 SFR content.




80C51 family hardware description

HARDWARE DESCRIPTION

This chapter provides a detailed description of the 80C51 microcontroller (see Figure 1). Included in this description are:

- The port drivers and how they function both as ports and, for Ports 0 and 2, in bus operations
- The Timers/Counters
- The Serial Interface
- The Interrupt System

- Rose
- The Reduced Power Modes in CMOS devices
- The EPROM version of the 80C51



80C51 family architecture

Interrupt Priorities

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in the SFR named IP (Interrupt Priority). Figure 18 shows the IP register. A low-priority interrupt can be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence. Figure 19 shows how the IE and IP registers and the polling sequence work to determine which if any interrupt will be serviced.

In operation, all the interrupt flags are latched into the interrupt control system during State 5 of every machine cycle. The samples are polled during the following machine cycle. If the flag for an enabled interrupt is found to be set (1), the interrupt system generates an LCALL to the appropriate location in Program Memory, unless some other condition blocks the interrupt. Several conditions can block an interrupt, among them that an interrupt of

equal or higher priority level is already in

The hardware-generated LCALL causes the contents of the Program Counter to be pushed into the stack, and reloads the PC with the beginning address of the service routine. As previously noted (Figure 3), the service routine for each interrupt begins at a fixed location.

Only the Program Counter is automatically pushed onto the stack, not the PSW or any other register. Having only the PC automatically saved allows the programmer to decide how much time should be spent saving other registers. This enhances the interrupt response time, albeit at the expense of increasing the programmer's burden of responsibility. As a result, many interrupt functions that are typical in control applications toggling a port pin for example, or reloading a timer, or unloading a serial buffer can often be completed in less time than it takes other architectures to complete.

Simulating a Third Priority Level in Software

Some applications require more than two priority levels that are provided by on-chip hardware in 80C51 devices. In these cases, relatively simple software can be written to produce the same effect as a third priority

level. First, interrupts that are to have higher priority than 1 are assigned to priority 1 in the Interrupt Priority (IP) register. The service routines for priority 1 interrupts that are supposed to be interruptable by priority 2 interrupts are written to include the following code:

PUSH IE MOV IE,#MASK CALL LABEL


(execute service routine)

POP IE RET


LABEL: RETI

As soon as any priority interrupt is acknowledged, the Interrupt Enable (IE) register is redefined so as to disable all but priority 2 interrupts. Then a CALL to LABEL executes the RETI instruction, which clears the priority 1 interrupt-in-progress flip-flop. At this point any priority 1 interrupt that is enabled can be serviced, but only priority 2 interrupts are enabled.


POPing IE restores the original enable byte. Then a normal RET (rather than another RETI) is used to terminate the service routine. The additional software adds 10μs (at 12MHz) to priority 1 interrupts.




(MSI	3)						(LSB)					
х	х	х	PS	PT1	PX1	РТ0	PX0					
Symbol	Symbol Position IP.7			Function Reserved.								
	IF	2.5	Reserved									
PS	IP	2.4	Defines the Serial Port interrupt priority level. PS = 1 programs it to the higher priority level.									
PT1	IP	.3	Defines the Timer 1 interrupt priority level. PT1 = 1 programs it to the higher priority level.									
PX1	IP	.2	Defines the External Interrupt 1 priority level. PX1 \approx 1 programs it to the higher priority level.									
PT0	PTO IP.1			Enables or disables the Timer 0 Interrupt priority level. PT0 = 1 programs it to the higher priority level.								
PX0	PXO IP.0			Defines the External Interrupt 0 priority level. PX0 = 1 programs it to the higher priority level.								
	Figure	≥ 18.	Interrup	t Priori	ity (IP)	Regis	ter					




21



March 1993










Figure 16 shows the signals and timing involved in program fetches when the Program Memory is external. If Program Memory is external. If Program Memory read strobe PSEN is normally activated twice per machine cycle, as shown in Figure 16a. If an access to external Data Memory occurs, as shown in Figure 16b, two PSENs are skipped, because the address and data bus are being used for the Data Memory access.

Note that a Data Memory bus cycle takes twice as much time as a Program Memory bus cycle. Figure 16 shows the relative timing of the addresses being emitted at Ports 0 and 2, and of ALE and PSEN. ALE is used to

latch the low address byte from P0 into the address latch.

When the CPU is executing from internal Program Memory, PSEN is not activated, and program addresses are not emitted. However, ALE continues to be activated twice per machine cycle and so it is available as a clock output signal. Note, however, that one ALE is skipped during the execution of the MOVX instruction.

Interrupt Structure

The 80C51 and its ROMless and EPROM versions have 5 interrupt sources: 2 external interrupts, 2 timer interrupts, and the serial port interrupt.

What follows is an overview of the interrupt structure for the device. More detailed information for specific members of the 80C51 derivative family is provided in later chapters of this user's guide.

Interrupt Enables

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the SFR named IE (Interrupt Enable). This register also contains a global disable bit, which can be cleared to disable all interrupts at once. Figure 17 shows the IE register.

80C51 family architecture

The RL A instruction converts the index number (0 through 4) to an even number on the range 0 through 8, because each entry in the jump table is 2 bytes long:

JUMP TABLE:

AJMP CASE 0
AJMP CASE 1
AJMP CASE 2
AJMP CASE 3
AJMP CASE 4

Table 7 shows a single "CALL addr" instruction, but there are two of them, LCALL and ACALL, which differ in the format in which the subroutine address is given to the CPU. CALL is a generic mnemonic which can be used if the programmer does not care which way the address is encoded.

The LCALL instruction uses the 16-bit address format, and the subroutine can be anywhere in the 64k Program Memory space. The ACALL instruction uses the 11-bit format, and the subroutine must be in the same 2k block as the instruction following the ACALL.

In any case, the programmer specifies the subroutine address to the assembler in the same way: as a label or as a 16-bit constant. The assembler will put the address into the correct format for the given instructions.

Subroutines should end with a RET instruction, which returns execution to the instruction following the CALL.

RETI is used to return from an interrupt service routine. The only difference between RET and RETI is that RETI tells the interrupt control system that the interrupt in progress is done. If there is no interrupt in progress at the time RETI is executed, then the RETI is functionally identical to RET.

Table 8 shows the list of conditional jumps available to the 80C51 user. All of these jumps specify the destination address by the relative offset method, and so are limited to a jump distance of –128 to +127 bytes from the instruction following the conditional jump instruction. Important to note, however, the user specifies to the assembler the actual

destination address the same way as the other jumps: as a label or a 16-bit constant.

There is no Zero bit in the PSW. The JZ and JNZ instructions test the Accumulator data for that condition.

The DJNZ instruction (Decrement and Jump if Not Zero) is for loop control. To execute a loop N times, load a counter byte with N and terminate the loop with a DJNZ to the beginning of the loop, as shown below for N = 10.

MOV COUNTER,#10 LOOP: (begin loop)

•

(end loop) DJNZ

DJNZ COUNTER,LOOP (continue)

The CJNE instruction (Compare and Jump if Not Equal) can also be used for loop control as in Figure 12. Two bytes are specified in the operand field of the instruction. The jump is executed only if the two bytes are not equal. In the example of Figure 12, the two bytes were data in R1 and the constant 2AH. The initial data in R1 was 2EH. Every time the loop was executed, R1 was decremented, and the looping was to continue until the R1 data reached 2AH.

Another application of this instruction is in "greater than, less than" comparisons. The two bytes in the operand field are taken as unsigned integers. If the first is less than the second, then the Carry bit is set (1). If the first is greater than or equal to the second, then the Carry bit is cleared.

CPU Timing

All 80C51 microcontrollers have an on-chip oscillator which can be used if desired as the clock source for the CPU. To use the on-chip oscillator, connect a crystal or ceramic resonator between the XTAL1 and XTAL2 pins of the microcontroller, and capacitors to ground as shown in Figure 13.

Examples of how to drive the clock with an external oscillator are shown in Figure 14. Note that in the NMOS devices (8051, etc.) the signal at the XTAL2 pin actually drives the internal clock generator. In the CMOS devices (80C51, etc.), the signal at the XTAL1 pin drives the internal clock generator. The internal clock generator defines the sequence of states that make up the 80C51 machine cycle.

Machine Cycles

A machine cycle consists of a sequence of 6 states, numbered S1 through S6. Each state time lasts for two oscillator periods. Thus a machine cycle takes 12 oscillator periods or 1µs if the oscillator frequency is 12MHz.

Each state is divided into a Phase 1 half and a Phase 2 half. Figure 15 shows that fetch/execute sequences in states and phases for various kinds of instructions. Normally two program fetches are generated during each machine cycle, even if the instruction being executed doesn't require it. If the instruction being executed doesn't need more code bytes, the CPU simply ignores the extra fetch, and the Program Counter is not incremented.

Execution of a one-cycle instruction (Figures 15a and 15b) begins during State 1 of the machine cycle, when the opcode is latched into the Instruction Register. A second fetch occurs during S4 of the same machine cycle. Execution is complete at the end of State 6 of this machine cycle.

The MOVX instructions take two machine cycles to execute. No program fetch is generated during the second cycle of a MOVX instruction. This is the only time program fetches are skipped. The fetch/execute sequence for MOVX instructions is shown in Figure 15d.

The fetch/execute sequences are the same whether the Program Memory is internal or external to the chip. Execution times do not depend on whether the Program Memory is internal or external.

Table 8. Conditional Jumps in 80C51 Devices

MNEMONIC	OPERATION		ADDRESS	ING MODE	S	EXECUTION
		DIR	IND	REG	IMM	TIME (μs)
JZ rel	Jump if A = 0		Accumi	ulator only	-	2
JNZ rel	Jump if A ≠ 0		Accumi	ulator only		2
DJNZ <byte>,rel</byte>	Decrement and jump if not zero	Х		X		2
CJNE A, <byte>,rel</byte>	Jump if A ≠ <byte></byte>	Х			Х	2
CJNE <byte>,#data,rel</byte>	Jump if <byte> ≠ #data</byte>		Х	X		2

Table 6. 80C51 Boolean Instructions

	MNEMONIC	OPERATION	EXECUTION TIME (μs)
ANL	C,bit	C = C.AND.bit	2
ANL	C,/bit	C = C.ANDNOT.bit	2
ORL	C,bit	C = C.OR.bit	2
ORL	C,/bit	C = C.ORNOT.bit	2
MOV	C,bit	C = bit	1
MOV	bit,C	bit = C	2
CLR	С	C = 0	1
CLR	bit	bit = 0	1
SETB	С	C = 1	1
SETB	bit	bit = 1	1
CPL	С	C = .NOT.C	1
CPL	bit	bit = .NOT.bit	1
JC	rel	Jump if C = 1	2
JNC	rel	Jump if C = 0	2
JB	bit,rel	Jump if bit = 1	2
JNB	bit,rel	Jump if bit = 0	2
JBC	bit,rel	Jump if bit = 1; CLR bit	2

Jump Instructions

Table 7 shows the list of unconditional jumps with execution time for a 12MHz clock.

The table lists a single "JMP addr" instruction, but in fact there are three SJMP, LJMP, and AJMP, which differ in the format of the destination address. JMP is a generic mnemonic which can be used if the programmer does not care which way the jump is encoded.

The SJMP instruction encodes the destination address as a relative offset, as described above. The instruction is 2 bytes long, consisting of the opcode and the relative offset byte. The jump distance is limited to a range of –128 to +127 bytes relative to the instruction following the SJMP.

The LJMP instruction encodes the destination address as a 16-bit constant. The instruction

is 3 bytes long, consisting of the opcode and two address bytes. The destination address can be anywhere in the 64k Program Memory space.

The AJMP instruction encodes the destination address as an 11-bit constant. The instruction is 2 bytes long, consisting of the opcode, which itself contains 3 of the 11 address bits, followed by another byte containing the low 8 bits of the destination address. When the instruction is executed, these 11 bits are simply substituted for the low 11 bits in the PC. The high 5 bits stay the same. Hence the destination has to be within the same 2k block as the instruction following the AJMP.

In all cases the programmer specifies the destination address to the assembler in the same way: as a label or as a 16-bit constant. The assembler will put the destination

address into the correct format for the given instruction. If the format required by the instruction will not support the distance to the specified destination address, a "Destination out of range" message is written into the List file.

The JMP @A+DPTR instruction supports case jumps. The destination address is computed at execution time as the sum of the 16-bit DPTR register and the Accumulator. Typically, DPTR is set up with the address of a jump table. In a 5-way branch, for example, an integer 0 through 4 is loaded into the Accumulator. The code to be executed might be as follows:

MOV DPTR,#JUMP TABLE
MOV A,INDEX_NUMBER
RL A
JMP @A+DPTR

Table 7. Unconditional Jumps in 80C51 Devices

MNEMONIC		OPERATION	EXECUTION TIME (μs)	
JMP a	ddr	Jump to addr	2	
JMP @	A+DPTR	Jump to A + DPTR	2	
CALL a	ddr	Call subroutine at addr	2	
RET		Return from subroutine	2	
RETI		Return from interrupt	2	
NOP		No operation	1	

Table 4. 80C51 Data Transfer Instructions that Access External Data Memory Space

ADDRESS WIDTH	MNEMONIC	OPERATION	EXECUTION TIME (μs)
8 bits	MOVX A,@Ri	Read external RAM @Ri	2
8 bits	MOVX @Ri,A	Write external RAM @ Ri	2
16 bits	MOVX A,@DPTR	Read external RAM @ DPTR	2
16 bits	MOVX @DPTR,A	Write external RAM @ DPTR	2

Lookup Tables

Table 5 shows the two instructions that are available for reading lookup tables in Program Memory. Since these instructions access only Program Memory, the lookup tables can only be read, not updated.

If the table access is to external Program Memory, then the read strobe is PSEN.

The mnemonic is MOVC for "move constant." The first MOVC instruction in Table 5 can accommodate a table of up to 256 entries numbered 0 through 255. The number of the desired entry is loaded into the Accumulator, and the Data Pointer is set up to point to the beginning of the table. Then:

MOVC A,@A+DPTR

copies the desired table entry into the Accumulator

The other MOVC instruction works the same way, except the Program Counter (PC) is used as the table base, and the table is accessed through a subroutine. First the number of the desired entry is loaded into the Accumulator, and the subroutine is called:

MOV A,ENTRY NUMBER CALL TABLE

The subroutine "TABLE" would look like this:

TABLE: MOVC A,@A+PC RET

The table itself immediately follows the RET (return) instruction in Program Memory. This type of table can have up to 255 entries, numbered 1 through 255. Number 0 cannot be used, because at the time the MOVC instruction is executed, the PC contains the address of the RET instruction. An entry numbered 0 would be the RET opcode itself.

Boolean Instructions

80C51 devices contain a complete Boolean (single-bit) processor. The internal RAM

space can support up to 128 addressable bits as well. All of the port lines are bit-addressable, and each one can be treated as a separate single-bit port. The instructions that access these bits are not just conditional

contains 128 addressable bits, and the SFR

that access these bits are not just conditional branches, but a complete menu of move, set, clear, complement, OR, and AND instructions. These kinds of bit operations are not easily obtained in other architectures with any amount of byte-oriented software.

The instruction set for the Boolean processor is shown in Table 6. All bit accesses are by direct addressing.

Bit addresses 00H through 7FH are in the Lower 128, and bit addresses 80H through FFH are in SFR space.

Note how easily an internal flag can be moved to a port pin:

MOV C,FLAG MOV P1.0,C

In this example, FLAG is the name of any addressable bit in the Lower 128 or SFR space. An I/O line (the LSB of Port 1, in this case) is set or cleared depending on whether the flag bit is 1 or 0.

The Carry bit in the PSW is used as the single-bit Accumulator of the Boolean processor. Bit instructions that refer to the Carry bit as C assemble as Carry-specific instructions (CLR C, etc.). The Carry bit also has a direct address, since it resides in the PSW register, which is bit-addressable.

Note that the Boolean instruction set includes ANL and ORL operations, but not the XRL (Exclusive OR) operation. An XRL operation is simple to implement in software. Suppose, for example, it is required to form the Exclusive OR of two bits:

C = bit1 .XRL. bit2

The software to do that could be as follows:

MOV C,bit1
JNB bit2,OVER
CPL C

OVER: (continue)

First, bit1 is moved to the Carry. If bit2 = 0, then C now contains the correct result. That is, bit1 .XRL. bit2 = bit1 if bit2 = 0. On the other hand, if bit2 = 1, C now contains the complement of the correct result. It need only be inverted (CPL C) to complete the operation.

This code uses the JNB instruction, one of a series of bit-test instructions which execute a jump if the addressed bit is set (JC, JB, JBC) or if the addressed bit is not set (JNC, JNB). In the above case, bit2 is being tested, and if bit2 = 0, the CPL C instruction is jumped over.

JBC executes the jump if the addressed bit is set, and also clears the bit. Thus a flag can be tested and cleared in one operation. All the PSW bits are directly addressable, so the Parity bit, or the general purpose flags, for example, are also available to the bit-test instructions.

Relative Offset

The destination address for these jumps is specified to the assembler by a label or by an actual address in Program memory. However, the destination address assembles to a relative offset byte. This is a signed (two's complement) offset byte which is added to the PC in two's complement arithmetic if the jump is executed. The range of the jump is therefore –128 to +127 Program Memory bytes relative to the first byte following the instruction.

Table 5. 80C51 Lookup Table Read Instructions

MNEMONIC	OPERATION	EXECUTION TIME (μs)	
MOVC A,@A+DPTR	Read program memory at (A + DPTR)	2	
MOVC A,@A+PC	Read program memory at (A + PC)	2	

MNEMONIC	OPERATION	1	EXECUTION			
		DIR	IND	REG	IMM	TIME (μs)
MOV A, <src></src>	A = <src></src>	X	Х	Х	Х	1
MOV <dest>,A</dest>	<dest> = A</dest>	Х	Х	X		1
MOV <dest>,<src></src></dest>	<dest> = <src></src></dest>	Х	Х	Х	X	2
MOV DPTR,#data16	DPTR = 16-bit immediate constant				X	2
PUSH <src></src>	INC SP:MOV"@SP", <src></src>	Х				2
POP <dest></dest>	MOV <dest>,"@SP":DEC SP</dest>	X				2
XCH A, <byte></byte>	ACC and <byte> exchange data</byte>	X	Х	X		1
XCHD A,@Ri	ACC and @Ri exchange low nibbles		Х			1

Table 3. Data Transfer Instructions that Access Internal Data Memory Space

The XCH A, <byte> instruction causes the Accumulator and addressed byte to exchange data. The XCHD A, @Ri instruction is similar, but only the low nibbles are involved in the exchange.

To see how XCH and XCHD can be used to facilitate data manipulations, consider first the problem of shifting an 8-digit BCD number two digits to the right. Figure 11 shows how this can be done using direct MOVs, and for comparison how it can be done using XCH instructions. To aid in understanding how the code works, the contents of the registers that are holding the BCD number and the content of the Accumulator are shown alongside each instruction to indicate their status after the instruction has been executed.

After the routine has been executed, the Accumulator contains the two digits that were shifted out on the right. Doing the routine with direct MOVs uses 14 code bytes and $9\mu s$ of execution time (assuming a 12MHz clock). The same operation with XCHs uses only 9 bytes and executes almost twice as fast.

To right-shift by an odd number of digits, a one-digit shift must be executed.

Figure 12 shows a sample of code that will right-shift a BCD number one digit, using the XCHD instruction. Again, the contents of the registers holding the number and of the Accumulator are shown alongside each instruction.

First, pointers R1 and R0 are set up to point to the two bytes containing the last four BCD digits. Then a loop is executed which leaves the last byte, location 2EH, holding the last two digits of the shifted number. The pointers are decremented, and the loop is repeated for location 2DH. The CJNE instruction (Compare and Jump if Not Equal) is a loop control that will be described later. The loop executed from LOOP to CJNE for R1 = 2EH, 2DH, 2CH, and 2BH. At that point the digit that was originally shifted out on the right has propagated to location 2AH. Since that location should be left with 0s, the lost digit is moved to the Accumulator.

External RAM

Table 4 shows a list of the Data Transfer instructions that access external Data Memory. Only indirect addressing can be used. The choice is whether to use a one-byte address, @Ri, where Ri can be either R0 or R1 of the selected register bank, or a two-byte address, @DPTR. The disadvantage to using 16-bit addresses if only a few k bytes of external RAM are involved is that 16-bit addresses use all 8 bits of Port 2 as address bus. On the other hand, 8-bit addresses allow one to address a few bytes of RAM, as shown in Figure 5, without having to sacrifice all of Port 2. All of these instructions execute in 2 µs, with a 12MHz clock

Note that in all external Data RAM accesses, the Accumulator is always either the destination or source of the data.

The read and write strobes to external RAM are activated only during the execution of a MOVX instruction. Normally these signals are inactive, and in fact if they're not going to be used at all, their pins are available as extra I/O lines.

		2A	2B	2C	2D	2E	ACC
VON	A,2EH	00	12	34	56	78	78
MOV	2EH,2DH 2DH,2CH	00	12 12	34 34	56 34	56 56	78 78
VON	2CH,2BH	00	12	12	34	56	78
VON	2BH,#0	00	00	12	34	56	78
	ng direct MOV	. 14 Oyle	3, 3 μ3				
	ng uncer move	2A	2 Β	2C	l 2D	1 2E 1	ACC
		2A	2B	2C		2E	ACC
CLR KCH	A A,2BH	·		2C 34 34	2D 56 56	2E 78 78	ACC 00 12
CLR (CH (CH	A A,2BH A,2CH	2A 00 00 00	2B 12 00 00	34 34 12	56 56 56	78 78 78	00 12 34
CLR XCH XCH XCH	A A.2BH A.2CH A.2OH	2A 00 00 00 00	2B 12 00 00 00	34 34 12 12	56 56 56 34	78 78 78 78	00 12 34 56
CLR XCH XCH XCH XCH	A A,2BH A,2CH	00 00 00 00 00	2B 12 00 00	34 34 12	56 56 56	78 78 78	00 12 34

			2A	2B	2C	2D	2E	ACC
	MOV MOV	R1,#2EH R0.#2DH	00	12 12	34 34	56 56	78 78	XX
	oop for Ri	1 = 2EH:					,	
LOOP:	MOV XCHD SWAP MOV DEC DEC CJNE	A,@R1 A,@R0 A @R1,A R1 R0 R1,#2AH,LOO	00 00 00 00 00	12 12 12 12 12 12	34 34 34 34 34 34	56 58 58 58 58 58	78 78 78 67 67 67	78 76 67 67 67 67
1	oop for Ri oop for Ri oop for Ri	1 = 2CH:	00 00 08	12 18 01	38 23 23	45 45 45	67 67 67	45 23 01
	CLR XCH	A A,2AH	08 00	01 01	23 23	45 45	67 67	00 08
Figur	e 12.	Shifting a B	CD N	umbe	r One	Digit t	o the	Right

80C51 family architecture

Logical Instructions

Table 2 shows the list of 80C51 logical instructions. The instructions that perform Boolean operations (AND, OR, Exclusive OR, NOT) on bytes perform the operation on a bit-by-bit basis. That is, if the Accumulator contains 00110101B and byte contains 011010011B.

ANL A, <byte>

will leave the Accumulator holding 00010001B

The addressing modes that can be used to access the
byte> operand are listed in Table 2.

The ANL A, <byte> instruction may take any of the forms:

ANL A,7FH (direct addressing)
ANL A,@R1 (indirect addressing)
ANL A,R6 (register addressing)
ANL A,#53H (immediate constant)

All of the logical instructions that are Accumulator-specific execute in $1\mu s$ (using a 12MHz clock). The others take $2\mu s$.

Note that Boolean operations can be performed on any byte in the internal Data Memory space without going through the Accumulator. The XRL <byte>>, #data instruction, for example, offers a quick and easy way to invert port bits, as in XRL P1, #OFFH.

If the operation is in response to an interrupt, not using the Accumulator saves the time and effort to push it onto the stack in the service routine.

The Rotate instructions (RL, A, RLC A, etc.) shift the Accumulator 1 bit to the left or right. For a left rotation, the MSB rolls into the LSB position. For a right rotation, the LSB rolls into the MSB position.

The SWAP A instruction interchanges the high and low nibbles within the Accumulator. This is a useful operation in BCD manipulations. For example, if the Accumulator contains a binary number which is known to be less than 100, it can be quickly converted to BCD by the following code:

MOVE B,#10 DIV AB SWAP A ADD A,B

Dividing the number by 10 leaves the tens digit in the low nibble of the Accumulator, and the ones digit in the B register. The SWAP and ADD instructions move the tens digit to the high nibble of the Accumulator, and the ones digit to the low nibble.

Data Transfers

internal RAM

Table 3 shows the menu of instructions that are available for moving data around within

the internal memory spaces, and the addressing modes that can be used with each one. With a 12MHz clock, all of these instructions execute in either 1 or 2µs.

The MOV <dest>, <src> instruction allows data to be transferred between any two internal RAM or SFR locations without going through the Accumulator. Remember, the Upper 128 bytes of data RAM can be accessed only by indirect addressing, and SFR space only by direct addressing.

Note that in 80C51 devices, the stack resides in on-chip RAM, and grows upwards. The PUSH instruction first increments the Stack Pointer (SP), then copies the byte into the stack. PUSH and POP use only direct addressing to identify the byte being saved or restored, but the stack itself is accessed by indirect addressing using the SP register. This means the stack can go into the Upper 128 bytes of RAM, if they are implemented, but not into SFR space.

The Upper 128 bytes of RAM are not implemented in the 80C51 nor in its ROMless or EPROM counterparts. With these devices, if the SP points to the Upper 128, PUSHed bytes are lost, and POPed bytes are indeterminate.

The Data Transfer instructions include a 16-bit MOV that can be used to initialize the Data Pointer (DPTR) for look-up tables in Program Memory, or for 16-bit external Data Memory accesses.

Table 2. 80C51 Logical Instructions

MNEMONIC	OPERATION		ADDRESSING MODES		s	EXECUTION
		DIR	IND	REG	IMM	TIME (μs)
ANL A, <byte></byte>	A = A.AND. <byte></byte>	X	Х	X	X	1
ANL <byte>,A</byte>	 	×				1
ANL <byte>,#data</byte>	 data	х				2
ORL A, <byte></byte>	A = A.OR. <byte></byte>	X	Х	х	X	1
ORL <byte>,A</byte>	 	Х				1
ORL <byte>,#data</byte>	 <byte> = <byte> .OR.#data</byte></byte>	X				2
XRL A, <byte></byte>	A = A.XOR. <byte></byte>	Х	Х	Х	X	1
XRL <byte>,A</byte>	 	х				1
XRL <byte>,#data</byte>	 	Х				2
CRL A	A = 00H		Accumu	lator only		1
CPL A	A = .NOT.A		Accumu	lator only		1
RLA	Rotate ACC Left 1 bit		Accumu	lator only		1
RLC A	Rotate Left through Carry		Accumulator only			1
RRA	Rotate ACC Right 1 bit		Accumulator only			1
RRC A	Rotate Right through Carry		Accumulator only			1
SWAP A	Swap Nibbles in A		Accumu	lator only		1

Addressing Modes

The addressing modes in the 80C51 instruction set are as follows:

Direct Addressing

In direct addressing the operand is specified by an 8-bit address field in the instruction. Only internal Data RAM and SFRs can be directly addressed.

Indirect Addressing

In indirect addressing the instruction specifies a register which contains the address of the operand. Both internal and external RAM can be indirectly addressed.

The address register for 8-bit addresses can be R0 or R1 of the selected bank, or the Stack Pointer. The address register for 16-bit addresses can only be the 16-bit "data pointer" register, DPTR.

Register Instructions

The register banks, containing registers R0 through R7, can be accessed by certain instructions which carry a 3-bit register specification within the opcode of the instruction. Instructions that access the registers this way are code efficient, since this mode eliminates an address byte. When the instruction is executed, one of the eight registers in the selected bank is accessed. One of four banks is selected at execution time by the two bank select bits in the PSW.

Register-Specific Instructions

Some instructions are specific to a certain register. For example, some instructions always operate on the Accumulator, or Data Pointer, etc., so no address byte is needed to point to it. The opcode itself does that. Instructions that refer to the Accumulator as A assemble as accumulator specific opcodes.

Immediate Constants

The value of a constant can follow the opcode in Program Memory. For example,

MOV A. #100

loads the Accumulator with the decimal number 100. The same number could be specified in hex digits as 64H.

Indexed Addressing

Only program Memory can be accessed with indexed addressing, and it can only be read. This addressing mode is intended for reading look-up tables in Program Memory A 16-bit base register (either DPTR or the Program Counter) points to the base of the table, and the Accumulator is set up with the table entry number.

The address of the table entry in Program Memory is formed by adding the Accumulator data to the base pointer.

Another type of indexed addressing is used in the "case jump" instruction. In this case the destination address of a jump instruction is computed as the sum of the base pointer and the Accumulator data.

Arithmetic Instructions

The menu of arithmetic instructions is listed in Table 1. The table indicates the addressing modes that can be used with each instruction to access the
byte> operand. For example, the ADD A,
byte> instruction can be written as:

ADD a, 7FH (direct addressing)
ADD A, @R0 (indirect addressing)
ADD a, R7 (register addressing)
ADD A, #127 (immediate constant)

The execution times listed in Table 1 assume a 12MHz clock frequency. All of the arithmetic

instructions execute in 1µs except the INC DPTR instruction, which takes 2µs, and the Multiply and Divide instructions, which take 4µs.

Note that any byte in the internal Data Memory space can be incremented without going through the Accumulator.

One of the INC instructions operates on the 16-bit Data Pointer. The Data Pointer is used to generate 16-bit addresses for external memory, so being able to increment it in one 16-bit operation is a useful feature.


The MUL AB instruction multiplies the Accumulator by the data in the B register and puts the 16-bit product into the concatenated B and Accumulator registers.


The DIV AB instruction divides the Accumulator by the data in the B register and leaves the 8-bit quotient in the Accumulator, and the 8-bit remainder in the B register.

Oddly enough, DIV AB finds less use in arithmetic "divide" routines than in radix conversions and programmable shift operations. An example of the use of DIV AB in a radix conversion will be given later. In shift operations, dividing a number by 2n shifts its n bits to the right. Using DIV AB to perform the division completes the shift in 4µs and leaves the B register holding the bits that were shifted out. The DA A instruction is for BCD arithmetic operations. In BCD arithmetic, ADD and ADDC instructions should always be followed by a DA A operation, to ensure that the result is also in BCD. Note that DA A will not convert a binary number to BCD. The DA A operation produces a meaningful result only as the second step in the addition of two BCD bytes.

Table 1. 80C51 Arithmetic Instructions

MNEMONIC	OPERATION		ADDRESS	NG MODE	S	EXECUTION	
		DIR	IND	REG	IMM	TIME (μs)	
ADD A, <byte></byte>	A = A + <byte></byte>	Х	X	Х	X	1	
ADDC A, <byte></byte>	A = A + <byte> + C</byte>	X	Х	Х	Х	1	
SUBB A, <byte></byte>	A = A - <byte> - C</byte>	Х	X	Х	Х	1	
INC A	A = A + 1		Accumulator only			1	
INC <byte></byte>	 	х	X	X		1	
INC DPTR	DPTR = DPTR + 1		Data Pointer only			2	
DEC A	A = A 1		Accumu	lator only		1	
DEC <byte></byte>	 	×	X	X		1	
MUL AB	B:A = B x A		ACC and B only			4	
DIV AB	A = Int[A/B] B = Mod[A/B]		ACC and B only			4	
DA A	Decimal Adjust		Accumulator only 1				





80C51 FAMILY INSTRUCTION SET

The 80C51 instruction set is optimized for 8-bit control applications. It provides a variety of fast addressing modes for accessing the internal RAM to facilitate byte operations on small data structures. The instruction set provides extensive support for one-bit variables as a separate data type, allowing direct bit manipulation in control and logic systems that require Boolean processing.

Program Status Word

The Program Status Word (PSW) contains several status bits that reflect the current

state of the CPU. The PSW, shown in Figure 10, resides in the SFR space. It contains the Carry bit, the Auxiliary Carry (for BCD operations), the two register bank select bits, the Overflow flag, a Parity bit, and two user-definable status flags.

The Carry bit, other than serving the function of a Carry bit in arithmetic operations, also serves as the "Accumulator" for a number of Boolean operations.

The bits RS0 and RS1 are used to select one of the four register banks shown in Figure 7. A number of instructions refer to these RAM

locations as R0 through R7. The selection of which of the four is being referred to is made on the basis of the RS0 and RS1 at execution time

The Parity bit reflects the number of 1s in the Accumulator: P=1 if the Accumulator contains an odd number of 1s, and P=0 if the Accumulator contains an even number of 1s. Thus the number of 1s in the Accumulator plus P is always even. Two bits in the PSW are uncommitted and may be used as general purpose status flags.

80C51 family architecture

fact accommodate 384 bytes, using a simple trick. Direct addresses higher than 7FH access one memory space, and indirect addresses higher than 7FH0 access a different memory space. Thus Figure 6 shows the Upper 128 and SFR space occupying the same block of addresses, 80H through FFH, although they are physically separate entities.


The Lower 128 bytes of RAM are present in all 80C51 devices as mapped in Figure 7. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in


the Program Status Word (PSW) select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing.


The next 16 bytes above the register banks form a block of bit-addressable memory space. The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.


All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing. The Upper 128 (Figure 8) can only be accessed by indirect addressing.


Figure 9 gives a brief look at the Special Function Register (SFR) space. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. Sixteen addresses in SFR space are both byte- and bit-addressable. The bit-addressable SFRs are those whose address ends in 0H or 8H.

















Data Memory

The right half of Figure 2 shows the internal and external Data Memory spaces available to the 80C51 user. Figure 5 shows a hardware configuration for accessing up to 2k bytes of external RAM. The CPU in this case is executing from internal ROM. Port 0 serves as a multiplexed address/data bus to the RAM, and 3 lines of Port 2 are being used to page the RAM. The CPU generates RD and WR signals as needed during external RAM

accesses. There can be up to 64k bytes of external Data Memory. External Data Memory addresses can be either 1 or 2 bytes wide. One-byte addresses are often used in conjunction with one or more other I/O lines to page the RAM, as shown in Figure 5.

Two-byte addresses can also be used, in which case the high address byte is emitted at Port 2.

Internal Data Memory is mapped in Figure 6. The memory space is shown divided into three blocks, which are generally referred to as the Lower 128, the Upper 128, and SFR space.

Internal Data Memory addresses are always one byte wide, which implies an address space of only 256 bytes. However, the addressing modes for internal RAM can in

80C51 family architecture

80C51 ARCHITECTURE

MEMORY ORGANIZATION

All 80C51 devices have separate address spaces for program and data memory, as shown in Figures 1 and 2. The logical separation of program and data memory allows the data memory to be accessed by 8-bit addresses, which can be quickly stored and manipulated by an 8-bit CPU. Nevertheless, 16-bit data memory addresses can also be generated through the DPTR register.

Program memory (ROM, EPROM) can only be read, not written to. There can be up to 64k bytes of program memory. In the 80C51, the lowest 4k bytes of program are on-chip. In the ROMless versions, all program memory is external. The read strobe for external program memory is the PSEN (program store enable).

Data Memory (RAM) occupies a separate address space from Program Memory. In the 80C51, the lowest 128 bytes of data memory are on-chip. Up to 64k bytes of external RAM can be addressed in the external Data Memory space. In the ROMless version, the lowest 128 bytes are on-chip. The CPU generates read and write signals, RD and WR, as needed during external Data Memory accesses

External Program Memory and external Data Memory may be combined if desired by applying the RD and PSEN signals to the inputs of an AND gate and using the output of the gate as the read strobe to the external Program/Data memory.

Program Memory

Figure 3 shows a map of the lower part of the Program Memory. After reset, the CPU begins execution from location 0000H. As shown in Figure 3, each interrupt is assigned a fixed location in Program Memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose Program Memory.

The interrupt service locations are spaced at 8-byte intervals: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.

The lowest 4k bytes of Program Memory can either be in the on-chip ROM or in an external ROM. This selection is made by strapping the EA (External Access) pin to either V_{CC} , or V_{SS} . In the 80C51, if the EA pin is strapped to V_{CC} , then the program fetches to addresses 0000H through 0FFFH are directed to the internal ROM. Program fetches to addresses


1000H through FFFFH are directed to external ROM.

If the EA pin is strapped to V_{SS}, then all program fetches are directed to external ROM. The ROMless parts (8031, 80C31, etc.) must have this pin externally strapped to V_{SS} to enable them to execute from external Program Memory.

The read strobe to external ROM, PSEN, is used for all external program fetches. PSEN is not activated for internal program fetches.

The hardware configuration for external program execution is shown in Figure 4. Note that 16 I/O lines (Ports 0 and 2) are dedicated to bus functions during external Program Memory fetches. Port 0 (P0 in Figure 4) serves as a multiplexed address/data bus. It emits the low byte of the Program Counter (PCL) as an address, and then goes into a float state awaiting the arrival of the code byte from the Program Memory, During the time that the low byte of the Program Counter is valid on Port 0, the signal ALE (Address Latch Enable) clocks this byte into an address latch. Meanwhile, Port 2 (P2 in Figure 4) emits the high byte of the Program Counter (PCH). Then PSEN strobes the EPROM and the code byte is read into the microcontroller.

Program Memory addresses are always 16 bits wide, even though the actual amount of Program Memory used may be less than 64k bytes. External program execution sacrifices two of the 8-bit ports, PO and P2, to the function of addressing the Program Memory.



8

80C51 family overview

Table 2. 80C51 Derivative Comparisons

DEVICE	A/D	PORTS	PWM	TIMERS	SERIAL PORT	
80C51	-	4	_	Two standard	UART	
80CL51	-	4	-	Two standard	UART	
80C52	_	4	-	Two standard, timer 2	UART	
83C053	-	31/2	9	Two standard	_	
83CL410	_	4	_	Two standard	I ² C	
83C451	-	7	_	Two standard	UART	
83C528	-	4	-	Two standard, timer 2, watchdog (4 total)	UART, I ² C	
83C550	8 channel/8-bit	4	-	Two standard, watchdog	UART	
83C552	8 channel/10-bit	6	2	Two standard, timer 2, watchdog (4 total)	UART, I ² C	
83C562	8 channel/8-bit	6	2	Two standard, timer 2, watchdog (4 total)	UART	
83C575	4 comparators	4	5	Two standard, timer 2, PCA, watchdog	UART	
87C592	8 channel/10-bit	6	2	Two standart, timer 2, watchdog	UART, CAN	
83C652	_	4	-	Two standard	UART, I ² C	
83C654	-	4	_	Two standard	UART, I ² C	
83C751	_	2 ^{3/} 8	_	One standard, extended to 16-bit autoload	I ² C	
83C752	5 channel/8-bit	2 ^{5/} 8	1	One standard, extended to 16-bit autoload	I ² C	
83C851	-	4	_	Two standard UAR		
83C852	-	2/8	_	Two standard -		

80C51 family overview

83C562

The 83C562 is an 80C51 derivative that is identical to the 83C552 except that the I²C interface has been removed and the A/D converter is 8 bit instead of 10 bit.

The ROMless version of the 83C562 is the 80C562. There is no EPROM version. For development and prototyping, the 87C552 can be used

83C575

The 83C575 is an 80C51 derivative that contains all of the best derivative features that are available today. It is fully code compatible with the 80C51 and has the following features:

- 8k program memory
- 256 bytes RAM
- 3 16-bit timers
- Programmable counter array
- Watchdog timer
- Oscillator fail detection
- Power fail detection
- Enhanced UART
- Power On flag
- · Low active reset
- Port pins asynchronously reset low
- 4 analog comparators
- Port 2 active pull-ups can be disabled for open drain operation
- 4 8-bit I/O ports
- 40-pin DIP, 44-pin PLCC, 44-pin QFP

The ROMless version of the 83C575 is the 80C575 and the EPROM version is the 87C575. The EPROM version is available in both UV erasable and OTP.

87C592

The 87C592 is a microcontroller that is functionally fully compatible with the 80C51 and it has a Control Area Network (CAN) bus interface on-chip. The 87C592 has all of the features of the 83C552 with the exception of the I²C serial interface. In addition, the 87C592 has the following:

- CAN bus interface
- 16k EPROM program memory
- 512 bytes RAM
- DMA transfer between the on-chip RAM to the CAN interface

The 87C592 is available in 68-pin PLCC. Both UV erasable and OTP versions are available.

83C652

The 83C652 is an 80C51 with the following additions: an 8k ROM, 256 bytes RAM and I²C serial port.

The 83C652 is pin-for-pin compatible with the 80C51 except for minor DC specifications on the I²C serial port pins. The ROMless version of the 83C652 is the 80C652 and the EPROM version is the 87C652

83C654

This 80C51 derivative is identical to the 83C652 except that it has 16k of program ROM. It is pin-for-pin socket compatible with the 80C51.

There is no ROMless version of this part because it would be identical to an 80C652. The EPROM version is the 87C654.

83C751

The 83C751 is a 24-pin derivative of the 80C51, for applications where small size and cost are of prime consideration. The 83C751 is packaged in a 24-pin "skinny-dip" (.300 wide) and in a 28-pin PLCC package. The following differences exist between the 83C751 and the 80C51. The 83C751 has:

- 2k bytes ROM
- 64 bytes RAM
- I²C serial port (no UART)
- 19 I/O lines
- · Single level interrupt structure
- One counter/timer with 16-bit autoload
- No external memory expandability (data memory can be expanded using the I²C serial port and I²C compatible memory devices)

Note that since there is no external expandability, the external memory addressing signals: WR, RD, PSEN, EA, and ALE are not present. Because of these differences, the instructions LJMP, LCALL, and MOVX execute as NOPs in the 83C751.

For all other instructions the 83C751 is 100% code compatible with the 80C51 and operates at full 80C51 speed. The EPROM version of the 83C751 is the 87C751. There is no ROMless version.

83C752

The 83C752 is a 28-pin derivative of the 80C51 that is intended for use in automotive, electro-mechanical, and consumer applications. The 83C752 contains most of the features of the 80C51 with the following differences:

6

- 2k bytes ROM
- 64 bytes RAM
- Single level interrupt structure
- One 16-bit counter/timer with 16-bit autoload
- Two 8-bit and one 5-bit bidirectional I/O ports
- I²C serial interface
- One PWM with timer, including overflow interrupt capability
- Five channels of 8-bit A/D
- 28-pin packages, both DIP and PLCC

The 83C752 does not have external memory expandability. The EPROM version of the 83C752 is the 87C752. There is no ROMless version

83C851

This 80C51 derivative has on-chip EEPROM. It is socket compatible with the 80C51 and has all of the features of the 80C51. In addition to these standard features it has:

- 256 bytes of EEPROM
- EEPROM security mode
- ROM code protection


The ROMless version of the part is the 80C851. There is no EPROM version.

83C852

The 83C852 is an 80C51 derivative that has been developed for Secure Smart Card applications. The microcontroller has the same instruction set as the 80C51. It has been specifically designed for conditional access and provides the highest level of software and access security. The features of the part are as follows:

- 6k ROM program memory
- 256 bytes RAM
- 2k bytes of EEPROM
- Security features
- Two 16-bit timers
- A special calculation unit that speeds up the execution time of public keys and secret keys cryptographic algorithms
- Low frequency detect
- Two I/O lines

The 83C852 is a 6-pin microcontroller that is available in ROM version only.



80C51 family overview

8052

The 8052 is an enhanced version of the 8051. It is fabricated with NMOS technology, and is upwards compatible with the 8051. Its enhancements over the 8051 include:

- 256 bytes of on-chip data RAM
- Three counter/timers
- · A 6-source interrupt structure
- 8k bytes of on-chip program memory
- 40-pin DIP and 44-pin PLCC packages

The ROMless version of the 8052 is the 8032

80C52

The 80C52 is the CMOS version of the 8052. Functionally it is fully compatible with the 8052, but being CMOS it draws less current than its NMOS counterpart.

The ROMless version of the 80C52 is the 80C32. The EPROM version is the 87C52.

83C053

The 83C053 is a derivative of the 80C51 that is intended for use as the central control mechanism in a television. It provides tuner functions and has an on-screen display facility. The main features of the part are:

- 8k ROM (83C053)
- 16k EPROM (87C054)
- 192 bytes RAM
- On-screen display controller
- Three digital video outputs
- Multiplexer/mixer and background intensity controls
- 128 × 10 display RAM
- 60 × 18 × 14 character generator ROM
- Eight 6-bit PWM
- One 14-bit PWM
- Four high current open-drain port outputs
- Twelve high voltage (+12V) open-drain outputs
- Programmable video input and output polarities
- 42-pin shrink DIP

There is no ROMless version of the part. The EPROM version is the 87C054.

83CL410

The 83CL410 is a derivative of the 80C51 that operates at very low supply levels and frequency. At lower supply levels and frequency, the part has dramatically reduced power dissipation. This part is ideally suited for low voltage battery operation. The part has all of the features of an 80C51, except the full-duplex UART. The additional features of the 83CL410 are:

- I²C serial interface
- Warm start from power-down mode
- 32kHz to 20MHz frequency operation (can be operated to DC with an external oscillator)
- Power supply range: 1.5 to 6V

This part is socket compatible with the 80C51. The ROMless version is the 80CL410. There is no EPROM version.

83C451

The 83C451 is an extended I/O version of the 80C51 with the following features:

- Seven 8-bit quasi-bidirectional I/O ports (PLCC version)
- Six 8-bit and one 4-bit quasi-bidirectional I/O ports (DIP version)
- Mailbox port (port 6) features:
 - Operation as normal quasi-bidirectional I/O port
 - Four handshake control pins
- Control status register
- Input and output buffer registers making port 6 suitable for:
 - direct MPU interface parallel printer interface
- 64-pin DIP and 68-pin PLCC packages

All other aspects of the 83C451 are identical to the 80C51. The ROMless version of the 83C451 is the 80C451, and the 87C451 is the EPROM version.

83C528

This is an extended memory version of the 80C51. It is socket compatible with the 80C51 and has all of the 80C51 features plus:

• 32k bytes of ROM

- 512 bytes of RAM
- A third 16-bit counter/timer (identical to the 80C52 T2)
- A watchdog timer with separate oscillator
- An I²C serial port
- Warm start from power-down mode

The ROMless version of the 83C528 is the 80C528, and the EPROM version is the 87C528.

83C550

The 83C550 is a 40-pin derivative of the 80C51 that has an 8 channel, 8-bit A/D converter. In addition to having all of the features of an 80C51, the part has:

- 8 channel, 8-bit A/D
- Watchdog timer

Although the 83C550 is available in a 40-pin package, it is not socket compatible with the 80C51, because of its analog features.

The ROMless version of the 83C550 is the 80C550 and the EPROM version is the 87C550.

83C552

The 83C552 is an extended function 80C51 with the following features:

- 8k bytes of ROM
- 256 bytes RAM
- 10-bit 8 channel A/D
- Counter/timer array with high speed outputs and capture inputs
- Four counter/timers (including a watchdog timer)
- Two PWM outputs
- 8051 full duplex UART
- Six 8-bit I/O ports
- I²C serial port
- 68-pin PLCC package

The 83C552 is 100% code compatible with the 80C51. The ROMless version of the 83C552 is the 80C552 and the EPROM version is the 87C552.

80C51 family overview

80C51 FAMILY OVERVIEW

The Philips 80C51 family of products is based on the industry standard for 8-bit high performance microcontrollers. The architecture for the family has been optimized for sequential real time control applications. The 80C51 family of products are used in a wide range of applications from those that are relatively simple to applications in medical instrumentation and automobile control systems. All of the devices included in the family are available in versions that have either internal ROM, EPROM, or CPU only. With the exception of the 83C751 and 752 (which are limited to on-board memory) all of the devices in the family can address up to 64k bytes of both program and data memory.

The 80C51 family of microcontrollers includes the devices listed in Table 1. The basic architecture of these devices is shown in Figure 1.

8051

The 8051 is the original member of the family. Among the features of the 8051 are:

- 8-bit CPU optimized for control applications
- Extensive Boolean processing (single-bit logic) capabilities
- 32 bidirectional and individually addressable I/O lines
- 128 bytes of on-chip data RAM
- Two 16-bit timer/counters
- Full duplex UART
- 5-source interrupt structure with 2 priority levels
- On-chip clock oscillator
- · 4k bytes of on-chip program memory
- 64k bytes program memory address space
- 64k bytes data memory address space
- 40-pin DIP and 44-pin PLCC packages

The 8031 is a CPU only version of the 8051 and differs from the 8051 in that it does not

have on-chip ROM. The 8031 fetches all instructions from external memory.

80C51

The 80C51 is the CMOS version of the 8051. Functionally it is fully compatible with the 8051, but being CMOS it draws less current than its NMOS counterpart.

The ROMless version of the 80C51 is the 80C31. The EPROM version is the 87C51.

80CL51

The 80CL51 is a low power version of the 80C51. Functionally it is fully compatible with the 80C51 and 8051. The part can be operated at voltages from 1.8V to 6V and at oscillator frequencies from DC to 12MHz. The main benefit of this part is its ability to significantly reduce the current consumption in an application when it is operated at voltages and frequencies that are lower than those which the 80C51 will operate.

Table 1. 80C51 Family of Microcontrollers

DEVICE NAME	ROMIess VERSION	EPROM VERSION	ROM Bytes	RAM BYTES	16-BIT TIMERS	CIRCUIT TYPE
8051	8031	_	4k	128	2	NMOS
80C51	80C31	87C51	4k	128	2	HMOS
87C51FB	-	87C51FB	16k	256	4	CMOS
80CL51	-	-	4k	128	2	SACMOS
8052	8032	-	8k	256	3	NMOS
80C52	80C32	87C52	8k	256	3	CMOS
83C053	-	87C054	8k	192	2	CMOS
83CL410	80CL410	_	4k	128	2	CMOS
83C451	80C451	87C451	4k	128	2	CMOS
83C528	80C528	87C528	32k	512	3 + WD	CMOS
83C550	80C550	87C550	4k	128 ,	2 + WD	CMOS
83C552	80C552	87C552	8k	256	3 + WD	CMOS
83C562	80C526	-	8k	256	3 + WD	CMOS
87C575	80C575	87C575	8k	256	3 + PCA + WD	CMOS
83CL580	80CL580	_				CMOS
87C592	_	87C592	16k	512	3 + WD	CMOS
87C598	_	87C598	32k	512	3+WD	CMOS
83C652	80C652	87C652	8k	256	2	CMOS
83C654	-	87C654	16k	256	2	CMOS
87C750	-	87C750	1k	64	1	CMOS
83C751	-	87C751	2k	64	× 1	CMOS
83C752	-	87C752	2k	64	1	CMOS
83C851	80C851	-	4k	128	2	CMOS
83C852	_	_	6k	256	2	CMOS

Section 1

CONTENTS (Continued)

Hardware Description (continued)	
Timer Registers Basic to 80C51	2
Control Register for the 80C51	2
Port Structures and Operation	2
I/O Configurations	2
Writing to a Port	2
Port Loading and Interfacing	2
Read-Modify-Write Feature	2
Accessing External Memory	2
Timer/Counters	2
Timer 0 and Timer 1	2
Mode 0	2
Mode 1	2
Mode 2	2
Mode 3	2
Standard Serial Interface	3
Multiprocessor Communications	3
Serial Port Control Register	3
Baud Rates	3
Using Timer 1 to Generate Baud Rates	3
More About Mode 0	3
More About Mode 1	3
More About Modes 2 and 3	3
Interrupts	3
Priority Level Structure	3
How Interrupts Are Handled	3
External Interrupts	4
Response Time	4
Single-Step Operation	4
Reset	4
Power-on Reset	4
Power-Saving Modes of Operation	4
CMOS Power Reduction Mode	4
Idle Mode	4
Power-Down Mode	4:
ONCE Mode	4
The On-Chip Oscillators	4
NMOS Version	4
CMOS Versions	4
Internal Timing	4
80C51 Pin Descriptions	4
Programmer's Guide and Instruction Set	4
Memory Organization	4
Program Memory	4
Direct and Indirect Address Area	4
80C51 Family Instruction Set	60
Instruction Definitions	64
EPROM Products	10
Programming the 87C51	103
Encryption Table	10
Lock Bit	103
Program Verification	104
Signature Bytes	104
EPROM Erasure	10
Programming the 87C751 and 87C752	10
Program Verification	106
87C751 and 87C752 Signature Bytes	106
Programming Features	106
Erasure Characteristics	106
8031AH/8051AH Data Sheet	107
80C31/80C51/87C51 Data Sheet	116

Philips Semiconductors

Section 1 80C51 Family

80C51-Based 8-Bit Microcontrollers

CONTENTS

80C51 Family Overview	
8051	
80C51	
80CL51	
8052	
80C52	
83C053	
83CL410	
83C451	
83C528	
83C550	
83C552	
83C562	(
83C575	
87C592	
83C652	,
83C654	(
83C751	
83C752	(
83C851	
83C852	
33332	
80C51 Architecture	- 1
Memory Organization	
Program Memory	
Data Memory	
80C51 Family Instruction Set	1
	1
Program Status Word	
Addressing Modes	1:
Direct Addressing	13
Indirect Addressing	1:
Register Instructions	13
Register-Specific Instructions	1:
Immediate Constants	1:
	1:
Indexed Addressing	
Arithmetic Instructions	1:
Logical Instructions	1: 1:
	1: 1:
Logical Instructions Data Transfers	1; 1; 1;
Logical Instructions Data Transfers Internal RAM	1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM	1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables	1; 1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions	1; 1; 1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset	1: 1: 1: 1: 1: 1: 1:
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions	1; 1; 1; 1; 1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset	1; 1; 1; 1; 1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing	1; 1; 1; 1; 1; 1; 1; 10
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles	1; 1; 1; 1; 1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure	1; 1; 1; 1; 1; 1; 1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Enables	1; 1; 1; 1; 1; 1; 1; 1; 1; 1; 1;
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Priorities	1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 2:
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Enables	1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 2:
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Enables Interrupt Priorities Simulating a Third Priority Level in Software	155 15 15 15 15 16 19 19 10 11 11 10 22
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Enables Interrupt Priorities Simulating a Third Priority Level in Software	13 15 15 15 15 15 15 15 15 15 15 15 15 15
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Enables Interrupt Priorities Simulating a Third Priority Level in Software Hardware Description Special Function Registers	13 13 15 15 15 15 15 15 15 15 15 15 15 15 15
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Priorities Simulating a Third Priority Level in Software Hardware Description Special Function Registers Accumulator	13 13 13 14 14 15 15 16 17 17 18 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Frables Interrupt Priorities Simulating a Third Priority Level in Software Hardware Description Special Function Registers Accumulator B Register	13 13 13 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Priorities Simulating a Third Priority Level in Software Hardware Description Special Function Registers Accumulator	1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2:
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Frables Interrupt Priorities Simulating a Third Priority Level in Software Hardware Description Special Function Registers Accumulator B Register	1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2:
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Enables Interrupt Priorities Simulating a Third Priority Level in Software Hardware Description Special Function Registers Accumulator B Register Program Status Word Stack Pointer	13 11 11 11 11 11 11 11 11 11 11 11 11 1
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Priorities Simulating a Third Priority Level in Software Hardware Description Special Function Registers Accumulator B Register Program StatusWord Stack Pointer Data Pointer	1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1
Logical Instructions Data Transfers Internal RAM External RAM Lookup Tables Boolean Instructions Relative Offset Jump Instructions CPU Timing Machine Cycles Interrupt Structure Interrupt Enables Interrupt Priorities Simulating a Third Priority Level in Software Hardware Description Special Function Registers Accumulator B Register Program Status Word Stack Pointer	1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2: 2:

8-bit microcontroller demonstration and evaluation boards

I²C demonstration board based on 84CXX derivatives (OM4151)

I²C LCD driver demonstration board with 84CXX microcontroller

I²C bus analyzer (with 84CXX)

I²C demonstration board based on 80C51 derivatives (S87C00K)

8051 family demonstration board (OM4238, P8051DB)

8XC552 evaluation board (OM4128)

CAN controller evaluation board (OM4130, PCAN-EVAL)

8XC592 evaluation board (OM4239)

68070 demonstration and evaluation board MicroCore I (OM4160, SM68070)

90C100 family demonstration and evaluation board MicroCore III (OM4160/3, SM90C100)

March 1993 xxiv

CMOS 16-bit microcontroller family

16-BIT CONTROLLERS

TYPE	(EP)ROM	RAM	SPEED (MHz)	FUNCTIONS	REMARKS	DEVELOPMENT TOOLS
68070	-	-	17.5	2 DMA channels, MMU, UART, 16-bit timer, I ² C, 68000 bus interface, 16Mb address range		OM4160 Microcore OM4161 (SBE68070) TRACE32-ICE68070 (Lauterbach) OM4222 90C Development system (planned)
93C101	34k	512	15	Derivative with low power modes	Low power micro-controller	
90C100 93C100 97C100	- 34k 32k (EPROM)	512 512 512	15 15 15	UART, I ² C, 3 16-bit timers, 80C51 interface, 68000 interface, 40 I/O lines, 2Mb address range		OM4160/3 Microcore 3 OM4201WP (SBE90C110) OM4220 90C Development system TRACE32 – ICE93C110 (Lauterbach)

16-BIT MICROCONTROLLER FAMILY1

PART NO.	ROM	RAM	EEPROM	16-BIT I/O PORTS	SERIAL I/O	DMA CHANNELS	COUNTER/ TIMER	EXTERNAL INTERRUPTS	SPEED MHz	PACKAGES	SPECIAL FEATURES
68070	_	-	-	-	UART, I ² C	2	1 ²	6	10, 12, 15, 17.5	PLCC84 QFP120	Memory management unit 68000 bus interface
90C100	-	512	-	2 + 1/2	UART, I ² C	_	1 ²	8	15	PLCC84 QFP80	80C51 bus interface 68000 bus interface
93C100	34k	512		2 + 1/2	UART, I ² C	-	1 ²	8	15	PLCC84 QFP80	80C51 bus interface 68000 bus interface
97C100	32k EPROM	512	-	2 + 1/2	UART, I ² C	-	12	8	15	PLCC84 CLCC84 QFP80	80C51 bus interface 68000 bus interface

NOTES:

March 1993 xxiii

 ⁶⁸⁰⁰⁰ software compatible.
 16-bit timer with two match/count/capture registers.

3300 FAMILY CMOS

TYPE	ROM	RAM	SPEED (MHz)	PACKAGE	FUNCTIONS	REMARKS	PROBE SDS	REMARKS
3315A	1.5k	160	10	DIL28/SO28	20 I/O lines 8-bit timer V _{DD} > 1.8V		OM1083	OM1025(LCDS)
3343	3k	224	10	DIL28/SO28	20 I/O lines 8-bit timer V _{DD} > 1.8V Byte I ² C		OM1083	OM1025(LCDS)
3344A	2k	224	3.58	DIL28/SO28	20 I/O lines 8-bit timer DTMF generator		OM1071	OM1025(LCDS) + OM1028
3346A	4k	128	10	DIL28/SO28	20 I/O lines 8-bit timer Byte I ² C 256 bytes EEPROM V _{DD} < 1.8V		OM1076	
3347	1.5k	64	3.58	DIL20/SO20	12 I/O lines 8-bit timer DTMF generator		OM1071 + Adapter_2	OM1025(LCDS) + OM1028
3348A	8k	256	10	DIL28/SO28	20 I/O lines 8-bit timer Byte I ² C V _{DD} < 1.8V		OM1083	OM1025(LCDS)
3349A	4k	224	3.58	DIL28/SO28	20 I/O lines 8-bit timer DTMF generator		OM1071	OM1025(LCDS) + OM1028
3350A	8k	128	3.58	VSO64	30 I/O lines 8-bit timer DTMF generator 256 bytes EEPROM			
3351A	2k	64	3.58	DIL28/SO28	20 I/O lines 8-bit timer DTMF generator 128 bytes EEPROM		OM5000	
3352A	6k	128	3.58	DIL28/SO28	20 I/O lines 8-bit timer DTMF generator 128 byte EEPROM		OM5000	
3353A	6k	128	16	DIL28/SO28	20 I/O lines 8-bit timer DTMF generator Ringer out 128 bytes EEPROM	March '92	OM5000	
3354A	8k	256	16	QFP64	36 I/O lines 8-bit timer DTMF generator Ringer out 256 bytes EEPROM	June '92	OM4829 + OM5003	OM4829: Probe base
3301B						Piggyback for 3315, 3343, 3348	OM1083	
3344B						Piggyback for 3344, 3347, 3349	OM1071	
3346B						Piggyback for 3346	OM1076	

March 1993 xxii

8400 FAMILY CMOS (Continued)

TYPE	ROM	RAM	SPEED (MHz)	PACKAGE	FUNCTIONS	REMARKS	PROBE SDS	REMARKS
84C646 84C846	6k 8k	192 192	10	DIP42 shrunk	30 I/O lines DOS clock = PLL 8 bit timer 1-14 bit PWM 4-6 bit PWM 3-4 bit ADC DOS: 64 disp. RAM 62 char. fonts Char. blinking Shadow modes 8 foreground colors/char. 8 background colors/word DOS: clock: 8 20MHz	I ² C, RC I ² C, RC	OM4829 + OM4832	OM4833 for LCD584
84C85	8k	256	10	DIL40/VSO40	32 I/O lines 8-bit timer Byte I ² C		CM1070	
84C85B	0	256	10			Piggyback for C85		
84C853 84C853B	8k 0	256 256	16 16	DIL40/VSO40	33 I/O lines 8-bit timer 16-bit up/down counter 16-bit timer with compare and capture	Piggyback for C853	OM1081	
		 		DU 404/0040	01/01:	Figgyback for Coss	0141077	
84C270 84C470	2k 4k	128 128	10 10	DIL40/VSO40 DIL40/VSO40	8 I/O lines 16*8 capture keyboard matrix 8-bit timer		OM1077	
84C270B	0	128	10			Piggyback for C270		
84C470B	0	128	10		470 also handles mech. keys	Piggyback for C470		
84C271	2k	128	10	DIL40	8 I/O lines 16*8 mech. keyboard matrix 8-bit timer		OM1078	

8400 FAMILY NMOS

TYPE	ROM	RAM	SPEED (MHz)	PACKAGE	FUNCTIONS	REMARKS	EMULATOR TOOLS	REMARKS
8411 8421 8441 8461	1k 2k 4k 6k	64 64 128 128	6 6 6	DIL28/SO28 DIL28/SO28 DIL28/SO28 DIL28/SO28	20 I/O lines 8-bit timer Byte I ² C		OM1084	OM1025 (LCDS) +
8422 8442	2k 4k	64 128	6 6	DIL20 DIL20	13 I/O lines 8-bit timer Bit I ² C		PM8327/20 + PM8447	On PMDS
8401B 8401WP	0	128 128	6 6	28-pin PLCC68		Piggyback for 84X1 Bond out		

March 1993 xxi

8400 FAMILY CMOS

TYPE	ROM	RAM	SPEED (MHz)	PACKAGE	FUNCTIONS	REMARKS	PROBE SDS	REMARKS
84C21A 84C41A 84C81A	2k 4k 8k	64 128 256	10 10 10	DIL28/SO28 DIL28/SO28 DIL28/SO28	20 I/O lines 8-bit timer Byte I ² C		OM1083	OM1025 (LSDS)
84C22A 84C42A 84C12A	2k 4k 1k	64 64 64	10 10 16	DIL20/SO20 DIL20/SO20 DIL20/SO20 DIL20/SO20	13 I/O lines 8-bit timer		OM1083 + Adapter_1	OM1025 (LSDS)
84C00B	0	256	10	28 pins	20 I/O lines 8-bit timer Byte I ² C	Piggyback	OM1080	
84C00T	0	256	10	VSO-56	•	ROMless	OM1080	
84C121	1k	64	10	DIL20/SO20	13 I/O lines 2 8-bit timers 8 bytes		OM1073	OM1025(LEDS)
84C121B	0	64	10		EEPROM	Piggyback		OM1027
84C122A 84C122B	1k	32	10	A: SO20 B: SO24	Controller for remote control	422/822 in dev.	OM4830	
84C422A 84C422B 84C822A 84C822B 84C822C	4K 8K	32		C: SO28	A: 12 I/O B: 16 I/O C: 20 I/O			
84C230	21	64	10	DIL40/VSO40	12 I/O lines 8-bit timer 16*4 LCD drive		OM1072	
84C430	4k	128	10	QFP64	24 I/O lines 8-bit timer Byte I ² C 24*4 LCD drive		OM1072	
84C430BH	0	128	10			Piggyback for C230 and C430		
84C633 84C633B	6k 0	256 256	16 16	VSO56	28 I/O lines 8-bit timer 16-bit up/down counter 16-bit timer with compare and capture 16*4 LCD drive		OM1086	
84C440 84C441 84C443 84C444 84C640 84C641 84C643 84C644 84C840 84C841 84C841 84C843 84C844	4k 4k 4k 6k 6k 6k 8k 8k	128 128 128 128 128 128 128 128 128 192 192 192	10 10 10 10 10 10 10 10 10 10	DIP42 shrunk	RC: 29 I/O lines LC: 28 I/O lines 8-bit timer 114-bit PWM 5-6-bit PWM 3-bit ADC OSD 2L-16	1°C, RC 1°C, LC RC LC 1°C, RC 1°C, LC RC LC 1°C, RC 1°C, LC RC LC	OM1074	For emulation of LC versions, use OM1074 + adapter_3 + 2 adapter_5

March 1993 xx

8051 FAMILY NMOS

TYPE	ROM	RAM	SPEED (MHz)	PACKAGE	FUNCTIONS	REMARKS	PROBE SDS	THIRD PARTY EMULATOR	REMARKS
8051 8031	4k 0	128 128	15 15	DIL40/PLCC44 DIL40/PLCC44	UART, 2 timers		OM1091 + OM1097	8052PC(M) OPD-C51B(N)	
8052 8032	8k 0	256 256	15 15		UART, 3 timers UART, 3 timers		OM4111 + OM4110	8052PC(M) OPD-C51B(N)	

8048 FAMILY NMOS

TYPE	ROM	RAM	SPEED (MHz)	PACKAGE
8048	1k	64	11	DIL40/PLCC44
8035	0	64	11	DIL40/PLCC44
8049	2k	128	11	DIL40/PLCC44
8039	0	128	11	DIL40/PLCC44
8050	4k	256	11	DIL40/PLCC44
8040	0	256	11	DIL40/PLCC44

8048 FAMILY CMOS

TYPE	ROM	RAM	SPEED (MHz)	PACKAGE	
80C49	2k	128		DIL40/PLCC44	
80C39	0	128		DIL40/PLCC44	

March 1993 xix

80CLXXX FAMILY CMOS

TYPE	ROM	RAM	SPEED (MHz)	PACKAGE	FUNCTIONS	REMARKS	PROBE SDS	REMARKS
85CL000	0	256	12	Piggyback	Piggyback CL410, CL411, CL51, P80C51			
85CL580	0	256	12	Piggyback	Piggyback CL580	Q4/92		
85CL781	0	256	12	Piggyback	Piggyback CL781, CL782, CL52	Q4/92		
80CL51 80CL31	4K 0	128 128	12 12	DIL40 VSO40	2 timers, UART		OM1079	
80CL52 80CL32	8K 0	256 256	12 12	DIL40/ QFP44	3 timers, UART	Q1, 93	OM1079 + OM5004 + tbd	OM1079: Probe base OM5004: Probe adap
83CL410 80CL410	4k 0	128 128	12 12	DIL40 VSO40	2 timers Byte I ² C		OM1079	
83CL411	4k	256	12	DIL40/ QFP44	2 timers UART	Q1, 93	OM1079	
83CL580	6k	256	16	QFP64/ VSO56	3timers, UART Watchdog timer Byte I ² C, 1 PWM 4*8 bit ADC	Q4/92	OM1079 + OM5004	OM1079: Probe base OM5004: Probe adap
83CL781 83CL782	16k 16k	256 256	12 @ 4.5V 12 @ 3V	DIL40 QFP44	3timers, UART Byte I ² C	Q4/92	OM1079 + OM5004 + tbd	OM1079: Probe base OM5004: Probe adap
83CL167 83CL267	16K 12K	256 256	12 12	SDIL64 QFP64	3timers 1-14 bit PWM 4-6 bit PWM 4-7 bit PWM 4-7 bit ADC Byte I ² C 160 char OSD 126 char fonts 4 char sizes Shadow modes ODS PLL osc. 10MHz Blinking	In Dev	OM4840 OM1079	
83CL168 83CL268	16K 12K	256 256	12 12	SDIL64 QFP64	3timers 1-14 bit PWM 4-6 bit PWM 4-7 bit PWM 4-7 bit ADC RC preprocessor Byte I ² C 3 wire serial I/O 160 char OSD 126 char fonts 4 char sizes Shadow modes ODS PLL osc. 10MHz Blinking	In Dev	OM4840 + OM1079	

March 1993 xviii

80C51 FAMILY CMOS (Continued)

TYPE	ROM/ EPROM	RAM	SPEED (MHz)	PACKAGE	FUNCTIONS	REMARKS	PROBE SDS	THIRD PARTY EMULATOR	REMARKS
80C592 83C592 87C592	0 16k ROM 16k EPROM	512 512 512	16 16 16	LCC68/QFP80	8XC552 + CAN interface		OM4110 + OM4112	POD-592(N)	OM4110: gen. probe OM4112: probe head OM4120S: full speed
87CE598 87CE598 80CE598	32K ROM 32K EPROM 0	512 512 512	16 16 16	QFP80	8xC552 + CAN interface No I ² C	80/83CE: samp: Q1-93 prod: Q3-93 87CE: prod: Q1-93	OM4110 + OM4114		OM4110: probe base OM4115: QFP adapter
80C652 83C652 87C652	0 8k ROM 8k EPROM	256 256 256	16, 24 16, 24 16, 20	DIL40/LCC44 QFP44	UART, 2 timers Byte I ² C		OM1092 + OM1096	83652PC(M) POD-C51B(N)	
83C654 87C654	16k ROM 16k EPROM	256 256	16,24 16,20	DIL40/LCC44 QFP44	UART, 2 timers Byte I ² C		OM1092 + OM1096	83654(M) POD-C51B(N)	OM1092: Universal probe OM1095: Upgrade unit
83CE654	16k ROM	256	16	QFP44	UART, 2 timers Byte I ² C	83C654 with Electromagneti c Compatibility improvements	OM1092 + OM1096	83654(M) POD-C51B(N)	OM1092: Universal probe OM1095: Upgrade unit
83C751 87C751	2k ROM 2k EPROM	64 64	16 16	DIP24 skinny LCC28 DIP24 skinny	1 timer Bit I ² C		OM1094P	83751PC(M) POD-C751(N)	
83C752 83C752	2k ROM 2k EPROM	64 64	16	DIP28, LCC28	1 timer, PWM output, 5 8-bit ADC inputs, Bit I ² C		ОМ5072	83752A(M) POD-C752(N)	
80C851 83C851	0 4k ROM	128 128	16 16	DIL40/LCC44 QFP44	UART, 2 timers 256 byte		OM1092	80851PC(M) POD-C51(N)	
83C852	6k ROM	256	6		2k byte EEPROM smart card hardware CU		OM4119		
83C053	8k ROM	192	12	DIP42 Shrunk	2 timers, 14-bit PWM, 8-6 bit PWM 128 char. OSD 3 4-bit A/D inp.		OM5054	80C053PC(M) POD-054(N)	
83C054 87C054	16k ROM 16k EPROM	192 192	12 12	DIP42 Shrunk DIP42 Shrunk	As 8XC053		OM5054	POD-054(N)	
83C055 87C055	16k ROM 16k EPROM	256 256	12 12	DIP42 Shrunk DIP42 Shrunk	As 8XC053	In dev.	OM5054		

The following microcontollers have no external memory access: 8XC751, 8XC752, 8XC053, 87C054, 83C852.

M = Metlink
N = Nohau

March 1993 xvii

80C51 FAMILY CMOS

TYPE	ROM/ EPROM	RAM	SPEE D (MHz)	PACKAGE	FUNCTIONS	REMARKS	PROBE SDS	THIRD PARTY EMULATOR	REMARKS
80C31 80C51 87C51	0 4k ROM 4k EPROM	128 128 128	33 33 33	DIL40, LCC44 QFP44	UART, 2 timers		OM1092 + OM1097 (16MHz)	8052PC(M) POD-C51B(N)	OM1092: Universal probe OM1095: Upgrade unit
80C32 80C52 87C52	0 8k ROM 8k EPROM	256 256 256	20 20 20	DIL40, LCC44 QFP44	UART, 3 timers		OM4111 + OM4110	8052PC(M) POD-C32(N)	
80C451 83C451 87C451	0 4k ROM 4k EPROM	128 128 128	16 16 16	DIP64/LCC68	UART, 2 timers Extended I/O		OM4123	83C451PC(M) POD-C451B(N)	OM4124: PLCC to DIL OM4125: DIL to PLCC
87C524	16K EPROM	512	20	DIL40/LCC44	UART, 3 timers Watchdog timer Bit I ² C		OM4111 + OM4110	83528PC(M) POD-C528(N)	OM4110: gen. probe OM4111; probe head
83C528 87C528 83CE528	32k ROM 32k EPROM 32kROM	512 512 512	16 16, 20 16	DIL40/LCC44 (QFP44) CE ONLY QFP	UART, 3 timers Watchdog timer Bit I ² C		OM4111 + OM4110	83C528PC(M) POD-C528(N)	OM4110: gen. probe OM4111: probe head OM4120-S for max. speed
83C550 87C550	4k ROM 4k EPROM	128 128	16 16	LCC44 DIL40	UART, 2 timers 8 8-bit ADC inputs, watchdog timer		OM5055 + OM4110	83550(M) POD-C550(N)	OM4110: probe base
80C552 83C552 87C552	0 8k ROM 8k EPROM	256 256 256 256	16, 24 16, 24 16	LCC68/QFP80	UART, 2 timers Timer with compare and capture, 2 PWM outputs, 8 10-bit ADC inputs, Byte		OM1092 + OM1095	83C552PC(M) POD-C552B(N)	OM1092: Universal probe OM1095: Upgrade unit
83CE558 87CE558 80CE558	32K ROM 32K FLASH 0	1K 1K	16 16	QFP80	As 8xC552 with PLL-oscillator Auto scan ADC	89C: Q4-92 83C: Q2/3-93	OM4110 + OM4271 (in dev)		OM4110: probe base OM4115; QFP80 adapter
80C562 83C562	0 8k ROM	256 256	16 16	LCC68/QFP80	UART, 2 timers Timer with compare and capture, 2 PWM outputs, 8 8-bit ADC inputs		OM1092 + OM1095	83C552PC(M) POD-C552B(N)	OM1092: Universal probe OM1095: Upgrade unit
80C575 83C575 87C575	0 8k 8k EPROM	256 256 256	16 16 16	DIL40, LCC44 QFP44	3 timers 1 Enhanced UART, PCA, 4 analog comparators				

M = Metlink N = Nohau

March 1993 xvi

Microcontroller bulletin boards

To better serve our customers, Philips maintains a microcontroller bulletin board. This computer bulletin board system features a microcontroller newsletter, application and demonstration programs for download, and the ability to send messages to microcontroller application engineers. The system can be accessed with a modern at 2400, 1200, or 300 baud.

The telephone numbers are:

(800) 451-6644 (in the U.S.) or (408) 991-2406

Please call us anytime!

We also have a ROM code bulletin board through which you can submit ROM codes. This is a closed bulletin board for security reasons. To get an ID, contact your local sales office. The system can be accessed with a 2400, 1200, or 300 baud modem, and is available 24 hours a day.

The telephone number is:

(408) 991-3459

March 1993 xv

80C51 microcontroller development system support

DEVELOPMENT SYSTEM CONTACTS

COMPANY	ADDRESS	TELEPHONE
Ashling Microsystems Limited	Plassey Technological Park Limerick, Ireland	(353) 63-334466
BSO Tasking	128 Technology Center P.O. Box 9164 Waltham, MA 02254-9164	(617) 894-7800
Ceibo Ltd.	105 Gleason Rd. Lexington, MA 02173	(617) 863-9927
	Merkazim Building, Industrial Zone P.O. Box 2106 Herzelia 46120, ISRAEL	972-52-555387
Nohau Corp.	51 E. Campbell Ave. Campbell, CA 95008	(408) 866–1820
MetaLink Corp.	325 E. Elliot Road, Suite 23 Chandler, AZ 85225	(602) 926–0797
Philips Semiconductors	Corporate Centre Building BAE-2 P.O. Box 218 5600 MD Eindhoven The Netherlands	31-40-724223
SIGNUM Systems	171 E. Thousand Oaks Blvd., #202 Thousand Oaks, CA 91360	(805) 371-4608

EPROM PROGRAMMING SUPPORT CONTACTS

Advin Systems	Logical Devices, Inc.	North Valley Products
1050-L East Duane Ave.	1201 Northwest 65th Place	P.O. Box 32899
Sunnyvale, CA 94086	Ft. Lauderdale, FL 33309	San Jose, CA 95152
(408) 736-2503	(305) 974-0967	(408) 929-5345
BP Microsystems	Logical Systems	Strebor Data Communications
10681 Haddington #190	P. O. Box 6184	1008 N. Nob Hill
Houston, TX 77043	Syracuse, NY 13217-6184	American Fork, UT 84003
(800) 225-2102, (713) 461-9430	(315) 478-0722	(801) 756-3605
Data I/O Corp. 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746 (206) 881-6444	Needham's Electronics 4535 Orange Grove Ave. Sacramento, CA 95841 (916) 924-8037	

SOFTWARE SUPPORT CONTACTS

COMPANY	ADDRESS	TELEPHONE
Franklin Software, Inc.	888 Saratoga Ave. #2 San Jose, CA 95129	(408) 296–8051
Archimedes Software, Inc.	2159 Union St. San Francisco, CA 94123	(415) 567–4010
BSO/Tasking	Tasking Software BV P.O. Box 899 3800 AW Amersfoort The Netherlands	31-33-55-85-84 (Telephone) 31-33-55-00-33 (Fax)
	BSO Tasking 128 Technology Center P.O. Box 9164 Waltham, MA 02254-9164	(617) 894-7800 (Telephone) (617) 894-0551 (Fax) (710) 324-0760 (Telex) (800) 458-8276 (Toll Free)

NOTE:

For more information on Development Support, see Section 7 of this book.

March 1993 xiv

8051 microcontroller cross-reference guide

	INTEL	AMD	SIEMENS	ОКІ	MATRA/HARRIS	PHILIPS SEMICONDUCTORS
NMOS	8039AL 8049AH 8040AHL 8050AH					MAB8039H/SCN8039H MAB8049H/SCN8049H MAB8040H/SCN8040H MAB8050H/SCN8050H
	8031AH 8051AH 8032AH 8052AH	8031AH 8051AH	SAB 8031A SAB 8051A SAB 8032A SAB 8052A			MAB8031AH/SCN8031H MAB8051AH/SCN8051H MAB8032AH/SCN8032H MAB8052AH/SCN8052H
CMOS	80C31BH 80C31BH-1 80C31BH-2	80C31BH	SAB 80C31	MSM80C31 MSM80C31	80C31 80C31-1 80C31	PCB80C31BH-2/SC80C31BCC PCB80C31BH-3/SC80C31BCG /SC80C31BCB
	80C51BH 80C51BH-1 80C51BH-2	8051BH	SAB 80C51	MSM80C51 MSM80C51	80C51 80C51-1 80C51	PCB80C51BH-2/SC80C51BCC PCB80C51BH-3/SC80C51BCG /SC80C51BCB
	87C51 87C51-1 87C51-2	87C51				SC87C51CC SC87C51CG SC87C51CB
	80C32 80C32-1 80C52 80C52-1	80C52T2				P80C32EB P80C32GB P80C52EB P80C52GB

NOTES:

- Siemens 8032A-16 = 16MHz 8032.
 AMD 80C52T2 = 80C52 without T2.
 80XXAHL = 80XX with low power standby pin; H = HMOS.

March 1993 xiii

8031AH/8051AH

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to +7.0	٧
Input, output current on any single pin	10	mA
Power dissipation	1.0	W

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V^{4, 5}$

		TEST	LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage		-0.5	0.8	٧
VIH	Input high voltage; except XTAL2, RST		2.0	V _{CC} +0.5	٧
V _{IH1}	Input high voltage to RST for reset, XTAL2	XTAL1 to V _{SS}	2.5	V _{CC} +0.5	٧
V _{OL}	Output low voltage; ports 1, 2, 36	I _{OL} = 1.6mA		0.45	٧
V _{OL1}	Output low voltage; port 0, ALE, PSEN ⁶	l _{OL} = 3.2mA		0.45	٧
V _{OH}	Output high voltage; ports 1, 2, 3	I _{OH} = -80uA	2.4		٧
V _{OH1}	Output high voltage; port 0, ALE, PSEN ³	I _{OH} = -400uA	2.4		٧
I _{IL}	Logical 0 input current; ports 1, 2, 3	V _{IN} = 0.45V		-500	μА
I _{IH1}	Input high current to RST for reset	V _{IN} < V _{CC} -1.5V		500	μА
I _{LI}	Input leakage current; port 0, EA	0.45 < V _{IN} < V _{CC}		±10	μА
I _{IL2}	Logical 0 input current for XTAL2	XTAL1 = V _{SS} , V _{IN} = 0.45V		-3.2	mA
lcc	Power supply current	All outputs disconnected and EA = V _{CC}		125	mA
C _{IO}	Pin capacitance			10	pF

 $T_{amb} = -40$ °C to +85°C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V$

		TEST	LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IH}	Input high voltage; except XTAL2, RST		2.1	V _{CC} +0.5	V
V _{IH1}	Input high voltage to RST and XTAL2	XTAL1 = V _{SS}	2.6	V _{CC} +0.5	V
I _{IL2}	Logical 0 input current for XTAL2	XTAL1 = V _{SS} , V _{IN} = 0.45V		-4.0	mA
lcc	Power supply current	All outputs disconnected and EA = V _{CC}		135	mA

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. For operating at elevated temperatures, the device must be derated based on +150°C maximum junction temperature.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted
- 5. All voltage measurements are referenced to ground. For testing, all input signals swing between 0.45V and 2.4V with a transition time of 20ns maximum. All time measurements are referenced at input voltages of 0.8V and 2.0V and at output voltages of 0.8V and 2.0V as appropriate.
- Vol. is derated when the device rapidly discharges external capacitance. This AC noise is most pronounced during emission of address data.
 When using external memory, locate the latch or buffer as close as possible to the device.

	Emitting	Degraded	
Datum	Ports	I/O Lines	V _{OL} (Peak Max)
Address	P2, P0	P1, P3	0.8V
Write Data	P0	P1, p3, ALE	V8.0

7. $C_L = 100 pF$ for port 0, ALE and \overline{PSEN} outputs: $C_L = 80 pF$ for all other ports.

8031AH/8051AH

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V $\pm 20\%$, V_{SS} = 0V $^{1,\,2}$

		Ì	12MHz	CLOCK	VARIABL	E CLOCK]
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}		Oscillator frequency: Speed Versions SCN8051/31 C MAB8051/31 -2 MAF8051/31 -2 SCN8051/31 F			3.5 3.5 3.5 3.5	12 12 12 15	MHz MHz MHz MHz
	ļ		127		 	13	ns
С НСС	1	ALE pulse width Address valid to ALE low	43		2t _{CLCL} -40 t _{CLCL} -40		ns
t _{AVLL}	1	Address hold after ALE low	48		t _{CLCL} -35		ns
tLLAX	1	ALE low to valid instruction in		233	ICICL-00	4t _{CLCL} -100	ns
t _{LLIV}	1	ALE low to PSEN low	58	200	t _{CLCL} -25	410101-100	ns
LLPL	1	PSEN pulse width	215		3t _{CLCL} -35		ns
t _{PLPH}	1	PSEN low to valid instruction in	210	125	OICLCL-00	3t _{CLCL} -125	ns
t _{PLIV}	1	Input instruction hold after PSEN	0	123	0	OICECE-123	ns
t _{PXIX}	1	Input instruction float after PSEN	<u> </u>	63		t _{CLCL} -20	ns
t _{PXIZ}	1	Address to valid instruction in		302		5t _{CLCL} -115	ns
t _{PLAZ}	1	PSEN low to address float		20		20	ns
t _{PXAV}	1	PSEN to address valid	75		t _{CLCL} -8	20	ns
Data Memo	L	TO CAN TO ACCUSE VALID	1 ,	L	1 CLCL 0		1.0
t _{RLRH}	2,3	RD pulse width	400	T	6t _{CLCL} -100		ns
twlwh	2,3	WR pulse width	400		6t _{CLCL} -100		ns
t _{RLDV}	2,3	RD low to valid data in	1.00	252	SCICE 100	5t _{CLCL} -165	ns
t _{RHDX}	2,3	Data hold after RD	0		0	-0101	ns
t _{RHDZ}	2, 3	Data float after RD		97		2t _{CLCL} -70	ns
t _{LLDV}	2,3	ALE low to valid data in	<u> </u>	517		8t _{CLCL} -150	ns
t _{AVDV}	2,3	Address to valid data in		585		9t _{CLCL} -165	ns
t _{LLWL}	2,3	ALE low to RD or WR low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	2, 3	Address valid to WR low or RD low	203		4t _{CLCL} -130		ns
tavwx	2,3	Data valid to WR transition	23		t _{CLCL} -60		ns
t _{avw} H	2, 3	Data valid to WR high	433		7t _{CLCL} -150		ns
t _{whax}	2, 3	Data hold after WR	33		t _{CLCL} 50		ns
t _{RLAZ}	2, 3	RD low to address float		20		20	ns
twhlh	2, 3	RD or WR high to ALE high	43	123	t _{CLCL} -40	t _{CLCL} +40	ns
External Cl	ock				1		
t _{снсх}	5	High time	20		20		ns
tclcx	5	Low time	20		20		ns
т сьсн	5	Rise time		20		20	ns
t _{CHCL}	5	Fall time		20		20	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

8031AH/8051AH

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input data H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal t - Time

V - Valid

W - WR signal X - No longer a valid logic level


Z - Float


Examples: t_{AVLL} = Time for address valid to

ALE low.


 $t_{LLPL} = \underline{\text{Time for ALE low to}}$


PSEN low.







8031AH/8051AH








8031AH/8051AH











80C31/80C51/87C51

DESCRIPTION

The Philips 80C31/80C51/87C51 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The CMOS 8XC51 is functionally compatible with the NMOS 8031/8051 microcontrollers. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity.


The 8XC51 contains a 4k \times 8 ROM (80C51) EPROM (87C51), a 128 \times 8 RAM, 32 I/O lines, two 16-bit counter/timers, a five-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.


In addition, the device has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.


FEATURES

- 8031/8051 compatible
- 4k × 8 ROM (80C51)
- 4k × 8 EPROM (87C51)
- ROMless (80C31)
- 128 × 8 RAM
- Two 16-bit counter/timers
- Full duplex serial channel
- Boolean processor
- Memory addressing capability
- 64k ROM and 64k RAM
- Power control modes:
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- Five speed ranges at V_{CC} = 5V
 - 12MHz
 - 16MHz
 - 24MHz
 - 30MHz
 - 33MHz
- · Five package styles
- Extended temperature ranges
- OTP package available

PIN CONFIGURATIONS









SEE PAGE NO TAG FOR OFP AND LCC PIN FUNCTIONS

80C31/80C51/87C51


CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



LOGIC SYMBOL



80C31/80C51/87C51

ORDERING INFORMATION

			1	PHILIPS NOF	RTH AMERICA	
EPROM	DRAWING NUMBER	ROMIess	ROM	DRAWING NUMBER	TEMPERATURE RANGE °C AND PACKAGE¹	Freq MHz
SC87C51CCF40	0590B				0 to +70, Ceramic Dual In-line Package, UV	12
SC87C51CCK44	1472A				0 to +70, Ceramic Leaded Chip Carrier, UV	12
SC87C51CCN40	0415C	SC80C31BCCN40	SC80C51BCCN40	0415C	0 to +70, Plastic Dual In-line Package, OTP	12
SC87C51CCA44	0403G	SC80C31BCCA44	SC80C51BCCA44	0403G	0 to +70, Plastic Leaded Chip Carrier, OTP	12
SC87C51CCB44	1118D	SC80C31BCCB44	SC80C51BCCB44	1118D	0 to +70, Plastic Quad Flat Pack, OTP	12
SC87C51ACF40	0590B				-40 to +85, Ceramic Dual In-line Package, UV	12
SC87C51ACK44	1472A				-40 to +85, Ceramic Leaded Chip Carrier, UV	12
SC87C51ACN40	0415C	SC80C31BACN40	SC80C51BACN40	0415C	-40 to +85, Plastic Dual In-line Package, OTP	12
SC87C51ACA44	0403G	SC80C31BACA44	SC80C51BACA44	0403G	-40 to +85, Plastic Leaded Chip Carrier, OTP	12
SC87C51CGF40	0590B				0 to +70, Ceramic Dual In-line Package, UV	16
SC87C51CGK44	1472A				0 to +70, Ceramic Leaded Chip Carrier, UV	16
SC87C51CGN40	0415C	SC80C31BCGN40	SC80C51BCGN40	0415C	0 to +70, Plastic Dual In-line Package, OTP	16
SC87C51CGA44	0403G	SC80C31BCGA44	SC80C51BCGA44	0403G	0 to +70, Plastic Leaded Chip Carrier, OTP	16
SC87C51CGB44	1118D	SC80C31BCGB44	SC80C51BCGB44	1118D	0 to +70, Plastic Quad Flat Pack, OTP	16
SC87C51AGF40	0590B				-40 to +85, Ceramic Dual In-line Package, UV	16
SC87C51AGK44	1472A				-40 to +85, Ceramic Leaded Chip Carrier, UV	16
SC87C51AGN40	0415C	SC80C31BAGN40	SC80C51BAGN40	0415C	-40 to +85, Plastic Dual In-line Package, OTP	16
SC87C51AGA44	0403G	SC80C31BAGA44	SC80C51BAGA44	0403G	-40 to +85, Plastic Leaded Chip Carrier, OTP	16
SC87C51CPF40	0590B				0 to +70, Ceramic Dual In-line Package, UV	24
SC87C51CPK44	1472A				0 to +70, Ceramic Leaded Chip Carrier, UV	24
SC87C51CPN40	0415C	SC80C31BCPN40	SC80C51BCPN40	0415C	0 to +70, Plastic Dual In-line Package, OTP	24
SC87C51CPA44	0403G	SC80C31BCPA44	SC80C51BCPA44	0403G	0 to +70, Plastic Leaded Chip Carrier, OTP	24
SC87C51APF40	0590B				-40 to +85, Ceramic Dual In-line Package, UV	
SC87C51APK44	1472A				-40 to +85, Ceramic Leaded Chip Carrier, UV	24
SC87C51APN40	0415C	SC80C31BAPN40	SC80C51BAPN40	0415C	-40 to +85, Plastic Dual In-line Package, OTP	24
SC87C51APA44	0403G	SC80C31BAPA44	SC80C51BAPA44	0403G	-40 to +85, Plastic Leaded Chip Carrier, OTP	24
SC87C51CYF40	0590B				0 to +70, Ceramic Dual In-line Package, UV	33
SC87C51CYK44	1427A				0 to +70, Ceramic Leaded Chip Carrier, UV	33
SC87C51CYN40	0415C	SC80C31BCYN40	SC80C51BCYN40	0415C	0 to +70, Plastic Dual In-line Package, OTP	33
SC87C51CYA44	0403G	SC80C31BCYA44	SC80C51BCYA44	0403G	0 to +70, Plastic Leaded Chip Carrier, OTP	33
SC87C51AYF40	0590B				-40 to +85, Ceramic Dual In-line Package, UV	33
SC87C51AYK44	1472A				-40 to +85, Ceramic Leaded Chip Carrier, UV	33
SC87C51AYN40	0415C	SC80C31BAYN40	SC80C51BAYN40	0415C	-40 to +85, Plastic Dual In-line Package, OTP	33
SC87C51AYA44	0403G	SC80C31BAYA44	SC80C51BAYA44	0403G	-40 to +85, Plastic Leaded Chip Carrier, OTP	33

^{1.} OTP = One Time Programmable EPROM. UV = UV Erasable EPROM


80C31/80C51/87C51

ORDERING INFORMATION

		PHILI	T	
ROMIess	ROM	DRAWING NUMBER	TEMPERATURE RANGE °C AND PACKAGE¹	Freq MHz
PCB80C31BH2-12P	PCB80C51BH-2P	SOT129	0 to +70, Plastic Dual In-line Package, OTP	12
PCB80C31BH2-12WP	PCB80C51BH-2WP	SOT187	0 to +70, Plastic Leaded Chip Carrier, OTP	12
PCB80C31BH2-12H	PCB80C51BH-2H	SOT311	0 to +70, Plastic Quad Flat Pack, OTP	12
PCB80C31BH3-16P	PCB80C51BH-3P	SOT129	0 to +70, Plastic Dual In-line Package, OTP	16
PCB80C31BH3-16WP	PCB80C51BH-3WP	SOT187	0 to +70, Plastic Leaded Chip Carrier, OTP	16
PCB80C31BH3-16H	PCB80C51BH-3H	SOT311	0 to +70, Plastic Quad Flat Pack, OTP	16
PCF80C31BH3-16P	PCF80C51BH-3P	SOT129	-40 to +85, Plastic Dual In-line Package, OTP	16
PCF80C31BH3-16WP	PCF80C51BH-3WP	SOT123	-40 to +85, Plastic Leaded Chip Carrier, OTP	16
PCF80C31BH3-16H	PCF80C51BH-3H	SOT311	-40 to +85, Plastic Quad Flat Pack, OTP	16
PCA80C31BH3-16P	PCA80C51BH-3P	SOT129	-40 to +125, Plastic Dual In-line Package	16
PCA80C31BH3-16WP	PCA80C51BH-3WP	SOT187	-40 to +125, Plastic Leaded Chip Carrier	16
PCB80C31BH4-24P	PCB80C51BH-4P	SOT129	0 to +70, Plastic Dual In-line Package, OTP	24
PCB80C31BH4-24WP	PCB80C51BH-4WP	SOT187	0 to +70, Plastic Leaded Chip Carrier, OTP	24
PCB80C31BH4-24H	PCB80C51BH-4H	SOT311	0 to +70, Plastic Quad Flat Pack, OTP	24
PCF80C31BH4-24P	PCF80C51BH-4P	SOT129	-40 to +85, Plastic Dual In-line Package, OTP	24
PCF80C31BH4-24WP	PCF80C51BH-4WP	SOT187	-40 to +85, Plastic Leaded Chip Carrier, OTP	24
PCF80C31BH4-24H	PCF80C51BH-4H	SOT311	-40 to +85, Plastic Leaded Chip Carrier, OTP	24
PCB80C31BH5-30P	PCB80C51BH-5P	SOT129	0 to +70, Plastic Dual In-line Package	30
PCB80C31BH5-30WP	PCB80C51BH-5WP	SOT187	0 to +70, Plastic Leaded Chip Carrier	30
PCB80C31BH5-30H	PCB80C51BH-5H	SOT311	0 to +70, Plastic Quad Flat Pack	30
			1,000,000,000,000,000	

80C31/80C51/87C51

BLOCK DIAGRAM



80C31/80C51/87C51

PIN DESCRIPTION

	PIN NO.		PIN NO.			
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION	
V _{SS}	20	22	16	Ī	Ground: 0V reference.	
V _{CC}	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.	
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C51. External pull-ups are required during program verification.	
P1.0-P1.7	1–8	2–9	40-44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification.	
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: In). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.	
P3.0-P3.7	10–17	11, 13–19	5, 7–13	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:	
	10	11	5	1	RxD (P3.0): Serial input port	
	11	13	7	0	TxD (P3.1): Serial output port	
	12	14	8		INTO (P3.2): External interrupt	
	13	15	9	!!	INT1 (P3.3): External interrupt	
	14	16	10	!	T0 (P3.4): Timer 0 external input	
	15 16	17 18	11 12	0	T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe	
	17	19	13	0	RD (P3.7): External data memory read strobe	
RST	9	10	4	ı	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .	
ALE/PROG	30	33	27	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.	
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.	
EA/V _{PP}	31	35	29	I	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.	
XTAL1	19	21	15	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.	

80C31/80C51/87C51

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

A reset is accomplished by holding the RST pin high for at least two machine cycles

(24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked

up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON.

Table 1 shows the state of I/O ports during low current operating modes.

ROM CODE SUBMISSION

When submitting ROM code for the 80C51, the following must be specified:

1. 4k byte user ROM data

RESET

- 2. 32 byte ROM encryption key (SC80C51 only)
- 3. ROM security bits (SC80C51 only).

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 0FFFH	DATA	7:0	User ROM Data
1000H to 101FH	KEY	7:0	ROM Encryption Key
1020H	SEC	0	ROM Security Bit 1
1020H	SEC	1	ROM Security Bit 2

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA# is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

80C31/80C51/87C51

Electrical Deviations from Commercial Specifications for Extended Temperature Range (87C51)

DC and AC parameters not included here are the same as in the commercial temperature range table.

DC ELECTRICAL CHARACTERISTICS

 $T_{amb}=-40\,^{\circ}\text{C}$ to +85°C, V_{CC} = 5V ±10%, V_{SS} =0V (Signetics Parts Only) $T_{amb}=-40\,^{\circ}\text{C}$ to +125°C, V_{CC} = 5V ±10%, V_{SS} =0V (Philips Parts Only)

		TEST	LIM	IITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA (Signetics)		.–0.5	0.2V _{CC} 0.15	V
V _{IL}	Input low voltage, except EA (Philips)		-0.5	0.2V _{CC} -0.25	٧
V _{IL1}	Input low voltage to EA		-0.5	0.2V _{CC} -0.45	٧
V _{IH}	Input high voltage, except XTAL1, RST		0.2V _{CC} +1	V _{CC} +0.5	٧
V _{IH1}	Input high voltage to XTAL1, RST		0.7V _{CC} +0.1	V _{CC} +0.5	٧
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.45V		-75	μΑ
ITL	Logical 1-to-0 transition current, ports 1, 2, 3	V _{IN} = 2.0V		-750	μΑ
Icc	Power supply current: Active mode¹ @ 16MHz (Philips) Active mode @ 12MHz (Signetics) Idle mode² @ 16MHz (Philips) Idle mode @ 12MHz (Signetics) Power-down mode³ (Philips) Power-down mode (Signetics)	V _{CC} = 4.5–5.5V		25 20 6.5 5 75 50	mA mA mA mA μA

NOTES:

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

^{1.} The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{CC} - 0.5V$; XTAL2 not connected; EA = RST = Port 0 = V_{CC} .

^{2.} The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{CC} - 0.5V; XTAL2 not connected; EA = Port 0 = V_{CC}; RST = V_{SS}.

^{3.} The power-down current is measured with all output pins disconnected, XTAL2 not connected, EA = Port 0 = V_{CC}; RST = V_{SS},

80C31/80C51/87C51

DC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V ±20%, V_{SS} = 0V (80C31/51) (12, 16, and 24MHz versions) T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V ±10%, V_{SS} = 0V (87C51) (80C31/80C51 33MHz version)

		TEST		LIMITS			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYPICAL1	MAX	UNIT	
V _{IL}	Input low voltage, except EA ⁷		-0.5		0.2V _{CC} 0.1	٧	
V _{IL1}	Input low voltage to EA ⁷		0		0.2V _{CC} 0.3	٧	
V _{IH}	Input high voltage, except XTAL1, RST ⁷		0.2V _{CC} +0.9		V _{CC} +0.5	٧	
V _{IH1}	Input high voltage, XTAL1, RST ⁷		0.7V _{CC}		V _{CC} +0.5	٧	
V _{OL}	Output low voltage, ports 1, 2, 311	I _{OL} = 1.6mA ²			0.45	ν	
V _{OL1}	Output low voltage, port 0, ALE, PSEN11	$I_{OL} = 3.2 \text{mA}^2$			0.45	٧	
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN ³	I _{OH} = -60μA, I _{OH} = -25μA I _{OH} = -10μA	2.4 0.75V _{CC} 0.9V _{CC}			V V V	
V _{OH1}	Output high voltage (port 0 in external bus mode)	I _{OH} = -800μA, I _{OH} = -300μA I _{OH} = -80μA	2.4 0.75V _{CC} 0.9V _{CC}			V V V	
I _{IL}	Logical 0 input current, ports 1, 2, 37	V _{IN} = 0.45V			-50	μА	
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁷	See note 4			650	μА	
ILI	Input leakage current, port 0	$V_{IN} = V_{IL}$ or V_{IH}			±10	μА	
I _{CC}	Power supply current: ⁷ Active mode @ 12MHz ⁸ (Philips) Active mode @ 12MHz ⁵ (Signetics) Idle mode @ 12MHz ⁹ (Philips) Idle mode @ 12MHz (Signetics) Power-down mode ¹⁰ (Philips and Signetics)	See note 6		11.5 1.3 3	18 19 4.4 4 50	mA mA mA mA μA	
R _{RST}	Internal reset pull-down resistor (Signetics) (Philips)		50 50		300 150	kΩ kΩ	
C _{IO}	Pin capacitance (12)				10	pF	

NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitarize discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input... Io_L can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the
 address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its
 maximum value when V_{IN} is approximately 2V.
- I_{CC}MAX at other frequencies (for Signetics parts) is given by: Active mode: I_{CC}MAX = 1.43 X FREQ + 1.90: Idle mode: I_{CC}MAX = 0.14 X FREQ +2.31, where FREQ is the external oscillator frequency in MHz. I_{CC}MAX is given in mA. See Figure 7.
- See Figures 8 through 11 for I_{CC} test conditions.
- For Signetics parts when T_{amb} = -40°C to +85°C or Philips parts when T_{amb} = -40°C to +125°C, see DC Electrical Characteristics table on previous page.
- The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{CC} 0.5V; XTAL2 not connected; EA = RST = Port 0 = V_{CC}.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{CC} 0.5V; XTAL2 not connected; EA = Port 0 = V_{CC}; RST = V_{SS}.
- 10. The power-down current is measured with all output pins disconnected, XTAL2 not connected, EA = Port 0 = V_{CC}; RST = V_{SS}.
- 11. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 15mA Maximum I_{OL} per 8-bit port: 26mA

Maximum I_{OL} per 8-bit port: 26mA Maximum I_{OL} total for all outputs: 67mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

12. Pin capacitance for the ceramic DIP package is 15pF maximum.

80C31/80C51/87C51

AC ELECTRICAL CHARACTERISTICS FOR 12-33MHz SIGNETICS DEVICES

 $T_{amb} = 0 ^{\circ}\text{C to } +70 ^{\circ}\text{C or } -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 20\%, \ V_{SS} = 0\text{V } (80\text{C}31/51)^{1, 2, 4} \ (12, 16, \text{ and } 24\text{MHz versions})$ $T_{amb} = 0 ^{\circ}\text{C to } +70 ^{\circ}\text{C or } -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 10\%, \ V_{SS} = 0\text{V } (87\text{C}51) \ (80\text{C}31/80\text{C}51 \ 33\text{MHz version})$

			VARIABL	VARIABLE CLOCK ³		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT	
1/t _{CLCL}		Oscillator frequency: Speed Versions SC80C31/51 C G P Y	3.5 3.5 3.5 3.5	12 16 24 33	MHz MHz MHz MHz	
t _{LHLL}	1	ALE pulse width	2t _{CLCL} -40		ns	
t _{AVLL}	1	Address valid to ALE low	t _{CLCL} -13		ns	
t _{LLAX}	1	Address hold after ALE low	t _{CLCL} -20		ns	
t _{LLIV}	1	ALE low to valid instruction in		4t _{CLCL} -65	ns	
t _{LLPL}	1	ALE low to PSEN low	t _{CLCL} -13		ns	
t _{PLPH}	1	PSEN pulse width	3t _{CLCL} -20		ns	
t _{PLIV}	1	PSEN low to valid instruction in		3t _{CLCL} -45	ns	
t _{PXIX}	1	Input instruction hold after PSEN	0		ns	
t _{PXIZ}	1	Input instruction float after PSEN		t _{CLCL} -10	ns	
t _{AVIV}	1	Address to valid instruction in		5t _{CLCL} -55	ns	
t _{PLAZ}	1	PSEN low to address float		10	ns	
Data Memo	ry					
t _{RLRH}	2, 3	RD pulse width 6t _{CLCL} -100			ns	
t _{WLWH}	2, 3	WR pulse width	6t _{CLCL} -100		ns	
t _{RLDV}	2, 3	RD low to valid data in		5t _{CLCL} -90	ns	
t _{RHDX}	2, 3	Data hold after RD	0		ns	
t _{RHDZ}	2, 3	Data float after RD		2t _{CLCL} -28	ns	
t _{LLDV}	2, 3	ALE low to valid data in		8t _{CLCL} -150	ns	
t _{AVDV}	2, 3	Address to valid data in		9t _{CLCL} -165	ns	
t _{LLWL}	2, 3	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	ns	
t _{AVWL}	2, 3	Address valid to WR low or RD low	4t _{CLCL} -75		ns	
tavwx	2, 3	Data valid to WR transition	t _{CLCL} -20		ns	
t _{WHQX}	2, 3	Data hold after WR	t _{CLCL} -20		ns	
t _{RLAZ}	2, 3	RD low to address float		0	ns	
t _{WHLH}	2, 3	RD or WR high to ALE high	t _{CLCL} -20	t _{CLCL} +25	ns	
External Clo	ock					
t _{CHCX}	4	High time	12		ns	
t _{CLCX}	4	Low time	12		ns	
t _{CLCH}	4	Rise time		20	ns	
t _{CHCL}	4	Fall time		20	ns	
				4		

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 3. For all Signetics speed versions only.
- 4. Interfacing the 80C31/51 to devices with float times up to 50ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

80C31/80C51/87C51

AC ELECTRICAL CHARACTERISTICS FOR PHILIPS DEVICES

 $T_{amb} = 0$ °C to +70°C, $V_{CC} = 5V \pm 20\%$, $V_{SS} = 0V (80C31/51)^{1, 2, 4}$

			VARIABLI	VARIABLE CLOCK ³		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT	
1/t _{CLCL}		Oscillator frequency: Speed Versions PCA/PCB/PCF80C31/51 -3 PCB/PCF80C31/51 -4 PCB/FB80C31/51 -5	1.2 1.2 1.2	16 24 30	MHz MHz MHz	
t _{LHLL}	1	ALE pulse width	2t _{CLCL} 40		ns	
t _{AVLL}	1	Address valid to ALE low	t _{CLCL} -25		ns	
t _{LLAX}	1	Address hold after ALE low	t _{CLCL} 25		ns	
t _{LLIV}	1	ALE low to valid instruction in		4t _{CLCL} -65	ns	
t _{LLPL}	1	ALE low to PSEN low	t _{CLCL} 25		ns	
t _{PLPH}	1	PSEN pulse width	3t _{CLCL} -45		ns	
t _{PLIV}	1	PSEN low to valid instruction in		3t _{CLCL} -60	ns	
t _{PXIX}	1	Input instruction hold after PSEN	0		ns	
t _{PXIZ}	1	Input instruction float after PSEN		t _{CLCL} -25	ns	
t _{AVIV}	1	Address to valid instruction in		5t _{CLCL} -80	ns	
t _{PLAZ}	1	PSEN low to address float		10	ns	
Data Memo	ry			•		
t _{RLRH}	2, 3	RD pulse width	6t _{CLCL} -100		ns	
twlwh	2, 3	WR pulse width	6t _{CLCL} -100		ns	
t _{RLDV}	2, 3	RD low to valid data in		5t _{CLCL} -90	ns	
t _{RHDX}	2, 3	Data hold after RD	0		ns	
t _{RHDZ}	2, 3	Data float after RD		2t _{CLCL} -28	ns	
t _{LLDV}	2, 3	ALE low to valid data in		8t _{CLCL} -150	ns	
t _{AVDV}	2, 3	Address to valid data in		9t _{CLCL} -165	ns	
t _{LLWL}	2, 3	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	ns	
t _{AVWL}	2, 3	Address valid to WR low or RD low	4t _{CLCL} -75		ns	
tavwx	2, 3	Data valid to WR transition	t _{CLCL} -30		ns	
t _{WHQX}	2, 3	Data hold after WR	t _{CLCL} -25		ns	
t _{RLAZ}	2, 3	RD low to address float		0	ns	
t _{WHLH}	2, 3	RD or WR high to ALE high	t _{CLCL} -25	t _{CLCL} +25	ns	
External Clo	ock	-			<u> </u>	
t _{СНСХ}	4	High time	15		ns	
tclcx	4	Low time	15		ns	
t _С ССН	4	Rise time		20	ns	
t _{CHCL}	4	Fall time		20	ns	

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 3. For all Philips speed versions only.
- 4. Interfacing the 80C31/51 to devices with float times up to 30ns is permitted. This limited bus contention will not cause damage to port 0 drivers.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input data H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE


P - PSEN


Q - Output data R - RD signal t - Time V - Valid W- WR signal

X - No longer a valid logic level Z - Float


Examples: tavLL = Time for address valid to


ALE low. t_{LLPL}= Time for ALE low to PSEN low.






80C31/80C51/87C51





80C31/80C51/87C51










Figure 6. Float Waveform




80C31/80C51/87C51









80C31/80C51/87C51

EPROM CHARACTERISTICS

The 87C51 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C51 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C51 manufactured by Philips Corporation.

Table 2 shows the logic levels for reading the signature bytes, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 12 and 13. Figure 14 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 12. Note that the 87C51 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 2 are held at the 'Program Code Data' levels indicated in Table 2. The ALE/PROG is pulsed low 25 times as shown in Figure 13.

To program the encryption table, repeat the 25 pulse programming sequence for

addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other secrity bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

PROGRAM VERIFICATION

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 14. The other pins are held at the 'Verify Code Data' levels indicated in Table 2. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 92H indicates 87C51

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 2, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch. should be sufficient.

Erasure leaves the array in an all 1s state.

Table 2. EPROM Progamming Modes


MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V_{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm security bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm security bit 2	1	0	0*	V_{PP}	1	1	0	0


NOTES:


- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. V_{PP} = 12.75V ±0.25V.
- 3. V_{CC} = 5V±10% during programming and verification.
- ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a
 minimum of 10μs.

[™]Trademark phrase of Intel Corporation.

80C31/80C51/87C51








80C31/80C51/87C51

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 15)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
Ірр	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
^t GHAX	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		us
t _{GHSL}	V _{PP} hold after PROG	10		us
^t GLGH	PROG width	90	110	us
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		us





Philips Semiconductors

Section 2 Inter-Integrated (I²C) Circuit Bus

80C51-Based 8-Bit Microcontrollers

CONTENTS

² C-bus Specification	136
² C Peripheral Selection Guide	155
32B715 Bus Extender	157

PREFACE

This specification is an updated version including the following latest modifications:

- Programming of a slave address by software has been omitted. The realization of this feature is rather complicated and has not been used.
- The 'low-speed mode' has been omitted. This mode is, in fact, a subset of the total I²C-bus specification and need not be specified explicitly.
- The 'fast-mode' is added. This allows a fourfold increase of bit rate up to 400 kbit/s.
 Fast-mode devices are downwards compatible i.e. they can be used in a 0 to 100 kbit/s l²C-bus system.
- 10-bit addressing is added. This allows 1024 additional slave addresses.
- Slope control and input filtering for fast-mode devices is specified to improve the EMC behaviour.

NOTE

Neither the 100 kbit/s l^2 C-bus system nor the 100 kbit/s devices have been changed.

1.0 INTRODUCTION

For 8-bit applications, such as those requiring single-chip microcontrollers, certain design criteria can be established:

- A complete system usually consists of at least one microcontroller and other peripheral devices such as memories and I/O expanders.
- The cost of connecting the various devices within the system must be minimized.
- Such a system usually performs a control function and doesn't require high-speed data transfer
- Overall efficiency depends on the devices chosen and the interconnecting bus structure.

In order to produce a system to satisfy these criteria, a serial bus structure is needed. Although serial buses don't have the throughput capability of parallel buses, they do require less wiring and fewer connecting pins. However, a bus is not merely an interconnecting wire, it embodies all the formats and procedures for communication within the system.

Devices communicating with each other on a serial bus must have some form of protocol which avoids all possibilities of confusion, data loss and blockage of information. Fast devices must be able to communicate with slow devices. The system must not be dependent on the devices connected to it, otherwise modifications or improvements would be impossible. A procedure has also to be devised to decide

which device will be in control of the bus and when. And, if different devices with different clock speeds are connected to the bus, the bus clock source must be defined. All these criteria are involved in the specification of the I²C-bus.

2.0 THE I²C-BUS CONCEPT


Any IC fabrication process (NMOS, CMOS, bipolar) can be supported by the I²C-bus. Two wires, serial data (SDA) and serial clock (SCL), carry information between the devices connected to the bus. Each device is recognised by a unique address - whether it's a microcontroller, LCD driver, memory or keyboard interface - and can operate as either a transmitter or receiver, depending on the function of the device. Obviously an LCD driver is only a receiver, whereas a

memory can both receive and transmit data. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers (see Table 1). A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The I²C-bus is a multi-master bus. This means that more than one device capable of controlling the bus can be connected to it. As masters are usually micro-controllers, let's consider the case of a data transfer between two microcontrollers connected to the I²C-bus (Fig.1). This highlights the master-slave and receiver-transmitter relationships to be found on the I²C-bus. It should be noted that these relationships are

Table 1 Definition of I²C-bus terminology

Term	Description
Transmitter	The device which sends the data to the bus
Receiver	The device which receives the data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by a master
Multi-master	More than one master can attempt to control the bus at the same time without corrupting the message
Arbitration	Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
Synchronization	Procedure to synchronize the clock signals of two or more devices



not permanent, but only depend on the direction of data transfer at that time. The transfer of data would proceed as follows:

- Suppose microcontroller A wants to send information to microcontroller B:
- microcontroller A (master), addresses microcontroller B (slave)
- microcontroller A (mastertransmitter), sends data to microcontroller B (slavereceiver)
- microcontroller A terminates the transfer.
- 2) If microcontroller A wants to receive information from microcontroller B:
- microcontroller A (master) addresses microcontroller B (slave)
- microcontroller A (masterreceiver) receives data from microcontroller B (slavetransmitter)
- microcontroller A terminates the transfer.

Even in this case, the master (microcontroller A) generates the timing and terminates the transfer.

The possibility of connecting more than one microcontroller to the I^2C -bus means that more than

one master could try to initiate a data transfer at the same time. To avoid the chaos that might ensue from such an event - an arbitration procedure has been developed. This procedure relies on the wired-AND connection of all I²C interfaces to the I²C-bus.

If two or more masters try to put information onto the bus, the first to produce a 'one' when the other produces a 'zero' will lose the arbitration. The clock signals during arbitration are a synchronised combination of the clocks generated by the masters using the wired-AND connection to the SCL line (for more detailed information concerning arbitration see section 6.0).

Generation of clock signals on the I²C-bus is always the


responsibility of master devices; each master generates its own clock signals when transferring data on the bus. Bus clock signals from a master can only be altered when they are stretched by a slow-slave device holding-down the clock line, or by another master when arbitration occurs.

3.0 GENERAL CHARACTERISTICS

Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via a pull-up resistor (see Fig.2). When the bus is free, both lines are HIGH. The output stages of devices connected to the bus must have an open-drain or opencollector in order to perform the wired-AND function. Data on the I²C-bus can be transferred at a rate up to 100 kbit/s in the standard-mode, or up to 400 kbit/s in the fast-mode. The number of interfaces connected to the bus is solely dependent on the limiting bus capacitance of 400 pF.

4.0 BIT TRANSFER

Due to the variety of different technology devices (CMOS, NMOS, bipolar) which can be connected to the $\rm I^2C$ -bus, the levels of the logical '0' (LOW) and '1' (HIGH) are not fixed and depend on the associated level of $\rm V_{DD}$ (see Section 15.0 for



Electrical specifications). One clock pulse is generated for each data bit transferred.

4.1 Data validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW (Fig.3).

4.2 START and STOP conditions


Within the procedure of the I²Cbus, unique situations arise which are defined as START and STOP conditions (see Fig.4).


A HIGH to LOW transition of the SDA line while SCL is HIGH is one such unique case. This situation indicates a START condition.

A LOW to HIGH transition of the SDA line while SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition. This bus free situation will be specified later (in Section 15.0).

Detection of START and STOP conditions by devices connected to the bus is easy if they incorporate the necessary interfacing hardware. However,





microcontrollers with no such interface have to sample the SDA line at least twice per clock period in order to sense the transition.


5.0 TRANSFERRING DATA

5.1 Byte format

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (Fig.5). If a receiver can't receive another complete byte of data until it has

performed some other function, for example, servicing an internal interrupt, it can hold the clock line SCL LOW to force the transmitter into a wait state. Data transfer then continues when the receiver is ready for another byte of data and releases clock line SCL.

In some cases, it's permitted to use a different format from the 1²C-bus format (for CBUS compatible devices for example). A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte. In this case, no acknowledge is generated (see section 8.1.3).



determined by the one with the shortest clock HIGH period.

6.2 Arbitration

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition within the minimum hold time (t_{HD:STA}) of the START condition which results in a defined START condition to the bus.

Arbitration takes place on the SDA line, while the SCL line is at the HIGH level, in such a way that the master which transmits a HIGH level, while another master is transmitting a LOW level will switch off its DATA output stage because the level on the bus doesn't correspond to its own level

Arbitration can continue for many bits. Its first stage is comparison of the address bits (addressing information is in Sections 8.0 and 12.0). If the masters are each trying to address the same device, arbitration continues with comparison of the data. Because address and data information on the I²C-bus is used for arbitration, no information is lost during this process.

A master which loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration.

If a master also incorporates a slave function and it loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must therefore switch over immediately to its slave-receiver mode.

Figure 8 shows the arbitration procedure for two masters. Of course, more may be involved (depending on how many masters are connected to the bus). The moment there is a difference between the internal data level of the master generating DATA 1 and the actual level on the SDA line, its data output is switched off, which means that a HIGH output level is then connected to the bus. This will not affect the data transfer initiated by the winning master. Since control of the I2Cbus is decided solely on the address and data sent by competing masters, there is no central master, nor any order of priority on the bus.

Special attention must be paid if, during a serial transfer, the arbitration procedure is still in progress at the moment when a repeated START condition or a STOP condition is transmitted to the I²C-bus. If it's possible for such a situation to occur, the masters involved must send this repeated START condition or STOP condition at the same position in the format frame. In other words, arbitration isn't

allowed between:


- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition.

6.3 Use of the clock synchronising mechanism as a handshake

In addition to being used during the arbitration procedure, the clock synchronization mechanism can be used to enable receivers to cope with fast data transfers, on either a byte level or a bit level.

On the byte level, a device may be able to receive bytes of data at a fast rate, but needs more time to store a received byte or prepare another byte to be transmitted. Slaves can then hold the SCL line LOW after reception and acknowledgement of a byte to force the master into a wait state until the slave is ready for the next byte transfer in a type of handshake procedure.

On the bit level, a device such as a microcontroller without, or with only a limited hardware I²C interface on-chip can slow down the bus clock by extending each clock LOW period. In this way, the speed of any master is adapted to the internal operating rate of this device.





7.0 FORMATS WITH 7-BIT ADDRESSES


Data transfers follow the format shown in Fig.9. After the START condition (S), a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction bit (R/W) - a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.


Possible data transfer formats are:

- Master-transmitter transmits to slave-receiver. The transfer direction is not changed (Fig.10).
- Master reads slave immediately after first byte (Fig.11). At the moment of the first acknowledge, the mastertransmitter becomes a masterreceiver and the slave-receiver becomes a slave-transmitter. This acknowledge is still generated by the slave. The STOP condition is generated by the master.
- Combined format (Fig.12).
 During a change of direction within a transfer, the START condition and the slave address are both repeated, but with the R/W bit reversed.









NOTES:

- Combined formats can be used, for example, to control a serial memory. During the first data byte, the internal memory location has to be written. After the START condition and slave address is repeated, data can be transferred.
- All decisions on auto-increment or decrement of previously accessed memory locations etc. are taken by the designer of the device.
- Each byte is followed by an acknowledgement bit as indicated by the A or A blocks in the sequence.
- 4) I²C-bus compatible devices must reset their bus logic on receipt of a START or repeated START condition such that they all anticipate the sending of a slave address.

8.0 7-BIT ADDRESSING (see section 13 for 10-bit addressing)

The addressing procedure for the I2C-bus is such that the first byte after the START condition usually determines which slave will be selected by the master. The exception is the 'general call' address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge. However, devices can be made to ignore this address. The second byte of the general call address then defines the action to be taken. This procedure is explained in more detail in Section 8.1.1.

8.1 Definition of bits in the first byte

The first seven bits of the first byte make up the slave address (Fig.13). The eighth bit is the LSB (least significant bit). It determines the direction of the message. A 'zero' in the least significant position of the first byte means that the master will write information to a selected slave. A 'one' in this position means that the master will read information from the slave.

When an address is sent, each device in a system compares the first 7 bits after the START condition with its address. If they match, the device considers itself addressed by the master as a slave-receiver or slave-transmitter, depending on the R/\overline{W} bit.

A slave address can be madeup of a fixed and a programmable part. Since it's likely that there will be several identical devices in a system, the programmable part of the slave address enables the maximum possible number of such devices to be connected to the I²C-bus. The number of programmable address bits of a device depends on the number of pins available. For example, if a device has 4 fixed and 3 programmable address bits, a total of 8 identical devices can be connected to the same bus.

The I²C-bus committee coordinates allocation of I²C addresses. Further information can be obtained from the Philips


representatives listed on the back cover. Two groups of eight addresses (0000XXX and 1111XXX) are reserved for the purposes shown in Table 2. The bit combination 11110XX of the slave address is reserved for 10-bit addressing (see Section 13.0).

Table 2 Definition of bits in the first byte

Slave address	R/W bit	Description			
0000 000	0	General call address			
0000 000	1	START byte			
0000 001	×	CBUS address			
0000 010	×	Address reserved for different bus format			
0000 011	×				
0000 1XX	х	Reserved for future purposes			
1111 1XX	х				
1111 0XX	x	10-bit slave addressing			

NOTES:

- No device is allowed to acknowledge at the reception of the START byte.
- 2) The CBUS address has been reserved to enable the inter-mixing of CBUS compatible and I²C-bus compatible devices in the same system. I²C-bus compatible devices are not allowed to respond on reception of this address.
- 3) The address reserved for a different bus format is included to enable I²C and other protocols to be mixed. Only I²C-bus compatible devices that can work with such formats and protocols are allowed to respond to this address.



8.1.1 General call address

The general call address should be used to address every device connected to the I2C-bus. However, if a device doesn't need any of the data supplied within the general call structure, it can ignore this address by not acknowledging. If a device does require data from a general call address, it will acknowledge this address and behave as a slavereceiver. The second and following bytes will be acknowledged by every slavereceiver capable of handling this data. A slave which cannot process one of these bytes must ignore it by not acknowledging. The meaning of the general call address is always specified in the second byte (Fig.14).

There are two cases to consider:

- When the least significant bit B is a 'zero'.
- When the least significant bit B is a 'one'.

When B is a 'zero'; the second byte has the following definition:

00000110 (H'06'). Reset and write programmable part of

slave address by hardware. On receiving this 2-byte sequence, all devices designed to respond to the general call address will reset and take in the programmable part of their address. Precautions have to be taken to ensure that a device is not pulling down the SDA or SCL line after applying the supply voltage, since these low levels would block the bus

- 00000100 (H'04'). Write programmable part of slave address by hardware. All devices which define the programmable part of their address by hardware (and which respond to the general call address) will latch this programmable part at the reception of this two byte sequence. The device will not reset.
- 00000000 (H'00'). This code is not allowed to be used as the second byte.


Sequences of programming procedure are published in the appropriate device data sheets.


The remaining codes have not been fixed and devices must ignore them.


When B is a 'one'; the 2-byte sequence is a 'hardware general call'. This means that the sequence is transmitted by a hardware master device, such as a keyboard scanner, which cannot be programmed to transmit a desired slave address. Since a hardware master doesn't know in advance to which device the message has to be transferred, it can only generate this hardware general call and its own address identifying itself to the system (Fig. 15).

The seven bits remaining in the second byte contain the address of the hardware master. This address is recognised by an intelligent device, such as a microcontroller, connected to the bus which will then direct the information from the hardware master. If the hardware master can also act as a slave, the slave address is identical to the master address.

In some systems, an alternative could be that the hardware master







transmitter is set in the slavereceiver mode after the system reset. In this way, a system configuring master can tell the hardware master-transmitter (which is now in slave-receiver mode) to which address data must be sent (Fig.16). After this programming procedure, the hardware master remains in the master-transmitter mode.

8.1.2 START byte

Microcontrollers can be connected to the I²C-bus in two ways. A microcontroller with an on-chip hardware I²C-bus interface can be programmed to be only interrupted by requests from the bus. When the device doesn't have such an interface, it must constantly monitor the bus via software. Obviously, the more times the microcontroller monitors, or polls, the bus the less time it can spend

carrying out its intended function. There is therefore a speed difference between fast hardware devices and a relatively slow microcontroller which relies on software polling.

In this case, data transfer can be preceded by a start procedure which is much longer than normal (Fig.17). The start procedure consists of:


- A START condition (S)
- A START byte (00000001)
- An acknowledge clock pulse (ACK)
- A repeated START condition (Sr).

After the START condition S has been transmitted by a master which requires bus access, the START byte (00000001) is transmitted. Another microcontroller can therefore sample the SDA line at a low

sampling rate until one of the seven zeros in the START byte is detected. After detection of this LOW level on the SDA line, the microcontroller can switch to a higher sampling rate to find the repeated START condition Sr which is then used for synchronization.

A hardware receiver will reset on receipt of the repeated START condition Sr and will therefore ignore the START byte.

An acknowledge-related clock pulse is generated after the START byte. This is present only to conform with the byte handling format used on the bus. No device is allowed to acknowledge the START byte.



8.1.3 CBUS compatibility


CBUS receivers can be connected to the I²C-bus. However, a third line called DLEN must then be connected and the acknowledge bit omitted. Normally, I²C transmissions are sequences of 8-bit bytes; CBUS compatible devices have different formats.

In a mixed bus structure, I²C-bus devices must not respond to

the CBUS message. For this reason, a special CBUS address (0000001X) to which no I²C-bus compatible device will respond, has been reserved. After transmission of the CBUS address, the DLEN line can be made active and a CBUS-format transmission (Fig.18) sent. After the STOP condition, all devices are again ready to accept data.

Master-transmitters can send CBUS formats after sending the CBUS address. The transmission is ended by a STOP condition, recognised by all devices.

NOTE: If the CBUS configuration is known, and expansion with CBUS compatible devices isn't foreseen, the designer is allowed to adapt the hold time to the specific requirements of the device(s) used.



9.0 ELECTRICAL CHARACTERISTICS FOR I²CBUS DEVICES

The electrical specifications for the I/Os of I²C-bus devices and the characteristics of the bus lines connected to them are given in Tables 3 and 4 in Section 15.

 $I^2\text{C-bus}$ devices with fixed input levels of 1.5 V and 3 V can each have their own appropriate supply voltage. Pull-up resistors must be connected to a 5 V \pm 10% supply (Fig.19). $I^2\text{C-bus}$ devices with input levels related to V_{DD} must have one common supply line to which the pull-up resistor is also connected (Fig.20).

When devices with fixed input levels are mixed with devices with input levels related to V_{DD} , the latter devices must be connected to one common supply line of 5 V \pm 10% and must have pull-up resistors connected to their SDA and SCL pins as shown in Fig.21.


Input levels are defined in such a way that:


- The noise margin on the LOW level is 0.1 V_{DD}
- The noise margin on the HIGH level is 0.2 V_{DD}
- Series resistors (R_S) of e.g. 300 Ω can be used for protection against high voltage spikes on the SDA and SCL line due to flash-over of a TV picture tube, for example (Fig.22).


9.1 Maximum and minimum values of resistors R_p and R_s In a standard-mode I²C-bus


system the values of resistors R_p and R_s in Fig.22 depend on the following parameters:

- 1) Supply voltage
- 2) Bus capacitance
- Number of connected devices (input current + leakage current)









The supply voltage limits the minimum value of resistor R_p due to the specified minimum sink current of 3 mA at $V_{OLmax} = 0.4 V$ for the output stages. V_{DD} as a function of $\mathbf{R}_{\mathbf{p}\ \mathrm{min}}$ is shown in Fig.23. The desired noise margin of 0.1V_{DD} for the LOW level limits the maximum value of R_S . $R_{S\ max}$ as a function of R_p is shown in Fig.24.

The bus capacitance is the total capacitance of wire, connections and pins. This capacitance limits the maximum value of R_p due to the specified rise time. Fig.25 shows $R_{p\ max}$ as a function of bus capacitance.

The maximum HIGH level input current of each input/output connection has a specified maximum value of 10 µA. Due to the desired noise margin of 0.2V_{DD} for the HIGH level, this input current limits the maximum value of R_p. This limit depends on V_{DD}. The total HIGH level input current is shown as a function of R_p max in Fig.26.




Fig.23 Minimum value of R_p as a function of supply voltage with the value of R_s as a parameter






Fig.24 Maximum value of R_s as a function of the value of R_p with supply voltage as a parameter



standard-mode I2C-bus



of R_n with supply voltage as a parameter

March 1993 147

10.0 EXTENSIONS TO THE I²C-BUS SPECIFICATION

The I²C-bus with a data transfer rate of up to 100 kbit/s and 7-bit addressing has now been in existence for more than ten years with an unchanged specification. The concept is accepted world-wide as a de facto standard and hundreds of different types of I²C-bus compatible ICs are available from Philips and other suppliers. The I²C-bus specification is now extended with the following two features:

- A fast-mode which allows a fourfold increase of the bit rate to 0 to 400 kbit/s
- 10-bit addressing which allows the use of up to 1024 additional addresses.

There are two reasons for these extensions to the I²C-bus specification:

- New applications will need to transfer a larger amount of serial data and will therefore demand a higher bit rate than 100 kbit/s. Improved IC manufacturing technology now allows a fourfold speed increase without increasing the manufacturing cost of the interface circuitry
- Most of the 112 addresses available with the 7-bit addressing scheme have been issued more than once. To prevent problems with the allocation of slave addresses for new devices, it is desirable to have more address combinations. About a tenfold increase of the number of available addresses is obtained with the new 10-bit addressing.

All new devices with an I²C-bus interface are provided with the fast-mode. Preferably, they should be able to receive and/or transmit at 400 kbit/s. The minimum requirement is that they can

synchronize with a 400 kbit/s transfer; they can then prolong the LOW period of the SCL signal to slow down the transfer. Fast-mode devices must be downward-compatible which means that they must still be able to communicate with 0 to 100 kbit/s devices in a 0 to 100 kbit/s l²C-bus system.

Obviously, devices with 0 to 100 kbit/s I²C-bus interface cannot be incorporated in a fast-mode I²C-bus system because, since they cannot follow the higher transfer rate. Unpredictable states of these devices would occur

Slave devices with a fast-mode I²C-bus interface can have a 7-bit or 10-bit slave address. However, a 7-bit address is preferred because it is the cheapest solution in hardware and it results in the shortest message length. Devices with 7-bit and 10-bit addresses can be mixed in the same I²C-bus system regardless of whether it is a 0 to 100 kbit/s standard-mode system or a 0 to 400 kbit/s fast-mode system. Existing and future masters can generate 7-bit or 10-bit addresses.

11.0 FAST-MODE

In the fast-mode of the I²C-bus, the protocol, format, logic levels and maximum capacitive load for the SDA and SCL lines given in the previous I²C-bus specification remain unchanged. Changes to the previous I²C-bus specification are:

- The maximum bit rate is increased to 400 kbit/s
- Timing of the serial data (SDA) and serial clock (SCL) signals has been adapted. There is no need for compatibility with other bus systems such as CBUS because they cannot operate at the increased bit rate
- The inputs of fast-mode devices must incorporate spike suppression and a Schmitt trigger at the SDA and SCL

inputs

- The output buffers of fast-mode devices must incorporate slope control of the falling edges of the SDA and SCL signals
- If the power supply to a fastmode device is switched off, the SDA and SCL I/O pins must be floating so that they don't obstruct the bus lines
- The external pull-up devices connected to the bus lines must be adapted to accommodate the shorter maximum permissible rise time for the fast-mode I²C-bus. For bus loads up to 200 pF, the pull-up device for each bus line can be a resistor; for bus loads between 200 pF and 400 pF, the pull-up device can be a current source (3 mA max.) or a switched resistor circuit as shown in Fig.34.

12.0 10-BIT ADDRESSING

The 10-bit addressing does not change the format in the I2C-bus specification. Using 10 bits for addressing exploits the reserved combination 1111XXX for the first 7 bits of the first byte following a START (S) or repeated START (Sr) condition as explained in Section 8.1. The 10-bit addressing does not affect the existing 7-bit addressing. Devices with 7-bit and 10-bit addresses can be connected to the same I2C-bus, and both 7-bit and 10-bit addressing can be used in a standard-mode system (up to 100 kbit/s) or a fast-mode system (up to 400 kbit/s) system.

Although there are eight possible combinations of the reserved address bits 1111XXX, only the four combinations 11110XX are used for 10-bit addressing. The remaining four combinations 11111XX are reserved for future I²C-bus enhancements.

12.1 Definition of bits in the first two bytes

The 10-bit slave address is formed from the first two bytes following a START condition (S) or a repeated START condition (Sr).


The first 7 bits of the first byte are the combination 11110XX of which the last two bits (XX) are the two most-significant bits (MSBs) of the 10-bit address; the eighth bit of the first byte is the R/W bit that determines the direction of the message. A 'zero' in the least significant position of the first byte means that the master will write information to a selected slave. A 'one' in this position means that the master will read information from the slave.


If R/\overline{W} is 'zero', then the second byte contains the remaining 8 bits (XXXXXXXX) of the 10-bit address. If R/\overline{W} is 'one', then the next byte contains data transmitted from slave to master.

12.2 Formats with 10-bit addresses

Various combinations of read/write formats are possible within a transfer that includes 10-bit addressing. Possible data transfer formats are:

 Master-transmitter transmits to slave-receiver with a 10-bit slave address. The transfer direction is not changed (Fig.27). When a 10-bit address follows a START condition, each slave compares the first 7 bits of the first byte of the slave address (11110XX) with its own address and tests if the eighth bit (R/W direction bit) is 0. It is possible that more than one device will find a match and generate an acknowledge (A1). All slaves that found a match will compare the 8 bits of the second byte of the slave address (XXXXXXXX) with their








Fig.29 Combined format. A master addresses a slave with a 10-bit address then transmits data to this slave and reads data from this slave

own addresses, but only one slave will find a match and generate an acknowledge (A2). The matching slave will remain addressed by the master until it receives a STOP condition (P) or a repeated START condition (Sr) followed by a different slave address.

Master-receiver reads slavetransmitter with a 10-bit slave address. The transfer direction is changed after the second R/W bit (Fig.28). Up to and including acknowledge bit A2, the procedure is the same as that described above for a master-transmitter




Fig.30 Combined format. A master transmits data to two slaves, both with 10-bit addresses




Fig.31 Combined format. A master transmits data to two slaves, one with a 7-bit address, and one with a 10-bit address

addressing a slave-receiver. After the repeated START condition (Sr), a matching slave remembers that it was addressed before. This slave then checks if the first 7 bits of the first byte of the slave address following Sr are the same as before after the START condition (S), and tests if the eighth (R/W) bit is 1. If there is a match, the slave considers that it has been addressed as a transmitter and generates acknowledge A3. The slave-transmitter remains addressed until it receives a STOP condition (P) or until it receives another repeated START condition (Sr) followed by a different slave address. After Sr, all the other slave

- devices will also compare the first 7 bits of the first byte of the slave address (11110XX) with their own addresses and test the eighth (R/\overline{W}) bit. However, none of them will be addressed because $R/\overline{W}=1$ (for 10-bit devices), or the 11110XX slave address (for 7-bit devices) does not match)
- Combined format. A master transmits data to a slave and then reads data from the same slave (Fig.29). The same master occupies the bus all the time. The transfer direction is changed after the second R/W bit
- Combined format. A master transmits data to one slave and then transmits data to another slave (Fig.30). The

- master occupies the bus all the time
- Combined format. 10-bit and 7-bit addressing combined in one serial transfer (Fig.31). After each START condition (S), or each repeated START condition (Sr), a 10-bit or 7-bit slave address can be transmitted. Figure 30 shows how a master-transmits data to a slave with a 7-bit address and then transmits data to a slave with a 10-bit address. The same master occupies the bus all the time.

NOTES:

- Combined formats can be used, for example, to control a serial memory. During the first data byte, the internal memory location has to be written. After the START condition and slave address is repeated, data can be transferred.
- All decisions on auto-increment or decrement of previously accessed memory locations etc. are taken by the designer of the device.
- Each byte is followed by an acknowledgement bit as indicated by the A or A blocks in the sequence.
- I²C-bus compatible devices must reset their bus logic on receipt of a START or repeated START condition such that fhey all anticipate the sending of a slave address.

13.0 GENERAL CALL ADDRESS AND START BYTE

The 10-bit addressing procedure for the I²C-bus is such that the first two bytes after the START condition (S) usually determine which slave will be selected by the master. The exception is the 'general call' address 00000000 (H'00'). Slave devices with 10-bit addressing will react to a 'general call' in the same way as slave devices with 7-bit addressing (see Section 8.1.1).

Hardware masters can transmit their 10-bit address after a

'general call'. In this case, the 'general call' address byte is followed by two successive bytes containing the 10-bit address of the master-transmitter. The format is as shown in Fig. 15 where the first DATA byte contains the eight least-significant bits of the master address.

The START byte 00000001 (H'01') can precede the 10-bit addressing in the same way as for 7-bit addressing (see Section 8.1.2).

14.0 APPLICATION INFORMATION FOR FAST-MODE I²C-BUS DEVICES

14.1 Output stage with slope control

The electrical specifications for the I/Os of I²C-bus devices and the characteristics of the bus lines connected to them are given in Tables 3 and 4 in Section 15.

Figures 32 and 33 show examples of output stages with slope control in CMOS and bipolar technology. The slope of the falling edge is defined by a Miller capacitor (C1) and a resistor (R1). The typical values for C1 and R1 are indicated on the diagrams. The wide tolerance for output fall time toe given in Table 3 means that the design is not critical. The fall time is only slightly influenced by the external bus load (Cb) and external pull-up resistor (R_n). However, the rise time (tp) specified in Table 4 is mainly determined by the bus load capacitance and the value of the pull-up resistor.

14.2 Switched pull-up circuit

The supply voltage (VDD) and the maximum output LOW level determine the minimum value of pull-up resistor R_n (see Section 9.1). For example, with a supply voltage of $V_{DD} = 5 \text{ V } \pm 10\%$ and $V_{OL\ max.} = 0.4\ V$ at 3 mA, $R_{p\ min.}$ $= (5.5 - 0.4)/0.003 = 1.7 \text{ k}\Omega$. As shown in Fig.35, this value of R. limits the maximum bus capacitance to about 200 pF to meet the maximum tp requirement of 300 ns. If the bus has a higher capacitance than this, a switched pull-up circuit as shown in Fig.34 can be used.

The switched pull-up circuit in Fig.34 is for a supply voltage of $V_{DD} = 5 \ V \pm 10 \ \%$ and a maximum capacitive load of 400 pF. Since it is controlled by the bus levels, it needs no additional control signals. During

the rising/falling edges, the bilateral switch in the HCT4066 switches pull-up resistor R_p2 on/off at bus levels between 0.8 V and 2.0 V. Combined resistors R_p1 and R_p2 can pull-up the bus line within the maximum specified rise time ($t_{\rm R}$) of 300 ns. The maximum since time ($t_{\rm R}$) of 300 ns. The maximum since within the triving t^2 C-bus device will not exceed 6 mA at $V_{\rm OL2}=0.6$ V, and 3 mA at $V_{\rm OL1}=0.4$ V.

Series resistors R_s are optional. They protect the I/O stages of the I²C-bus devices from high-voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus line signals. The maximum value of R_s is determined by the maximum permitted voltage drop across this resistor when the bus line is switched to the LOW level in order to switch off $R_n 2$.

14.3 Wiring pattern of the bus lines


In general, the wiring must be so chosen that crosstalk and interference to/from the bus lines is minimized. The bus lines are most susceptible to crosstalk and interference at the HIGH level because of the relatively high impedance of the pull-up devices.


If the length of the bus lines on a PCB or ribbon cable exceeds 10 cm and includes the V_{DD} and V_{SS} lines, the wiring pattern must be:


SDA	
V_{DD}	
Vss	
SCL	


If only the V_{SS} line is included, the wiring pattern must be:

SDA	
V_{SS}	
SCL	









These wiring patterns also result in identical capacitive loads for the SDA and SCL lines. The V_{SS} and V_{DD} lines can be omitted if a PCB with a V_{SS} and/or V_{DD} layer is used.

If the bus lines are twisted-pairs, each bus line must be twisted with a V_{SS} return. Alternatively, the SCL line can be twisted with a V_{SS} return, and the SDA line twisted with a V_{DD} return. In the latter case, capacitors must be used to decouple the V_{DD} line to the V_{SS} line at both ends of the twisted pairs.

If the bus lines are shielded (shield connected to V_{SS}), interference will be minimized. The shielded cable must have low capacitive coupling between the SDA and SCL lines to minimize crosstalk.

14.4 Maximum and minimum values of resistors Ro and Ra The maximum and minimum values for resistors Rp and Rs connected to a fast-mode I2C-bus can be determined from Fig.23, 24 and 26 in Section 9.1. Because a fast-mode I2C-bus has faster rise times (t_R) the maximum value of R_o as a function of bus capacitance is less than that shown in Fig.25 The replacement graph for Fig.25 showing the maximum value of R_D as a function of bus capacitance (Cb) for a fast mode I2C-bus is given in Fig.35.

15.0 ELECTRICAL SPECIFICATIONS AND TIMING FOR I/O STAGES AND BUS LINES

The I/O levels, I/O current, spike suppression, output slope control and pin capacitance for I²C-bus devices are given in Table 3. The I²C-bus timing is given in Table 4. Figure 36 shows the timing definitions for the I²C-bus.

The noise margin for levels on

the bus lines for fast-mode devices are the same as those specified in Section 9.0 for standard-mode l²C-bus devices.

The minimum HIGH and LOW periods of the SCL clock specified in Table 4 determine the maximum bit transfer rates of 100 kbit/s for standard-mode devices and 400 kbit/s for fast mode devices. Standard-mode and fast-mode I²C-bus devices

must be able to follow transfers at their own maximum bit rates, either by being able to transmit or receive at that speed or by applying the clock synchronization procedure described in Section 6 which will force the master into a wait state and stretch the LOW period of the SCL signal. Of course, in the latter case the bit transfer rate is reduced.

Table 3 Characteristics of the SDA and SCL I/O stages for I²C-bus devices

		standard-mode devices		fast-mode devices		
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
LOW level input voltage:	V _{IL}					V
fixed input levels	ĺ	-0.5	1.5	-0.5	1.5	1 1
V _{DD} -related input levels		-0.5	0.3V _{DD}	-0.5	0.3V _{DD}	
HIGH level input voltage:	V _{IH}					V
fixed input levels		3.0	•1)	3.0	±1)	
V _{DD} -related input levels		0.7V _{DD}	±1)	0.7V _{DD}	• 1)	
Hysteresis of Schmitt trigger inputs:	V _{hys}					V
fixed input levels		n/a	n/a	0.2	-	
V _{DD} -related input levels		n/a	n/a	0.05V _{DD}	-	
Pulse width of spikes which must be	t _{SP}	n/a	n/a	0	50	ns
suppressed by the input filter						
LOW level output voltage (open drain or						V
open collector):						
at 3 mA sink current	V _{OL1}	0	0.4	0	0.4	
at 6 mA sink current	V _{OL2}	n/a	n/a	0	0.6	
Output fall time from V _{IH min.} to V _{IL max.} with	t _{OF}					ns
a bus capacitance from 10 pF to 400 pF:						
with up to 3 mA sink current at V _{OL1}		-	250 ²⁾	20 + 0.1C _b ²⁾	250	
with up to 6 mA sink current at V _{OL2}		n/a	n/a	20 + 0.1C _b ²⁾	250 ³⁾	
Input current each I/O pin with an input	l _i	-10	10	-10 ³⁾	10 ³⁾	μА
voltage between 0.4 V and 0.9V _{DD max} .						
Capacitance for each I/O pin	C _i	•	10	-	10	pF
	1	L	i	1	L	L

n/a = not applicable

¹⁾ maximum V_{IH} = V_{DD max.} + 0.5 V

²⁾ C_b = capacitance of one bus line in pF. Note that the maximum t_F for the SDA and SCL bus lines quoted in Table 4 (300 ns) is longer than the specified maximum t_{OF} for the output stages (250 ns). This allows series protection resistors (R_s)to be connected between the SDA/SCL pins and the SDA/SCL bus lines as shown in Fig.34 without exceeding the maximum specified t_F.


³⁾ I/O pins of fast-mode devices must not obstruct the SDA and SCL lines if V_{DD} is switched off.

Table 4 Characteristics of the SDA and SCL bus lines for I²C-bus devices

Parameter	Symbol	Standard-mode I ² C-bus		Fast-mode I ² C-bus		Unit
		Min.	Max.	Min.	Max.	1
SCL clock frequency	f _{SCL}	0	100	0	400	kHz
Bus free time between a STOP and START condition	t _{BUF}	4.7	-	1.3	-	μs
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t _{HD;STA}	4.0	-	0.6	-	μѕ
LOW period of the SCL clock	t _{LOW}	4.7	-	1.3	-	μs
HIGH period of the SCL clock	t _{HIGH}	4.0	-	0.6	-	μs
Set-up time for a repeated START condition	t _{SU;STA}	4.7	-	0.6	-	μs
Data hold time: for CBUS compatible masters (see NOTE, Section 8.1.3) for I ² C-bus devices	t _{HD;DAT}	5.0 0 ¹⁾	-	- 0 ¹⁾	- 0.9 ²⁾	μs μs
Data set-up time	t _{SU;DAT}	250	-	100 ³⁾	-	ns
Rise time of both SDA and SCL signals	t _R	-	1000	20 + 0.1C _b ⁴⁾	300	ns
Fall time of both SDA and SCL signals	t _F	-	300	20 + 0.1C _b ⁴⁾	300	ns
Set-up time for STOP condition	t _{SU;STO}	4.0	•	0.6	-	μs
Capacitive load for each bus line	Сь	-	400	-	400	pF

All values referred to V_{IH min.} and V_{IL max.} levels (see Table 3).

⁴⁾ C_b = total capacitance of one bus line in pF.



¹⁾ A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH min.} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.

²⁾The maximum t_{HD,DAT} has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.

³⁾ A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{R max} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the standard-mode I²C-bus specification) before the SCL line is released.

I²C peripheral selection guide

GENERAL PURPOSE ICS		80C51-Based CMOS Microcontrollers*		SAA9057B	Clock signal generation circuit for digital video systems; for use with
LCD Drivers	;	8XCL410	4k ROM/128 RAM, low power		SAA90xx
PCF8566	96-segment LCD driver 1:1 – 1:4 Mux rates	8XC528	32k ROW512 RAM, T2,	SAA9065	Video enhancement and D/A processor
PCF8568	LCD row driver for dot		WD	TDA4680	Video processor
	matrix displays	8XC552	256-byte RAM/8k ROM/ ADC/UART/PWM	TDA8440	Video/audio switch
PCF8569	LCD Column driver for dot matrix displays	8XC652	256-byte RAM/8k ROM, UART	Video/Radio	
PCF8576	160-segment LCD driver 1:1 - 1:4 Mux rates	8XC654	256-byte RAM/16kROM, UART	SAA5243	Enhanced Computer Controlled Teletext (ECCT) decoder
PCF8577C	64-segment LCD driver 1:1 – 1:2 Mux Rates	8XC751	64-byte RAM/2k ROM	SAA5244	Single-chip teletext decoder
PCF8578/79	Row/column LCD dot-matrix driver/display 1:8 – 1:32 Mux rates	8XC752	64-byte RAM/2k ROM, ADC/PWM	SAA5245	Enhanced Computer Controlled Teletext (USECCT) decoder
SAA1064	4-digit LED driver	8048 Instruction-Set Based CMOS Microcontrollers		SAA5246	Integrated video processor (VIP) and teletext (IVT) circuit
I/O Expande PCF8574/A	e rs 8-bit remote I/O port	PCF84C00	256-byte RAM/bond-out version for prototype	SAA5247	Up to 512-page teletext decoder
1010374/2	(I ² C-bus to parallel converter)	PCF84C21	development 64-byte RAM/2k ROM	SAA5248	Integrated teletext decoder and VPS slicer
PCD8584	8-bit parallel to I ² C converter	PCF84C41 PCF84C81	128-byte RAM/2k ROM 256-byte RAM/8k ROM	SAA5260	32-page teletext decoder with OSD features
SAA1300	5-bit high-current driver	PCF84C85	256-byte RAM/8k ROM/ Extended I/O	SAA7158	Line frequency processor and DAC circuit
		PCF84C430		SAA7280	NICAM decoder
Data Conve		PCF04C430	128-byte RAM/4k ROM/ 96-segment LCD driver	SAA7282	2nd. generation NICAM decoder
PCF8591	4-channel, 8-bit Mux ADC + one DAC			SAA9041	Digital video teletext
TDA8442	Quad 6-bit DAC	MULTIMEDIA	A ICs		(DVTB) processor
TDA8444	Octal 6-bit DAC			SAA9042	Digital video teletext (DVTB) processor
Momony		Desktop Videos		SAB3035/36/37	
Memory PCF8570/C	256-byte static RAM	SAA7151B	8-bit digital multistandard TV decoder	SAB9070	computer-controlled TV Picture-in-picture processor
PCF8571	128-byte static RAM	SAA7152	Digital comb filter	SAF1135	Dataline 16 decoder for
PCF8581	128-byte EEPROM	SAA7157	Clock signal generation		VCR
PC.8582	256-byte EEPROM		circuit for digital video systems; for use with	TDA1551Q	2 X 22W BTL audio power amp with diagnostic
PCF8583	256-byte RAM/clock/calendar	SAA7165	SAA71xx Video enhancement and	TDA4670	Picture signal improvement circuit
PCF8594	512-byte EEPROM		D/A processor including digital CTI	TDA4671	Picture signal improvement
PCF8598	1K-byte EEPROM	SAA7186	Digital video scaler	TDA4681	circuit
Clocks/Cale		SAA7191	-	IDA4681	Video processor with automatic cut-off and white
PCF8573	ndars	JAATIST	Digital multistandard TV decoder, square pixel		level control
	ndars Clock/calendar	SAA7191B		TDA4685	
PCF8583			decoder, square pixel	TDA4685 TDA4686	level control
PCF8583	Clock/calendar	SAA7191B	decoder, square pixel SAA7191 variant Digital colour space converter with independent	TDA4686 TDA4687	level control Video processor Video processor (100 Hz) Video processor
	Clock/calendar Clock/calendar/ 256-byte RAM	SAA7191B	decoder, square pixel SAA7191 variant Digital colour space converter with independent LHT digital multistandard	TDA4686	level control Video processor Video processor (100 Hz)
68000-Based	Clock/calendar Clock/calendar/ 256-byte RAM	SAA7191B SAA7192A SAA7199B	decoder, square pixel SAA7191 variant Digital colour space converter with independent LHT digital multistandard encoder	TDA4686 TDA4687	level control Video processor Video processor (100 Hz) Video processor Stereo/dual sound processor Audio processor with a
	Clock/calendar Clock/calendar/ 256-byte RAM d CMOS illers 68000 CPU/MMU/UART/	SAA7191B SAA7192A	decoder, square pixel SAA7191 variant Digital colour space converter with independent LHT digital multistandard encoder Digital multistandard (PAL/NTSC) colour	TDA4686 TDA4687 TDA8415/17 TDA8421	level control Video processor Video processor (100 Hz) Video processor Stereo/dual sound processor Audio processor with a loudspeaker channel and a headphone channel
68000-Based	Clock/calendar Clock/calendar/ 256-byte RAM d CMOS	SAA7191B SAA7192A SAA7199B	decoder, square pixel SAA7191 variant Digital colour space converter with independent LHT digital multistandard encoder Digital multistandard	TDA4686 TDA4687 TDA8415/17	level control Video processor Video processor (100 Hz) Video processor Stereo/dual sound processor Audio processor with a loudspeaker channel and a

I²C peripheral selection guide

Video/Radio/	Audio (Continued)	TDA8425	Audio processor with a loudspeaker channel only	Telecom	
TDA8540	4x4 video switch matrix		•	NE5750/51	Audio processor pair
TDA9140	Alignment-free	TDA8433	Deflection processor		• •
	multistandard decoder	TDA8442	Interface for color decoders	NE5752	3 V 5750 variant (samples Q4 92)
TEA6320	4 input Tone/volume controller with fader control	TDA8443/A	YUV/RGB matrix switch		•
		TDA8461	PAL/NTSC color decoder	NE5753	3 V 5751 variant (samples
TEA6330	Tone/volume controller		and RGB processor		Q4 92)
TSA6060	A/M Frequency Synthesizer for RDS.	TDA8466	PAL/NTSC color decoder and RGB processor	PCD3311/12	Tone generator (DTMF/modem/musical)
SAA9041	Digital video teletext (DVTB) processor	TDA9150	Deflection processor	PCD3341	Advanced 10 to
SAB3035/36/37	Digital tuning circuits for computer-controlled TV	TEA6100	FM/IF and digital tuning IC for computer-controlled		110-number repertory dialer with LCD control
SAF1135	Dataline 16 decoder for		radio	PCD3343	Microcontroller with
OAI 1100	VCR	TEA6300	Sound fader control and		224-byte RAM/3k ROM
TDA1551Q	2 × 22W Audio Power Amp		preamplifier/source selector	PCD3348	Microcontroller with
TDA4670	Picture signal improvement		for car radio		256-byte RAM/8k ROM
	circuit	TEA6310T	Sound fader control with	UMA1000T	Data processor for mobile
TDA6360	5 Band Equalizer		tone and volume control for car radio	OMATOUT	telephones
TDA8415/17	Stereo/dual sound			UMA1014T	4011- 6
	processor	TSA5511/12/14	PLL frequency synthesizer	UMA10141	1GHz frequency synthesizer for mobile
TDA8421	Audio processor with		for TV		telephones
	a loudspeaker channel and	TSA6057	PLL frequency synthesizer		telepriories
	a headphone channel		for radio	UMF1009	Frequency synthesizer

^{*} Also available with extended temperature ranges.

FOR FURTHER INFORMATION ON THESE DEVICES, REFER TO I^2C -PERIPHERALS FOR MICROCONTROLLERS DATA HANDBOOK, AVAILABLE FROM YOUR LOCAL PHILIPS SEMICONDUCTORS SALES OFFICE (SEE SECTION 9 OF THIS BOOK).

I²C bus extender

82B715

DESCRIPTION

The 82B715 is a bipolar integrated circuit intended for application in I²C bus systems.


While retaining all the operating modes and features of the I2C system it permits extension of the practical separation distance between components on the I2C bus by buffering both the data (SDA) and the clock (SCL) lines.

The I2C bus capacitance limit of 400pF restricts practical communication distances to a few meters. Using one 82B715 at each end of longer cables reduces the cable loading capacitance on the I²C bus by a factor of 10 times and may allow the use of low cost general purpose wiring to extend bus lengths.

FEATURES

- Dual, bi-directional, unity voltage gain buffer
- I²C bus compatible
- Logic signal levels may include both supply and ground
- X10 impedance transformation
- Wide supply voltage range

PIN CONFIGURATIONS



8-Pin Dual In-Line or SO 82B715

PINNING

1 N.C.

2 Buffered Bus. LDA or LCL L_X $\textbf{S}_{\textbf{X}}$ 3 I2C Bus, SDA or SCL

GND **Negative Supply**

4 5 N.C.

6 I2C Bus, SCL or SDA S_Y Buffered Bus, LCL or LDA L_{Y}

Positive Supply V_{CC}

QUICK REFERENCE DATA

			LIMITS		
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply voltage	4.5		12	٧
Icc	Quiescent current	l	16		mA
I _{line}	Output sink capability	30			mA
V _{in}	Input voltage range	0		V _{cc}	٧
V _{out}	Output voltage range	0		V _{CC}	٧
Z _{in} /Z _{out}	Impedance transformation	8	10	13	
T _{amb}	Temperature range	-40		+85	°C

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER		
8-Pin Plastic Dual In-Line (N/P) Package	P82B715P N	SOT97		
8-Pin Plastic SOL (Small Outline Large) Dual In-Line (D/T) Package	P82B715T D	SOT96A		
82B715 is available in chip form				

l²C bus extender 82B715

FUNCTIONAL DESCRIPTION

The 82B715 bipolar integrated circuit contains two identical buffer circuits which enable I²C and similar bus systems to be extended over long distances without degradation of system performance or requiring the use of special cables.

The buffer has an effective current gain of ten from I²C bus to Buffered bus. Whatever current is flowing out of the I²C bus side, ten times that current will be flowing into the Buffered bus side (see Figure 2).

As a consequence of this amplification the system is able to drive capacitive loads up to ten times the standard limit on the Buffered bus side. This current based buffering

approach preserves the bi-directional, open-collector/open-drain characteristic of the I²C SDA/SCL lines.

To minimize interference and ensure stability, current rise and fall rates are internally controlled.

APPLICATION NOTES

By using two (or more) 82B715 ICs, a sub-system can be built which retains the interface characteristics of an I²C device so that it may be included in, or optionally added to, any I²C or related system.


The sub-system features a low impedance or "Buffered" bus, capable of driving large wiring capacities (see Figure 3).


I²C Systems

As with the standard I²C system, pull-up resistors are required to aprovide the logic HIGH levels on the Buffered bus. (Standard open-collector configuration of the I²C bus). The size and number of these pull-up resistors depends on the system.


If the buffer is to be permanently connected into the system, the circuit should be configured with only one pull-up resistor on the Buffered bus and none on the I²C bus.

Alternatively a buffer may be connected to an existing I²C system. In this case the Buffered bus pull-up will act in parallel with the I²C bus pull-up.





I²C bus extender 82B715



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134). Voltages with respect to pin GND (DIL-8 pin 4).

		LIMITS		
SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{CC} to GND	Supply voltage range V _{CC}	-0.3	+12	٧
V _{bus}	Voltage range I ² C Bus, SCL or SDA	0	V _{cc}	V
V _{buff}	Voltage range Buffered Bus	0	V _{CC}	V
1	DC current (any pin)		60	mA
P _{tot}	Power dissipation		300	mW
T _{stg}	Storage temperature range	-55	+125	°C
T _{amb}	Operating ambient temperature range	-40	+85	°C

CHARACTERISTICS

At $T_{amb} = +25$ °C and $V_{CC} = 5$ Volts, unless otherwise specified.

			LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
Power Supply						
Vcc	Supply voltage (operating)	4.5	_	12	V	
Icc	Supply current	_	16	_	mA	
lcc	Supply current at V _{CC} = 12V	_	22		mA	
Icc	Supply current, both I ² C inputs LOW, both buffered outputs sinking 30mA.	_	28	-	mA	
Drive Currents						
I _{Sx} , I _{Sy}	Output sink on I^2C bus V_{Sx} , V_{Sy} LOW = 0.4V V_{Lx} , V_{Ly} LOW on Buffered bus = 0.3V	3	_	_	mA	
l _{Lx} , l _{Ly}	Output sink on Buffered bus $ \begin{array}{c} V_{Lx}, \ V_{Ly} \ LOW = 0.4V \\ V_{Sx}, \ V_{Sy} \ LOW \ on \ l^2C \ bus = 0.3V \end{array} $	30	_	-	mA	
Input Currents						
I _{Sx} , I _{Sy}	Input current from I^2C bus when I_{Lx} , I_{Ly} sink on Buffered bus = 30mA	_	_	3	mA	
l _{Lx} , l _{Ly}	Input current from Buffered bus when I _{Sx} , I _{Sy} sink on I ² C bus = 3mA	_	-	3	mA	
I _{Lx} , I _{Ly}	Leakage current on Buffered bus $V_{Lx}, \ V_{Ly} = V_{CC}, \ \text{and} \ V_{Sx}, \ V_{Sy} = V_{CC}$	_	_	200	μА	
Impedance Tran	nsformation					
Z _{in} /Z _{out}	Input/Output impedance	8	10	13		

I²C bus extender

82B715

Pull-Up Resistance Calculation

In calculating the pull-up resistance values, the gain of the buffer introduces scaling factors which must be applied to the system components. Viewing the system from the Buffered bus, all I²C bus capacitances have effectively 10 times their I²C bus value.

In practical systems the pull-up resistance is determined by the rise time limit for I²C systems. As an approximation this limit will be satisfied if the time constant (product of the net resistance and net capacitance) of the total system is set to 1 microsecond.

The total time constant may either be set by considering each bus node individually (i.e., the I²C nodes, and the Buffered bus node) and choosing pull-up resistors to give time constants of 1 microsecond for each node; or by combining the capacitances into an equivalent capacitive loading on the Buffered bus, and calculating the Buffered bus pull-up resistor required by this equivalent capacitance.

For each separate bus the pull-up resistor may be calculated as follows:

$$R = \frac{1\mu \sec}{C_{\text{device}} + C_{\text{wiring}}}$$

Where: C_{device} = sum of device capacitances connected to each bus.

and C_{wiring} = total wiring and stray capacitance on each bus.

If these capacitances are not known then a good approximation is to assume that each device presents 10pF of load capacitance and 10pF of wiring capacitance.

The capacitance figures for one or more individual I2C bus nodes should be multiplied by a factor of 10 times, and then added to the Buffered bus capacitance. Calculation of a new Buffered bus pull-up resistor will alllow this single pull-up resistor to act for both the included I2C bus nodes and the Buffered bus. Thus it is possible to combine some or all of these separate pull-up resistors into a single resistor on the Buffered bus (the value of which is calculated from the sum of the scaled capacitances on the Buffered bus). If the buffer is to be permanently connected into the system then all the separate pull-up resistors should be combined. But if it is to be connected by adding it onto an existing system, then only those on the additional I2C bus system can be combined onto the Buffered bus if the original system is required to be able to still operate on a stand-alone basis.

A further restriction is that the maximum pull-up current, with the bus LOW, should not

exceed the I²C bus specification maximum of 3mA, or 30mA on the Buffered bus. The following formula applies:

$$30mA > \frac{V_{CC} - 0.4}{B_{D}}$$

Where: R_P = scaled parallel combination of all pull-up resistors.

If this condition is met, the fall time specifications will also be met.

Figure 4 shows typical loading calculations for the expanded I²C bus.

Sx, Sy, I2C Bus, SDA or SCL

Because the two buffer circuits in the 82B715 are identical either input pin can be used as the I²C Bus SDA data line, or the SCL clock line


Lx, Ly, Buffered Bus, LDA or LCL

On the buffered low impedance line side, the corresponding output becomes LDA and LCL.

V_{CC}, GND — Positive and Negative Supply Pins

In normal use the power supply voltages at each end of the low impedance line should be comparable. If these differ by a significant amount, noise margin is sacrificed.

I²C bus extender 82B715



EFFECTIVE CAPACITANCE NEAR I²C DEVICES

2 × I ² C Devices	20pF
Strays	20pF
82B715 Buffer	10pF
TOTAL CAP.	50pF

I2C pull-up

$$R1 = \frac{1\mu \sec}{50pF} = 20K\Omega$$

EFFECTIVE CAPACITANCE BUFFERED LINE

Wiring Cap.	3000pF
TOTAL CAP.	3000pF

Buffered Bus pull-up

$$R2 = \frac{1\mu \sec}{3000\text{oF}} = 333\Omega$$

EFFECTIVE CAPACITANCE REMOTE I²C DEVICES

1 × I ² C Devices	10pF
Strays	10pF
82B715 Buffer	10pF
TOTAL CAP.	30pF

I2C pull-up

$$R3 = \frac{1\mu \sec}{30pF} = 33K\Omega$$

AS AN ADDITION TO AN EXISTING SYSTEM *:

$$R1 = 20K\Omega$$

$$R2' = \frac{R2 \times 0.1R3}{R2 + 0.1R3} = 300\Omega$$

R3 not required since buffer always connected

FOR A PERMANENT SYSTEM *:

R1 not required since buffer always connected

$$R2' = \frac{0.1R1 \times R2 \times 0.1R3}{0.1R1 + R2 + 0.1R3} = 260\Omega$$

R3 not required since buffer always connected

NOTE

R1, R2 and R3 are calculated from the capacitive loading and a 1µsec time constant on each bus node. For an addition to an existing system, R2' (the new value for R2) is shown as being calculated from the parallel combination of R2 and the scaled value of R3; while for a permanent system R2, and scaled values of R1 and R3 have been used. Note that this example has used scaled resistor values and combined the node and cable capacitances.

CHECK FOR MAXIMUM PULL-UP CURRENT:

$$\frac{(5-0.4)V}{260\Omega} = 17.6mA < 30mA$$

Figure 4. Typical Loading Calculation: I2C Bus with 82B715

Philips Semiconductors

Section 3 ACCESS.bus™ Technical Overview

80C51-Based 8-Bit Microcontrollers

CONTENTS

I ² C Bus Addresses	164
Introduction	164
What is ACCESS.bus?	164
ACCESS.bus Hardware	164
ACCESS.bus Protocols	165
HOW ACCESS bus Works	166
Electrical	166
Bus Transactions	166
Synchronization	168
Byte Framing and Acknowledgement	168
	168
Addressing	
Arbitration	168
Message Format	168
Control/Status Messages	168
Configuration	169
Device Identifiers	170
Device Capabilities Information	170
Application Device Types	170
Keyboard Devices	171
Locator Devices	171
Text Devices	171
Timing Rules	171
Transaction Timing Rules	171
Response Timeouts	171
Software Architecture and Development	171
Device Firmware Development	171
Host Software Architecture	172
Development Support	172
ACCESS bus Industry Group	172
	172
Philips Semiconductors Support	1/2
ACCESS.bus Development Kit	173
ACCESS.bus PC/AT Controller Board	175

INTRODUCTION

ACCESS.bus™ (a BUS for connecting ACCESSory devices to a host system) is a peripheral interconnect system defined and developed by Digital Equipment Corporation and offered to the computer industry as an open standard.

This overview aims to introduce the prospective developer of ACCESS.bus systems or peripherals to the essential technical features of this interconnect. It is meant to be a general technical overview of the ACCESS.bus architecture. Under no circumstances should it be used as the basis for designing any device or system. Developers wishing to design a host system or peripheral device that implements ACCESS.bus should refer to the ACCESS.bus Hardware and Protocol Specifications Version 2.0, July 1992, available from the ACCESS.bus Industry Group, Digital's TRI/ADD Program, or Philips. Addresses and other information on support may be found in Section 6.

What is ACCESS.bus?

ACCESS.bus is a system for connecting a number of relatively low-speed I/O devices to a host computer, typically a desktop system, such as a workstation, personal computer, or terminal. Devices include both interactive peripherals – keyboards, locators, hand-held

scanners, bar code readers, and magnetic card readers – and non-interactive peripherals – printers, and in realtime control applications, signal transducers. Further, the ACCESS bus protocol is general enough to accommodate a wide range of unusual peripheral types such as data gloves (see Figure 1).

ACCESS.bus has a bus topology architecture. That is, a single ACCESS.bus on a host can accommodate up to 125 peripheral devices. The total length of the cable connecting the devices on a common ACCESS.bus may be up to eight meters. The limiting factors are capacitance, which may not exceed 800pF, and the maximum voltage drop, which must allow maintenance of +5V $\pm 10\%$. Using an $\rm I^2C$ bus extender that maximum distance may be lengthened. ACCESS.bus supports a maximum aggregate data throughput of approximately 80 Kbits/sec.

Ditital has made the ACCESS.bus technology an open specification, enabling any vendor to implement it on host systems or in peripheral devicers without fee or royalty.


ACCESS.BUS offers a number of advantages both to end users and to the developers of systems and peripheral devices. A host computer needs only one hardware port to connect to a number of devices. The commonality in communication methods for a number of device types leads to economies in software and hardware development. As an open industry standard, ACCESS.bus will stimulate development of diverse peripheral devices, each usable with a number of different types of host systems.

ACCESS.bus incorporates more sophisticated technology and offers higher performance than any other bus-topology interconnect for desktop peripherals. Moreover, it is the first system of this kind to be offered as an open nonproprietary standard.


ACCESS.bus Hardware


At the hardware level, ACCESS bus is based on the well-established Inter-Integrated Circuit (I²C) serial bus developed and patented by Philips. The serial bus architecture, in which a single data line carries one bit of information at a time, entails lower costs for cabling, connectors and controller circuitry than parallel bus architectures.

Standard low-cost I²C components, available from Philips, handle the logical complications of the bit-level handshaking. More details on these components are given in section 5.



ACCESS.bus is a trademark of ACCESS.bus Industry Group





The physical medium for ACCESS.bus is a shielded cable containing four wires: serial data (SDA), serial clock (SCL), power (+5V), and ground (GND). It uses standard low-cost shielded modular connectors available from AMP and Molex (Figure 2 and 3). Shielding of the cables and connectors facilitates making ACCESS.bus-based systems conform to FCC radiation and ESD requirements. A typical ACCESS.bus device will have two connectors so that devices may be chained on the single bus; hand-held devices may have a captive cable joined to the bus trunk with a "T" connector.

The serial data (SDA) and serial clock (SCL) lines work together to define the information carried on the bus. That aspect of the technology is described in Section 2.3. The host computer drives the +5V power line with a minimum of 50mA to supply the peripheral devices. Devices may be supplied with power from an external source.

The I²C technology can support clock rates up to 100kHz. The maximum ACCESS.bus data transfer rate of approximately 80 Kbits/sec is derived from the top clock rate by subtracting the overhead imposed by the ACCESS.bus communication protocols for handshaking, addressing, and error control.

ACCESS.bus Protocols

The ACCESS.bus communication protocol is composed of three levels: I²C Protocol, Base Protocol, and Application Protocol.

At the lowest level, nearest the hardware, the basic discipline of the ACCESS.bus is defined as a subset of the Philips Inter-Integrated Circuit (I2C) bus protocol. The simple and efficient I2C Protocol defines a symmetric multi-master bus on which arbitration among contending masters is effected without losing data. 12C provides for cooperative synchronization of the serial clock for exchange of data between bus partners with different maximum clock rates. The I²C Protocol defines a bus transaction scheme with addressing, framing of bits into bytes, and byte-acknowledgement by the receiver. More detail on the I2C Protocol level is given in Section 2.

The next ACCESS.bus protocol level is the Base Protocol. This level, common to all types of ACCESS.bus devices, establishes the nature of ACCESS.bus as an asymmetrical interconnect between a host computer and a number of peripheral devices. The host plays a special role as a manager of the ACCESS.bus. Data Communication is always between host and peripheral device and never between two

peripherals. While the I²C Protocol provides for mastership by either the sender or the receiver of a bus transaction, in the ACCESS bus protocol masters are exclusively senders and slaves are exclusively receivers. Of course, the host and all the devices are both master/senders and slave/receivers at different times.

The ACCESS.bus Base Protocol defines the format of an ACCESS.bus message envelope, which is an I²C bus transaction with additional semantics, including checksum reliability control. Further, the Base Protocol defines a set of seven control and status message types which are used in the configuration process.

The eight required interface massages that ACCESS.bus protocol defines are listed below. Parameters defined within the body of the message are listed in parenthesis.

Computer-to-device Messages:

Reset()

Identification Request()
Assign Address(ID strng, new addr)
Capabilities Request(offset)

Device-to-computer Messages:

Attention(status)
Identification Reply(ID string)
Capabilities Reply(offset, data frag)
Interface Error()

Two of the unique features of this configuration process are auto-addressing and hot plugging. Auto-addressing refers to the way that devices are assigned unique bus addresses in the configuration process, without the need for setting jumpers or switches on the devices. Hot plugging refers to the ability for attaching or detaching devices while the system is running, without the need for rebooting the host. The means by which the ACCESS.bus protocol provides these feature is discussed in Section 2.

The highest level of the ACCESS.bus protocol, the Application Protocol, defines message semantics that are specific to particular functional types of devices. Different device types require different Application Protocols. Application Protocols have been defined so far for three device classes: keyboards, locators, and text devices. Each of these predefined classes is designed to be broad. The keyboard device protocol defines standard messages for reporting keystrokes and controlling keyboard peripherals. The protocol attempts to define the simplest set of functions from which common industry standard keyboard interfaces can be built. The locator device protocol defines a set or standard messages for reporting locator movement and key switch activation for mice, tablets, and other positioning devices. The protocol is designed to accommodate a range of basic locator devices such as a mouse or tablet. More complex devices can be modeled as a combination of basic devices or can provide their own device driver. The text device

protocol is intended to provide a simple way to transmit character or binary data to and from stream oriented devices such as a bar code reader, or modem. The sequential character stream model also serves as a common denominator for connecting RS-232 interface devices.

A major advantage in designing devices that conform to these general device-type semantics is that they may share device-specific software, both in the device-resident firmware and in the driver software needed in the host operating system to allow application programs to access the devices.

It is anticipated that further device-specific Application Protocols will be defined in the future, under the aegis of the ACCESS.bus Industry Group. Further, any device vendor may implement a special device protocol within the general message envelope defined by the Base Protocol.

Participation in all three of the protocol levels requires intelligence at the device level. The lower levels of this firmware are likely to be common to many devices. Higher levels of the firmware are expected to be more specific to the device and the application (Figure 4).

HOW ACCESS.bus WORKS

Electrical


The host and devices are connected to both the serial data (SDA) and serial clock (SCL)


lines in an "wired-AND" logic configuration. The wired-AND may be implemented by connecting the data and clock output stages of each bus partner to the SDA and SCL lines respectively through open-collector or open-drain transistors. The standard I²C components include such output stages on-chip. The significance of the wired-AND logic is that any attached bus partner may force either of these lines to low (the ground level). When there is no output from any bus partner, the lines are held high by pull-up current sources in the host. Every bus partner can sense the level on both of these lines (Figure 5).


Bus Transactions


During a bus transaction, there is one clock pulse on SCL for each bit transferred on SDA. The SDA information is valid when SCL is high. During a transaction, the SDA must be stable between the rising and falling edges of the SCL pulse; SDA may change state only when SCL is low (Figure 6).

SDA transitions when the SCL is high are signals that delimit the bus transaction. When the ACCESS bus is free, both SCL and SDA are high. A high-to-low SDA transition when SCL is high is a start condition; it signals the beginning of a bus transaction. A bus partner asserts mastership by pulling SDA low when the bus is free. A low-to-high SDA transition when SCL is high is a stop condition; it signals the end of a bus transaction. A master generates a stop condition when it relinquishes mastership (Figure 7).









Synchronization

When a bus partner wishes to assert mastership of a free bus, it generates a start condition by pulling the SDA low. When SDA is low the new master begins the clock cycle, pulling the SCL low. All bus partners must be able to sense these events, and they respond by pulling all their SCL outputs low and beginning to count off their low periods. When each bus partner has reached the end of its low period, it lets its SCL output go high. Thus the SCL line will remain low for the duration of the longest low clock period among the bus partners.

When all the bus masters have reached the end of their low periods and let their SCL outputs go high, then the SCL goes high. All bus partners must be able to sense this event, and they begin counting their high period. The first bus master to reach the end of its high period pulls the SCL low again. In this way, all the bus partners simultaneously communicating on the bus are synchronized by a clock pulse whose low is as long as the longest of the low periods and whose high is as long as the shortest of the high periods. This synchronization persists until the master relinquishes the bus by generating a stop condition. The cooperative synchronization is a mechanism by which devices with slower clocks can regulate the operating rate of the bus. However, this mechanism, called "clock stretching", is not the normal means of data stream flow control. The ACCESS.bus protocol provides another mechanism for this purpose. (See Section 3.3.)

Byte Framing and Acknowledgement

During this synchronized exchange the master/transmitter puts data on the SDA, one bit for each clock pulse. Eight successive bits comprise a byte, the most significant bit going first. The ACCESS bus is a Big Endian System

As the new master puts the first byte on the bus, all the other bus partners participate in the synchronization. The first byte of the transaction contains the address of the intended slave/receiver of the transaction. Each non-master can check the address bits as they appear and cease participating in the synchronization as soon as the address bit on SDA fails to match the corresponding bit of its own address. The address check may also be done at the end of the address transmission.

At the end of the first byte, the master/transmitter lets its data output go high for the next clock pulse and the slave/receiver whose address matches the transmitted address, is obliged to

acknowledge receipt of the byte by pulling the SDA low for this pulse. This 1-bit Ack continues after each byte of the bus transaction; the master lets its SDA output go high and the receiver must pull the SCL low. Failure of the receiver to acknowledge a byte is an exception condition, which requires the master to terminate the transaction.

Addressing

The slave/receiver of the bus transaction is determined by the address contained in the first byte. I²C uses the seven high-order bits of the first byte for addressing, and bit 0 to indicate whether the master is transmitting or receiving data. In ACCESS.bus, the master is always the transmitter, so bit 0 of the first byte of a transaction is always 0. Of the 128 7-bit addresses ACCESS.bus uses 15 addresses for general microcontrollers.

The host computer address is always 50h. In the configuration process to be described below, each peripheral device is assigned a unique address from the set of even numbers. 6Eh is used as a default address for devices before they have been assigned a unique address. A total of 125 addresses are available for devices on the bus.

Arbitration

What happens when two devices simultaneously assert mastership? While putting data on the SDA, each transmitting master is, of course, independently sensing the state of SDA. Whenever a contending master detects that the state of the SDA is different from the data value it is putting out during a clock high, the contending master backs off, and waits for the stop condition before trying again, Thus, two contending masters will both put data on the bus as long as they are putting out the same data. The first bit where they differ will cause the contender that put out a 1 to back off.

Thus, under normal expected operation contending masters trying to send to different bus addresses will resolve the contention by the end of the first byte of the bus transaction. In the ACCESS bus Base Protocol, the second byte of a transaction is the address of the transmitting master. Thus, as long as bus addresses are unique, the mastership of the bus will be resolved by the end of the second byte of the transaction. However, if two devices have the same address and are trying to send identical messages to a common address, then they will both send the entire message in unison. this situation can happen only during the configuration process before devices have all been assigned unique addresses; it is discussed further in Section 2.9 below.

Note that this arbitration mechanism never causes lost data or wasted transmissions since the addresses of the receiver and transmitter are necessary overhead, in any case, for any sensible bus protocol. Note that bus priorities during arbitration are fixed by the device addresses, first by the address of the receiver, and then, for messages addressed to a common receiver, by the address of the transmitter. Lower addresses have priority over higher addresses. Lockouts of devices with high addresses are prevented by a rule of the Base Protocol that requires partners to wait a minimum time after relinquishing mastership before asserting it again.

Message Format

An ACCESS.bus message comprises one I²C bus transaction. It consists of a string of bytes sent by a master/transmitter, each byte acknowledged by a one bit SCL-low Ack from the slave/receiver. The entire transaction is delimited by start and stop conditions generated by the master.

The first byte in the message is the receiver's unique address, as described above in Section 2.5. The second byte contains the transmitter's unique address.

The third byte of an ACCESS.bus message comprises two fields. Bits 2-7 provide a byte count for the body of the message. Thus, a message body can have 0 to 127 bytes. The message body is followed by a checksum byte, for error control. The checksum is the bitwise XOR of all the preceding bytes of the message.

The high order bit of the third byte is a Protocol Flag (P) to distinguish between data stream messages (P=0) and control/status messages (P=1). The data stream messages carry the application information being exchanged between the device and the host. The control/status messages are used to manage the ACCESS.bus protocol (Figure 8).

Control/Status Messages

The ACCESS.bus Base Protocol defines a number of control/status messages that pertain to the Interface Parts of devices. These control/status messages are used for the configuration process, in which devices are assigned unique bus addresses and connected with the appropriate drivers in the host. The configuration process is described in Section 2.9 to 2.11. In a control/status message, the message type is indicated by an operation code contained in the first byte of the message body. The various Interface Part control/status messages are shown in Table 1.




Table 1. Interface Part Control/Status Messages

Computer-to-Device Messages Purpose

Reset()

Force device to power-up state and default I²C address.

Identification Request()

Ask device for its "identification string."

Assign Address(ID strng, new addr)

Ask device for its "identification string" to change its address to "new address."

Capabilities Request(offset)

Ask device to send the fragment of its capabilities information that starts at "offset"

Attention(status) Inform computer that a

device has finished its power-up/reset test and needs to be configured; "status" shall be the test

result.

Identification Reply(ID string)

Reply to Identification Request with device's unique "identification string."

Capabilities Reply(offset, data frag)

Reply to Capabilities Request with "data fragment," a fragment of the device's capabilities string; the computer uses "offset" to reassemble fragments.

Interface Error()

Invalid checksum or premature end of message detected.

In addition, the Application Protocols define further control/status messages that are specific to particular device types. Some of these are discussed in Section 3 on the predefined device types.

AppHardSiga Provisi

Provision for a subdevice to generate an interrupt of the host system

AppTest A message

A message from the host to a peripheral device commanding it to test the Application Part subdevice

AppTestReply A me

A message by which a device replies to an AppTest command.

Configuration

The ACCESS.bus features auto-addressing and hot-plugging. These features are supported by the ACCESS.bus configuration process, which uses the seven types of control/status messages. Configuration consists of assigning unique bus addresses to the attached devices and connecting them with the appropriate drivers to provide host-resident application programs with access to the devices.

Configuration occurs when the device is powered-up or when it receives a Reset

message. When the system is powered up, so are devices attached to the ACCESS.bus. Otherwise, devices are powered-up when they are hot-plugged into the bus. A device may have a power source other than the +5V power line of the ACCESS.bus, but is must also be able to sense this line voltage and enter the power-up state when attached to the ACCESS.bus power source. When the system completes its boot up, the host sends a Reset message to all legal device addresses to put all devices in the power-up state.

Usually, when a device is powered up, it performs its specific self-testing. At the conclusion of self-test the device must assume the default address 6Eh and send an Attention message to announce its presence to the host. This message contains a single status byte to inform the host of the results of the power-up self-testing; zero indicates normal results and non-zero values indicate exception conditions that are specific to the device type.

On receiving an Attention message, the host sends an IDRequest message to the default address. Each device at this address replies with an IDReply message containing a unique 28-byte ID string described in the next section. The host is then able to assign unique ACCESS.bus addresses to each of the devices at the default address, by sending AssignAddress messages to the default address. Each AssignAddress message contains in its body the assigned address and the unique ID string of the corresponding device.

Device Identifiers

During configuration, before address assignment, each device can be identified by a 28-byte unique ID string, which may be partly or entirely encoded in the device ROM. The first 24 bytes of the ID string are understood as ASCII-encoded information characterizing the device type:

protocol revision 1 byte ("A")
 module revision 7 bytes (e.g., "V1.0")

vendor name8 bytes (e.g., "DEC")module name8 bytes (e.g., "LK501

")
• device number 32-bit signed integer

The first 24 bytes characterize the device's firmware and are encoded in the device ROM.

The remaining 4 bytes of the device ID string are understood as a 32-bit two's complement integer that uniquely identifies the device among devices of the same type. This integer may be provided as a unique serial number contained in the device ROM. Or, in the absence of such a serial number, interactive devices may use a random or arbitrarily determined number for this part of the ID string. As an aid to the host software, the Base Protocol specifies that, in the IDReply message, unique serial numbers be sent as positive integers and randomly generated numbers be sent as negative integers, in the two's complement sense.

In the random number case, it is possible that different devices of the same type may come up with the same 32-bit discriminator. In this case, the different devices will be assigned the same bus address, an undesirable situation. The ACCESS bus specification suggests a guideline to help avoid identical random identifiers: use the number of cycles of the device's own clock between power up and the time the IDRequest message is received. The natural dispersion of the frequencies of these oscillators is likely to provide unique numbers.

The Base Protocol includes a provision to ensure against the unlikely circumstance that different interactive devices of the same type and without unique serial numbers will generate the same random number. Namely, each such device must send a Reset message to its own assigned address. This self-addressed Reset is sent only once between power-ups or external Resets, just before the device sends the first message instigated by a user action. Of course, the transmitting device will ignore the self-addressed Reset, but other devices possibly at the same address will be reset

and will go through configuration again. The Base Protocol specifies that a device using a random number in its ID string shall change that random number after receiving a Reset message. In this way, all interactive devices are guaranteed assignment of unique addresses before sending their first data-carrying messages.

If several non-interactive devices of the same type are to be attached to a single ACCESS.bus, then they must have hardwired unique serial numbers.

During normal operation, the host periodically checks the configuration by sending IDRequest messages to inactive devices. The host also sends IDRequest messages to all assigned addresses whenever it receives an Attention message from a device seeking configuration. The purpose of these IDRequest messages is to verify the current state of the ACCESS.bus – what devices are still connected and which devices are no longer present.

Device Capabilities Information

In order that a device be accessible to application programs running on the host, it must be connected to an appropriate software driver. Establishing this association is the last phase of configuration.

The appropriate driver will depend on the device type. There may be further parameters that characterize the device and which affect the choice of driver, or which at least must be furnished as arguments to the selected driver. Moreover, the application program may also need to be informed of these device parameters. The device Capabilities Information feature of the ACCESS.bus protocol allows a measure of device independence in the selection of drivers and provides for informing the host software of the device characteristics.

Device Capabilities Information is an explicit statement of a device's functional characteristics that are only implicit in the device type designation contained in the ID string, or that may even vary among individual devices of a given type. For example, the Capabilities Information about a keyboard might include the national alphabet used, or the Capabilities Information about a locator might include its resolution or units.

The Capabilities Information for each device is contained in a single human-readable ASCII-encoded text string stored on the device ROM. The ACCESS bus Base Protocol defines a simple and compact grammar for building the capabilities string.

The semantics of the Capabilities Information is carried by keywords. The Base Protocol

defines some keywords that can apply to all sorts of devices. Then each Application Protocol will define further keywords that are meaningful only for certain types of devices. To date, the ACCESS bus Application Protocols define semantics for the Capabilities Information for generic keyboards, locators, and general text devices. The grammar allows for easy extension of the Capabilities Information specification.

An example of a simple mouse Capabilities string might be as follows:

```
(
prot(locator)
type(mouse)
model(VSXXX)
buttons(1(L)2(R)3(M)) dim(2) rel
res(200 inch) range(-127 127)
d0(dname(X))
d1(dname(Y))
```

This would specify that the device uses the standard locator protocol; that it is a mouse, that it is model VSXXX; that it has three buttons designated left, middle and right corresponding with the respective bits in the keyswitch word; that it has two degrees of freedom, designated "X" and "Y", using inches as units with 200 counts per inch; that it reports relative values (displacement since last report) in the range -127 to 127 counts, and that its coordinate values correspond to X and Y.

After assigning a unique address to a device, the host sends it a CapRequest message to command it to send its Capabilities Information in a CapReply message. Of course, the device Capabilities string may well exceed the capacity of the message body of each CapRequest specifies where in the Capabilities Information string the fragment should start. The 'offset' value is repeated in the CapReply message, to be used as a check by the host in reassembling the Capabilities string. The offset is restricted to three values: send first (0), send again, and send next (offset from most recent string plus the number of bytes in the fragment.

The prot(), type(), and model() keywords must appear in that order and occur first in the Capabilities string. They must be within the first 128 bytes.

APPLICATION DEVICE TYPES

The initial ACCESS.bus specification defines Application Protocols for three kinds of devices: keyboards, locators, and text

devices. An important advantage of developing devices that conform to these defined protocols is the availability of pre-existing software to implement them, in particular, the drivers in the operating software of the host system through which application programs gain access to the devices.

Keyboard Devices

A generic keyboard consists of an array of key stations assigned numbers between 8 and 255. When any key station transitions between open and closed, the entire list of key stations currently closed or depressed is transmitted to the host.

In addition to reporting key stations, the generic keyboard device can support simple feedback mechanisms such as keyclicks, bells, and light-emitting diodes. These mechanisms are controlled explicitly from the host so that minimal keyboard state modeling is required. The keyboard mapping table can also be stored in the keyboard itself as part of the capabilities string.

Each key is assigned a unique 8-bit number (8-255). The first 8 codes are reserved for other keyboard functions. On each key transition, up or down, the keyboard will report the complete state of the key array as a list of zero to ten key stations that are currently down.

Example: user enters the modified keystroke Alt-Shift-A

Transition	Report
Alt down	Alt
Shift down	Alt Shift
'A' down	Alt Shift A
'A' up	Alt Shift
Shift up	Alt
Alt up	<empty list=""></empty>

This reporting scheme is functionally complete in that the host can detect every key transition and it provides the full state of the keyboard on each report. No special resynchronization reports are needed.

More detailed information can be found in the ACCESS.bus Keyboard Device Protocol Specification.

Locator Devices

The ACCESS.bus Locator Device Specification provides for a device that has up to 15 degrees of freedom (with 16-bit precision) and up to 16 binary keys or buttons. Thus, in addition to such conventional pointer/locator devices as mouse, tablet, trackball. The ACCESS.bus locator protocol is suitable for valuator sets, such as dial boxes, and function key boxes with up to 16 function keys.

The locator capabilities information provides for specifying the number of switches and their designations (for example, "left", "right", "middle", etc.), whether the locator values are relative (like a mouse) or absolute (like a tablet or dial box), the resolution (counts per unit, and units), the dynamic range, and the names of the locator axes (for example, "x", "y", etc.).

The first 2-byte word of the event report message body contains a mask giving the state of the switches; the remaining words contain the value of each of the locator axes, either the absolute values or the change since the previous report in the case of relative devices. The locator report message is sent either on a regular sampling interval or on receipt of an AppPoll message from the boot

The locator-specific Application Protocol control/status messages are from the host to the device:

AppPoll

Requests the device to report its state

AppSamplingInterval

Sets the device sampling interval or instructs the device to report only when polled

More detailed information can be found in the ACCESS.bus Locator Device Protocol Specification.

Text Devices

The text device protocol is intended to provide a simple way to transmit character or binary data to and from stream oriented devices such as a bar code reader, or character display. The sequential character stream model also serves as a common denominator for connecting RS-232 interfaced devices.

A generic text device transmits a stream of 8-bit bytes from a character set. Simple control messages are defined to support flow control and to select communication parameters that might be used to interface with a modern. The capabilities string contains information that identifies the specific character set and communication parameters used.

More detailed information can be found in the ACCESS.bus Text Device Protocol Specification.

TIMING RULES

To ensure good interactive response and to ensure that all devices will have access to the bus, the ACCESS bus specifies rules on transaction timing. Further, specific timeouts are needed to avoid hanging up the interconnect when devices fail or are removed.

Transaction Timing Rules

The ACCESS.bus is designed primarily for interactive devices. A basic objective of the definition of the ACCESS.bus specification is that every interactive device should be able to update the host on its state at least once in every display video frame time. To help meed this criterion, the Base Protocol imposes some rules on the timing of a device's interaction with the bus.

Response Timeouts

In order that a dead or unplugged device will not hang up the system indefinitely, there must be time limits for responding to commands that require a response. The ACCESS.bus protocol specifies that devices shall complete the Reset command within 250ms. Further, a device shall respond to any command requiring a response within 40ms, or, in the case of commands that can be answered by several devices, within 40ms after the last device to respond.

SOFTWARE ARCHITECTURE AND DEVELOPMENT

An ACCESS.bus peripheral requires software at both ends of the bus transaction for managing all levels of the peripheral interaction: the I2C interface, the ACCESS.bus Base Protocol, and the ACCESS.bus Application Protocol. Further, the peripheral device requires software to support communication between the device microcontroller and the application-specific I/O transducer circuitry. Finally, the host system operating software must provide interfaces by which application programs can access both the ACCESS bus devices and the ACCESS.bus itself. An important advantage of the ACCESS.bus approach is that the lower levels of the interaction are common to diverse device types, so they can be supported by the same or similar software modules.

Device Firmware Development

The microcontroller in the device provides the intelligence for managing the device's participation in all the levels of the ACCESS.bus protocol. Use of the components with hardware I²C interface functionality, described in "MICROCONTROLLERS", can simplify the

development of the lowest level of this software. Moreover, because they concern only the bus communication methods that are common to all sorts of peripheral devices, the I²C interface and the ACCESS.bus Base Protocol may well be implemented by reusing software previously developed for some of these components. And devices conforming to the semantics of the predefined standard Application Protocols may also benefit from the availability of some off-the-shelf code at the top level.

Of course, each device vendor will have to develop substantial firmware specific to his or her device. Philips and several third party vendors offer a range of tools to support firmware development for the standard components of the 80C51 family. These tools include cross assemblers and cross compilers for C and PL/M, in-circuit emulators with symbolic debugging and real-time trace support, and EPROM programming equipment. Generally, these software and hardware tools are for use with PC-compatibles as the development platforms.

Host Software Architecture

Vendors of host systems supporting ACCESS.bus will have to supply drivers and other kernel modules to provide access to the ACCESS.bus port, both for application program clients and for other system software, such as the interactive I/O handlers of the window system.

DEVELOPMENT SUPPORT

Both Digital and Philips Semiconductors offer technical support and assistance to developers of ACCESS.bus devices and host systems.

ACCESS.bus Industry Group

The ACCESS bus Industry Group (ABIG) is an association of members interested in promoting ACCESS bus as an industry standard for the desktop connectivity of computer peripherals. As an association,

ABIG is intended to maintain the ACCESS.bus specification as a simple, easy-to-implement, stable technology in the spirit of its design and contribute to the technical longevity of the ACCESS.bus architecture.

ABIG is an open industry group and anyone who has an interest in ACCESS.bus can be an ABIG member. An ABIG member is defined as a company including its divisions and subsidiaries, an organization, or a public or private institution.

There are two basic types of membership; General and Voting. General membership is open to everyone and Voting Membership is restricted to only those members who are actively developing a device or platform that incorporates the ACCESS.bus technology. ABIG is governed by an elected Steering committee of seven voting members.

ABIG Founding Members are those voting members who joined to form ABIG. They have the same voting privileges. The ABIG Founding Members are:

AMP, Inc.
Ceibo, Ltd.
Computer Access Technology Corp.
Digital Equipment corp.
Discrete Time Systems Corp.
Honeywell Keyboard Division
Input Technologies, Inc.
ITAC Systems, Inc.
Kensington Microware Limited
Lexmark International, Inc.
Logitech, Inc.
Micro Computer Control Corp.

Mouse Systems Corp.
New Idea Electronic Co., Ltd.
Nexus Applied Research, Inc.
Penny & Giles Computer Products Ltd.
Philips Semiconductors
Robert Clemens Research &

Development Summagraphics Corp. Sun International, Inc. Welch Allyn, Inc.

Molex Inc.

For more details on ABIG, please contact ABIG directly at:

ACCESS.bus Industry Group 370 Altair Way, suite 215 Sunnyvale, California 94086 Telephone: 408-991-3517 FAX: 408-991-3773

Philips Semiconductors Support

An ACCESS bus specification is available from Philips Semiconductors. This kit includes the complete specifications for the ACCESS bus Base Protocol and pre-defined Application Protocols, as well as the Philips Data Handbook containing the detailed specification of the I²C bus, characteristics of the available integrated circuits which support it, application notes, and sample firmware code. The Data Handbooks also contain listing of development systems and third-party products supporting microcontroller firmware development, mentioned in the section entitled "Device Firmware Development".

Beside the 80C51-family microcontrollers, Philips and other manufacturers offer over 100 different components with built-in I²C support: memories, display controllers, data converters, clock/calendars, voice synthesizers, video processors, and others.

For technical questions on I²C call your local Philips Semiconductors sales office, or contact the Philips' Headquarters Application Group at [1]408-991-3518.



Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.



ACCESS.bus Development Kit

A.b-DEV-KIT

ACCESS.bus is an open industry standard providing a simple and uniform way to connect up to 125 devices to a single port on a computer. ACCESS.bus features 100,000 bits per second data rate, hardware arbitration, dynamic reconfiguration, a comprehensive capabilities grammar to support generic software device drivers, and off-the-shelf, low-cost I2C Microcontroller technology.


The A.b-DEV-KIT is an ACCESS.bus product development support package. It includes CATC's PC/AT A.b-125I ACCESS.bus controller board, an ACCESS.bus mouse, expansion box and cables and an 87C751 Microcontroller. The kit also includes a comprehensive software package, a user's manual and Hotline telephone support.

The software package includes on-board microcode, an ACCESS.bus Manager that runs as a TSR under DOS and an ACCESS.bus Monitor and Control program. In addition the A.b-DEV-KIT software includes source code of ACCESS.bus generic software drivers for the host and ACCESS.bus devices software modules.

Features

- Complies fully with the ACCESS.bus standard
- ACCESS.bus hardware package including -
 - The A.b-125I PC/AT ACCESS.bus Controller
 - An A.b Mouse
 - An A.b expansion box
 - A.b cables (2 ft and 4 ft)
 - A Philips 87C751 Microcontroller
- A comprehensive software package including -
 - On-board ACCESS.bus Main Controller (MC) microcode
 - An ACCESS.bus Manager that runs as a TSR under DOS
 - An ACCESS.bus Monitor and Control program
 - Source code of an ACCESS.bus host generic software driver
 - Source code of a generic ACCESS.bus application layer software
 - Source code of ACCESS.bus devices software modules

- A comprehensive A.b user's manual
- Hotline telephone support



The A.b-DEV-KIT includes ACCESS.bus accessories and comprehensive software

A.b-125I ACCESS.bus Controller Board

ACCESS.bus Interface

Controls a standard ACCESS.bus network. Provides two industry standard ACCESS.bus connectors, supplying 5V @ 0.75 A.

ACCESS.bus Network Size

Supports up to 125 ACCESS.bus devices. Physical distance up to 25 feet. With an external ACCESS.bus Buffer (optional) up to 250 feet.

System Interface

IBM PC/AT and compatibles. Uses the PC/AT 16-bit programmable input / output mechanism:

User selectable I/O addresses -

0x250 to 0x25F

0x260 to 0x26F

0x350 to 0x35F

User selectable interrupt -

IRQ10, IRQ11 or IRQ12

Physical

Power:

+5V DC, 10 W max.

Temp. Range:

+0 to +50 degree C

Board Size:

4.2" H x 6.5" W.

Warranty

90-day. Return to factory for repair or replacement at manufacturers option

A.b-DEV-KIT Software

On-board MC microcode

A real-time package that controls the operation of physical ACCESS.bus devices.

ACCESS.bus Manager

Runs as a TSR under DOS, communicates with the MC microcode and with the various device drivers. It routes control and application messages between the physical devices and their respective software drivers.

ACCESS.bus Monitor

A user-friendly, menu-driven program, displays user-selected ACCESS.bus messages and allows the user to control specific devices.

Source Code License

Source code of a generic ACCESS.bus software driver for the host. Source code of a generic ACCESS.bus application layer software. Source code of ACCESS.bus physical devices software modules.

Diagnostics

A comprehensive self test is performed on the board on power up. Diagnostics are run under control of the ACCESS bus Monitor.

Product specifications are subject to change without notice

Computer Access Technology Corporation

949 Hillsboro Avenue, Sunnyvale, CA 94087 Tel: (408) 732 8910 Fax: (408) 730 1675



ACCESS.bus PC/AT Controller Board

A.b-125I

Description

ACCESS.bus is an open industry standard providing a simple and uniform way to connect up to 125 devices to a single computer port. ACCESS.bus features data rate of 100,000 bits per second, hardware arbitration, dynamic reconfiguration, a comprehensive capabilities grammer to support generic software device drivers, and off-the-shelf, low-cost I2C microcontroller technology.

The A.b-125I is a PC/AT adapter board that serves as an ACCESS.bus master. It allows the connection of multiple devices to a single port on the PC. The board can be used in Desktop connectivity as well as in Control and Instrumentation applications. The board is based on a Philips 8xC654 microcontroller with I2C interface.

The A.b-125I is offered with a comprehensive software package including on-board microcode and an ACCESS.bus Manager that runs as a TSR under DOS.

Features

- A highly integrated, half board design, uses a single 16-bit AT/ISA slot
- Full compliance with the ACCESS.bus standard
- On-board 8K bytes SRAM buffer memory
- A comprehensive software package including -
 - An on-board ACCESS.bus Main Controller (MC) microcode
 - An ACCESS.bus Manager that runs as a TSR under DOS



The A.b-125 allows the connection of multiple devices to a single port on the PC

ACCESS.bus Interface

Controls a standard ACCESS.bus network. Provides two industry standard ACCESS.bus connectors, supplying 5V @ 0.75 A.

ACCESS.bus Network Size

Supports up to 125 ACCESS.bus devices. Physical distance up to 25 feet. With an external ACCESS.bus Buffer (optional) up to 250 feet.

Buffer Memory

8K x 8 bits (8K bytes) static RAM,

System Interface

IBM PC/AT and compatibles. Uses the PC/AT 16-bit programmable input / output mechanism:

User selectable I/O addresses -

0x250 to 0x25F

0x260 to 0x26F

0x350 to 0x35F

User selectable interrupt -

IRQ10, IRQ11 or IRQ12

Software

A comprehensive software package is provided with the board. The software includes the on-board ACCESS.bus Main Controller (MC) microcode and the ACCESS.bus Manager that runs as a TSR under DOS.

CATC has additional ACCESS.bus software available including a Windows 3.1 version of the ACCESS.bus Manager, software device drivers, bus monitoring and control program and development tools. Call CATC for additional information.

Diagnostics

A comprehensive self test is performed on the board on power up.

Physical

Power:

+5V DC, 10 W max.

Temp. Range:


+15 to +50 degree C

Board Size:

4.2" H x 6.5" W.

Warranty

90-day. Return to factory for repair or replacement at manufacturers option



Product specifications are subject to change without notice

Computer Access Technology Corporation

949 Hillsboro Avenue, Sunnyvale, CA 94087 Tel: (408) 732 8910 Fax: (408) 730 1675

Philips Semiconductors

Section 4 80C51 Family Derivatives

80C51-Based 8-Bit Microcontrollers

CONTENTS

83CLXXX Family Overview	179
CL Quick Reference Chart	181
80CL51 Data Sheet	182
80CL32/80CL52 Data Sheet	21
BXCL410 Overview Differences from the 80C51 Special Function Registers I2C Serial Interface Master Transmitter Mode Master Receiver Mode Slave Receiver Mode Slave Receiver Mode All Modes The Interrupt Structure Power-Down Mode Low Power Consumption B0CL410/83CL410 Data Sheet	248 248 248 25 25 25 25 25 25 25 25 25 25
83CL411 Data Sheet	27
80CL580/83CL580 Data Sheet	30
80CL781/83CL781 Data Sheet	34
80CL782/83CL782 Data Sheet	38:

Low Power 80CL51 Family Derivatives

83CLXXX Family Overview

THE LOW VOLTAGE / LOW POWER 83CLXXX MICROCONTROLLER FAMILY

The new Philips 83CLxxx microcontroller family offers a range of powerful controllers suitable for many applications and with a wide range of supply voltages, from 1.8V to 6V

The family is based on the well-known industry standard 80C51 with a fully static core design. It offers not only advantages such as the extremely low minimum voltage requirement, but also a number of mask-programmable features such as an on-chip power-on-reset circuit, several oscillator options, and different I/O port configurations.

The 83CLxxx family offers a broad choice of integrated features. Serial interfaces include an UART and/or the I²C bus.

In many applications where the signal strength or the battery supply voltage is monitored continuously, the integrated A/D converter is offered. Modulation for signal/motor control can be realized with the on-chip PWM output. The family includes devices with on-chip program memories with up to 16K bytes and data memories up to 256 bytes. Both ROM and RAM are expandable up to 64K bytes externally.

In addition to the normal features of the 80C51 core, all the members of the 83CLxxx family include extra features such as programmable, vectored interrupts via Port 1. This means that all the devices can be awakened from Power-down mode via Port 1 without resetting the microcontroller. This feature can be very useful in keyboard applications, e.g., where the controller is to be brought out of the low-power state in a structured way by the strike of a key.

Process

The 83CLxxx microcontrollers are fabricated using the SAC-2 process (Self Aligned Contact CMOS, 2μm). This process yields devices with an operating voltage range from 1.8 to 6.0V with a density comparable to a 1 micron standard CMOS process. A shrink path to a SAC-1 (1μm) is foreseen.

Telecom Applications

The demand for low voltage/low power devices for telecom applications is growing rapidly. Especially in the field of portable and hand-held equipment the trend is very clear.

Integrated circuits with a wide supply voltage range and wide frequency range have become a necessity to adapt to current and future standards. This applies to both analog and digital, cordless and cellular telephone

systems. As the telecom applications become more complicated and sophisticated, a powerful and well established core with extension capabilities is needed for efficient and fast implementation.

The P83CLxxx family includes devices for all kinds of telecom applications where low power and low voltage is required: from normal corded analog phones, feature phones and answering machines to cordless and cellular phone systems.

The P83CLxxx microcontrollers are suitable in cordless systems including CT0, CT1, CT2 and DECT.

On the cellular side, suitable applications are be found among AMPS/NAMPS, TACS/NTACS and NMT systems.

The family also offers ideal microcontrollers for pager applications where low voltage/ power is a necessity.

Non-Telecom Applications

Due to the low voltage/low power features of the P83CLxxx microcontroller, these devices are also excellent in the non-telecom area, in battery powered and hand-held electronic equipment. Examples of suitable applications

- Cordless computer keyboards
- · Cordless computer peripherals
- Palmtop computers
- Hand-held translators
- Remote controllers (TV, car locking, light control systems)
- Portable medical instrumentation
- Smart cards
- Personal games
- Wireless data entry systems (stock inventory, car rental check in/out, restaurant ordering systems.
- Fax machines
- Scanners
- Security systems
- Electric, gas and water meters

P83CLxxx family features

The P83CLxxx family is based on a fully static 80C51 core.

The extremely low minimum supply voltage of only 1.8V (the complete range is 1.8 to 6.0V) makes this family of microcontrollers an excellent choice for low voltage / low power applications, such as battery powered applications or other where low current consumption is a necessity.

Port P1 includes additional external interrupts which can be used to wake up the micro from Power-Down mode without a reset. The interrupts are separately programmable for different priorities and high/low sensitivity.

All the P83CLxxx microcontrollers include the following features.

- Fully static 80C51 CPU
- 64K bytes program memory address space
- 64K bytes data memory address space
- Power-Down and Idle instructions
- wake up via external interrupts at Port P1
- Bidirectional and individually addressable I/O lines with mask-programmable configurations (standard, open drain/push-pul), and HIGH/LOW after reset)
- On-chip oscillator with maskprogrammable transconductance-options
- Power-On Reset circuit, maskprogrammable (on/off)
- Very low power consumption
- Frequency range 32kHz to 12MHz (down to DC with ext. clock)
- Supply voltage range: 1.8 to 6.0V (P8xCL580: 2.5 to 6.0V)
- Operating temperature: -40 to +85°C (P8xCL782: -25 to +55°C)

P80CL51/31

The P80CL51 is a low power version of the 80C51. Functionally it is fully compatible with the 80C51 and 8051. The part can be operated at voltages from 1.8V to 6V and at oscillator frequencies from 32kHz to 12MHz (down to DC with external clock). The main benefit of this part is its ability to significantly reduce the current consumption in an application when it is operated at voltages and frequencies that are lower than those at which the 80C51 will operate.

The P80CL31 is the ROM-less version of P80CL51.

The P80CL51 provides the following features:

- 4K ROM
- 128 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timers / event counters
- Full duplex UART
- 13-source, 13-vector interrupt structure with two priority levels
- 40-pin Dual In-line and 40-pin Very Small Outline packages. 44-pin Quad Flat Pack in development.

Low Power 80CL51 Family Derivatives

83CLXXX Family Overview

P80CL52/32

The P80CL52 is a low power version of the 80C52. Functionally it is compatible with the 80C52 and 8052. The part can be operated at voltages from 1.8V to 6V and at oscillator frequencies from 32kHz to 12MHz (down to DC with external clock).

The P80CL32 is the ROM-less version of P80CL52. The 80CL52 provides the following features:

- 8K ROM
- 256 RAM
- Four 8-bit ports, 32 I/O lines
- Three 16-bit timers / event counters
- Full duplex UART
- 14-source, 14-vector interrupt structure with two priority levels
- 40-pin Dual In-line and 44-pin Quad Flat Pack packages.

P8xCL410

The P83CL410 is a derivative of the 80CL51. It has all the features of an 80CL51 except for an on-chip I²C-bus interface instead of UART. The P80CL410 is the ROM-less version of P83CL410.

The P83CL410 provides the following features:

- 4K ROM
- 128 RAM
- Two 16-bit timers / event counters
- I²C bus interface for serial transfer on two lines
- Four 8-bit ports, 32 I/O lines

- 13-source, 13-vector interrupt structure with two priority levels
- 40-pin Dual In-line and 40-pin Very Small Outline packages.

P8xCL411

The P83CL411 is an extended function 80CL51 with twice as much RAM (256 bytes). The P80CL411 is the ROM-less version of P83CL411.

The P83CL411 provides the following features:

- 4K ROM
- 256 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timers / event counters
- Full duplex UART
- 13-source, 13-vector interrupt structure with two priority levels
- 40-pin Dual In-line and 44-pin Quad Flat Pack packages.

P8xCL580

The P83CL580 is a 80CL51 derivative which includes a 4-channel, 8-bit A/D converter, one PWM output with 8-bit resolution, timer T2, watchdog and an extended port structure. For serial interfacing, both an UART and IIC are on-chip. The P80CL580 is the ROM-less version of P83CL580.

The P83CL580 provides the following features:

- 6K ROM
- 256 RAM
- 4-channel, 8-bit A/D converter with Power-down mode

- One PWM output with 8-bit resolution
- Three 16-bit timers / event counters
- Watchdog timer
- Full duplex UART
- I²C bus interface for serial transfer on two lines
- Five 8-bit ports, 40 I/O lines
- 15-source, 15-vector interrupt structure with two priority levels
- 56-pin Very Small Outline and 64-pin Quad Flat Pack packages.

P8xCL781 & P8xCL782

The P83CL781 is a 80CL51 derivative with 16k ROM and 256 byte RAM. The P83CL782 is a faster version of the CL781 and runs at 12 MHz at 3V. Functionally, the CL781 and CL782 are identical. The P80CL781/782 is the ROM-less version of P83CL781/782.

The P83CL781 and P83CL782 provide the following features:

- 16K ROM
- 256 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timers / event counters
- Full duplex UART
- I²C bus interface for serial transfer on two lines
- 15-source, 15-vector interrupt structure with two priority levels
- 40-pin Dual In-line and 44-pin Quad Flat Pack packages.

Low Power 80CL51 Family Derivatives

83CLXXX Microcontroller Family

QUICK REFERENCE CHART

Туре	Available	ROM	RAM	1/0	I ² C	UART	Features	Package
80CL51	Yes	4k	128	32	No	Yes	Low Voltage 80C51	40-Pin Dual In-Line 40-Pin Very Small Outline
80CL31	Yes	_	128	32	No	Yes	Low Voltage 80C31	40-Pin Dual In-Line 40-Pin Very Small Outline
80C51	Q1 '93	4k	128	32	No	Yes	Standard 80C51	40-Pin Dual In-Line 40-Pin Very Small Outline
80C31	Q1 '93	-	128	32	No	Yes	Standard 80C31	40-Pin Dual In-Line 40-Pin Very Small Outline
80CL52	Q1 '93	8k	256	32	No	Yes	Low Voltage 80C52	40-Pin Dual In-Line 44-Pin Quad Flatpack
80CL32	Q1 '93	_	256	32	No	Yes	Low Voltage 80C32	40-Pin Dual In-Line 44-Pin Quad Flatpack
83CL410	Yes	4k	128	32	Yes	No	80CL51 with I ² C-bus	40-Pin Dual In-Line 40-Pin Very Small Outline
80CL410	Yes	-	128	32	Yes	No	80CL51 with I ² C-bus	40-Pin Dual In-Line 40-Pin Very Small Outline
83CL411	Q1 '93	4k	256	32	No	Yes	80CL51, large RAM	40-Pin Dual In-Line 44-Pin Quad Flatpack
83CL580	Q1 '93	6k	256	40	Yes	Yes	ADC, PWM, Watchdog, T2	50-Pin Very Small Outline 64-Pin Quad Flatpack
83CL781	Q1 '93	16k	256	32	Yes	Yes	Low voltage 83C654, T2	40-Pin Dual In-Line 44-Pin Quad Flatpack
83CL782	Q1 '93	16k	256	32	Yes	Yes	Fast 83CL781: 12MHz/3V	40-Pin Dual In-Line 44-Pin Quad Flatpack
85CL000	Yes	_	256	32	Yes	Yes	For SW development	Piggyback
85CL580	Q1 '93	_	256	40	Yes	Yes	For SW development	Piggyback
85CL781	Q1 '93	-	256	32	Yes	Yes	For SW development	Piggyback

80CL51

FEATURES


- Full static 80C51 CPU
- 8-bit CPU, ROM, RAM, 1/0 in a single 40-lead DIL / mini-pack
- 4K x 8 ROM, expandable externally to 64K bytes
- 128 bytes RAM, expandable externally to 64K bytes
- Four 8-bit ports, 321/0 lines
- Two 16-bit timer / event counters
- External memory expandable up to 128K, external ROM up to 64K and / or RAM up to 64K
- On-chip oscillator suitable for RC, LC, quartz crystal or ceramic resonator
- Thirteen source, thirteen vector interrupt structure with two priority levels
- Full duplex serial port (UART)
- Enhanced architecture with:
 - non-page oriented instructions
 - direct addressing
 - four eight byte RAM register banks
 - stack depth up to 128 bytes
 - multiply, divide, subtract and compare instructions

- Power-Down and IDLE instructions
- Wake-up via external interrupts at Port 1
- Single supply voltage of 1.8V to 6.0V
- Frequency range of 32 kHz to 12MHz
- · Very low current consumption
- Operating temperature range: -40 to +85°C

DESCRIPTION

The 80CL51 is manufactured in an advanced CMOS technology. The instruction set of the 80CL51 is based on that of the 8051. The 80CL51 is a general purpose microcontroller especially suited for battery-powered application. The device has low power consumption and a wide range of supply voltage. For emulation purposes, the 85CL000 (Piggy-back version) with 256 bytes of RAM is recommended. The 80CL51 has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. The 80CL51 also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte, and 16 three-byte.

PIN CONFIGURATIONS



ORDERING INFORMATION

ROMLESS	OMLESS ROM TEMPERATURE RANGE °C AND PACKAGE		DRAWING NUMBER	
P80CL31HFP	P80CL51HFP	40-lead Plastic Dual In-line Package	SOT129	
P80CL31HFT	P80CL51HFT	40-lead Plastic Small Outline Package	SOT158A	


80CL51

PIN DESCRIPTIONS

contents of the P2 Special Function Register. Program store enable output: Read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped. Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	PIN	DESIGNATION	FUNCTION
Reset: A high level on this pin for two machine cycles while the oscillator is running resets the device. Port 3: Port 3: san 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull ups, and in that state can be used as inputs. As ins. Port 3 pins that are externally pulled LOW will source current (h _{ii} in the characteristics) due to the internal pull ups. RXD/data: Serial port receiver data input (asynchronous) or clock output (synchronous) in TtD/clocks. Serial port treatment and pull ups. RXD/clocks. Serial port treatment and pull ups. RXD/clocks. Serial port treatment and pull ups. RXD/clocks. Serial port treatment for the content of the past and port port port port port port port port	2 3 4 5 6 7	P1.1/INT3 P1.2/INT4 P1.3/INT5 P1.4/INT6 P1.5/INT7 P1.6/INT8	written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 1 output buffer can sink/source 4 LS TTL loads. As inputs, Port 1 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pullups.
can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull ups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled LOW will source current (I ₀ in the characteristics) due to the internal pull ups. P3.0/RXD/data RXD/data: Serial port receiver data input (asynchronous) or clock output (synchronous) INTO: External interrupt 0. INTO: External interrupt 0. INT1: External interrupt 1. INTO: External input. P3.4/T0 INT1: External input. P3.5/T1 IT: Timer 1 external input. P3.5/F1 IT: Timer 1 external input. P3.5/RD WR: External data memory write strobe. RD: External data memory write strobe. RD: External data memory read strobe. Crystal output: Output of the inverting amplifier of the oscillator. Left open when external lock is used. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. P0. Vss Ground: Circuit ground potential. P0.12 Port 2: Port 2: Port 2: sn as-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @P) in this application it uses the strong internal pullups when emitting is. During accesses to external program memory. PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped. ALE Address Latch Enable: Output pulse for lat	1		· · · · · · · · · · · · · · · · · · ·
11 P3.1/TXD/clock 12 P3.2/INT0 13 P3.3/INT1 INT1: External interrupt 0. 14 P3.4/T0 15 P3.5/T1 16 P3.5/T1 17: Timer 0 external input. 15 P3.5/T1 16 P3.5/T0 17: Timer 1 external input. 17 P3.5/T0 18 XTAL2 Crystal output: Output of the inverting amplifier of the oscillator. Left open when external lock is used. Crystal input: Input to the inverting amplifier of the oscillator, also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Port 2: Port 2: is an 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2: output buffer can sink/source 4 LS TTL loads. Port 2: Port 2: output buffer can sink/source 4 LS TTL loads. Port 2: Port 2: output buffer can sink/source 4 LS TTL loads. Port 3: Port 2: output buffer can sink/source 4 LS TTL loads. Program store enable output: Put this the contents of the P2 Special Function Register. Program store enable output: Put the self-addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register. Program store enable output: Read strobe to external program memory. When exceut	10-17		can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull ups, and in that state can be used as inputs. As inputs, Port 3 pins that are
12 P3.2/INTO INTO: External interrupt 0. 13 P3.3/INT1 INT1: External interrupt 1. 14 P3.4/T0 T0: Timer 0 external input. 15 P3.5/T1 T1: Timer 1 external input. 16 P3.6/WR WR: External data memory write strobe. 17 P3.7/RD RD: External data memory read strobe. 18 XTAL2 Crystal output: Output of the inverting amplifier of the oscillator. Left open when external lock is used. 19 XTAL1 Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. 20 Vss Ground: Circuit ground potential. 20 P2.0-P2.7 Port 2 is an 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to the mare pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. 21-28 P2.0-P2.7 Port 2 mits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @PIPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory by mo PSEN activations are skipped. 30 ALE Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external liming or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds OFFFH), Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In	10	P3.0/RXD/data	RXD/data: Serial port receiver data input (asynchronous)or data input/output (synchronous)
13 P3.3/INT1 P3.4/T0 T0: Timer 0 external input. 15 P3.5/T1 T1: Timer 1 external input. 16 P3.6/WR WR: External data memory write strobe. 17 P3.7/RD RD: External data memory read strobe. 18 XTAL2 Crystal output: Output of the inverting amplifier of the oscillator. Left open when external clock is used. 19 XTAL1 Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. 20 Vss Ground: Circuit ground potential. 21-28 P2.0-P2.7 Port 2 is an 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. 21-28 P2.0-P2.7 Port 2 emits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory. PSEN is activated twice each machine cycle. However, during each access to external amemory. PSEN is activated twice each machine cycle. However, during each access to external data memory the OPSEN activations are skipped. 30 ALE Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. 31 EA External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external	11	P3.1/TXD/clock	TXD/clock: Serial port transmitter data output (asynchronous) or clock output (synchronous)
13 P3.3/INT1 P3.4/T0 T0: Timer 0 external input. 15 P3.5/T1 T1: Timer 1 external input. 16 P3.6/WR WR: External data memory write strobe. 17 P3.7/RD RD: External data memory read strobe. 18 XTAL2 Crystal output: Output of the inverting amplifier of the oscillator. Left open when external clock is used. 19 XTAL1 Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. 20 Vss Ground: Circuit ground potential. 21-28 P2.0-P2.7 Port 2 is an 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. 21-28 P2.0-P2.7 Port 2 emits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory. PSEN is activated twice each machine cycle. However, during each access to external amemory. PSEN is activated twice each machine cycle. However, during each access to external date memory by PSEN activations are skipped. 30 ALE Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. 31 EA External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function a high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external	12	P3.2/INT0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
14 P3.4/T0 T0: Timer 0 external input. 15 P3.5/T1 T1: Timer 1 external input. 16 P3.6/WR WR: External data memory write strobe. 17 P3.7/RD RD: External data memory read strobe. 18 XTAL2 Crystal output: Output of the inverting amplifier of the oscillator. Left open when external clock is used. 19 XTAL1 Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. 20 Vss Ground: Circuit ground potential. 21-28 P2.0-P2.7 Port 2 is an 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. 21-28 P2.0-P2.7 Port 2 emits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory. PSEN is activated twice each machine cycle. However, during each access to external data memory by PSEN activations are skipped. 30 ALE Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. 31 EA External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	13	P3.3/INT1	1
15 P3.5/T1 P3.6/WR WR: External data memory write strobe. 17 P3.7/RD RD: External data memory read strobe. 18 XTAL2 Crystal output: Output of the inverting amplifier of the oscillator. Left open when external clock is used. Crystal input: input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. 19 XTAL1 Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. 20 Vss Ground: Circuit ground potential. Port 2: Port 2: Port 2: sa n 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. 21-28 P2.0-P2.7 Port 2:	14	P3.4/T0	· ·
WR: External data memory write strobe.	15	P3.5/T1	· ·
RD: External data memory read strobe. Crystal output: Output of the inverting amplifier of the oscillator. Left open when external clock is used. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator input generated clock source. Crystal input input generated clock source	ł	Į	,
Tystal output: Output of the inverting amplifier of the oscillator. Left open when external clock is used. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source. Port 2: Port 2: is an 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register. Program store enable output: Read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped. Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses stro	1	i	·
generated clock source. 20 Vss Ground: Circuit ground potential. Port 2: Port 2 is an 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register. Program store enable output: Read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped. Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	18	XTAL2	Crystal output: Output of the inverting amplifier of the oscillator. Left open when external clock is used. Crystal input: Input to the inverting amplifier of the oscillator; also the input for an externally
Port 2: Port 2 is an 8-bit bidirectional 1/0 port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register. Program store enable output: Read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped. Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	19	XTAL1	
written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 1 6-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register. Program store enable output: Read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped. Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	20	Vss	Ground: Circuit ground potential.
addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register. Program store enable output: Read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped. Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	21-28	P2.0-P2.7	written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs.
code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped. ALE Address Latch Enable: Output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	21-28	P2.0-P2.7	addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the
external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes. External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	29	PSEN	code out of external program memory, PSEN is activated twice each machine cycle. However,
(unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter. 32-39 Po.0-Poo.7 Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	30	ALE	external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may
sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic	31	EA	(unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out
1s.	32-39	P0.0-P00.7	sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic
40 V _{DD} Power supply.	40	V _{DD}	i i


80CL51

BLOCK DIAGRAM



1. Pins shared with parallels ports pins.

FUNCTIONAL DIAGRAM



80CL51

1.0 FUNCTIONAL DESCRIPTION

General

The 80CL51 is a stand-alone high-performance CMOS microcontroller designed for use in real-time applications such as instrumentation, industrial control, intelligent computer peripherals and consumer products.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64K bytes of program memory and/or up to 64K bytes of data storage.

The 80CL51 contains a non-volatile 4K byte x 8 read-only program memory; a static 128 byte x 8 read-write data memory; 32 1/0 lines; two 16-bit timer/event counters; a thirteen-source two priority-level, nested interrupt structure and on-chip oscillator and timing circuit.

The device has two software selectable modes of reduced activity for power reduction: IDLE and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial I/O and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

CPU timing

A machine cycle consists of a sequence of 6 states. Each state time lasts for two oscillator

periods, thus a machine cycle takes 12 oscillator periods or 1µs if the oscillator frequency is 12 MHz.

1.1 Memory organization

The 80CL51 has a 4K Program Memory (ROM) plus 128 bytes of Data Memory (RAM) on board. The device has separate address spaces for Program and Data Memory (see Memory Map). Using Ports P0 and P2, the 80CL51 can address up to 64K bytes of external memory. The CPU generates both read and write signals (RD and WR) for external Data Memory accesses, and the read strobe (PSEN) for external Program Memory.

1.1.1 Program Memory

The 80CL51 contains 4K bytes of internal ROM. After reset the CPU begins execution at location 0000H. The lower 4K bytes of Program Memory can be implemented in either on- chip ROM or external Memory. If the EA pin is strapped to V_{DD}, then program memory fetches from addresses 000H through 0FFFH are directed to the internal ROM. Fetches from addresses 1000H through FFFFH are directed to external ROM. Program counter values greater than 0FFFH are automatically addressed to external memory regardless of the state of the EA pin.

1.1.2 Data Memory

The 80CL51 contains 128 bytes of internal RAM and 25 Special Function Registers (SFR). The Memory Map below shows the internal Data Memory space divided into the

Lower 128, the Upper 128, and the SFR space.

The lower 128 bytes of the internal RAM are organized as mapped in Figure 9. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions refer to these registers R0 through R7. Two bits in the Program Status Word select which register bank is in use. The next 16 bytes above the register banks form a block of bit-addressable memory space. The 128 bits in this area can be directly addressed by the single-bit manipulation instructions. The remaining registers (30H to 7FH) are directly and indirectly byte addressable.

1.1.3 Special Function Registers


The upper 128 bytes are the address locations of the SFRs. Figure 10 shows the Special Function Register (SFR) space. SFRs include the port latches, timers, peripheral control, serial I/O registers, etc. These registers can only be accessed by direct addressing. There are 128 addressable locations in the SFR address space (SFRs with addresses divisible by eight).

1.1.4 Addressing


The 80CL51 has five methods for addressing source operands:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register-plus Index-Register-indirect

MEMORY MAP



80CL51



The first three methods can be used for addressing destination operands. Most instructions have a "destination/source" filed that specifies data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addressing is as follows:
- Registers in one of the four register

- banks through register, direct or indirect.Internal RAM (128 bytes) through direct
- Internal RAM (128 bytes) through direct or register-indirect.
- Special Function Register through Direct.
- External data memory through Register-Indirect
- Program memory look-up tables through Base-Register-Plus Index-Register-Indirect.

1.2 I/O Facilities

1.2.1 Ports

The 80CL51 has 32 I/O lines treated as 32 individually addressable bits or as four parallel 8- bit addressable ports. Port 0, 1, 2 and 3 perform the following alternate functions:

Port 0: provides the multiplexed low-order address and data bus for expanding the device with standard memories and

Port 1: provides the inputs for the external interrupts INT2/INT9.

peripherals.

Port 2: provides the high-order address when expanding the device with external program or data memory.

Port 3: pins can be configured individually to provide:

- (1) external interrupt request inputs
 - (2) counter input
 - (3) control signals to read and write to external memories
 - (4) UART input and output

To enable a Port 3 pin alternate function, the Port 3 bit latch in its SFR must contain a logic

Each port consists of a latch (Special Function Registers P0 to P3), an output driver and an input buffer. Ports 1,2,3 have internal pull ups. Figure 11(a) shows that the strong transistor p1 is turned on for only 2 oscillator periods after a 0-to-1 transition in

the port latch. When on, it turns on p3 (a weak pull up) through the inverter. This inverter and p3 form a latch which hold the 1. In Port 0 the pull up p1 is only on when emitting 1s for external memory access. Writing a 1 to a Port 0 bit latch leaves both output transistors switched off so the pin can be used as a high-impedance input.

1.2.2 Port Options


The pins of port 1, port 2, and port 3 may be individually configured with one of the following options (see Figure 11):

Option 1: Standard Port; quasi-bidirectional I/O with pull up. The strong booster pull up p1 is turned on for two oscillator periods after a 0-to-1 transition in the port latch (see Figure 11(a)).

Option 2: Open drain; quasi-bidirectional I/O with n-channel open drain output.
Use as an output requires the connection of an external pull up resistor (see Figure 11(c)).

Option 3: Push-Pull; output with drive capability in both polarities. Under this option, pins can only be used as outputs. See Figure 11(b).

80CL51



The definition of port options for port 0 is slightly different. Two cases have to be examined. First, accesses to external memory (EA=0 or access above the built -in memory boundary), second, I/O accesses.

External Memory Accesses

Option 1: True 0 and 1 are written as address to the external memory (strong pull up is used).

Option 2: An external pull up resistor is needed for external accesses.

Option 3: Not allowed for external memory access as the port can only be used as output.

I/O Accesses:

Option 1: When writing a 1 to the port-latch, the strong pull up p1 will be on for 2 oscillator periods. No weak pull up exists. Without an external pull up, this option can be used as a high-impedance input.

Option 2: Open drain; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull up resistor (see Figure 11(c)).


Option 3: Push-Pull; output with drive capability in both polarities. Under this option, pins can only be used as outputs.

Individual mask selection of the post-reset state is available on any of the above pins. Make your selection by appending "S" or "R" to option 1, 2, or 3 above (e.g. 1 S for a standard I/O to be set after RESET or 2R for an open-drain I/O to be reset after RESET).

1.3 Timer/event counter

The 80CL51 contains two 16-bit Timer/Counter registers, Timer 0 and Timer 1, which can perform the following functions:

- Measure time intervals and pulse durations
- Count events
- Generate interrupts requests



80CL51

Timer 0 and Timer 1 can be independently programmed to operate as follows:

Mode 0 - 8-bit timer or counter with divide-by-32 prescaler

Mode 1 - 16-bit time-interval or event counter

Mode 2 - 8-bit time interval or event counter with automatic reload upon overflow

Mode 3 - Timer 0 establishes TL0 and TH0 as two separate counters.

In the "Timer" function, the register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure a given level is sampled, it should be held for at least one full machine cycle.

1.4 Idle and Power-down operation

Idle mode operation permits the interrupt, serial port and timer blocks to continue functioning while the clock to the CPU is halted. The following functions remain active during Idle mode:


- Timer 0, Timer 1
- UART
- External interrupt

The Power-down operation freezes the oscillator. The Power-down mode can only be activated by setting the PD bit in the PCON register.

1.4.1 Power control register

Power-down and Idle modes are activated by software via the Special Function Register PCON. Its hardware address is 87H. PCON is byte addressable only.

	PCON					
BIT	POSITION	FUNCTION				
SMOD	PCON.7 PCON.4-PCON.6	Double baud-rate bit, see description of the UART, chapter 1.5. (reserved)				
GF1	PCON.3	General purpose flag bit				
GFO	PCON.2	General purpose flag bit				
PD	PCON.1	Power-down activation bit				
IDL	PCON.0	Idle mode activation bit				



80CL51

1.4.2 Power-down mode

The instruction setting PCON.1 is the last executed prior to going into the Power-down mode. In Power-down mode the oscillator is stopped. The contents of the on-chip RAM and SFRs are preserved. The port pins output the values held by their respective SFRs. ALE and PSEN are held LOW.

In the Power-down mode V_{DD} may be reduced to minimize power consumption. However, the supply voltage must not be reduced until Power-down mode is active, and must be restored before the hardware reset is applied and frees the oscillator. Reset must be held active until the oscillator has restarted and stabilized.

The wake-up operation after power-down in this controller has two basic approaches:

1.4.2.1 Wake-up using INT2/INT9

If INT2 and INT9 are enabled, the 80CL51 can be awakened from power-down mode with the external interrupts. To ensure that the oscillator is stable before the controller restarts, the internal clock will remain inactive for 1536 oscillator periods. This is controlled by an on-chip delay counter.

1.4.2.2 Wake-up using RESET

To wake-up the 80CL51 the RESET pin has to be kept HIGH for a minimum of 24 cycles . The on-chip delay counter is inactive. The user has to ensure that the oscillator is stable before any operation is attempted. Figure 13 illustrates the two possibilities for wake-up.

1.4.3 Idle mode

The instruction that sets PCON.0 is the last instruction executed before going into Idle mode. Once in the Idle mode, the internal clock is gated away from the CPU, but not from the Interrupt, Timer and Serial port functions. The CPU status is preserved along with the Stack Pointer, Program Counter, Program Status Word and Accumulator. The RAM and all other registers maintain their data during Idle mode. The port pins retain the logical states they held at Idle mode activation. ALE and PSEN hold at the logic HIGH level.

There are two methods used to terminate the Idle mode. Activation of any enabled interrupt will cause PCON to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following the instruction RETI, the next instruction to be executed will be the

one following the instruction that put the device in the Idle mode.

Flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.


The second method of terminating the Idle mode is with an external hardware reset. Since the oscillator is still running, the hardware reset is required to be active for only two machine cycles to complete the reset operation.

Reset redefines all SFRs, but does not affect the on-chip RAM.

The status of the external pins during Idle and Power-down mode is shown in Table 1. If the Power-down mode is activated while accessing external memory, port data held in the Special Function Register P2 is restored to Port 2. If the data is a logic 1, the port pin is held HIGH during the Power-down mode by the strong pull up transistor p1 (see Figure 11(a)).

Table 1. Status of the External Pins During Idle and Power-down Mode

MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	internal	1	1	Port Data	Port Data	Port Data	Port Data
ldle	external	1	1	Floating	Port Data	Address	Port Data
Power-down	internal	0	0	Port Data	Port Data	Port Data	Port Data
Power-down	external	0	0	Floating	Port Data	Port Data	Port Data



80CL51

1.5 Standard serial interface SI0:

This serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed at Special Function Register SOBUF. Writing to SOBUF loads the transmit register, and reading SOBUF loads the transmit register, and reading SOBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/ received (LSB first). The baud is fixed at 1/12 the oscillator frequency.

Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SOBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The

1.5.1 Multiprocessor communications

goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor

systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

1.5.2 Serial port control register

The serial port control and status register is the Special Function Register SOCON, shown in Figure 14. The register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (T1 and R1). See next page.

Baud Rates

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency /12. The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate = (2^{SMOD}/64)(Oscillator Frequency)
The baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate.

Using Timer 1 to generate baud rates When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows: (2^{SMOD}/32)(Timer 1 Overflow Rate)

The Timer 1 interrupt should be disabled in this application . The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate = {(2^{SMOD}/32) (Oscillator Frequency)} / {12 (256 - (TH 1)}

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring this Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Table 2 lists various commonly used baud rates and how they can be obtained from Timer 1.

More about Mode 0

Figure 15 shows a simplified functional diagram of the serial port in Mode 0, and associated timing. Transmission is initiated by any instruction that uses SOBUF as a destination register. The "write to SOBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that the one full machine cycle will elapse between "write to SOBUF", and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0 and also enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1 and S2. At S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to S0BUF".

Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE.

80CL51

MSB							LSB
SM0	SM1	SM2	REN	TB8	RB8	T1	R1

Where SM0, SM1 specify the serial port mode, as follows:

SMO	SM1	Mode	Description	Baud Rate
0	0	0	shift register	fosc/ 12
0	1	1	8-bit UART	variable
1	0	2	9-bit UART	fosc/64
				or
				fosc/32
1	1	3	9-bit variable UART	

- SM2

Enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1 then RI will not be activated if the received 9th data bit (RB8) is 0. In Mode 1, if SM2=1 then R1 will not be activated if a valid stopbit was not received. In Mode 0, SM2 should be 0.

-REN

Enables serial reception. Set by software to enable reception. Clear by software to disable reception.

-TB8

Is the 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

-RB8

In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, it SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.

-TI

Is transmit interrupt flag. Set by hardware at the end of the 8th time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.

-RI

Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or haltway through the stop bit time in the other modes, in any serial reception except (see SM2). Must be cleared by software.

Figure 14. Serial Port control (SCON) Register

Table 2. Timer 1 Generated Commonly Used Baud Rates

				TIA	AER 1
BAUD RATE	f _{osc}	SMOD	С/Т	MODE	RELOAD VAIUE
Mode 0 Max: 1 Mb/s	12 MHz	х	x	х	х
Mode 2 Max: 375 Kb/s	12 MHz	1	x	×	х
Modes 1,3: 62.5 Kb/s	12 MHz	1	0	2	FFH
19.2 Kb/s	11.059 MHz	1	0	2	FDH
9.6 Kb/s	11.059 MHz	0	0	2	FDH
4.8 Kb/s	11.059 MHz	0	0	2	FAH
2.4 Kb/s	11.059 MHz	0	0	2	F4H
1.2 Kb/s	11.059 MHz	0	0	2	E8H
137.5 Kb/s	11.986 MHz	0	0	2	1DH
110	6 MHz	0	0	2	72H
110	12 MHz	0	0	1	FEEBH

80CL51

RECEIVE enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT Clock makes transitions at S3P1 and S6P1 of every machine cycle. at S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the right-most position arrives at the left-most position in the shift register, it flags the RX Control block to do one last shift and load SOBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

More about Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 8051 the baud rate is determined by the Timer 1 overflow rate.

Figure 16 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit/receive.

Transmission is initiated by any instruction that uses SOBUF as a destination register. The "write to SOBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SOBUF" signal).

The transmission begins with activation of SEND which sends the start bit to pin TxD. One bit time later, DATA is activated, enabling the transmission of the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SOBUF". Reception is initiated by a detected

1 -to-O transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times. The 16 states of the counter divide each bit time into 16th. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the left-most position in the shift register, (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, loads S0BUF and RB8, and set RI. The signal to load S0BUF and RB8, and to set RI, will generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- 3. R1 = 0, and
- 4. Either SM2 = 0, or the received stop

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into S0BUF, and RI is activated. At this time, whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

More about modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9th data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1.


Figures 17 and 18 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in


Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.


Transmission is initiated by any instruction that uses S0BUF as a destination register. The "write to S0BUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter (thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to S0BUF" signal). The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. Then TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contains zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set Tl. This occurs at the 11th divide-by-16 rollover after "write to S0BUF".


Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFFH is written to the input shift register.

At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed. As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the left-most position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load S0BUF and RB8, and set RI.









80CL51

The signal to load SOBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- 1. RI = 0, and
- Either SM2 = 0 or the received 9th data bit = 1

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits 90 into SOBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.

1.6 Interrupt System

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to do execution of any

particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. The 80CL51 acknowledges interrupt requests from thirteen sources as follows:


- INTO and INT1
- Timer 0 and Timer 1
- UART serial I/O
- INT2 to INT9 (Port 1)

Each interrupt vectors to a separate location in program memory for its service routine. Each source can be individually enabled or disabled by corresponding bits in the Interrupt Enable Registers (IE, IEO). The priority level is selected via the Interrupt Priority register (IPO, IP1). All enabled sources can be globally disabled or enabled.


1.6.1 External Interrupts INT2/INT9

Port 1 lines serve an alternative purpose as eight additional interrupts INT2 to INT9. When enabled, each of these lines may "wake-up" the device from Power-down mode. Using the IX1 register, each pin may be initialized to either active HIGH or LOW. IRC1 is the interrupt request flag register. Each flag, if the interrupt is enabled, will be set on an interrupt request but must be cleared by software, i.e. via the interrupt software or when the interrupt is disabled.

The Port 1 interrupts are level sensitive. A Port 1 interrupt will be recognized when a level (HIGH or LOW depending on Interrupt Polarity Register IX1) on P1x is held active for at least one machine cycle. The Interrupt Request is not served until the next machine cycle.



80CL51



Interrupt enable register IEN0, IEN1 IEN0 (A8H)

Bit	Symb	ol Function
IEN0.7	EΑ	General enable/disable control
		0 = no interrupt is enabled
		1 = any individually enabled
		interrupt will be accepted
IEN0.6	-	Unused
IEN0.5	ES1	Unused
IEN0.4	ES0	Enable UART SIO interrupt
IEN0.3	ET1	Enable timer T1 interrupt

ES1 ES0 ET1 EX1 ET0 EX0

Enable external interrupt

Enable Timer T0 interrupt

Enable external interrupt 0

IEN1 (E8H)

IEN0.2 EX1

IENO.1 ETO

IENO.0 EXO

Bit	Symbol	Function
IEN1.7	EX9	Enable external interrupt 9
IEN1.6	EX8	Enable external interrupt 8
IEN1.5	EX7	Enable external interrupt 7
IEN1.4	EX6	Enable external interrupt 6
IEN1.3	EX5	Enable external interrupt 5
IEN1.2	EX4	Enable external interrupt 4
IEN1.1	EX3	Enable external interrupt 3
IEN1.0	EX2	Enable external interrupt 2

EX9 EX8 EX7 EX6 EX5 EX4 EX3 EX2

where 0 = interrupt disabled

1 = interrupt enabled

Interrupt priority register IP0, IP1 IP0 (B8H)

	-	PS1	PS0	PT1	PX1	РТО	PX0		
Bit Symbol Function									
IP0.7	-	U	nuse	ł					
IP0.6	-	U	nused	Ė					
IP0.5	PS	1 U	nuse	t					
IP0.4	PS	o U	ART:	SIO in	terru	ot			
IP0.3	PT	1 Ti	imer 1	inter	rupt p	riority	level		
IP0.2	PX			al inte	rrupt	1 prio	rity		
		le	vel						
IP0.1	PT) Ti	mer C	inter	rupt p	riority	level		
IP0.0	PX	-	xterna vel	al inte	rrupt	0 prio	rity		

IP1 (B8H)

PX9	PX8	PX7	PX6	PX5	PX4	РХЗ	PX2]
Bit	Sym	bol		Fı	ınctic	n		
IP1.7	PX9	Ex	ternal	inter	rupt 9	priori	ty lev	el
IP1.6	PX8	Ex	ternal	inter	rupt 8	priori	ty lev	el
IP1.5	PX7	' Ex	ternal	inter	rupt 7	priori	ty lev	el
IP1.4	PX6	Ex	ternal	inter	rupt 6	priori	ty lev	el
IP1.3	PX5	Ex	ternal	inter	rupt 5	priori	ty lev	el
IP1.2	PX4	Ex	ternal	inter	rupt 4	priori	ty lev	el
IP1.1	PX3	Ex	ternal	inter	rupt 3	priori	ty lev	el
IP1.0	PX2	Ex	ternal	inter	rupt 2	priori	ty lev	el
Interru	upt pr	iority	is as 1	follow	s:			

0 = low priority

1 = high priority

Interrupt polarity register IX1 IX1 (E9H)

11.5	اما	167	ILO	ILS	IL4	IL.3	ILZ.
Bit	Sym	bol		Fu	ınctic	on	
IX1.7	IL9	Ext	ernal	intern	upt 9	polari	ty level
IX1.6	IL8	Ext	ernal	intern	upt 8	polari	ty level
IX1.5	IL7	Ext	emal	interr	upt 7	polari	ty level
IX1.4	IL6	Ext	ernal	intern	upt 6	polari	ty level
IX1.3	IL5	Ext	ernal	intern	upt 5	polari	ty level
IX1.2	IL4	Ext	ernal	interr	upt 4	polari	ty level
IX1.1	IL3	Ext	ernal	interr	upt 3	polari	ty level
IX1.0	IL2	Ext	ernal	interr	upt 2	polari	ty level

H9 H8 H7 H6 H5 H4 H3 H2

Interrupt request flag register IRQ1 IRQ1 (C0H)

Bit	Symi	ool Function
RQ1.	7 IQ9	External interrupt 9 request flag
RQ1.	6 IQ8	External interrupt 8 request flag
RQ1.	5 IQ7	External interrupt 7 request flag
RQ1.	4 IQ6	External interrupt 6 request flag
RQ1.	3 IQ5	External interrupt 5 request flag
RQ1.	2 IQ4	External interrupt 4 request flag
RQ1.	1 IQ3	External interrupt 3 request flag
RQ1.	0 IQ2	External interrupt 2 request flag

IQ9 IQ8 IQ7 IQ6 IQ5 IQ4 IQ3 IQ2

80CL51

1.6.2 Interrupt Vectors

	Vector	Source
X0	0003H	External 0
S0	0023H	UART SIO
X5	0053H	External 5
TO	000BH	Timer 0
X6	005BH	External 6
X1	0013H	External 1
X2	003BH	External 2
X 7	0063H	External 7
T1	001BH	Timer 1
ХЗ	0043H	External 3
X8	006BH	External 8
X4	004BH	External 4
X9	0073H	External 9

Interrupt priority

Each interrupt priority source can be set to either high or low priority. If both priorities are requested simultaneously, the controller will branch to the high priority vector.

A low priority interrupt can only be interrupted by a high priority interrupt. A high priority interrupt routine cannot be interrupted.

1.6.3 Related registers

The following registers are used in conjunction with the interrupt system:

Regis	ter Function
IX1	Interrupt polarity register
IRQ1	Interrupt enable register
IEN1	Interrupt enable register (INT2-INT9)
IP0	Interrupt priority register
IP1	Interrupt priority register (INT2-INT9)

1.7 Oscillator registers

The on-chip circuitry of the 80CL51 is a single-stage inverting amplifier biased by an internal feedback resistor (Figure 21). For operation as standard quartz oscillator, no external components are needed except at 32 KHz. When using external capacitors, ceramic resonators, coils and RC networks to drive the oscillator, five different configurations are supported (see Figure 22 and oscillator options).

In the Power-down mode the oscillator is stopped XTAL1 is pulled HIGH. The oscillator inverter is switched off to ensure no current will flow regardless of the voltage at XTAL1. To drive the device with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 to float, as shown


in Figure 22(f). There are no requirements on the duty cycle of the external clock, since the input to the internal clocking circuitry is split sing a flip-flop.


The following options are provided for optimum on-chip oscillator performance. Please state option when ordering.

1.7.1 Oscillator options (see Figure 22)

32 kHz: Figure 22(c): An option for 32 kHz clock applications with external trimmer for frequency adjustment. A 4.7 MQ bias resistor is needed for use in parallel with the crystal.

- Osc. 2: Figure 22(e): An option for low-power, low-frequency operations using LC components.
- Osc. 3: An option for medium frequency range applications.
- Osc. 4: An option for high frequency range applications.
- RC: Figure 22(g): An option for an RC oscillator.





80CL51

OSCILLATOR TYPE SELECTION GUIDE

			C1 EX	(T. (pF)	C2 EXT. (pF)		MAX. RESONATOR
RESONATOR	f(MHz)	OPTION	MIN.	MAX.	MIN.	MAX.	SERIES RESISTANCE
Quartz	0.032	32 kHz	0	0	5	15	15 kΩ (1)
Quartz	1.0	OSC, 2	0	30	0	30	600Ω
Quartz	3.58	OSC. 2	0	15	0	15	100 Ω
Quartz	4.0	OSC. 2	0	20	0	20	75 Ω
Quartz	6.0	OSC. 3	0	10	0	10	60 Ω
Quartz	10.0	OSC. 4	0	15	0	15	60 Ω
Quartz	12.0	OSC. 4	0	10	0	10	40 Ω
Quartz	16.0	OSC. 4	0	15	0	15	20 Ω
PXE	0.455	OSC. 2	40	50	40	50	10 Ω
PXE	1.0	OSC, 2	15	50	15	50	100 Ω
PXE	3.58	OSC, 2	0	40	0	40	10 Ω
PXE	4.0	OSC. 2	0	40	0	40	10 Ω
PXE	6.0	OSC. 2	0	20	0	20	5 Ω
PXE	10.0	OSC. 3	0	15	0	15	6Ω
PXE	12.0	OSC. 4	10	40	10	40	6 Ω
LC		OSC. 2	20	90	20	90	10 μH = 1 Ω 100 μH = 5 Ω 1 mH = 75 Ω

NOTE:

- 1. 32 kHz quartz crystals with a series resistance higher than 15 kΩ will reduce the guaranteed supply voltage range to 2.5 -3.5V.
- 2. The equivalent circuit data of the internal oscillator compares with that of matched crystals.


OSCILLATOR EQUIVALENT CIRCUIT PARAMETERS (see Figure 23)


PARAMETER	OPTION	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Transconductance	32 kHz	g _m	T = +25 °C; V _{DD} = 4.5V	-	15	-	μs
İ	Osc.2	g _m	$T = +25 {}^{\circ}\text{C}; V_{DD} = 4.5 \text{V}$	200	600	1000	μs
	Osc.3	g _m	$T = +25 ^{\circ}\text{C}; V_{DD} = 4.5\text{V}$	400	1500	4000	μs
	Osc.4	g _m	$T = +25 {}^{\circ}\text{C}$; $V_{DD} = 4.5 \text{V}$	1000	4000	10000	μs
Input Capacitance	32 kHz Osc. 2	C1 _i C1 _i		-	3.0 8.0	-	pF p <u>F</u>
	Osc. 3 Osc. 4	C1 _i C1 _i		-	8.0 8.0	-	pF pF
Output Capacitance	32 kHz Osc. 2 Osc. 3	C2 _i C2 _i C2 _i		- - -	23 8.0 8.0	- - -	pF pF pF
	Osc. 4	C2 _i		-	8.0	-	pF
Output Capacitance	32 kHz Osc. 2	R2 R2		-	3800 65	-	kΩ kΩ
	Osc. 3 Osc. 4	R2 R2		-	18 5.0	-	kΩ kΩ

80CL51

1.7.3 RC Oscillator (see Figurre 16)

The externally adjustable RC-oscillator has a frequency range from 100 kHz to 500 kHz.





80CL51

1.8 Reset Circuitry

To initialize the 80CL51, a reset is performed by either of two methods:

- -via the RST pin
- -via a power-on-reset

It leaves the internal registers as follows:

REGISTER	CONTENT
ACC	0000 0000
В	0000 0000
DPL	0000 0000
DPH	0000 0000
IEN0	0000 0000
IEN1	0000 0000
IP0	XX00 0000
IP1	0000 0000
IX1	0000 0000
IRQ1	0000 0000
PCH	0000 0000
PCL	0000 0000
PCON	0000 XXX0
PSW	0000 0000
P0-P3	1111 1111
SOBUF	XXXX XXXX
SOCPN	0000 0000
SP	0000 0111
TCON	0000 0000
THO, TH1	0000 0000
TLO, TH1	0000 0000
TLO, TL1	0000 0000
TMOD	0000 0000

The reset state of the port pins is maskprogrammable and can therefore be defined by the user. The standard reset value for port P0-P3 is 1111 1111.

The reset input to the 80CL51 is RST pin 9. A Schmitt trigger qualifies the input for noise rejection. The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle.

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by generating an internal reset. Port pins adopt their reset state immediately after RST goes HIGH. During reset ALE and PSEN are held HIGH.

The external reset is asynchronous to the internal clock. The RST pin is sampled during State 5, Phase 2 of every machine cycle. After a HIGH is detected at the RST pin, an internal reset is repeated every cycle until RST goes LOW.

The internal RAM is not affected by reset. When V_{DD} is turned on the RAM contents are indeterminate.

1.8.1 Power-on reset

The 80CL51 contains on-chip circuitry which switch the port pins to the customer defined logic level as soon as V_{DD} exceeds 1.3V. As soon as the minimum supply voltage is reached, the oscillator will start up. However, to ensure that the oscillator is stable before the controller starts, the clock


signals are gated away from the CPU for a further 1536 oscillator periods.


A hysteresis of approximately 50 mV at a typical power-on switching level of 1.3 V will ensure correct operation.


An automatic reset can be obtained at power-on by connecting the RST pin to V_{DD} via a 10µF capacitor. At power-on, the voltage on the RST pin is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor discharges through the internal resistor R_{RST} to ground. The larger the capacitor, the more slowly V_{RST} decreases V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.

2.0 INSTRUCTION SET (see page 25)

The 80CL51 uses a powerful instruction set which permits the expansion of on-chip CPU peripherals and optimizes byte efficiency and execution speed. Assigned opcodes add new high-power operation and permit new addressing modes. The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 12 MHz oscillator, 64 instructions execute in 1µS and 45 in 2µS. Multiply and divide instructions execute in 4µs.







80CL51

INSTRUCTION SET

M	BYTES DESCRIPTION /CYCLES		OPCODE (HEX.)	
Arithmetic	Operations	-1		- 1
ADD	A,Rr	Add register to A	1 1	2S*
ADD	A,direct	Add direct byte to A	2 1	25
ADD	A@R	Add indirect RAM to A	1 1	26, 27
ADD	A,#data	Add immediate data to A	1 1	24
ADDC	A,Rr	Add register to A with carry flag	1 1	3*
ADDC	A,direct	Add direct byte to A with carry flag	2 1	35
ADDC	A,@R	Add indirect RAM to A with carry flag	1 1	36, 37
ADDC	A,#data	Add immediate data to A with carry flag	2 1	34
SUBB	A,Rr	Subtract register from A with borrow	1 1	9*
SUBB	A,direct	Subtract direct byte from A with borrow	2 1	95
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1 1	96, 97
SUBB	A,#data	Subtract immediate data from A with borrow	2 1	94
INC	Α	Increment A	1 1	04
INC	Rr	Increment register	1 1	0*
INC	direct	Increment direct byte	2 1	05
INC	@R	Increment indirect RAM	1 1	06, 07
DEC	Α	Decrement A	1 1	14
DEC	Rr	Decrement register	1 1	1*
DEC	direct	Decrement direct byte	2 1	15
DEC	@R	Decrement indirect RAM	1 1	16, 17
INC	DPTR	Increment data pointer	1 2	A3
MUL	AB	Multiply A & B	1 4	A4
DIV	AB	Divide A by B	1 4	84
DA	Α	Decimal adjust A	1 1	D4
Logic Ope	rations	A CONTRACTOR OF THE CONTRACTOR		
ANL	A,Rr	AND register to A	1 1	5*
ANL	A,direct	AND direct byte to A	2 1	55
ANL	A@R	AND indirect RAM to A	1 1	56,57
ANL	A,#data	AND immediate data to A	2 1	54
ANI	direct,A	AND A to direct byte	2 1	52
ANL	direct,#data	AND immediate data to direct byte	3 2	53
ORL	A,Rr	OR register to A	1 1	4*
ORL	A,direct	OR direct byte to A	2 1	45
ORL	A,@Ri	OR indirect RAM to A	1 1	46, 47
ORL	A,#data	OR immediate data to A	2 1	44
ORL	direct.A	OR A to direct byte	2 1	42
ORL	direct,#data	OR immediate data to direct byte	3 2	43
XRL	A,Rr	Exclusive-OR register to A	1 1	6 *
XRL	A,direct	Exclusive-OR direct byte to A	2 1	65
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1 1	66, 67
XRL	A,#data	Exclusive-OR immediate data to A	2 1	64
XRL	direct,A	Exclusive-OR to direct byte	2 1	62
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3 2	63
CLR		•	1 1	63 E4
OLH	Α	Clear A	I 1	E4

80CL51

INSTRUCTION SET (Continued)

M	NEMONC	DESCRIPTION		TES CLES	OPCODE (HEX.)
ogic Oper	ations (Continued)		<u>-</u>		
CPL	A .	Complement A	1	1	F4
RL	Α	Rotate A left	1	1	23
RLC	Α	Rotate A left through the carry flag	1	1	33
RR	Α	Rotate A right	1	1	03
RRC	Α	Rotate A right throught the carry flag	1	1	13
SWAP	Α	Swap nibbles within A	1	1	C4
ata transf	er				
MOV*	A,Rr	Move register to A	1	1	E*
MOV	A,direct	Move direct byte to A	2	1	E5
MOV	A@R	Move indirect RAM to A	1	1	E6, E7
MOV	A,#data	Move immediate data to A	2	1	74
MOV	Rr,A	Move A to register	1	1	F*
MOV	Rr,direct	Move direct byte to register	2	2	A*
MOV	Rr,#data	Move immediate data to register	2	1	7*
MOV	direct,A	Move A to direct byte	2	1	F5
MOV	direct,Rr	Move register to direct byte	2	2	8*
MOV	direct, direct	Move direct byte to direct	3	2	85
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2	86, 87
MOV	direct,#data	Move immediate data to direct byte	3	2	75
MOV	@Ri,A	Move A to indirect RAM	1	1	F6, F7
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2	A6, A7
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1	76, 77
MOV	DPTR,#data16	Load data pointer with a 16-bit constant	3	2	90
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1	2	93
MOVC	A,@A+PC	Move code byte relative to PC to A	1	2	83
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1	2	E3, E3
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1	2	E0
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1	2	F2, F3
MOVX	@DPTR,A	MOV A to external RAM (1 6-bit address)	1	2	F0
PUSH	direct	Push direct byte onto stack	2	2	C0
POP	direct	Pop direct byte from stack	2	2	DO
XCH	A,Rr	Exchange register with A	1	1	C*
XCH	A,direct	Exchange direct byte with A	2	1	C5
XCH	A,@Ri	Exchange indirect RAM with A	1	1	C6, C7
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1	1	D6, D7

80CL51

INSTRUCTION SET (Continued)

M	MNEMONIC DESCRIPTION		BYTES /CYCLES	OPCODE (HEX.)
Bit-Operati	ons			
CLR	С	Clear carry flag	1 1	СЗ
CLR	bit	Clear direct bit	2 1	C2
SETB	С	Set carry flag	1 1	DЗ
SETB	bit	Set direct bit	2 1	D2
CPL	С	Complement carry flag	1 1	В3
CPL	bit	Complement direct bit	2 1	B2
ANL	C,bit	AND direct bit to carry flag	2 2	82
ANL	C,/bit	AND direct bit to carry flag	2 2	В0
ORL	C bit	OR direct bit to carry flag	2 2	72
ORL	C /bit	OR complement of direct bit to carry flag	2 2	A0
MOV	C,bit	Move direct bit to carry flag	2 1	A 2
MOV	bit,C	Move carry flag to direct bit	2 2	92
Program ar	nd Machine Contro	ol		
ACALL	addr11	Absolute subroutine call	2 2	**1add
LCALL	addr16	Long subroutine call	3 2	12
RET		Return from subroutine	1 2	22
RETI	addr11	Return from interrupt	1 2	32
AJMP	addr16	Absolute jump	2 2	**1add
LJMP	rel	Long jump	3 2	02
SJMP	rel	Short jump (relative address)	2 2	80
JMP	@A+DPTR	Jump indirect relative to the DPTR	1 2	73
JZ	rel	Jump if A is zero	2 2	60
JNZ	rel	Jump if A is not zero	2 2	70
JC	rel	Jump if carry flag is set	2 2	40
JNC	rel	Jump if no carry flag	2 2	50
JB	bit,rel	Jump if direct bit is set	3 2	20
JNB	bit,rel	Jump if direct bit is not set	3 2	30
JBC	bit,rel	Jump if direct bit is set and clear bit	3 2	10
CJNE	A,direct ,rel	Compare direct to A and jump if not equal	3 2	B5
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3 2	B4
CJNE	Rr,#data,rel	Compare immediate to reg. and jump if not equal	3 2	В*
CJNE	@Ri,#data,rel	Compare immediate to ind. and jump if not equal	3 2	B6, B7
DJNZ	Rr,rei	Decrement register and jump if not zero	2 2	D*
DJNZ	direct,rel	Decrement direct and jump if not zero	3 2	D5
NOP		No operation	1 1	00

NOTES:

Data addressing modes:

Rr

Working register R0 - R7
128 internal RAM locations and any special function register (SFR)
Indirect internal RAM location addressed by register R0 or R1.

direct @Ri

#data 8-bit constant included in instruction Direct constant included in instruction

addr16 16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64K-byte program memory

aduless space.

I1-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.

Signed (two's complement) 8-bit offset byte. Used by SMJP and all conditional jumps. Range is -128 to +128 bytes relative to first byte of the following instruction. addr11

re

Hexadecimal opcode cross-reference

^{:8, 9,} A, B, C, D, E, F.

80CL51

** :11, 31, 51, 71, 91, B1, D1, F1.
*** :01, 21, 41, 61, 81, A1, C1, E1.
3.0 RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Supply voltage (pin 40)	V_{DD}	-0.5	+ 6.5	٧
All input voltages	V _I	-0.5	V _{DD} +0.5	٧
DC current into any input or output	I _I , I _O	-	5	mA
Total power dissipation	Ртот	-	300	mW
Storage temperature range	T _{STG}	-65	+150	°C
Operating ambient temperature range	T _{AMB}	-40	+85	°C
Operating junction temperature	TJ	_	125	°C

80CL51

4.0 DC CHARACTERISTICS

 $V_{SS} = 0V$; $T_{AMB} = -40$ to +85°C; all voltages with respect to V_{SS} unless otherwise specified.

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{SS} = 0V	V _{DD}	1.8	-	6.0	V
RAM retention in power down mode		V _{DD}	1.0	-	T -	V
Supply current operating (note 1)						
OSC 1 option	f _{clk} = 32 KHz V _{DD} = 1.8V T _{AMB} - 25°C	I _{DD}	-	-	50	μА
OSC 2 option	f _{clk} = 3.58 MHz V _{DD} = 3V	I _{DD}	-	-	2.5	mA
OSC 3 option	f _{clk} = 12 MHz V _{DD} = 5V	I _{DD}	-	-	18	mA
Idle Mode (Note 2)						
OSC 1 option	f _{clk} = 32 KHz V _{DD} = 1.8V T _{AMB} = 25°C	I _{DD}	-	-	25	μА
OSC 2 option	f _{clk} = 3.58 MHz V _{DD} = 3V	I _{DD}	-	-	1.0	mA
OSC 3 option	$f_{clk} = 12 MHz$ $V_{DD} = 5V$	I _{DD}	-	-	7.5	mA
Power down (note 3)	V _{DD} = 1.8V, T _{AMB} = 25°C	I _{PD}	-		10	μА
Inputs						
Input voltage LOW		V _{IL}	V _{SS}	-	0.3V _{DD}	٧
Input voltage HIGH		V _{IH}	0.7V _{DD}	-	V _{DD}	v
Input current logic 0 (Port 1, 2, 3)	$V_{DD} = 5V, V_{IN} = 0.4V$ $V_{DD} = 2.5V, V_{IN} = 0.4V$	1 ₁₁ _	-	-	100 50	μ Α μ Α
Input current logic 1 to 0 transition (Port 1, 2, 3)	$V_{DD} = 5V, V_{IN} = V_{DD}/2$ $V_{DD} = 2.5V, V_{IN} = V_{DD}/2$	I _{TL}	-	-	1.0 500	mA μA
Input leakage current (Port 0, EA)	V _{SS} < V _I < V _{DD}	+/I _{IL}	-	-	10	μА
Outputs						
Output sink current LOW	$V_{DD} = 5V, V_{OL} = 0.4V$ $V_{DD} = 2.5V, V_{OL} = 0.4V$	l _{OL}	1.6 0.7	-	-	mA
Output source current HIGH (push-pull options only)	$V_{DD} = 5V$ $V_{OH} = V_{DD} -0.4V$	-lo _H	1.6	-	-	mA
	$V_{DD} = 2.5V$ $V_{OH} = V_{DD} - 0.4V$	-1он	0.7			mA
RST pull-down resistor		R _{RST}	10	_	200	kΩ

NOTES:

- The operating supply current is measured with all output pins disconnected; XTAL 1 driven with t_r = t_f = 10ns; V_{IL} = V_{SS}; V_{IH} = V_{DD}; XTAL 2 not connected; EA = RST = Port 0 = V_{DD}; all open drain outputs connected to V_{SS}.
- The idle mode supply current is measured with all output pins disconnected; XTAL 1 driven with t_f = t_f = 10ns; V_{IL} = V_{SS}. XTAL 2 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}; all open drain outputs connected to V_{SS}.
- 4. The power-down current is measured with all output pins disconnected; XTAL 1 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}; all open drain outputs connected to V_{SS}.

80CL51

5.0 AC CHARACTERISTICS

 V_{DD} = 5 V; V_{SS} = 0V; T_{amb} = -40 to +85°C; C_L = 50 pF for Port 0, ALE and PSEN; C_L = 40 pF for all other outputs, unless otherwise specified.

PROGRAM MEMORY (See Figure 28)


				VARIABLE	CLOCK
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
ALE pulse duration	t _L L	2T _{CK} -40	-	-	ns
Address set-up time to ALE	tal	T _{CK} -40	-	- 1	ns
Address hold time to ALE	t _{LA}	T _{CK} -35	-	-	ns
Time from ALE to control pulse PSEN	t _L c	T _{CK} -25	-	-	ns
Time from ALE to valid instruction input	t _{LIV}	-	-	4T _{CK} -100	ns
Control pulse duration PSEN	tcc	3T _{CK} -35	-	-	ns
Time from PSEN to valid instruction input	tciv	-	-	3T _{CK} -125	ns
Input instruction hold time after PSEN	tcı	0	-	1 - 1	ns
Input instruction float delay after PSEN	t _{CIF}	-	-	T _{CK} -20	ns
Address to valid instruction input	t _{AIV}	-	-	5T _{CK} -115	ns
Address float time to PSEN	t _{AFC}	0	+	-	ns


EXTERNAL DATA MEMORY (See Figures 29 and 30)


				VARIABLE CLO	
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
RD pulse duration	t _{RR}	6T _{CK} -100	-	-	ns
WR pulse duration	tww	6T _{CK} -100	-	-	ns
Address hold time after ALE	t _{LA}	T _{CK} -35	-	-	ns
RD to valid data input	t _{RD}	T _{CK} -35	-	5T _{CK} -165	ns
Data float delay after RD	t _{DFR}	-	-	2T _{CK} -70	ns
Time from ALE to valid data input	t _{LD}	-	-	8T _{CK} -150	ns
Address to valid data input	t _{AD}	-	-	9T _{CK} -165	ns
Time from ALE to RD and WR	t _{LW}	3T _{CK} -50	-	3T _{CK} +50	ns
Time from address to RD and WR	t _{AW}	4T _{CK} -130	-	-	ns
Time from RD or WR HIGH to ALE HIGH	twhLH	T _{CK} -40	-	T _{CK} -40	ns
Data valid to WR transition	t _{DWX}	T _{CK} -60	=	-	ns
Data set-up time before WR	t _{DW}	T _{CK} -150	-	-	ns
Data hold time after WR	t _{WD}	T _{CK} -50	-	-	ns
Address float delay after RD (note 1)	twafr	-	-	12	ns

NOTE:

Interfacing the 80CL51 to devices with float times up to 75 ns is permitted. This limited bus connection will not cause damage to Port 0 drivers.










80CL51

6.0 CHARACTERISTICS CURVES







80CL32/80CL52

DESCRIPTION

The 80CL52 is manufactured in an advanced CMOS technology. The instruction set of the 80CL52 is based on that of the 8051. The 80CL52 is an 8-bit general purpose microcontroller especially suited for cordless telephone applications. The device has low power consumption and a wide range of supply voltage. For emulation purposes, the 85CL781 (Piggy-back version) with 256 bytes of RAM is recommended. The 80CL52 has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. The 80CL52 also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte, and 16 three-byte.

FEATURES

- Full static 80C51 CPU
- 8-bit CPU, ROM, RAM, I/O in a single package
- 8K x 8 ROM, expandable externally to 64K bytes
- 256 bytes RAM, expandable externally to 64K bytes
- Four 8-bit ports, 32 I/O lines
- Three 16-bit timer/event counters
- External memory expandable up to 128K, external ROM
- up to 64K and/or RAM up to 64K
- On-chip oscillator suitable for RC, LC, quartz crystal or ceramic resonator
- Fourteen source, fourteen vector interrupt structure with two priority levels

- Full duplex serial UART
- Enhanced architecture with:
 - non-page oriented instructions
 - direct addressing
 - four eight byte RAM register banks
- stack depth limited only by available internal RAM (max. 256 bytes)
- multiply, divide, subtract and compare instructions
- Power-down and IDLE instructions
- · Wake-up via external interrupts at Port 1
- Single supply voltage of 1.8 V to 6.0 V
- Frequency range of 32 kHz to 12 MHz
- Very low current consumption
- Operating temperature range: -40 to +85 °C


ORDERING INFORMATION

PHILIPS PA NUMBER PA	RT ORDER RT MARKING		TH AMERICA ³ R NUMBER	TEMPERATURE RANGE °C		DRAWING
ROMiess	ROM	ROMless	ROM	AND PACKAGE	FREQUENCY	NUMBER
P80CL32HFP	P80CL52HFP	P80CL32HFP N	P80CL52HFP N	-40 to +85 40-Pin Plastic DIP1	32KHz to 12MHz	SOT129
P80CL32HFH	P80CL52HFH	P80CL32HFH B	P80CL52HFH B	-40 to +85 44-Pin Plastic QFP ²	32KHz to 12MHz	SOT205

NOTES:

- DIP = Dual In-line Package
 QFP = Quad Flat Pack
- 3. Parts ordered by the Philips North America part number will be marked with the Philips part marking.

PIN CONFIGURATIONS



January 1993 217

80CL32/80CL52

PIN DESCRIPTIONS


PIN	DESIGNATION	FUNCTION
40 41 42 43 44 1 2	P1.0/INT2/T2 P1.1/INT3/T2EX P1.2/INT4 P1.3/INT5 P1.4/INT6 P1.5/INT7 P1.6/INT8 P1.7/INT9	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 1 output buffer can sink/source 4 LS TTL loads. As inputs, Port 1 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pullups. Port 1 also serves the alternative functions INT2 to INT9, and Timer T2 external input.
4	RST	Reset: A high level on this pin for two machine cycles while the oscillator is running resets the device.
5, 7-13	P3.0-P3.7	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pull-ups.
5	P3.0/RXD/data	RXD/data: serial port receiver data input (asynchronous)or data input/output (synchronous)
7	P3.1/TXD/clock	TXD/clock: serial port transmitter data output (asynchronous) or clock output (synchronous)
8	P3.2/INT0	INTO: External interrupt 0.
9	P3.3/INT1,	INT1: External interrupt 1.
10	P3.4/T0	T0: Timer 0 external input.
11	P3.5/T1	T1: Timer 1 external input.
12	P3.6/WR	WR: External data memory write strobe.
13	P3.7/RD	RD: External data memory read strobe.
14	XTAL2	Crystal output: output of the inverting amplifier of the oscillator. Left open when external clock is used.Crystal input: input to the inverting amplifier of the oscillator, also the input for an externally generated clock source.
15	XTAL1	Crystal Input: Input to the inverting amplifier of the oscillator; also the input for an externally generated clock source.
16	V _{SS}	Ground: Circuit ground potential.
17	Test / V _{SS}	Test input: must be connectd to V _{SS} or left open.
18-25	P2.0-P2.7	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 16-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri). Port 2 emits the contents of the P2 Special Function Register.
26	PSEN	Program store enable output: read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped.
27	ALE	Address Latch Enable: output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes.
29	EA	External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 1FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter.
30-37	P0.0-P00.7	Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic 1s.Power supply
38	V _{DD}	Power supply.

218


January 1993

80CL32/80CL52

BLOCK DIAGRAM



FUNCTIONAL DIAGRAM



January 1993 219

80CL32/80CL52

1.0 FUNCTIONAL DESCRIPTION

General

The 80CL52 is a stand-alone high-performance CMOS microcontroller designed for use in real-time applications standard as instrumentation, industrial control, intelligent computer peripherals and consumer products.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64K bytes of program memory and/or up to 64K bytes of data storage.

The 80CL52 contains a non-volatile 8K byte x 8 read-only program memory; a static 256 byte x 8 read/write data memory; 32 I/O lines; three 16-bit timer/event counters; a fourteen-source two priority-level, nested interrupt structure and on-chip oscillator and timing circuit.

The device has two software selectable modes of reduced activity for power reduction; IDLE and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial I/O and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

In addition, the device provides a standard UART serial interface.

CPU timing

A machine cycle consists of a sequence of 6 states. Each state time lasts for two oscillator periods, thus a machine cycle takes 12 oscillator periods or 1 ms if the oscillator frequency is 12 MHz.

Note: This datasheet covers only the special features of the 80CL52. For details on the 80CL52 core and the I²C-bus functions see the user manual:

SINGLE-CHIP 8-BIT MICROCONTROLLER (USER MANUAL)

The MAB8051/C51 microcontroller family.

1.1 Memory organization

The 80CL52 has a 8K Program Memory (ROM) plus 256 bytes of Data Memory (RAM) on board. The device has separate address spaces for Program and Data Memory (see Figure 1). Using Ports P0 and P2, the 80CL52 can address up to 64K bytes of external memory. The CPU generates both

read and write signals (RD and WR) for external Data Memory accesses, and the read strobe (PSEN) for external Program Memory.

1.1.1 Program Memory

The 80CL52 contains 8K bytes of internal ROM. After reset the CPU begins execution at location 0000H. The lower 8K bytes of Program Memory can be implemented in either on-chip ROM or external Memory. If the EA pin is strapped to V_{DD}, then program memory fetches from addresses 000H through 1FFFH are directed to the internal ROM. Fetches from addresses 2000H through FFFFH are directed to external ROM. Program counter values greater than 1FFFH are automatically addressed to external memory regardless of the state of the EA pin.

Please note that the first version of 80CL52 does not support automatic memory switching for addresses greater than 1FFFH. For customers using more than 8k byte memory it is recommended to work in external mode only. The automatic memory switching will be supported by a second version of 80CL52, becoming available in the 2nd half of 1993.

1.1.2 Data Memory

The 80CL52 contains 256 bytes of internal RAM and 32 Special Function Registers (SFR). Figure 1 shows the internal Data Memory space divided into the Lower 128, the Upper 128, and the SFR space. Internal RAM locations 0-127 are directly and indirectly addressable. Internal RAM locations 128-255 are only indirectly addressable. The special function register locations 128-255 are only directly addressable.

1.1.3 Special Function Registers

The upper 128 bytes are the address locations of the SFRs. Figure 3 shows the Special Function Register (SFR) space. SFRs include the port latches, timers, peripheral control, serial I/O registers, etc. These registers can only be accessed by direct addressing. There are 128 bit addressable locations in the SFR address space (SFRs with addresses divisible by eight).

1.1.4 Addressing

The 80CL52 has five methods for addressing source operands:

- Register

- Direct
- Register-Indirect
- Immediate
- Base-Register-plus
 - Index-Register-indirect

The first three methods can be used for addressing destination operands. Most instructions have a "destination/source" field that specifies data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addressing is as follows:

- Registers in one of the four register banks through register, direct or indirect.
- Internal RAM (256 bytes) through direct or register-indirect.
- Special Function Register through Direct.
- External data memory through Register-Indirect
- Program memory look-up tables through Base-Register-plus index-Register-indirect.

1.2 I/O Facilities

1.2.1 Ports


The 80CL52 has 32 I/O lines treated as 32 individually addressable bits or as four parallel 8-bit addressable ports. Port 0, 1, 2 and 3 perform the following alternate functions:


 Port 0: provides the multiplexed low-order address and data bus for expanding the device with standard memories and peripherals.

- Port 1:

- (1) provides the inputs for the external interrupts INT2 / INT9.
- (2) External counter/capture of Timer 2
- Port 2: provides the high-order address when expanding the device with external program
- Port 3: pins can be configured individually to provide:
 - (1) external interrupt request inputs
 - (2) counter input
 - (3) control signals to read and write to external memories
 - (4) UART input and output


80CL32/80CL52






January 1993 221

80CL32/80CL52



80CL32/80CL52



January 1993 223

80CL32/80CL52

0To enable a Port 3 pin alternate function, the Port 3 bit latch in its SFR must contain a logic 1

Each port consists of a latch (Special Function Registers P0 to P3), an output driver and an input buffer. Ports 1,2,3 have internal pull-ups. Figure 4(a) shows that the strong transistor p1 is turned on for only 2 oscillator periods after a 0-to-1 transition in the port latch. When on, it turns on p3 (a weak pull-up) through the inverter. This inverter and p3 form a latch which hold the 1. In Port 0 the pull-up p1 is only on when emitting 1s for external memory access. Writing a 1 to a Port 0 bit latch leaves both output transistors switched off so the pin can be used as a high-impedance input.

1.2.2 Port Options

Thirty of the 32 parallel port pins may be individually configured with one of the following options (see Figure 4). Please note

that the options of port P1.6/P1.7 are fixed to 2S (open drain) on the first version of 80CL52. A second version of 80CL52 will become available in the 2nd half of 1993, where all options can be chosen for port P1.6/P1.7.

Option 1: Standard Port; quasi-bidirectional I/O with pull-up. The strong booster pull-up p1 is turned on for two oscillator periods after a 0-to-1 transition in the port latch (see Figure 4(a)).

Option 2: **Open drain**; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)). This option does not include the internal protection diode against V_{DD} for port P1.6 and P1.7.

Option 3: Push-Pull; output with drive capability in both polarities. Under this option, pins can only be used as outputs (see Figure 4(b)).


The definition of port options for port 0 is slightly different. Two cases have to be examined. First, accesses to external memory (EA=0 or access above the built-in memory boundary), second, I/O accesses.

External Memory Accesses

Option 1: True 0 and 1 are written as address to the external memory (strong pull-up is used).

Option 2: An external pull-up resistor is needed for external accesses.

Option 3: Not allowed for external memory accesses as the port can only be used as output.



80CL32/80CL52

I/O Accesses:

Option 1: When writing a 1 to the port-latch, the strong pull-up p1 will be on for 2 oscillator periods. No weak pull-up exists. Without an external pull-up, this option can be used as a high-impedance input.

Option 2: Open drain; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)).

Option 3: Push-Pull; output with drive capability in both polarities. Under this option, pins can only be used as outputs.

Option S: SET; after reset this pin will be initialized HIGH.

Option R: RESET; after reset this pin will be initialized LOW.

1.3 Timer/event counter

The 80CL52 contains three 16-bit Timer/Counter registers; Timer 0, Timer 1 and Timer2 which can perform the following functions:

- Measure time intervals and pulse durations
- Count events
- Generate interrupts requests

Timer 0 and Timer 1 can be independently programmed to operate as follows:

- Mode 0; 8-bit timer or counter with divide-by-32 prescaler
- Mode 1; 16-bit time-interval or event
- Mode 2; 8-bit time interval or event counter with automatic reload upon overflow
- Mode 3; Timer 0 establishes TL0 and TH0 as two separate counters.

In the "Timer" function, the register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the countrate is 1/12 of the oscillator frequency.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure a given level is sampled, it should be held for at least one full machine cycle.

1.3.1 Timer 2

Timer 2 is a 16-bit Timer/Counter. Like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2

in the Special Function Register T2CON (Figure 5). It has three operating modes: "capture", "auto-load" and "baud rate generator", which are selected by bits in T2CON as shown in Table 1.

Table 1 Timer 2 Operating Modes

RTCLK	CP/RLS	TR2	Mode				
0	0	1	16-bit Auto-Reload				
0	1	1	16-bit Capture				
1	Х	1	Baud Rate Generator				
X	Х	0	(off)				

In the Capture Mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2=1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt. The Capture Mode is illustrated in Figure 6.

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2=0, then when Timer 2 rolls over it not only set TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2=1, the Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXE2

The auto-relaod mode is illustrated in Figure 7.

The baud rate generator mode is selected by RTCLK=1. It will be described in conjunction with the serial port.

Conversion already in progress is aborted when the Power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the Idle mode.

1.4 Idle and Power-down operation

Idle mode operation permits the interrupt, serial ports, timer blocks continue functioning while the clock to the CPU is halted.

The following functions remain active during ldle mode. These functions may generate an interrupt or reset and thus end the ldle mode.

- Timer 0, Timer 1, Timer 2
- SIO

Bit

Symbol

- External interrupt

The Power-down operation freezes the oscillator. The Power-down mode can only be activated by setting the PD bit in the PCON register.

1.4.1 Power control register (PCON)

These special modes are activated by software via the Special Function Register PCON. Its hardware address is 87H. [PCON is not bit addressable.]

7	6	5	4	3	2	1	0
EA	-	ES1	ES0	ET1	EX1	ETO	EX0

PCON 7 SMOD. Double Baud rate bit. When

Function

FOON.7 SWOD	set to logic 1 the baud rate is doubled when the serial port SIO0 is being used in modes 1, 2, or 3.
PCON.6	(reserved)
PCON.5	(reserved)
PCON.4	(reserved)
PCON.3 GF1	General-purpose flag bit
PCON.2 GF0	General-purpose flag bit
PCON.1 PD	Power-down bit. Setting this bit activates Power-down mode.
PCON.0 IDL	Idle mode bit. Setting this

If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (0XX00000).

bit activates the Idle mode

1.4.2 Power-down mode

The instruction setting PCON.1 is the last executed prior to going into the Power-down mode. In Power-down mode the oscillator is stopped. The contents of the on-chip RAM and SFRs are preserved. The port pins output the values held by their respective SFRs. ALE and PSEN are held LOW.


1.4.3 Wake-up mode

Setting the PD flag in the PCON register forces the controller into the Power-down mode. Setting this flag enables the controller to be woken-up from the Power-down mode with either the external interrupts INT2 / INT9, or a reset operation.


January 1993 225


80CL32/80CL52

		NOD				
		MSB LSB				
		TF2 EXF2 GF2 RTCLK EXEN2 TR2 C/TZ CP/RIZ				
		SM0 SM1 Mode Description Baud Rate				
		0 0 shift register fosc/ 12				
		0 1 1 8-bit UART variable				
		1 0 2 9-bit UART fosc/64 or fosc/32				
		1 1 3 9-bit variable UART				
Symbol TF2	Position T2CON	Name and significance Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1.				
EXF2	T2CON	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN = 1. When Timer 2 interrupt is enabled, EXF2 — 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software.				
RTCLK	T2CON.4	Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive and transmit clock in modes 1 and 3. TLCK = 0 causes Timer 1 overflows to be used for the receive and transmit clock.				
EXEN2	T2CON.3	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.				
TR2	T2CON.2	Start/stop control for Timer 2. A logic 1 starts the timer.				
с/т2	T2CON.1	Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered)				
C/RL2	T2CON.1	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.				
GF2		General purpose flag bit				
		Figure 5. T2CON: Timer/Counter 2 Control Register				



80CL32/80CL52





The wake-up operation after power-down in this controller has two basic approaches:

1.4.3.1 Wake-up using INT2 / INT9

If INT2 to INT9 are enabled, the 80CL52 can be woken-up from power-down mode with the external interrupts. To ensure that the oscillator is stable before the controller restarts, the internal clock will remain inactive for 1536 oscillator periods. This is controlled by an on-chip delay counter.

1.4.3.2 Wake-up using RESET

To wake-up the 80CL52 the RESET pin has to be kept HIGH for a minimum of 24 periods. The on-chip delay counter is inactive. The user has to ensure that the oscillator is stable

before any operation is attempted. Figure 8 illustrates the two possibilities for wake-up.

1.4.4 Idle mode

The instruction that sets PCON.0 is the last instruction executed in the normal operating mode before Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during Idle mode. The status of the external pins during Idle mode is shown in Table 1.

There are two methods used to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following the return-from-interrupt instruction RETI, the next instruction to be executed will be the one which follows the instruction that wrote a logic 1 to PCON.0.

Flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during Idle mode. For example, the instruction that writes to

January 1993 227

80CL32/80CL52

PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.

The second method of terminating the Idle mode is with an external hardware reset. Since the oscillator is still running, the hardware reset is required to be active for two machine cycles (24 oscillator periods) to complete the reset operation.

Reset redefines all SFRs, but does not affect the on-chip RAM.

In the Power-down mode, V_{DD} may be reduced to minimize power consumption. However, the supply voltage must not be reduced until Power-down mode is active, and must be held active until the oscillator has restarted and stabilized

The status of the external pins during Idle and Power-down mode is shown in Table 2. If the Power-down mode is activated whilst accessing external memory, port data held in the Special Function Register P2 is restored to Port 2. If the data is a logic 1, the port pin is held HIGH during the Power-down mode by the strong pull-up transistor p1 (see Figure 4(a)).

1.5 Standard serial interface SIO0: UART

This serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed at Special Function Register SOBUF. Writing to SOBUF loads the transmit register, and reading SOBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud is fixed at 1/12 the oscillator frequency.

Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses S0BUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

1.5.1 Multiprocessor communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave

will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

1.5.2 Serial port control register

The serial port control and status register is the Special Function Register SOCON, shown in Figure 9. The register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

Baud Rates

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12. The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate = (2^{SMOD} /64)(Oscillator Frequency)

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow

Using Timer 1 to generate baud rates
When Timer 1 is used as the baud rate
generator, the baud rates in Modes 1 and 3
are determined by the Timer 1 overflow rate
and the value of SMOD as follows:


Modes 1,3 Baud Rate = (2^{SMOD} /32)(Timer 1 Overflow Rate)

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In most typical applications, it is configured for "timer operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Table 2. Status of the External Pins During Idle and Power-down Mode

			•				
MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle (1)	internal	1	1	Port Data	Port Data	Port Data	Port Data
Idle (1)	external	1	1	Floating	Port Data	Address	Port Data
Power-down	internal	0	0	Port Data	Port Data	Port Data	Port Data
Power-down	external	0	0	Floating	Port Data	Port Data	Port Data

80CL32/80CL52



Where SM0, SM1 specify the serial port mode, as follows:

SMO	SM1	Mode	Description	Baud Rate
0	0	0	shift register	fosc/ 12
0	1	1	8-bit UART	variable
1	0	2	9-bit UART	fosc/64 or fosc/32
1	1	3	9-bit variable UART	

- SM2

Enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1 then RI will not be activated if the received 9th data bit (RB8) is 0. In Mode 1, if SM2=1 then R1 will not be activated if a valid stopbit was not received. In Mode 0, SM2 should be 0.

-REN

Enables serial reception. Set by software to enable reception. Clear by software to disable reception.

-TB8

Is the 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

-RRS

In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, it SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.

-TI

Is transmit interrupt flag. Set by hardware at the end of the 8th time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.

-RI

Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or haltway through the stop bit time in the other modes, in any serial reception except (see SM2). Must be cleared by software.

Figure 9. Serial Port control (SCON) Register

Mode 1, 3 Baud Rate = $\{(2^{SMOD}/32) \times (Oscillator Frequency)\} / \{12 \times (256 - (TH1))\}$

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Table 2 lists various commonly used baud rates and how they can be obtained from Timer 1.

Using Timer 2 to generate baud rates

Timer 2 is selected as the baud rate generator by setting RTCLK in T2CON (Figure 10). Setting RTCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 10.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

Now, the baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate as follows:

Modes 1,3 Baud Rate = (Timer 2 Overflow Rate) / 16

The Timer can be configured for either "timer" or "counter" operation. In the most typical applications, it is configured for "timer" operation (C/T2 = 0). "Timer" operation is a little different for Timer 2 when it's being used as a baud rate generator. Normally, as a timer is would increment every machine cycle (thus at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (thus at 1/2 the oscillator frequency). In that case the baud rate is given by the formula.

Modes 1,3 Baud Rate = (Oscillator Frequency) / {32 x (65536 - (RCAP2H, RCAP2L)}

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 10. This Figure is valid only if RTCLK =


1 in T2CON. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Therefore, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt, if desired.

It should be noted that when Timer 2 is running (TR2 = 1) in "timer" function in the baud rate generator mode, one should not try to read or write TH2 or TL2. Under these conditions the Timer is being incremented every state time, and the results of a read or write may not be accurate. The RCAP registers may be read, but shouldn't be written to, because a write might overlap a reload and cause write and/or reload errors. Turn the Timer off (clear TR2) before accessing the Timer 2 or RCAP register, in this case

80CL32/80CL52

Table 3. Timer 1 Generated Commonly Used Baud Rates

				TIMER 1		
BAUD RATE	f _{osc}	SMOD	C/T	MODE	RELOAD VAIUE	
Mode 0 Max: 1 MHz	12 MHz	x	х	×	x	
Mode 2 Max: 375 K	12 MHz	1	x	×	x	
Modes 1,3: 62.5 K	12 MHz	1	0	2	FFH	
19.2 K	11.059 MHz	1	0	2	FDH	
9.6 K	11.059 MHz	0	0	2	FDH	
4.8 K	11.059 MHz	0	0	2	FAH	
2.4 K	11.059 MHz	0	0	2	F4H	
1.2 K	11.059 MHz	0	0	2	E8H	
137.5 K	11.986 MHz	0	0	2	1DH	
110	6 MHz	0	0	2	72H	
110	12 MHz	0	0	1	FEEBH	



80CL32/80CL52

1.6 Interrupt system

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. The 80CL52 acknowledges interrupt requests from fourteen sources as follows:

- INTO through INT9
- Timer 0, Timer 1, and Timer 2
- UART

1.6.1 External interrupts INT2 / INT9


Port 1 lines serve an alternative purpose as seven additional interrupts INT2 to INT9. When enabled, each of these lines may "wake-up" the device from Power-down mode. Using the IX1 register, each pin may be initialized to either active HIGH or LOW. IRQ1 is the interrupt request flag register. Each flag, if the interrupt is enabled, will be set on an interrupt request but must be cleared by software, i.e. via the interrupt software or when the interrupt is disabled.


Each interrupt vectors to a separate location in program memory for its service routine. Each

231

source can be individually enabled or disabled by corresponding bits in the Interrupt Enable Registers (IE, IEO). The priority level is selected via the Interrupt Priority register (IPO, IP1). All enabled sources can be globally disabled or enabled.

The port 1 interrupts are level sensitive. A port 1 interrupt will be recognized when a level (HIGH or LOW depending on Interrupt Polarity Register IX1) on P1x is held active for at least one machine cycle. The Interrupt Request is not served until the next machine cycle.





January 1993

80CL32/80CL52

Interrupt enable register IEN0, IEN1 IEN0 (A8H)

EA	ET2	ES1	ES0	ET1	EX1	ET0	EX0	
Bit	s	ymbol		Fi	ınctic	n		
IENO.		EΑ	Gen	eral e	nable	/disab	le	
contro	ol							
			0 = r	io inte	errupt	is ena	abled	
			1 = 8	any in	dividu	ally e	nable	t
			inter	rupt w	ill be	accer	oted	
IENO.	6 -		Enat	ole T2	ente	rrupt		
IENO.	5	ES1	Must	be s	et to C	by th	e use	r
IENO.	4	ES0	Enat	ole U/	ARTS	IO int	errupt	i
IENO.	3	ET1	Enal	ole tin	ner T1	inter	rupt	
IENO.	2	EX1	Enat	ole ex	ternal	inter	rupt 1	
IENO.	1 1	ETO	Enat	ole Tir	ner T	0 inte	rrupt	
IENO.	0	EX0	Enat	ole ex	ternal	inter	upt 0	

IP1 (B8H)

PX9	PX8	PX7	PX6	PX5	PX4	РХЗ	PX2	
Bit Symbol Function								
IP1.7	PX9	Ex	terna	inter	upt 9	priori	ty lev	el
IP1.6	PX8	Ex	terna	inter	upt 8	priori	ty lev	el
IP1.5	PX7	' Ex	terna	inter	upt 7	priori	ty lev	el
IP1.4	PX6	Ex	ternal	inter	upt 6	priori	ty lev	el
IP1.3	PX5	Ex	ternal	inter	upt 5	priori	ty lev	el
IP1.2	PX4	Ex	ternal	inter	upt 4	priori	ty lev	el
IP1.1	PX3	Ex	ternal	interr	upt 3	priori	ty lev	el
IP1.0	PX2	Ex	ternal	inter	upt 2	priori	ty lev	el

1.6.2 Interrupt Vectors

	Vector	Source
(highest))	
X0	0003H	External/0
X5	0053H	External 5
TO	000BH	Timer 0
T2	00033	Timer 2
X6	005BH	External 6
X1	0013H	External 1
X2	003BH	External 2
X7	0063H	External 7
T1	001BH	Timer 1
ХЗ	0043H	External 3
X8	006BH	External 8
S0	0023H	UART
X4	004BH	External 4
X9	0073H	External 9
(lowest)		

(lowest)

IEN1 (E8H)

EX9	EX8	EX7	EX6	EX5	EX4	EX3	EX2	
Bit	Sy	mbol		Fu	ınctic	n		
IEN1.	7 È	X9	Enai	ole ex	ternal	inter	rupt 9	
IEN1.	6 E	X8	Enal	ole ex	terna	inten	rupt 8	
IEN1.	5 E	X7	Enal	ole ex	terna	l interi	rupt 7	
IEN1.	4 E	X6	Enal	ole ex	terna	inter	rupt 6	
IEN1.	3 E	X5	Enal	ole ex	terna	inter	rupt 5	
IEN1.	2 E	X4	Enal	ole ex	terna	inter	rupt 4	
IEN1.	1 E	ХЗ	Enal	ole ex	terna	inter	rupt 3	
IFN1	O F	X2	Fnal	ale ex	ternal	linter	runt 2	

where 0 = interrupt disabled

1 = interrupt enabled

Interrupt priority register IP0, IP1 IP0 (B8H)

	PT2	PS1	PS0	PT1	PX1	PTO	PXO
			D	i•			Sve

		Bit Sym
bol		Function
IP0.7	-	Unused
IP0.6	PT2	Timer 2 interrupt priority level
IP0.5	PS1	Unused
IP0.4	PS0	UART SIO interrupt priority level
IP0.3 level	PT1	Timer 1 interrupt priority
IP0.2	PX1	External interrupt 1 priority level
IP0.1 level	PT0	Timer 0 interrupt priority
IP0.0	PX0	External interrupt 0 priority level

Interrupt priority is as follows:

0 = low priority 1 = high priority

Interrupt polarity register IX1 IX1 (E9H)

Bit	Sym	bol Function
IX1.7	IL9	External interrupt 9 polarity level
IX1.6	IL8	External interrupt 8 polarity level
IX1.5	IL7	External interrupt 7 polarity level
IX1.4	IL6	External interrupt 6 polarity level
IX1.3	IL5	External interrupt 5 polarity level
IX1.2	IL4	External interrupt 4 polarity level
IX1.1	IL3	External interrupt 3 polarity level
IX1.0	IL2	External interrupt 2 polarity level

IL9 IL8 IL7 IL6 IL5 IL4 IL3 IL2

Interrupt priority

Each interrupt priority source can be set to either high or low priority. If both priorities are requested simultaneously, the controller will branch to the high priority vector.

A low priority interrupt can only be interrupted by a high priority interrupt. A high priority interrupt routine cannot be interrupted.

1.6.3 Related registers

The following registers are used in conjunction with the interrupt system:

Register	Function	SFR Address
IX1	Interrupt polarity register	E9H
IRQ1	Interrupt request flag register	COH
IEN0	Interrupt enable register	A8H
IEN1	Interrupt enable register (INT2-INT9)	E8H
IP0	Interrupt priority register	B8H
IP1	Interrupt priority register (INT2-INT9)	F8H

Interrupt request flag register IRQ1 IRQ1 (C0H)

IQ9	IQ8	IQ7	IQ6	IQ5	IQ4	IQ3	IQ2
Bit	Sym	bol		Fu	ınctic	n	
IRQ1	.7 iQ9	Ext	ernal	interr	upt 9	reque	st flag
IRQ1	.6 IQ8	3 Ext	ernal	interr	upt 8	reque	st flag
IRQ1	5 IQ7	7 Ext	ernal	interr	upt 7	reque	st flag
IRQ1	4 IQ6	S Ext	ernal	interr	upt 6	reque	st flag
IRQ1	3 IQ5	5 Ext	ernal	interr	upt 5	reque	st flag
IRQ1	2 IQ4	1 Ext	ernal	interr	upt 4	reque	st flag
IRQ1	1 IQ3	3 Ext	ernal	interr	upt 3	reque	st flag
IRQ1	0 IQ2	2 Ext	ernal	interr	upt 2	reque	st flag

Writing either a "1" or "0" to an IX1 register bit sets the polarity level of the corresponding external interrupt to active HIGH or LOW respectively.

80CL32/80CL52

1.7 Oscillator registers

The on-chip oscillator circuitry of the 80CL52 is a single-stage inverting amplifier biased by an internal feedback resistor (Figure 13). For operation as a standard quartz oscillator, no external components are needed (except at 32 kHz). When using external capacitors, ceramic resonators, coils and RC networks to drive the oscillator, five different configurations are supported (see Figure 14 and oscillator options).

In the Power-down mode the oscillator is stopped and XTAL1 is pulled HIGH. The oscillator inverter is switched off to ensure no current will flow regardless of the voltage at

XTAL1. To drive the device with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 to float, as shown in Fig. 14(f). There are no requirements on the duty cycle of the external clock, since the input to the internal clocking circuitry is buffered by a flip-flop.


The following options are provided for optimum on-chip oscillator performance. Please state option when ordering.

1.7.1 Oscillator options (see Figure 14)


32kHz: Figure 14(c). An option for 32 kHz clock applications with external

trimmer for frequency adjustment. A 4.7 $M\Omega$ bias resistor is needed for use in parallel with the crystal.

- Osc. 2: Figure 14(e): An option for low-power, low-frequency operations using LC components or quartz.
- Osc .3: An option for medium frequency range applications.
- Osc. 4: An option for high frequency range applications.
- RC: Figure 14(g). An option for an RC oscillator.



80CL32/80CL52



OSCILLATOR TYPE SELECTION GUIDE

			C1 E)	(T. (pF)	C2 EX	T. (pF)	MAX. RESONATOR
RESONATOR	f(MHz)	OPTION	MIN.	MAX.	MIN.	MAX.	SERIES RESISTANCE 15 kΩ (1)
Quartz	0.032	32 kHz	5	15	0	0	Ω 000
Quartz	1.0	OSC. 2	0	30	0	30	100 Ω
Quartz	3.58	OSC. 2	0	15	0	15	75 Ω
Quartz	4.0	OSC. 2	0	20	0	20	60 Ω
Quartz	6.0	OSC. 3	0	10	0	10	60 Ω
Quartz	10.0	OSC. 4	0	15	0	15	40 Ω
Quartz	12.0	OSC. 4	0	10	0	10	10 Ω
PXE	0.455	OSC, 2	40	50	40	50	100 Ω
PXE	1.0	OSC. 2	15	50	15	50	10 Ω
PXE	3.58	OSC. 2	0	40	0	40	10 Ω
PXE	4.0	OSC. 2	0	40	0	40	10 Ω
PXE	6.0	OSC, 2	0	20	0	20	5Ω
PXE	10.0	OSC. 3	0	15	0	15	6Ω
PXE	12.0	OSC. 4	10	40	10	40	6 Ω
LC		OSC. 2	20	90	20	90	10 μH = 1 Ω 100 μH = 5 Ω 1 mH = 75 Ω


NOTE:

^{1. 32} kHz quartz crystals with a series resistance higher than 15 kΩ will reduce the guaranteed supply voltage range to 2.5 -3.5V. The equivalent circuit data of the internal oscillator compares with that of matched crystals.

80CL32/80CL52

OSCILLATOR EQUIVALENT CIRCUIT PARAMETERS (see Figure 15)

PARAMETER	OPTION	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Transconductance	32 kHz	g _m	T = +25 °C; V _{DD} = 4.5V	-	15	-	μs
	Osc.2	g _m	T = +25 °C; V _{DD} = 4.5V	200	600	1000	μs
	Osc.3	g _m	T = +25 °C; V _{DD} = 4.5V	400	1500	4000	μs
	Osc.4	g _m	T = +25 °C; V _{DD} = 4.5V	1000	4000	10000	μs
Input Capacitance	32 kHz Osc. 2 Osc. 3 Osc. 4	C1 _i C1 _i C1 _i C1 _i		- - - -	3.0 8.0 8.0 8.0	- - - -	pF pF pF pF
Output Capacitance	32 kHz Osc. 2 Osc. 3 Osc. 4	C2 _i C2 _i C2 _i C2 _i		- - - -	23 8.0 8.0 8.0	- - -	pF pF pF pF
Output Capacitance	32 kHz Osc. 2 Osc. 3 Osc. 4	R2 R2 R2 R2		- - -	3800 65 18 5.0	- - - -	kΩ kΩ kΩ kΩ



80CL32/80CL52

1.7.3 RC Oscillator (see Figure 16)

The externally adjustable RC-oscillator has a frequency range from 100 kHz to 500 kHz.


1.8 Reset circuitry

To initialize the 80CL52, a reset is performed by either of two methods:

- via the RST pin
- via a power-on-reset

It leaves the internal registers as follows:

ree are memaring.	otoro do romonto.
REGISTER	CONTENT
ACC	0000 0000
В	0000 0000
DPL	0000 0000
DPH	0000 0000
IE0	0000 0000
IE1	0000 0000
IP0	XX00 0000
IP1	0000 0000
IX1	0000 0000
IRQ1	0000 0000
PCH	0000 0000
PCL	0000 0000
PCON	0000 XXX0
P0-P3	1111 1111
SOBUF	XXXX XXXX
SOCON	0000 0000
SP	0000 0111
TCON	0000 0000
TH0, TH1, TH2	0000 0000
TLO, TL1, TL2	0000 0000
TMOD	0000 0000
PSW	0000 0000
RCAP2L	0000 0000
RCAP2H	0000 0000



The reset state of the port pins is mask-programmable and can therefore be defined by the user. The standard reset value for port P0-P3 is 1111 1111.

The reset input to the 80CL52 is RST pin 15. A Schmitt trigger qualifies the input for noise rejection. The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle.

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by generating an internal reset. Port pins adopt their reset state immediately after RST goes HIGH. During reset ALE and PSEN are held HIGH.

The external reset is asynchronous to the internal clock. The RST pin is sampled during State 5, Phase 2 of every machine cycle. After a HIGH is detected at the RST pin, an internal reset is repeated every cycle until RST goes LOW.

The internal RAM is not affected by reset. When V_{DD} is turned on the RAM contents are indeterminate.

1.8.1 Power-on reset


The 80CL52 contains on-chip circuitry which switch the port pins to the customer defined logic level as soon as V_{DD} exceeds 1.3 V. As soon as the minimum supply voltage is reached, the oscillator will start up. However, to ensure that the oscillator is stable before the controller starts, the clock signals are gated away from the CPU for a further 1536 oscillator periods.

A hysteresis of approximately 50mV at a typical power-on switching level of 1.3 V will ensure correct operation.


An automatic reset can be obtained at power-on by connecting the RST pin to V_{DD} via a 10 mF capacitor. At power-on, the voltage on the RST pin is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor discharges through the internal resistor R_{RST} to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.


1.9 INSTRUCTION SET

The 80CL52 uses a powerful instruction set which permits the expansion of on-chip CPU peripherals and optimizes byte efficiency and execution speed. Assigned opcodes add new high-power operation and permit new addressing modes. The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 12 MHz oscillator, 64 instructions execute in 1 ms and 45 in 2 μ s. Multiply and divide instructions execute in 4 μ s.



80CL32/80CL52





80CL32/80CL52

INSTRUCTION SET

erations Rr direct @R #data Rr direct @R #data Rr direct @R #data Rr direct @Ri #data	Add register to A Add direct byte to A Add indirect RAM to A Add immediate data to A Add register to A with carry flag Add direct byte to A with carry flag Add indirect RAM to A with carry flag Add immediate data to A with carry flag Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	1 2 1 2 1 2 1 2 1 2 2 1	1 1 1 1 1 1 1 1 1	2S* 25 26, 27 24 3* 35 36, 37 34 9*
direct @R #data Rr direct @R #data Rr direct @Ri #data	Add direct byte to A Add indirect RAM to A Add immediate data to A Add register to A with carry flag Add direct byte to A with carry flag Add indirect RAM to A with carry flag Add immediate data to A with carry flag Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	2 1 1 1 2 1 2 1 2	1 1 1 1 1 1 1	25 26, 27 24 3* 35 36, 37 34
@R #data Rr direct @R #data Rr direct @RRi #data	Add indirect RAM to A Add immediate data to A Add register to A with carry flag Add direct byte to A with carry flag Add indirect RAM to A with carry flag Add immediate data to A with carry flag Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	1 1 1 2 1 2 1 2	1 1 1 1 1 1	26, 27 24 3* 35 36, 37 34
#data Rr direct @R #data Rr direct @Ri #data	Add immediate data to A Add register to A with carry flag Add direct byte to A with carry flag Add indirect RAM to A with carry flag Add immediate data to A with carry flag Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	1 1 2 1 2 1 2	1 1 1 1 1	24 3* 35 36, 37 34
Rr direct @R #data Rr direct @Ri #data	Add register to A with carry flag Add direct byte to A with carry flag Add indirect RAM to A with carry flag Add immediate data to A with carry flag Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	1 2 1 2 1 2	1 1 1 1	3* 35 36, 37 34
direct @R #data Rr direct @Ri #data	Add direct byte to A with carry flag Add indirect RAM to A with carry flag Add immediate data to A with carry flag Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	2 1 2 1 2	1 1 1 1	35 36, 37 34
@R #data Rr direct @Ri #data rect	Add indirect RAM to A with carry flag Add immediate data to A with carry flag Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	1 2 1 2	1 1 1	36, 37 34
#data Rr direct @Ri #data	Add immediate data to A with carry flag Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	2 1 2 1	1 1	34
Rr direct @Ri #data rect	Subtract register from A with borrow Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	1 2 1	1	
direct @Ri #data rect	Subtract direct byte from A with borrow Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	2 1		9*
@Ri #data r rect	Subtract indirect RAM from A with borrow Subtract immediate data from A with borrow	1	1	
#data	Subtract immediate data from A with borrow			95
rect		2	1	96, 97
rect	Increment A	-	1	94
rect		1	1	04
	Increment register	1	1	0*
	Increment direct byte	2	1	05
R	Increment indirect RAM	1	1	06, 07
	Decrement A	1	1	14
r	Decrement register	1	1	1*
rect	Decrement direct byte	2	1	15
R	Decrement indirect RAM	1	1	16, 17
PTR	Increment data pointer	1	2	A 3
3	Multiply A & B	1	4	A4
В	Divide A by B	1	4	84
	-	1	1	D4
ons				
Rr	AND register to A	1	1	5*
direct	AND direct byte to A	2	1	55
@R	AND indirect RAM to A	1	1	56,57
#data	AND immediate data to A	2	1	54
rect.A	AND A to direct byte	2	1	52
rect,#data	•	3	2	53
Rr	•			4*
direct	-			45
@Ri	•			46, 47
				44
rect,A				42
•	-			43
Rr .	•			6*
direct	_			65
@Ri	-			66, 67
#data				64
				62
•	•	3		
	Envisores Or i miniculate data to direct byte		2	63
P 3 BF d @ # re re F d @ # re	IS IT Ir irect IR data data det, A ect, #data dr irect DRi data ct, #data data	Increment data pointer Multiply A & B Divide A by B Decimal adjust A IS In AND register to A In AND indirect byte to A AND indirect RAM to A In AND indirect RAM to A In AND A to direct byte In AND immediate data to A AND immediate data to A AND immediate data to A In AND immediate data to A In AND immediate data to A In AND immediate data to A In AND immediate data to A In AND immediate data to A In AND immediate data to A In AND immediate data to A In AND AND Immediate data to A In AND AND Immediate data to A In AND AND AND Immediate data to A In AND AND AND AND AND AND AND AND AND AND	ITR Increment data pointer Multiply A & B Divide A by B Decimal adjust A I BES IT AND register to A Increment AND direct byte to A Incred AND indirect RAM to A Indirect AND immediate data to A Incred AND A to direct byte Incred AND immediate data to A Incred AND immediate data to A Incred AND immediate data to A Incred AND immediate data to A Incred AND immediate data to A Incred AND immediate data to A Incred AND immediate data to direct byte Incred OR register to A Incred OR direct byte to A Incred OR indirect RAM to A Incred OR immediate data to A Incred OR immediate data to A Incred OR immediate data to A Incred OR immediate data to A Incred OR immediate data to A Incred OR immediate data to A Incred Exclusive-OR register to A Incred Exclusive-OR register to A Incred Exclusive-OR indirect Byte to A Incred Exclusive-OR indirect RAM to A Incred Exclusive-OR immediate data to A Incred Exclusive-OR immediate	Increment data pointer

80CL32/80CL52

INSTRUCTION SET (Continued)

MNEMONC		DESCRIPTION	BYTES /CYCLES	OPCODE (HEX.)
Logic Oper	ations (Continued)			
CPL	Α	Complement A	1 1	F4
RL	Α	Rotate A left	1 1	23
RLC	Α	Rotate A left through the carry flag	1 1	33
RR	Α	Rotate A right	1 1	03
RRC	Α	Rotate A right throught the carry flag	1 1	13
SWAP	Α	Swap nibbles within A	1 1	C4
ata transf	er			
MOV*	A,Rr	Move register to A	1 1	E*
MOV	A,direct	Move direct byte to A	2 1	E5
MOV	A@R	Move indirect RAM to A	1 1	E6, E7
MOV	A,#data	Move immediate data to A	2 1	74
MOV	Rr.A	Move A to register	1 1	F*
MOV	Rr,direct	Move direct byte to register	2 2	A*
MOV	Rr,#data	Move immediate data to register	2 1	7*
MOV	direct,A	Move A to direct byte	2 1	F5
MOV	direct, Rr	Move register to direct byte	2 2	8*
MOV	direct, direct	Move direct byte to direct	3 2	85
MOV	direct,@Ri	Move indirect RAM to direct byte	2 2	86, 87
MOV	direct,#data	Move immediate data to direct byte	3 2	75
MOV	@Ri,A	Move A to indirect RAM	1 1	F6, F7
MOV	@Ri,direct	Move direct byte to indirect RAM	2 2	A6, A
MOV	@Ri,#data	Move immediate data to indirect RAM	2 1	76, 77
MOV	DPTR,#data16	Load data pointer with a 16-bit constant	3 2	90
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1 2	93
MOVC	A,@A+PC	Move code byte relative to PC to A	1 2	83
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1 2	E3, E3
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1 2	E0
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1 2	F2, F3
MOVX	@DPTR,A	MOV A to external RAM (1 6-bit address)	1 2	F0
PUSH	direct	·	2 2	C0
POP	direct	Push direct byte onto stack Pop direct byte from stack	2 2	D0
XCH	A,Rr	• •	1 1	C+
XCH	A,direct	Exchange register with A Exchange direct byte with A	2 1	C5
XCH	A,@Ri	•	= .	
		Exchange indirect RAM with A	1 1	C6, C7
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1 1	D6, D7
it-Operati				
CLR	C	Clear carry flag	1 1	C3
CLR	bit	Clear direct bit	2 1	C2
SETB	C	Set carry flag	1 1	D3
SETB	bit	Set direct bit	2 1	D2
CPL	С	Complement carry flag	1 1	B3
CPL	bit	Complement direct bit	2 1	B2
ANL	C,bit	AND direct bit to carry flag	2 2	82
ANL	C,/bit	AND direct bit to carry flag	2 2	BO

80CL32/80CL52

INSTRUCTION SET (Continued)

MNEMONIC		DESCRIPTION		TES CLES	OPCODE (HEX.)
Bit-Operati	ons (Continued)				
ORL	C bit	OR direct bit to carry flag	2	2	72
ORL	C /bit	OR complement of direct bit to carry flag	2	2	AO
MOV	C,bit	Move direct bit to carry flag	2	1	A 2
MOV	bit,C	Move carry flag to direct bit	2	2	92
Program ar	nd Machine Control				
ACALL	addr11	Absolute subroutine call	2	2	**1addr
LCALL	addr16	Long subroutine call	3	2	12
RET		Return from subroutine	1	2	22
RETI	addr11	Return from interrupt	1	2	32
AJMP	addr16	Absolute jump	2	2	**1addr
LJMP	rel	Long jump	3	2	02
SJMP	rel	Short jump (relative address)	2	2	80
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2	73
JZ	rel	Jump if A is zero	2	2	60
JNZ	rel	Jump if A is not zero	2	2	70
JC	rel	Jump if carry flag is set	2	2	40
JNC	rel	Jump if no carry flag	2	2	50
JB	bit,rel	Jump if direct bit is set	3	2	20
JNB	bit,rel	Jump if direct bit is not set	3	2	30
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2	10
CJNE	A,direct ,rel	Compare direct to A and jump if not equal	3	2	B5
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2	B4
CJNE	Rr,#data,rel	Compare immediate to reg. and jump if not equal	3	2	B*
CJNE	@Ri,#data,rel	Compare immediate to ind, and jump if not equal	3	2	B6, B7
DJNZ	Rr,rel	Decrement register and jump if not zero	2	2	D*
DJNZ	direct,rel	Decrement direct and jump if not zero	3	2	D5
NOP		No operation	1	1	00

NOTES:

rel

Data addressing modes:

= Working register R0 - R7

direct = 128 internal RAM locations and any special function register (SFR)

@Ri = Indirect internal RAM location addressed by register R0 or R1.

#data = 8-bit constant included in instruction #data = 16-bit constant included in instruction

bit = Direct constant included in instruction

addr16 = 16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64K-byte program memory address space.

addr11 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.

Signed (two's complement) 8-bit offset byte. Used by SMJP and all conditional jumps. Range is -128 to +128 bytes relative to first byte of the following instruction.

Hexadecimal opcode cross-reference

:8, 9, A, B ,C ,D ,E ,F. :11, 31, 51, 71, 91, B1, D1, F1. :01, 21, 41, 61, 81, A1, C1, E1.

January 1993 240

80CL32/80CL52

2.0 RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Supply voltage (pin 40)	V _{DD}	-0.5	+ 6.5	V
All input voltages	V _I	-0.5	V _{DD} +0.5	V
DC current into any input or output	I _I , I _O	-	5	mA
Total power dissipation	P _{tot}	-	300	mW
Storage temperature range	T _{stg}	-65	+150	°C
Operating ambient temperature range	T _{amb}	-40	+85	°C
Operating junction temperature	Tj	•	125	°C

3.0 DC CHARACTERISTICS

 $V_{DD} = 1.8V$; $V_{SS} = 0V$; $T_{amb} = -40$ to $+85^{\circ}C$; all voltages with respect to V_{SS} ; unless otherwise specified.

		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD}	Supply voltage		1.8		6.0	V
	RAM retention voltage in power-down mode		1.0	_	6.0	V
I _{DD}	Supply current:					
	Operating (note 1)	$V_{DD} = 5V$; $f_{clk} = 12 \text{ MHz}$			tbf	mA
		V _{DD} = 3V; f _{clk} = 3.58 MHz	_	_	tbf	mA
	Idle mode (note 2)	V _{DD} = 5V; f _{clk} = 12 MHz		_	tbf	mA
		V _{DD} = 3V; f _{clk} = 3.58 MHz	_	_	tbf	mA
I _{PD}	Power-down (note 3)	V _{DD} = 1.8V; T _{amb} = 25 °C	_	_	10	mA
V _{IL}	Input voltage LOW (note 6)	V _{SS} < V _I < V _{DD}	V _{SS}	_	0.3V _{DD}	V
VIH	Input voltage HIGH (note 6)		0.7V _{DD}	_	V_{DD}	V
± ار ا	Input leakage current (port 0, EA)				10	μА
I _{OL}	Output sink current LOW	V _{DD} = 5 V; V _{OL} = 0.4 V	1.6		_	mA
		V _{DD} = 2.5 V; V _{OL} = 0.4 V	0.7	0.7	_	mA
-Іон	Output source current HIGH, push-pull options only	V _{DD} = 5 V; V _{OH} = V _{DD} -0.4 V	1.6	1.6		mA
		$V_{DD} = 3 \text{ V; } V_{OH} = V_{DD} - 0.4 \text{ V}$	0.7	0.7	_	mA
-111_	Input current logic 0	V _{DD} = 5 V; V _{IN} = 0.4 V		_	100	μА
		V _{DD} = 3 V; V _{IN} = 0.4 V	_	_	50	μΑ
-I _{TL}	Input current logic 0, 1-to-0 transition	$V_{DD} = 5V; V_{IN} = V_{DD}/2$	_	_	1.0	mA
		$V_{DD} = 3V; V_{IN} = V_{DD}/2$			500	μΑ
R _{RST}	RST pull-down resistor		10	_	200	kΩ

NOTES TO DC CHARACTERISTICS:

- The operating supply current is measured with all output pins disconnected; XTAL 1 driven with t_r = t_t = 10 ns; V_{IL} = V_{SS; VIH} = V_{DD}; XTAL2 not connected; EA = RST + PORT 0 = VDD.
- The idle mode supply current is measured with all output pins disconnected; XTAL 1 driven with t_r = t_f = 10 ns; V_{IL} = V_{SS}; V_{IH} = V_{DD}; XTAL2 is not connected; EA = PORT 0 = V_{DD}.
- 3. The power-down current is measured with all output pins disconnected; XTAL 1 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}.
- 4. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level output voltage of ALE, Port 1 and Port 3 pins when these pins make a 1-to-0 transition during bus operations. In the most adverse conditions (capacitive loading>100 pF) the noise pulse on the ALE line may exceed 0.8 V. In this event it may be required to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger strobe input.
- Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9% of V_{DD} specification when the address bits are stabilizing.

80CL32/80CL52

4.0 AC CHARACTERISTICS

V_{DD} = 5 V; V_{SS} = 0 V; T_{amb} = -40 to +85 °C; C_L = 50 pF for Port 0; ALE and PSEN, C_L = 40 pF for all other outputs unless otherwise specified.

PROGRAM MEMORY (See Figure 20)

		12 MHz		V	OCK	
PARAMETER	SYMBOL	MIN.	MAX	MIN.	MAX	UNIT
ALE pulse duration	t _{LL}	127	-	2t _{CK} -40	-	ns
Address set-up time to ALE	t _{AL}	43	-	t _{CK} -40	-	ns
Address hold time to ALE	t _L A	48	-	t _{CK} -35	-	ns
Time from ALE to control pulse PSEN	t _L c	58	-	t _{CK} -25	-	ns
Time from ALE to valid instruction input	ŧ _{LIV}	-	233	-	4t _{CK} -100	ns
Control pulse duration PSEN	tcc	215	-	3t _{CK} -35	-	ns
Time from PSEN to valid instruction input	t _{CIV}	-	215	-	3t _{CK} -125	ns
Input instruction hold time after PSEN	t _{Cl}	0	-	0	-	ns
Input instruction float delay after PSEN	t _{CIF}	-	63	-	t _{CK} -20	ns
Address valid after PSEN	t _{AC}	75	-	t _{CK} -8		
Address to valid instruction input	t _{AlV}	-	302	-	5t _{CK} -115	
Address float time to PSEN	t _{AFC}	12	-	0	-	ns


EXTERNAL DATA MEMORY (See Figures 21 and 22)


		12	12 MHz		VARIABLE CL	
PARAMETER	SYMBOL	MIN.	MAX	MIN.	MAX.	UNIT
RD pulse duration	t _{RR}	400	-	6t _{CK} -100	-	ns
WR pulse duration	t _{ww}	400	-	6t _{CK} -100	-	ns
Address hold time after ALE	t _{LA}	48	-	t _{CK} -35	-	ns
RD to valid data input	t _{RD}	-	150	-	5t _{CK} -165	ns
Data float delay after RD	t _{DFR}	-	97	-	2t _{CK} -70	ns
Time from ALE to valid data input	t _{LD}	-	517	-	8t _{CK} -150	ns
Address to valid data input	t _{AD}	-	585	-	9t _{CK} -165	ns
Time from ALE to RD and WR	t _{LW}	200	300	3t _{CK} -50	3t _{CK} +50	ns
Time from address to RD and WR	t _{AW}	203	-	4t _{CK} -130	-	ns
Time from RD or WR HIGH to ALE HIGH	twhlh	43	123	t _{CK} -40	t _{CK} +40	ns
Data valid to WR transition	t _{DWX}	23	-	t _{CK} -60	-	ns
Data set-up time before WR	t _{DW}	433	-	7t _{CK} -150	-	ns
Data hold time after WR	t _{WD}	33	-	t _{CK} -50	-	ns
Address float delay after RD	twafr	-	12	-	12	ns

NOTE TO THE AC CHARACTERISTICS:


Interfacing the 80CL52 to devices with float times up to 75 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

80CL32/80CL52






80CL32/80CL52





80CL32/80CL52




80CL32/80CL52


5.0 CHARACTERISTICS CURVES









80CL32/80CL52







8XCL410 overview

8XCL410 OVERVIEW

The 80CL410 (ROMless version) and 83CL410 (ROM version) are referred to collectively in this overview as the 8XCL410. The 8XCL410 is socket compatible with the 80C51 and has many of the same features, but at a much lower power and clock frequency.

The 8XCL410 is the first member of a family of low-power 80C51 derivative parts. The features of the 8XCL410 include:

- 4k × 8 ROM
- 128 × 8 RAM
- Two 16-bit timer/counters
- A two level nested priority interrupt structure
- An I²C serial interface
- Thirteen interrupt sources (with eight additional external interrupts)
- Idle and power-down modes
- Interrupt or reset return from power-down
- Six oscillator configurations
 - Quartz crystal
 - Ceramic resonator
 - RC
 - LCExternal
- Input supply range from 1.8V to 6V
- Operating frequency from DC to 12MHz

The 8XCL410 can be operated from a single battery supply which can vary between 1.8V and 6V, and for an AC supply the part requires only a simple voltage regulator. In some cases the part can be operated from an unstabilized supply, eliminating altogether the need for a regulator.

The power consumption of the part is much lower than that of a standard 80C51.
Operating at 3.5MHz from a 3V supply, the 8XCL410 typically draws less than 1mA of current. The power consumption of the part is directly related to the supply voltage and clock frequency. As the supply voltage or clock frequency are increased, the power

consumption also increases. At 12MHz and a supply voltage of 5V, the 8XCL410 will draw about 10mA of current, which is slightly less than the current that an 80C51 would require.

The advantage that the 8XCL410 has over the 80C51 is in its ability to operate at very low frequencies and supply voltages. This makes the part an ideal choice for applications where power is supplied from batteries, or where low supply voltages or clock frequency are necessary. The 8XCL410 features a fully static design. Using the on-chip oscillator, the clock frequency is limited to a minimum of 32kHz, but using an external oscillator the part can be operated down to DC. This means that the clock can be turned off, and when it is started again the microcontroller will continue with the action that it was performing when the clock was stopped. This is something that is impossible with dynamic devices because their internal nodes must be constantly refreshed. The static design of the 8XCL410 offers the user the ultimate in power-down modes, because the part can be stopped until it is needed and then started from where it was at when it was stopped, with no loss of internal states or data. The power consumption of the 8XCL410 when the clock is stopped is less than 1µA.

Differences from the 80C51

Special Function Registers

The 8XCL410 contains most of the special function registers found in the 80C51 as well as eight additional SFRs that have been added to handle the I²C serial interface and eight additional external interrupts. The standard UART found on the 80C51 has been replaced with an I²C serial interface, so the SFRs SCON and SBUF have been removed. Four SFRs have been added to handle the I²C interface; they are: S1CON, S1DAT, S1STA, and S1ADR.

The interrupt structure on the 8XCL410 has been upgraded to include eight additional external interrupts. The IE and IP registers on the 80C51 have had their names changed on the 8XCL410 to IEN0 and IP0. In addition, two SFRs have been added to handle the

additional external interrupts. The registers are IEN1 and IP1.

Two more SFRs are added to allow the user to set the polarity of the additional external interrupts and to hold the interrupt request flags for those added interrupts. The SFRs are the interrupt polarity register (IX1) and the interrupt request flag register (IRO1).

Table 1 shows the special function registers, their locations, and their reset values for the 8XCL410.

I²C Serial Interface

The serial port supports the two-wire I²C bus. The I²C bus consists of a data line (SDA) and a clock line (SCL). These lines are multiplexed functions of I/O port pins P1.7 and P1.6, respectively. The main features of the bus are:

- Bidirectional data transfer between masters and slaves
- True multimaster bus
- Arbitration between simultaneously transmitting masters without loss or corruption of the serial data on the bus
- Synchronized clock allows devices with different bit rates to communicate
- The serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.

The CPU of the 8XCL410 interfaces to the I²C logic via four special function registers. The registers are S1CON (I²C control register), S1DAT (data register), S1STA (status register), and S1ADR (slave address register).

A detailed discussion of the I²C bus is given in section 2 of this users' guide. The I²C interface used on the 8XCL410 is functionally identical to the one on the 8XC552. A detailed discussion of this I²C hardware is given in the 8XC552 section, so the discussion here will be limited to a review of each of the four I²C special function registers. A block diagram of the I²C serial interface is shown in Figure 1.

The functions of the I^2C interface are controlled by the S1CON register.

8XCL410 overview

Table 1. **8XCL410 Special Function Registers**


SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	ADDRE	SS, SYME	BOL, OR A	ALTERNAT	TIVE POR	T FUNCTION	ON LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00Н
DPTR:	Data pointer (2 bytes): High byte	83H									00Н
DPL	Low byte	82H									00Н
IP0*#		ван	BF	BE _	BD	BC _	BB PT1	BA	B9	B8	
1PU"#	Interrupt priority 0	ВВН	FF	FE	PS1 FD	FC	FB	PX1 FA	PT0 F9	PX0 F8	xx000000B
IP1*#	Interrupt priority 1	F8H	PX9	PX8	PX7	PX6	PX5	PX4	PX3	PX2	100Н
	intorrupt priority (' 3	1 700	1 7.0	L 170	1.70	1 170	1.74	1 1 70	1 AL	10011
			AF	AE	AD	AC	AB	AA	A 9	A8	
IENO*#	Interrupt enable 0	A8H	EA		ES1	_	ET1	EX1	ET0	EX0	00Н
			EF	EE	ED	EC	EB	EA	E9	E8	
IEN1*#	Interrupt enable 1	E8H	EX9	EX8	EX7	EX6	EX5	EX4	EX3	EX2	00Н
			C7	C6	C5	C4	СЗ	C2	C1	CO	
IRQ1*#	Interrupt request flag	COH	IQ9	IQ8	IQ7	IQ6	IQ5	IQ4	IQ3	IQ2	00H
IX1#	Interrupt polarity	E9H									00H
P0*	Port 0	80H	87	86	85	84	83	82	81	80	FFH
P1*	Port 1	90H	97	96	95	94	93	92	91	90	FFH
P2*	Port 2	AOH	A7	A 6	A 5	A4	А3	A2	A1	AO	FFH
P3*	Port 3	вон	B7	B6	B5	B4	B3	B2	B1	B0	FFH
					•	_					
PCON	Power control	87H	SMOD				GF1	GF0	PD	IDL	0xxx0000B
			D7	D6	D5	D4	D3	D2	D1	DO	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	OV	1 01	P	оон
1311	Frogram status word	DON		AC	<u> </u>	l usi	_ nso				100n
S1ADR#	Slave address	DBH									00Н
			DF	DE	DD	DC	DB	DA	D9	D8	
S1CON*#	Serial control	D8H	-	ENS1	STA	STO	SI	AA	CR1	CR0	х0000000В
S1DAT# S1STA#	Serial data Serial status	DAH D9H			•		•				00H 11111000B
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer/counter control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	ООН
			ļ		L	L		L		L	1
TMOD	Timer/counter mode	89H	GATE	C/T	M1	MO	GATE	С/Т	M1	MO	оон
THO	Timer 0 high byte	8CH							1		00Н
TH1	Timer 1 high byte	8DH	1								00H
TLO	Timer 0 low byte	8AH									00Н
TL1	Timer 1 low byte	8BH									00Н

March 1993 249

^{*} SFRs are bit addressable.
SFRs are modified from or added to the 80C51 SFRs.

8XCL410 overview

S1CON (D8H)



CR0 and CR1—Clock Rate bits. These bits determine the serial clock (SCL) frequency when the 8XCL410 is in the master mode. The various SCL serial clock rates that can be achieved are shown in Table 2.

The SCL rate generated when both CR0 and CR1 are low is usually used when the I²C interface on other parts are software driven and slow. The maximum SCL rate is 100kHz and can be derived from either a 12MHz or 6MHz oscillator. A variable bit rate can be used if timer 1 is not required for another purpose while the 8XCL410 is in the master mode

The CR0 and CR1 bits have no effect when the part is in the slave mode, because SCL is generated only by the bus master. In the slave mode, the part will automatically synchronize with the I²C bus clock frequency.

AA—Assert Acknowledge. When the AA bit is set (1), an acknowledge will be returned when the 8XCL410 recognizes its own slave address, recognizes the general call address if S1ADR.0 is set (1), or receives a data byte while it is either the bus master or the selected slave. If AA is not set (0), then no acknowledge will be returned for any condition. The I²C bus hardware is not disabled, but the part will not respond to its

own slave address or the general call address (even is S1ADR is set), nor will it acknowledge received bytes.

SI—Serial Interrupt flag SI is set by hardware when one of 25 of the 26 possible I²C hardware states on the 8XCL410 is entered. The only state that does not cause SI to be set is F8H, which indicates that no relevant state information is available. An interrupt will only be requested while SI is set (1) and the serial interrupt is enabled in the IENO (interrupt enable) SFR. When SI is set, the low period of the I²C clock (SCL) is stretched (that is, held low) until SI is cleared. SI can only be cleared by software.

STO—STOp flag. When the 8XCL410 is in the master mode and STO is set (1), a stop condition will be forced on the I²C bus by the part. When the stop is detected on the bus by the 8XCL410's hardware, it will clear the STO flag.

STA—STArt flag. When the 8XCL410 is set to enter the master mode and STA is set (1), the part will check the status of the I²C bus and generate a START condition if the bus is free. If the bus is not free, the 8XCL410 will wait for a STOP condition on the I²C bus and then after a half period delay (of SCL) it will generate a START.


If both STA and STO are set, and the part is in the master mode, a STOP will be forced on the bus, and then following that with the appropriate delays, a START will be forced.

ENS1—Enable I²C Serial Port. When ESN1 is low, the part will not respond to its address or any activity on the I²C bus. The SDA and SCL outputs are in a high impedance state. P1.6 and P1.7 can be used as open drain port pins. When ENS1 is set (1), the I²C serial port is enabled. Port latches P1.6 and P1.7 must be set (1).

ENS1 should not be used to temporarily release the bus, because the I²C bus status S1STA is cleared and the part's bus status lost when ESN1 is reset (0). To temporarily idle the bus, the AA flag should be used.

The data to be transmitted to or received from the I²C bus is written into or read from the S1DAT register.

S1DAT (DAH)



SDT-SD0—Serial Data bits. A byte to be transmitted is written into this register, and a byte received is read from this register. A 1 in the register corresponds to a high level on the bus, and a 0 corresponds to a low level. Data shifts into or out of the register from left to right.

The status of the bus can be determined at any time by reading the S1STA register. This is a read only register in which the three least significant bits are always zero (0).





Table 2. SCL Frequency (kHz) at fosc

CR1	CR0	6MHz	12MHz	16MHz	fosc DIVIDED BY
0	0	6.25	12.5	17	960
0	1	50	100	NA	120
1	0	100	NA	NA	60
1	1	0.25 < 31.25	0.5 < 62.5	0.65 < 83.3	96 × (256 – Timer 1 reload range 0–254 in mode 1)

8XCL410 overview

S1STA (D9H)



SC4-SC0—Status Code bits. These bits hold a status code that indicates the current status of the bus. The contents of these bits can be used to vector to a service routine, which optimizes the response time of the software and consequently that of the I²C bus.

The following is a list of the status codes for each S1STA value.

Master Transmitter Mode

- 08H A START condition has been transmitted.
- 10H A repeated START condition has been transmitted.
- 18H Slave address and write bit transmitted, acknowledge received.
- 20H Slave address and write bit transmitted, acknowledge not
- received.

 28H Data transmitted, acknowledge received.
- 30H Data transmitted, acknowledge not received.
- 38H Arbitration lost while transmitting slave address. R/W bit, or data.

Master Receiver Mode

- 38H Arbitration lost while returning acknowledge.
- 40H Slave address and read bit transmitted, acknowledge returned.
- 48H Slave address and read bit transmitted, acknowledge not returned.
- 50H Data received, acknowledge returned.
- 58H Data received, acknowledge not returned.

Slave Receiver Mode

- 60H Own slave address and write bit received, acknowledge returned.
- 68H Arbitration lost. Own slave address and write bit received, acknowledge returned.
- 70H General call received, acknowledge returned
- 78H Arbitration lost, General call received.

- 80H Received own slave address and data byte, acknowledge returned.
- 88H Received own slave address and data byte, acknowledge not returned.
- 90H Received general call and data byte, acknowledge returned.
- 98H Received general call and data byte, acknowledge not returned.
- A0H Stop or repeated start received while still addressed as slave transmitter or receiver

Slave Transmitter Mode

- A8H Own slave address and read bit received, acknowledge returned.
- B0H Arbitration lost. Own slave address and read bit received, acknowledge returned.
- B8H Data byte transmitted, acknowledge received.
- COH Data byte transmitted, acknowledge not received.
- C8H Last data byte transmitted, acknowledge received.

All Modes

00H – Bus error due to an erroneous start or stop condition

The slave address that the part is to respond to is put into the S1ADR special function register.

S1ADR (DBH)

SA7	SA6	SA5	SA4	SA3	SA2	SA1	SAO
7	6	5	4	3	2	1	0

SA7-SA1—Slave Address bits. The 7-bit slave addresses that the part is to respond to is loaded into these seven bits.

SA0—This bit can be set so that the part will respond to a general call address on the I²C bus. Clearing (0) this bit will prevent the part from responding to a general call address.

The Interrupt Structure

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source,

two-priority level, nested interrupt system is provided. The 8XCL410 acknowledges interrupt requests from 13 sources as follows:

Priority	Source	Vector	Function
		Address	
Highest	INTO	0003H	External interrupt 0
	S1	002BH	I ² C serial interrupt
	INT5	0053H	External interrupt 5
	ТО	000BH	Timer 0 interrupt
	INT6	005BH	External interrupt 6
	INT1	0013H	External interrupt 1
	INT2	003BH	External interrupt 2
	INT7	0063H	External interrupt 7
	T1	001BH	Timer 1 interrupt
	INT3	0043H	External interrupt 3
	INT8	006BH	External interrupt 8
	INT4	004BH	External interrupt 4
Lowest	INT9	0073H	External interrupt 9

There are six special function registers associated with the interrupt portion of the 8XCL410. They are IENO, IPO, IEN1, IP1, IX1, and IRQ1. Following is a detailed description of each.

IEN0—Interrupt Enable register zero. This register has the same function as the IE register found on the 80C51. The only difference between the two is that the bit that controls the serial interface interrupt has been moved from bit 4 to bit 5. This has been done because the 8XCL410 has an I²C serial interface and bit 5 is used on other parts for the I²C interrupt enable bit.

8XCL410 overview

IENO (A8H)



EA - General Enable/Disable control

- 0 = All interrupts disabled.
- 1 = Interrupts can be individually enabled or disabled.
- ES1 I2C interrupt enable.
- (1 = enabled, 0 = disabled) ET1 - Timer 1 interrupt enable.
- (1 = enabled, 0 = disabled)
- EX1 External interrupt 1 enable. (1 = enabled, 0 = disabled)
- ET0 Timer 0 interrupt enable.
- (1 = enabled, 0 = disabled) EX0 - External interrupt 0 enable.
 - (1 = enabled, 0 = disabled)

IPO—Interrupt Priority register zero. This register has the same function as the IP register on the 80C51. The only difference is that the serial interface priority is set on bit 5.

IP0 (B8H)

7	6	5	4	3	2	1	0
_	-	PS1	-	PT1	PX1	PTO	PXO

PS1 - I²C interrupt priority.

(1 = high, 0 = low)

PT1 - Timer 1 interrupt priority.

- (1 = high, 0 = low) PX1 - External interrupt 1 priority.
- (1 = high, 0 = low) PT0 - Timer 0 interrupt priority.
- (1 = high, 0 = low)
- PX0 External interrupt 0 priority. (1 = high, 0 = low)

IEN1—Interrupt Enable register one. This register contains the interrupt enables for the eight external interrupts that have been added to the 8XCL410.


IEN1 (E8H)

FV	EXB	T ===		-v-		Eva	
7	6	5	4	3	2	1	0

EX9-EX2—External interrupt enables for external interrupts 2-9. (0 = disabled, 1 = enabled)

IP1—Interrupt priority register one. This register allows the priority level of each of the additional external interrupt enables to be set.

IP1 (F8H)



PX9-PX2—External interrupt priority for external interrupts 2-9. (0 = low, 1 = high)

IX1—Interrupt Polarity register. This register allows the programmer to determine the polarity of external interrupts 2 – 9 that will be sensed for the interrupt. If the bit for an interrupt is set to 1, then the interrupt will be triggered by a high input on that external interrupt. If the bit is cleared to 0, then the interrupt will be triggered by a low on that external interrupt will be triggered by a low on that

IX1 (E9H)

7	6	5	4	3	2	1	0	
IL9	IL8	IL7	IL6	IL5	IL4	IL3	IL2	

IL9-IL2—External Interrupt polarity bits corresponding to external interrupts 9-2. (1 = high trigger, 0 = low trigger)

IRQ1—Interrupt Request flag register. This register contains flags that are set when one of the external interrupts 2 – 9 are requested. The flags will only be set if the corresponding interrupt is enabled in the IE1 register. The flags must be cleared by software.

IRQ1 (C0H)

7	6	5	4	3	2	1	0
IQ9	IQ8	IQ7	IQ6	IQ5	IQ4	IQ3	IQ2

IQ9-IQ2—External interrupt request flags for external interrupts 9 – 2.

Power-Down Mode

In addition to being able to reduce the power consumption by stopping the clock, there are both idle and power-down modes available. These operate exactly the same as the idle and power-down modes on the 80C51. There is only one difference and that is that it is possible to terminate a power-down condition with either a reset or an external interrupt.

To be able to wake up the part from the power-down state with an external interrupt, both the PD and IDL bits of the PCON register must be set when entering the power-down mode. If only the PD bit is set, the power-down mode will only be terminated by a hardware reset. With both bits set, an interrupt on any of the additional external interrupts, INT2-INT9, will cause the part to wake up. To ensure that the oscillator is stable before the controller restarts, the


internal clock will remain inactive for 1536 oscillator periods after the interrupt is detected. After this, the PD flag will be reset, and the part will be in the idle mode, and the interrupt will be handled in the normal way. Figure 2 shows the different oscillator delays associated with the two methods of waking the part up from the power-down mode.

Low Power Consumption

The 8XCL410 is targeted toward low power applications in industrial control, portable instrumentation, intelligent computer peripherals, portable consumer products, and smart cards. Working from a single supply which can vary between 1.8V and 6V, the 8XCL410 requires only a simple voltage regulator. In many cases it can be operated from an unstabilized supply, eliminating altogether the need for a regulator. A typical 8XCL410 device draws 1mA from a 3V supply when running at a 3.5MHz clock frequency. Current consumption in the idle and power-down modes is reduced further to less than 0.5mA and 1μA, respectively.

The 8XCL410 can be operated at clock frequencies up to 12MHz. At these frequencies and a 5V supply voltage, the part will draw current similar to that of a standard 80C51. For the 8XCL410, the reduction in power is a function of both the clock frequency and the supply voltage. Power dissipation is reduced by lowering the clock frequency and/or reducing the supply voltage. A standard Philips 80C51 will operate down to a clock frequency of 0.5MHz and a supply voltage of 4V. The advantage of the low-power 8XCL410 is that it can be run at frequencies as low as 32kHz with the internal oscillator (DC when an external oscillator circuit is used), and that the voltage supply levels can be reduced down to 1.8V. To obtain maximum power reduction, the part can be operated with both reduced clock frequency and reduced voltage supply.

The low voltage operation of the 8XCL410 is due in part to the Philips SACMOS process. This is a self aligned contact CMOS process in which the isolation regions between the contacts and the edge of the isolation have been eliminated. This significantly reduces the size of the die, which in turn reduces the parasitic capacitances and drain resistance. This means that for a given clock speed, parts fabricated in the SACMOS process will require less power, and this is most apparent at low frequencies and voltage supply levels.



80CL410/83CL410

DESCRIPTION

The 80CL410/83CL410 (hereafter generically referred to as 8XCL410) is manufactured in an advanced CMOS process that allows the part to operate at supply voltages down to 1.8V and oscillator frequencies down to DC. The 8XCL410 has the same instruction set as the 80C51.


The 8XCL410 features a 4k byte ROM (83CL410), 128 bytes RAM (both ROM and RAM are externally expandable to 64k bytes), four 8-bit ports, two 16-bit timer/counters, an I²C serial interface, a thirteen source, two priority level nested interrupt structure, and on-chip oscillator circuitry suitable for quartz crystal, ceramic resonator, RC, or LC.

The 8XCL410 has two reduced power modes that are the same as those on the standard 80C51. The special reduced power feature of this part is that it can be stopped and then restarted. Running from an external clock source, the clock can be stopped and after a period of time restarted. The 8XCL410 will resume operation from where it was when the code stopped with no loss of internal state, RAM contents, or Special Function Register contents. If the internal oscillator is used the part cannot be stopped and started, but the power-down mode, which can be terminated via an interrupt, can be used to achieve similar power savings and then restart without loss of on-chip RAM and Special Function Register values.

FEATURES

- Supply voltage from 1.8 to 6.0V
- Operating frequency from 32kHz to 12MHz
- 80C51 based architecture
 - 4k × 8 ROM (64k external)
 - 128 × 8 RAM (64k external)
 - Four 8-bit I/O ports
 - Two 16-bit timer/counters
 - A thirteen-source, two-level, nested priority interrupt structure
 - 10 external interrupts
- Fully static 80C51 CPU
- I²C Serial Interface
- Two power control modes
 - Idle mode
 - Power-down mode can be terminated by reset or external interrupt
- Wake-up via external interrupts at port 1
- On-chip oscillator (quartz crystal, ceramic resonator, RC, LC)
- Very low power consumption
- Operating temperature range:
 -40 to +85°C

PIN CONFIGURATION



ORDERING CODE


	ORDER NUMBER	PHILIPS NORTH AMERICA PART ORDER NUMBER ¹		TEMPERATURE °C		Drawing
ROMiess	ROM	ROMIess	ROM	AND PACKAGE	FREQUENCY	Number
P80CL410HFP	P83CL410HFP	P80CL410HF N	P83CL410HF N	-40 to +85, Plastic Dual In-line Package	32kHZ to 12MHz	SOT129
P80CL410HFT	P83CL410HFT	P80CL410HF D	P83CL410HF D	-40 to +85, Plastic Very Small Outline Package	32kHZ to 12MHz	SOT158A

NOTE:


1. Parts ordered by the Philips North America part number will be marked with the Philips part marking.

80CL410/83CL410

LOGIC SYMBOL



BLOCK DIAGRAM



80CL410/83CL410

PIN DESCRIPTION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
V _{SS}	20	ı	Ground: 0V reference.
V_{DD}	40	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	1–8	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _L). Additional functions include:
	7 8	1/O 1/O	SCL (P1.6): I ² C serial bus clock. SDA (P1.7): I ² C serial bus data.
	1–8	ï	INT2-INT9 (P1.0-P1.7): Additional external interrupts.
P2.0-P2.7	21–28	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{II}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _L). Port 3 also serves the special features of the 80C51 family, as listed below:
	12 13	1	INTO (P3.2): External interrupt 0 INTT (P3.3): External interrupt 1
	14	1	T0 (P3.4): Timer 0 external input
	15	I	T1 (P3.5): Timer 1 external input
	16 17	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
RST	9	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} .
ALE	30	0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	29	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA	31	I	External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 1FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH.
XTAL1	19	- 1	Crystal 1: Input to the inverting oscillator amplifier and input for an external clock source.
XTAL2	18	0	Crystal 2: Output from the inverting oscillator amplifier.

80CL410/83CL410

PORT OPTIONS

The pins of port 1 (not P1.6/SCL or P1.7/SDA), port 2, and port 3 may be individually configured with one of the following port options (see Figure 1):

Option 1: Standard Port-

quasi-bidirectional I/O with pull-up. The strong booster pull-up p1 is turned on for two oscillator periods after a 0-to-1 transition in the port latch. See Figure 1(a).

Option 2: Open Drain—quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor. See Figure 1(b).

Option 3: Push-Pull—output with drive capability in both polarities. Under this option, pins can only be used as outputs. See Figure 1(c).

The definition of port options for port 0 is slightly different.

Two cases have to be examined. First, accesses to external memory ($E\overline{A}=0$ or access above the built-in memory boundary), and second, I/O accesses.

External Memory Accesses

Option 1: True 0 and 1 are written as address to the external memory (strong pull-up is used).

Option 2: An external pull-up resistor is needed for external accesses.

Option 3: Not allowed for external memory accesses as the port can only be used as output.

I/O Accesses

Option 1: When writing a 1 to the port latch, the strong pull-up p1 will be on for two oscillator periods. No weak pull-up exists. Without an external pull-up, this option can be used as a high-impedance input.

Option 2: Open drain—quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor. See Figure 1(c).


Option 3: Push-Pull—output with drive capability in both polarities. Under this option, pins can only be used as outputs.

Individual mask selection of the post-reset state is available on any of the above pins. Make your selection by appending "S" or "R" to option 1, 2, or 3 above (e.g., 1S for a standard I/O to be set after RESET or 2R for an open-drain I/O to be reset after RESET.

Option S: **Set**—after reset, this pin will be initialized High.

Option R: **Reset**—after reset, this pin will be initialized Low.

80CL410/83CL410



80CL410/83CL410

POWER-DOWN MODE

The instruction setting PCON.1 is the last executed prior to going into the power-down mode. In power-down mode, the oscillator is stopped. The contents of the the on-chip RAM and SFRs are preserved. The port pins output the values held by their respective SFRs. ALE and PSEN are held low. Power-down operates in wake-up mode and reset mode.

In the power-down mode, V_{DD} may be reduced to minimize power consumption. However, the supply voltage must not be reduced until the power-down mode is active, and must be restored before the hardware reset is applied and frees the oscillator. Reset must be held active until the oscillator has restarted and stabilized.

Wake-Up Mode

Setting both PD and IDL flags in the PCON register forces the controller into the power-down mode. Setting both flags enable the controller to be woken-up from the power-down mode with either the external interrupts INT2-INT9, or a reset operation.

An external interrupt INT2–INT9 at port 1 releases both the oscillator and the delay counter. To ensure that the oscillator is stable

before the controller restarts, the internal clock will remain inactive for 1536 oscillator periods after the interrupt is detected. After this, the PD flag will be reset, the controller is now in the Idle mode and the interrupt will be handled in the normal way.

Reset Mode

Setting only the PD bit in the PCON register again forces the controller into the power-down mode, but in this case it can only be restored to normal operation with a direct reset operation.

IDLE MODE

The instruction that sets PCON.0 is the last instruction executed before going into idle mode. In idle mode, the internal clock is stopped for the CPU, but not for the interrupt, timer, and serial port functions. The CPU status is preserved along with the stack pointer, program counter, program status word and accumulator. The RAM and all other registers maintain their data during idle mode. The port pins retain the logical states they held at idle mode activation. ALE and PSEN hold at the logic high level.

There are two methods used to terminate the idle mode. Activation of any interrupt will

cause PCON to be cleared by hardware; terminating idle mode. The interrupt is serviced, and following the instruction RETI, the next instruction to be executed will be the one following the instruction that put the device in the the idle mode.

Flag bits GF0 and GF1 can be used to determine whether the interrupt was received during normal execution or idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.


The second method of terminating the idle mode is with an external hardware reset. Since the oscillator is still running, the hardware reset is required to be active for only two machine cycles to complete the reset operation. Reset redefines all SFRs, but does not affect the on-chip RAM.

The status of the external pins during idle and power-down mode is shown in Table 1. If the power-down mode is activated while accessing external memory, port data held in the special function register P2 is restored to port 2. If the data is a logic 1, the port pin is held high during the power-down mode.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Floating	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Floating	Data	Data	Data

80CL410/83CL410




I2C-BUS SERIAL I/O

The serial port supports the twin line I²C-bus. The I²C-bus consists of a data line (SDA) and a clock line (SCL). These lines also function as I/O port lines P1.7 and P1.6 respectively. The system is unique because data transport, clock generation, address recognition and bus control arbitration are all controlled by hardware. The I²C-bus serial I/O has complete autonomy in byte handling and operates in four modes:

- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver

These functions are controlled by the S1CON register. S1STA is the status register whose contents may also be used as a vector to various service routines. S1DAT is the data shift register and S1ADR the slave address register. Slave address recognition is performed by hardware.

S1CON (D8H) Serial control register



CR0, CR1 These two bits determine the serial clock frequency when SIO is in a master mode.

AA

SI

Assert acknowledge bit. When the AA flag is set, an acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- own slave address is received
- general call address is received (S1ADR.0 = 1)
- data byte received while device is programmed as master
- data byte received while device is selected slave

Withe AA = 0, no acknowledge will be returned. Consequently, no interrupt is requested when the "own slave address" or general call address is received.

SIO interrupt flag. When the SI flag is set, an acknowledge is returned after any one of the following conditions:

- a start condition is generated in master mode
- own slave address received during AA = 1
 general call address received
- while S1ADR.0 and AA = 1
- data byte received or transmitted in master mode (even if arbitration is lost)
- data byte received or transmitted as selected slave
- stop or start condition received as selected slave receiver or transmitter

STO

STOP flag. With this bit set while in master mode, a STOP condition is generated. When a STOP condition is detected on the bus, the SIO hardware clears the STO flag. In the slave mode, the STO flag may also be set to recover from an error condition. In this case, no STOP condition is transmitted to the I2C-bus. However, the SIO hardware behaves as if a STOP condition has been received and releases SDA and SCL. The SIO then switches to the "not addressed" slave receiver mode. The STO flag is automatically cleared by hardware,

STA

START flag. When the STA bit is set in slave mode, the SIO hardware checks the status of the I²C-bus and generates a START condition if the bus is free. If STA is set while the SIO is in master mode, SIO transmits a repeated START condition.


ENS₁

When ENS1 = 0, the SIO is disabled. The SDA and SCL outputs are in a high-impedance state; P1.6 and P1.7 function as open drain ports.

When ENS1 = 1, the SIO is enabled. The P1.6 and P1.7 port latches must be set to logic 1.

80CL410/83CL410

S1STA (D9H) Status register



S1STA is an 8-bit read-only special function register. S1STA.3—S1STA.7 hold a status code. S1STA.0—S1STA.2 are held LOW. The contents of S1STA may be used as a vector to a service routine. This optimizes response time of the software and consequently that of the I²C-bus.

The following is a list of the status codes:

Abbreviations used:

SLA: 7-bit slave address

R: Read bit W: Write bit

ACK: Acknowledgement (acknowledge

ACK: Not Acknowledge (acknowledge bit = 1)

DATA: 8-bit byte to or from the I²C-bus

MST: Master

SLV: Slave TRX: Transmitter REC: Receiver

MST/TRX mode

S1STA value

08H – a START condition has been transmitted

10H - a repeated START condition has been transmitted

18H – SLA and W have been transmitted, ACK received

20H - SLA and W have been transmitted, ACK received

28H - DATA of S1DAT has been transmitted, ACK received

30H – DATA of S1DAT has been transmitted, ACK received

38H - Arbitration lost in SLA, R/W or DATA

MST/REC mode

S1STA value

38H-Arbitration lost while returning \overline{ACK}

40H – SLA and R have been transmitted, ACK received

48H - SLA and R have been transmitted, ACK received

50H - DATA has been received, ACK returned

58H - DATA has been received, ACK returned

SLV/REC mode

S1STA value

60H – Own SLA and W have been received, ACK returned

68H – Arbitration lost in SLA, R/W as MST.
Own SLA and W have been received,
ACK returned

70H – General CALL has been received, ACK returned

78H – Arbitration lost in SLA, R/W as MST. General CALL has been received

80H – Previously addressed with own SLA.
 DATA byte received, ACK returned

88H – Previously addressed with own SLA.
 DATA byte received, ACK returned

90H – Previously addressed with general CALL. DATA byte has been received, ACK has been returned

98H – Previously addressed with general CALL. DATA byte has been received, ACK has been returned

A0H – A STOP condition or repeated START condition has been received while still addressed as SLV/REC or SLV/TRX

SLV/TRX mode

S1STA value


- A8H Own SLA and R have been received, ACK returned
- B0H Arbitration lost in SLA, R/W as MST.
 Own SLA and R have been received,
 ACK returned
- B8H DATA byte has been transmitted, ACK received
- COH DATA byte has been transmitted, ACK received
- C8H- Last DATA byte has been transmitted (AA = logic 0), ACK received

Miscellaneous

S1STA value

00H – Bus error during MST mode or selected SLV mode, due to an erroneous START or STOP condition


S1DAT (DAH) Data Shift Register



Data shift register S1DAT

This register contains the serial data to be transmitted or data that has just been received. Bit 7 is transmitted or received first, i.e., data is shifted from left to right.

S1ADR (DBH) Slave Address Register



S1ADR.0, GC: 0 = general CALL address is not recognized

1 = general CALL address is recognized

S1ADR.7-1: own slave address

This 8-bit register may be loaded with the 7-bit slave address, to which the controller will respond when programmed as a slave receiver/transmitter. The LSB bit (GC) is used to determine whether the general CALL address is recognized.

80CL410/83CL410

INTERRUPT SYSTEM

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority level, nested interrupt system is provided. The 8XCL410 acknowledges interrupt requests from thirteen sources, as follows:

- INT0 and INT1
- Timer 0 and timer 1
- I2C-bus serial I/O interrupt
- INT2 to INT9 (port 1)

Each interrupt vectors to a separate location in program memory for its service routine. Each source can be individually enabled or disabled by corresponding bits in the internal enable registers (IENO, IEN1) The priority level is selected via the interrupt priority register (IPO, IP1). All enabled sources can be globally disabled or enabled.

External Interrupts INT2-INT9

Port 1 lines serve an alternative purpose as eight additional interrupts INT2–INT9. When enabled, each of these lines can "wake-up" the device from power-down mode. Using the IX1 register, each pin may be initialized to either active high or low. IRQ1 is the interrupt request flag register. Each flag, if the interrupt is enabled, will be set on an interrupt request but it must be cleared by software.

IEN1 (E8H) Interrupt enable register


7	6	5	4	3	2	1	0
EX9	EX8	EX7	EX6	EX5	EX4	ЕХЗ	EX2

Bit	Symbol	Function
IEN1.7	EX9	Enable external interrupt 9
IEN1.6	EX8	Enable external interrupt 8
IEN1.5	EX7	Enable external interrupt 7
IEN1.4	EX6	Enable external interrupt 6
IEN1.3	EX5	Enable external interrupt 5
IEN1.2	EX4	Enable external interrupt 4
IEN1.1	EX3	Enable external interrupt 3
IEN1.0	EX2	Enable external interrupt 2

where 0 = interrupt disabled

1 = interrupt enabled

IP1 (F8H) Interrupt priority register



Bit	Symbol	Function
IP1.7	PX9	External interrupt 9 priority
		level
IP1.6	PX8	External interrupt 8 priority
		level
IP1.5	PX7	External interrupt 7 priority
		level
IP1.4	PX6	External interrupt 6 priority
		level
IP1.3	PX5	External interrupt 5 priority
		level
IP1.2	PX4	External interrupt 4 priority
		level
IP1.1	PX3	External interrupt 3 priority
		level
IP1.0	PX2	External interrupt 2 priority
		level

Interrupt priority is as follows:

0 - low priority

1 - high priority


IX1 (E9H) Interrupt polarity register

7	6	5	4	3	2	1	0
IL9	IL8	IL7	L	IL5	IL4	IL3	IL2

Bit	Symbol	Function
IX1.7	IL9	External interrupt 9 polarity level
IX1.6	IL8	External interrupt 8 polarity level
IX1.5	IL7	External interrupt 7 polarity level
IX1.4	IL6	External interrupt 6 polarity level
IX1.3	IL5	External interrupt 5 polarity level
IX1.2	IL4	External interrupt 4 polarity level
IX1.1	IL3	External interrupt 3 polarity level
IX1.0	IL2	External interrupt 2 polarity level

Writing either a "1" or "0" to an IX1 register bit sets the priority level of the corresponding external interrupt to active High or Low, respectively.

IRQ1 (C0H) Interrupt request flag register



Bit	Symbol	Function
IRQ1.7	IQ9	External interrupt 9 request
		flag
IRQ1.6	IQ8	External interrupt 8 request
		flag
IRQ1.5	IQ7	External interrupt 7 request
		flag
IRQ1.4	IQ6	External interrupt 6 request
		flag
IRQ1.3	IQ5	External interrupt 5 request
		flag
IRQ1.2	IQ4	External interrupt 4 request
		flag
IRQ1.1	IQ3	External interrupt 3 request
		flag
IRQ1.0	IQ2	External interrupt 2 request
		flag

Priority	Vector	Source
X0 (highest)	0003H	External 0
S1	002BH	I ² C port
X5	0053H	External 5
TO	000BH	Timer 0
X6	005BH	External 6
X1	0013H	External 1
X2	003BH	External 2
X7	0063H	External 7
T1	001BH	Timer 1
X3	0043H	External 3
X8	006BH	External 8
X4	004BH	External 4
X9 (lowest)	0073H	External 0

Register	Function	SFR Address
IX1	Interrupt polarity register	E9H
IRQ1	Interrupt request flag register	COH
IEN0	Interrupt enable register	A8H
IEN1	Interrupt enable register (INT2-INT9)	E8H
IP0	Interrupt priority register	B8H
IP1	Interrupt priority register (INT2–INT9)	F8H

80CL410/83CL410

OSCILLATOR CIRCUITRY

The on-chip oscillator circuitry of the 8XCL410 is a single stage inverting amplifier biased by an internal feedback resistor. (See Figure 3.) The oscillator can be operated with a quartz crystal, ceramic resonator, LC network or RC network. See Figure 4 for different configurations. When ordering parts, it is necessary to specify an oscillator option. The options are: RC when an RC network will be used, OSC 2 for oscillator operation from 4MHz, OSC 3 for oscillator operation from 4MHz to 10MHz, OSC 4 for oscillator operation above 10MHz, and 32kHz if 32kHz to 400kHz operation is desired.

For operation as a standard quartz oscillator, no external components are needed (except at 32KHz). When using external capacitors, ceramic resonators, coils, and RC networks to drive the oscillator, five different configurations are supported (see Figure 4 and Table 2).

In the power-down mode the oscillator is stopped and XTAL1 is pulled high. The oscillator inverter is switched off to ensure no current will flow. To drive the device with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 to float, as shown in Figure 4(f). There are no requirements on the duty cycle of the external clock, since the input to the internal clocking circuitry is split using a flip-flop.

The following options are provided for optimum on-chip oscillator performance. Please state option when ordering:

32kHz: Figure 4(c). An option for 32kHz clock applications with external trimmer for frequency adjustment.

A 4.7M Ω bias resistor must be connected in parallel with the crystal.

Osc.2: Figure 4(e). An option for low-power, low-frequency operations using LC components or quartz.

Osc.3: An option for medium frequency range applications.

Osc.4: An option for high frequency range applications.

RC: Figure 4(g). An option for an RC oscillator.

The equivalent circuit data of the internal oscillator compares with that of matched crystals.


The externally adjustable RC oscillator has a frequency range from 100kHz to 500kHz. (See Figure 6.)

Power-on Reset

The 8XCL410 contains on-chip circuitry which switch the port pins to the customer-defined logic level as soon as V_{DD} exceeds 1.3V. (See Figures 7 and 8.) As soon as the minimum supply voltage is reached, the oscillator will start up. However, to ensure that the oscillator is stable before the controller starts, the clock signals are gated away from the CPU for a further 1536 oscillator periods.

An hysteresis of approximately 100mV at a typical power-on switching level of 1.3V will ensure correct operation.

An automatic reset can be obtained at power-on by connecting the RST pin to V_{DD} via a $10\mu F$ capacitor. At power-on, the voltage on the RST pin is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor discharges through the internal resistor R_{RST} to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.



Low voltage/low power single-chip 8-bit microcontroller with I²C

80CL410/83CL410




Table 2. Oscillator Type Selection Guide

			C1	EXT.	C2 EXT.		MAXIMUM RESONATOR
RESONATOR	f (MHZ)	OPTION	MIN	MAX	MIN	MAX	SERIES RESISTANCE
Quartz	0.032	32kHz	5	15	0	0	15kΩ ¹
Quartz	1.0	Osc.2	0	30	0	30	600Ω
Quartz	3.58	Osc.2	0	15	0	15	100Ω
Quartz	4.0	Osc.2	0	20	0	20	75Ω
Quartz	6.0	Osc.3	0	10	0	10	60Ω
Quartz	10.0	Osc.4	0	15	0	15	60Ω
Quartz	12.0	Osc.4	0	10	0	10	40Ω
Quartz	16.0	Osc.4	0	15	0	15	20Ω
PXE	0.455	Osc.2	40	50	40	50	10Ω
PXE	1.0	Osc.2	15	50	15	50	100Ω
PXE	3.58	Osc.2	0	40	0	40	10Ω
PXE	4.0	Osc.2	0	40	0	40	10Ω
PXE	6.0	Osc.2	0	20	0	20	5Ω
PXE	10.0	Osc.3	0	15	0	15	6Ω
PXE	12.0	Osc.4	10	40	10	40	6Ω
LC		Osc.2	20	90	20	90	$10\mu H = 1\Omega$ $100\mu H = 5\Omega$ $1mH = 75\Omega$

NOTE:


1. 32kHz quartz crystals with a series resistance higher than 15kΩ will reduce the guaranteed supply voltage range to 2.5 to 3.5V.


Low voltage/low power single-chip 8-bit microcontroller with I²C

80CL410/83CL410

Table 3. Oscillator Equivalent Circuit Parameters (see Figure 5)


PARAMETER	OPTION	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Transconductance	32kHz Osc.2 Osc.3 Osc.4	9m 9m 9m 9m	$T = +25^{\circ}C; V_{DD} = 4.5V$ $T = +25^{\circ}C; V_{DD} = 4.5V$ $T = +25^{\circ}C; V_{DD} = 4.5V$ $T = +25^{\circ}C; V_{DD} = 4.5V$	_ 200 400 1000	15 600 1500 4000	_ 1000 4000 10000	μs μs μs μs
Input capacitance	32kHz Osc.2 Osc.3 Osc.4	c1 _i c1 _i c1 _i c1 _i		- - -	3.0 8.0 8.0 8.0	- - - -	pF pF pF pF
Output capacitance	32kHz Osc.2 Osc.3 Osc.4	c2 _i c2 _i c2 _i c2 _i		- - - -	23.0 8.0 8.0 8.0	- - - -	pF pF pF pF
Output resistance	32kHz Osc.2 Osc.3 Osc.4	R2 R2 R2 R2		- - - -	3800 65 18 5.0	- - - -	kΩ kΩ kΩ kΩ






Low voltage/low power single-chip 8-bit microcontroller with I²C

80CL410/83CL410





ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Supply voltage	-0.5 to +6.5	V
All input voltages	-0.5 to V _{DD} +0.5	V
DC current into any input or output	5	mA
Total power dissipation	300	mW
Storage temperature range	-65 to +150	°C
Operating ambient temperature range	40 to +85	°C
Operating junction temperature	125	°C

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

Low voltage/low power single-chip 8-bit microcontroller with I2C

80CL410/83CL410

DC ELECTRICAL CHARACTERISTICS

 $T_{cmb} = -40^{\circ}C$ to +85°C. $V_{cc} = 0V$

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{DD}	Supply voltage RAM retention voltage in power-down mode	f _{CLK} (see Figure 12)	1.8 1.0	6.0 —	V V
I _{DD}	Power supply current: Operating ¹				
	OSC 1 option	f _{CLK} = 32kHz, V _{DD} = 1.8V, T _{amb} = +25°C	_	50	μΑ
	OSC 2 option	$f_{CLK} = 3.58MHz, V_{DD} = 3V$	_	2.5	mA.
	OSC 2 option	$f_{CLK} = 10MHz, V_{DD} = 5V$	_	14	mA
	OSC 3 option	$f_{CLK} = 12MHz, V_{DD} = 5V$		18	mA
	Idle mode ²			1	}
	OSC 1 option	$f_{CLK} = 32kHz, V_{DD} = 1.8V, T_{amb} = +25^{\circ}C$	_	25	μΑ
	OSC 2 option	$f_{CLK} = 3.58MHz$, $V_{DD} = 3V$	_	1.0	m A
	OSC 2 option	$f_{CLK} = 10MHz, V_{DD} = 5V$	_	5.0	m A
	OSC 3 option	$f_{CLK} = 12MHz, V_{DD} = 5V$	_	7.5	mA
	Power-down mode ³	$V_{DD} = 1.8V, T_{amb} = +25^{\circ}C$		10	μA
V _{IL}	Input low voltage		V _{SS}	0.3V _{DD}	٧
V _{IH}	Input high voltage		0.7V _{DD}	V _{DD}	٧
loL	Output sink current, except SDA, SCL	V _{DD} = 5V, V _{OL} = 0.4V	1.6		mA
		$V_{DD} = 2.5V, V_{OL} = 0.4V$	0.7		mA
I _{OL1}	Output sink current, SDA, SCL	V _{DD} = 5V, V _{OL} = 0.4V	3.0		mA
Юн	Output source current (push-pull options only)	$V_{DD} = 5V$, $V_{OH} = V_{DD} - 0.4V$	1,6		mA
U		$V_{DD} = 2.5V, V_{OH} = V_{DD} - 0.4V$	0.7		mA
l _{IL}	Logical 0 input current, ports 1, 2, 3	V _{DD} = 5V,V _{IN} = 0.4V		-100	μА
		$V_{DD} = 2.5V, V_{IN} = 0.4V$		-50	μА
ITL	Logical 1-to-0 transition current, ports 1, 2, 3	$V_{DD} = 5V, V_{IN} = V_{DD}/2$		-1.0	mA
-		$V_{DD} = 2.5V, V_{IN} = V_{DD}/2$		-500	μА
I _{LI}	Input leakage current, port 0, EA	$V_{SS} < V_{I} < V_{DD}$		±10	μА
R _{RST}	Internal reset pull-down resistor		10	200	kΩ

NOTES:

^{1.} The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{IL} = V_{SS}, V_{IH} = V_{DD}; XTAL2 not connected; EA = RST = Port 0 = V_{DD}; all open drain outputs connected to V_{SS}.

The idle supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_t = 10ns; V_{IL} = V_{SS}, V_{IH} = V_{DD}; XTAL2 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}; all open drain outputs connected to V_{SS}.
 The power-down current is measured with all output pins disconnected; XTAL1 not connected; EA = port 0 = V_{DD}; RST = V_{SS}; all open-drain


outputs connected to V_{SS}.

^{4.} The RC-oscillator is not implemented in this version.

^{5.} Circuits with option "no power-on reset" are tested at $V_{DDMIN} = 1.8V$, with option POR = 1.3V at $V_{DDMIN} = 2.5V$.

Low voltage/low power single-chip 8-bit microcontroller with $\rm I^2C$

80CL410/83CL410



Low voltage/low power single-chip 8-bit microcontroller with I²C

80CL410/83CL410


AC ELECTRICAL CHARACTERISTICS T. ... = -40°C to +85°C Voc = 0V1.2


				CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
Program Mo	emory				-		
1/t _{CLCL}		Oscillator frequency			0	20	MHz
t _{LL}	9	ALE pulse width	127		2t _{CLCL} -40		ns
t _{AL}	9	Address valid to ALE low	43		t _{CLCL} -40		ns
t _{LA}	9	Address hold after ALE low	48		t _{CLCL} -35		ns
t _{LIV}	9	ALE low to valid instruction in		233		4t _{CLCL} -100	ns
t _{LC}	9	ALE low to PSEN low	58		t _{CLCL} -25		ns
tcc	9	PSEN pulse width	215		3t _{CLCL} -35		ns
t _{CIV}	9	PSEN low to valid instruction in		125		3t _{CLCL} -125	ns
t _{Cl}	9	Input instruction hold after PSEN	0		0		ns
t _{CIF}	9	Input instruction float after PSEN		63		t _{CLCL} -20	ns
t _{AVI}	9	Address to valid instruction in		302		5t _{CLCL} -115	ns
t _{AFC}	9	PSEN low to address float	0		0		ns
Data Memo	ry			***************************************			
t _{RR}	10	RD pulse width	400		6t _{CLCL} -100		ns
tww	11	WR pulse width	400		6t _{CLCL} -100		ns
t _{LA}	10, 11	Address hold time after ALE	48	-	t _{CLCL} -35	-	ns
t _{RD}	10	RD low to valid data in		250		5t _{CLCL} -165	ns
t _{DFR}	10	Data float after RD		97		2t _{CLCL} -70	ns
t _{LD}	10	ALE low to valid data in		517		8t _{CLCL} -150	ns
t _{AD}	10	Address to valid data in		585		9t _{CLCL} -165	ns
t _{LW}	10, 11	ALE low to RD or WR low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AW}	10, 11	Address valid to WR low or RD low	203		4t _{CLCL} -130		ns
t _{DWX}	11	Data valid to WR transition	23		t _{CLCL} -60		ns
t _{DW}	10	Data valid to WR	433	-	7t _{CLCL} -150	-	ns
t _{WD}	11	Data hold after WR	33		t _{CLCL} -50		ns
t _{AFR}	10	RD low to address float ³		12		12	ns
twhLH	10, 11	RD or WR high to ALE high	43	123	t _{CLCL} 40	t _{CLCL} +40	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 50pF, load capacitance for all other outputs = 40pF.
 Interfacing the 8XCL410 to devices with float time up to 75ns is permitted. This limited bus connection will not cause damage to port 0

Low voltage/low power single-chip 8-bit microcontroller with I²C


80CL410/83CL410







Low voltage/low power single-chip 8-bit microcontroller with I²C

80CL410/83CL410









271


December 16, 1991


Low voltage/low power single-chip 8-bit microcontroller with I²C

80CL410/83CL410









Low voltage/low power single-chip 8-bit microcontroller with I²C

80CL410/83CL410

PIGGYBACK SPECIFICATION

The differences between the masked version and the piggyback are described herein.

General Description

The P85CL000HFZ is a piggy-back version with 256 bytes of RAM used for emulation of the P83CL410 microcontroller. The P85CL000HFZ is manufactured in an advanced CMOS technology. The instruction set of the P85CL000HFZ is based on that of the 8051. The device has low power consumption and a wide supply voltage range. The P85CL000HFZ has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. For timing and AC/DC characteristics, please refer to the P83CL410 specifications.

Four 8-bit ports, 32 I/O lines
 Two 16-bit timer/event counters

• 8-bit CPU, RAM, I/O in a single

Socket for up to 16k external EPROM

256 bytes RAM, expandable externally to

40-lead DIP

64K bytes

- External memory expandable up to 128K, external ROM up to 64K and/or RAM up to 64K
- Thirteen source, thirteen vector interrupt structure with two priority levels
- Full duplex serial port (UART)
- I²C-bus interface for serial transfer on two lines

- Enhanced architecture with:
- non-page oriented instructions
- direct addressing
- four eight byte RAM register banks
- stack depth up to 128 bytes
- multiply, divide, subtract and compare instructions
- STOP and IDLE instructions
- Wake-up via external interrupts at port 1
- Single supply voltage of 1.8V to 6.0V
- On-chip oscillator (option: oscillator 4)
- Very low current consumption
- Operating temperature range: -40 to +85°C

Features

• Full static 80C51 CPU

STANDARD PIGGYBACK

Types: P85CL000HFZ

Emulation for: P83CL410, P80CL51

List of differences between masked microcontroller and corresponding piggyback:

PARAMETER	MASKED CONTROLLER	PIGGYBACK
RAM size	128	256
ROM size	4k	EPROM size dependent (max 16k)
Port option	1, 2, 3	1
Oscillator option	32kHz, Osc, 2, 3, 4, RC	Osc. 4
Mech. dimensions	Standard Dual In-Line, Small Outline	See Figure NO TAG
Current cons.	I _{DD}	I _{DD} (OSC, 4) + I _{EPROM}
Voltage range	full	full, limited by EPROM
ESD	specification	not tested (different package)

83CL411

GENERAL DESCRIPTION

The 83CL411 is manufactured in an advanced CMOS technology. The instruction set of the 83CL411 is based on that of the 8051. The 83CL411 is an 8-bit general purpose microcontroller especially suited for cordless telephone applications. The device has low power consumption and a wide range of supply voltage. For emulation purposes, the 85CL781 (Piggy-back version) with 256 bytes of RAM is recommended. The 83CL411 has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. The 83CL411 also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte, and 16 three-byte.

FEATURES


- Full static 80C51 CPU
- 8-bit CPU, ROM, RAM, I/O in a single
 40-pin mini-pack or a 44-pin quad flat pack
- 4K x 8 ROM, expandable externally to 64K bytes
- 256 bytes RAM, expandable externally to 64K bytes
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timer/event counters
- On-chip oscillator suitable for RC, LC, quartz crystal or ceramic resonator
- Thirteen source, thirteen vector interrupt structure with two priority levels
- Full duplex serial UART

- Enhanced architecture with:
- non-page oriented instructions
- direct addressing
- four eight-byte RAM register banks
- stack depth limited only by available internal RAM (max. 256 bytes)
- multiply, divide, subtract and compare instructions
- Power-down and IDLE instructions
- Wake-up via external interrupts at Port 1
- Single supply voltage of 1.8 V to 6.0 V
- Frequency range of 32kHz to 12MHz
- Very low current consumption
- Operating temperature range: -40°C to +85°C

ORDERING INFORMATION

PACKAGE TYPE	ORDER CODE	DRAWING NUMBER	
40-Pin Plastic Dual In-line Package	P83CL411 HFP	SOT129	
44-Pin Plastic Quad Flat Package	P83CL411 HFH	SOT205	

PIN CONFIGURATIONS




83CL411

PIN DESCRIPTION

PIN	DESIGNATION	FUNCTION
40 41 42 43 44 1 2	P1.0/INT2 P1.1/INT3 P1.2/INT4 P1.3/INT5 P1.4/INT6 P1.5/INT7 P1.6/INT8 P1.7/INT9	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. The Port 1 output buffer can sink/source 4 LS TTL loads. As inputs, Port 1 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pull-ups. Port 1 also serves the alternative functions INT2 to INT9.
4	RST	Reset: A high level on this pin for two machine cycles while the oscillator is running resets the device.
5, 7-13	P3.0 – P3.7	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled LOW will source current ($I_{\rm IL}$ in the characteristics) due to the internal pull-ups.
5	P3.0/RxD/data	RXD/data: serial port receiver data input (asynchronous) or data input/output (synchronous)
7	P3.1/TxD/clock	TXD/clock: serial port transmitter data output (asynchronous) or clock output (synchronous)
8	P3.2/INTO	INTO: external interrupt 0.
9	P3.3/INT1	INT1: external interrupt 1.
10	P3.4/T0	T0: Timer 0 external input.
11	P3.5/T1	T1: Timer 1 external input.
12	P3.6/WR	WR: external data memory write strobe.
13	P3.7/RD	RD: external data memory read strobe.
14	XTAL2	Crystal output: output of the inverting amplifier of the oscillator. Left open when external clock is used.
15	XTAL1	Crystal Input: input to the inverting amplifier of the oscillator, also the input for an externally generated clock source.
16	V _{SS}	Ground: circuit ground potential.
17	Test / V _{SS}	Test input: must be connected to V _{SS} or left open.
18-25	P2.0 – P2.7	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 16-bit addresses (MOVX @DPTR). In this application it uses the strong internal pull-ups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri). Port 2 emits the contents of the P2 Special Function
		Register.
26	PSEN	Program store enable output: read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped.
27	ALE	Address Latch Enable: output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes.
29	EA	External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter.
30-37	P0.0 – P0.7	Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic 1s.
38	V _{DD}	Power supply.

83CL411



1.0 FUNCTIONAL DESCRIPTION

General

The 83CL411 is a stand-alone high-performance CMOS microcontroller designed for use in real-time applications such as instrumentation, industrial control, intelligent computer peripherals and consumer products.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64K bytes of program memory and/or up to 64K bytes of data storage.

The 83CL411 contains a non-volatile 4K byte x 8 read-only program memory; a static 256 byte x 8 read/write data memory; 32 I/O lines; two 16-bit timer/event counters; a thirteen-source two priority-level, nested interrupt structure and on-chip oscillator and timing circuit.

The device has two software selectable modes of reduced activity for power reduction; IDLE and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial I/O and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

In addition, the device provides a standard UART serial interface.

CPU timing

A machine cycle consists of a sequence of 6 states. Each state time lasts for two oscillator periods, thus a machine cycle takes 12 oscillator periods or 1ms if the oscillator frequency is 12MHz.

Note: This datasheet covers only the special features of the 83CL411. For details on the 83CL411 core and the I²C bus functions see the user manual: SINGLE-CHIP 8-BIT

MICROCONTROLLER (USER MANUAL) – The MAB8051/C51 microcontroller family.

1.1 Memory Organization

The 83CL411 has a 4K Program Memory (ROM) plus 256 bytes of Data Memory (RAM) on board. The device has separate address spaces for Program and Data Memory (see Figure 1). Using Ports P0 and P2, the 83CL411 can address up to 64K bytes of external memory. The CPU generates both read and write signals (RD and WR) for external Data Memory accesses, and the read strobe (PSEN) for external Program Memory.

1.1.1 Program Memory

The 83CL411 contains 4K bytes of internal ROM. After reset the CPU begins execution at location 0000H. The lower 4K bytes of Program Memory can be implemented in either on-chip ROM or external memory. If the EA pin is strapped to V_{DD}, then program

83CL411

memory fetches from addresses 000H through 0FFFH are directed to the internal ROM. Fetches from addresses 1000H through FFFFH are directed to external ROM. Program counter values greater than 0FFFH are automatically addressed to external memory regardless of the state of the EA pin.

Please note that the first version of 83CL411 does not support automatic memory switching for addresses greater than 0FFFH. For customerrs using more than 4K memory it is recommended to work in external mode only. The automatic

memory switching will be supported by a second version 83CL411, becoming available in the second half of 1993.


1 .1.2 Data Memory

The 83CL411 contains 256 bytes of internal RAM and 29 Special Function Registers (SFR). Figure 1 shows the internal Data Memory space divided into the Lower 128, the Upper 128, and the SFR space. Internal RAM locations 0–127 are directly and indirectly addressable. Internal RAM locations 128–255 are only indirectly addressable. The special function register


locations 128–255 are only directly addressable.


1.1.3 Special Function Registers
The upper 128 bytes are the address
locations of the SFRs. Figure 3 shows the
Special Function Register (SFR) space.
SFRs include the port latches, timers,
peripheral control, serial I/O registers, etc.
These registers can only be accessed by
direct addressing. There are 128 bit
addressable locations in the SFR address
space (SFRs with addresses divisible by
eight).

FUNCTIONAL DIAGRAM




83CL411






278

83CL411



83CL411



83CL411

1.1.4 Addressing

The 83CL411 has five methods for addressing source operands:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register-plus Index-Register-indirect

The first three methods can be used for addressing destination operands. Most instructions have a "destination/source" field that specifies data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addressing is as follows:

- Registers in one of the four register banks through register, direct or indirect.
- Internal RAM (256 bytes) through direct or register-indirect.
- Special Function Register through Direct.
- External data memory through Register-Indirect
- Program memory look-up tables through Base-Register-plus index-Register-indirect.

1.2 I/O facilities

1.2.1 Ports

The 83CL411 has 32 I/O lines treated as 32 individually addressable bits or as four parallel 8-bit addressable ports. Port 0, 1, 2 and 3 perform the following alternate functions:

- Port 0: provides the multiplexed low-order address and data bus for expanding the device with standard memories and peripherals.
- Port 1: provides the inputs for the external interrupts INT2/INT9.
- Port 2: provides the high-order address when expanding the device with external program or data memory.
- Port 3: pins can be configured individually to provide:
 - (1) external interrupt request inputs
 - (2) counter input
- (3) control signals to read and write to external memories
- (4) UART input and output

To enable a Port 3 pin alternate function, the Port 3 bit latch in its SFR must contain a logic 1.

Each port consists of a latch (Special Function Registers P0 to P3), an output driver and an input buffer. Ports 1, 2 and 3

have internal pull-ups. Figure 4(a) shows that the strong transistor p1 is turned on for only two oscillator periods after a 0-to-1 transition in the port latch. When on, it turns on p3 (a weak pull-up) through the inverter. This inverter and p3 form a latch which hold the 1. In Port 0 the pull-up p1 is only on when emitting 1s for external memory access. Writing a 1 to a Port 0 bit latch leaves both output transistors switched off so the pin can be used as a high-impedance input.


1.2.2 Port Options

Thirty of the 32 parallel port pins may be individually configured with one of the following options (see Figure 5).

Please note that the options of port P1.6/P1.7 are fixed to 2S (open drain) on the first version of 83CL411. A second version of 83CL411 will become available in the second half of 1993, where all options can be chosen for port P1.6/P1.7.

Option 1: **Standard Port**; quasi-bidirectional I/O with pull-up. The strong booster pull-up p1 is turned on for two oscillator periods after a 0-to-1 transition in the port latch (see Figure 4(a)).

Option 2: **Open drain**; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)). This option does not include the internal protection diode against V_{DD} for port P1.6 and P1.7.



83CL411

Option 3: **Push-Pull**; output with drive capability in both polarities. Under this option, pins can only be used as outputs (see Figure 4(b)).

The definition of port options for Port 0 is slightly different. Two cases have to be examined. First, accesses to external memory (EA=0 or access above the built-in memory boundary), and second, I/O accesses.

External Memory Accesses:

Option 1: True 0 and 1 are written as address to the external memory (strong pull-up is used)

Option 2: An external pull-up resistor is needed for external accesses.

Option 3: Not allowed for external memory accesses as the port can only be used as output.

I/O Accesses:

Option 1: When writing a 1 to the port-latch, the strong pull-up p1 will be on for two oscillator periods. No weak pull-up exists. Without an external pull-up, this option can be used as a high-impedance input.

Option 2: Open drain; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)).

Option 3: Push-Pull; output with drive capability in both polarities. Under this option, pins can only be used as outputs.

Individual mask selection of the post-reset state is available on any of the above pins. Make your selection by appending "S" or "R" to option 1, 2, or 3 above.

Option S: SET; after reset this pin will be initialized HIGH.

Option R: RESET; after reset this pin will be initialized LOW.

1.3 Idle and Power-down Operation

Idle mode operation permits the interrupt, serial ports, timer blocks continue functioning while the clock to the CPU is halted.

The following functions remain active during Idle mode. These functions may generate an interrupt or reset and thus end the Idle mode.

- Timer 0, Timer 1
- SIO

PCON.7

PCON 4

External interrupt

The Power-down operation freezes the oscillator. The Power-down mode can only be activated by setting the PD bit in the PCON register.

1.3.1 Power control register (PCON) These special modes are activated by software via the Special Function Register

software via the Special Function Register PCON. Its hardware address is 87H. [PCON is not bit addressable.]

	6	5	4	3	2	1	0
SMOD	ı	-	1	GF1	GF0	PD	IDL
MSB							LSB
BIT		SYMI	BOL	FUN	СТІО	N	

Double Baud rate bit.

(reserved)

		When set to logic 1 the baud rate is doubled when the serial port SIO0 is being used in 1, 2, or 3.
PCON.6		(reserved)
PCON.5	_	(reserved)

SMOD

		,
BIT	SYMBOL	FUNCTION
PCON.3	GF1	General-purpose flag bit
PCON.2	GF0	General-purpose flag bit

PCON.1 PD Power-down bit. Setting this bit activates Power-down mode.

PCON.0 IDL Idle mode bit. Setting this bit activates the

Idle mode

If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (0XX00000).

1.3.2 Power-down Mode

The instruction setting PCON.1 is the last executed prior to going into the Power-down mode. In Power-down mode the oscillator is stopped. The contents of the on-chip RAM and SFRs are preserved. The port pins output the values held by their respective SFRs. ALE and PSEN are held LOW.

1.3.3 Wake-up Mode

Setting PD flag in the PCON register forces the controller into the Power-down mode. Setting this flag enables the controller to be awakened from the Power-down mode with either the external interrupts INT2/INT9, or a reset operation.


The wake-up operation after power-down in this controller has two basic approaches:

1 .3.3.1 Wake-up using INT2/INT9

If INT2 to INT9 are enabled, the 83CL411 can be awakened from power-down mode with the external interrupts. To ensure that the oscillator is stable before the controller restarts, the internal clock will remain inactive for 1536 oscillator periods. This is controlled by an on-chip delay counter.

1.3.3.2 Wake-up using RESET

To wake-up the 83CL411 the RESET pin has to be kept HIGH for a minimum of 24 periods. The on-chip delay counter is inactive. The user has to ensure that the oscillator is stable before any operation is attempted. Figure 11 illustrates the two possibilities for wake-up.



83CL411

1.3.4 Idle mode

The instruction that sets PCON.0 is the last instruction executed in the normal operating mode before Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during Idle mode. The status of the external pins during Idle mode is shown in Table 4

There are two methods used to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following the return-from-interrupt instruction RETI, the next instruction to be executed will be the one which follows the instruction that wrote a logic 1 to PCON.0.

Flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.

The second method of terminating the Idle mode is with an external hardware reset. Since the oscillator is still running, the hardware reset is required to be active for two machine cycles (24 oscillator periods) to complete the reset operation.

Reset redefines all SFRs, but does not affect the on-chip RAM.

In the Power-down mode, V_{DD} may be reduced to minimize power consumption. However, the supply voltage must not be reduced until Power-down mode is active, and must be held active until the oscillator has restarted and stabilized.

The status of the external pins during Idle and Power-down mode is shown in Table 4. If the Power-down mode is activated whilst accessing external memory, port data held in the Special Function Register P2 is restored to Port 2. If the data is a logic 1, the port pin is held HIGH during the Power-down mode by the strong pull-up transistor p1 (see Figure 4(a)).

1.4 Standard Serial Interface SIO0: UART

This serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the

second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed at Special Function Register SOBUF. Writing to SOBUF loads the transmit register, and reading SOBUF loads the transmit register, and reading SOBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. Eight bits are transmitted/received (LSB first). The baud is fixed at 1/12 the oscillator frequency.

Mode 1: Ten bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

Mode 2: Eleven bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (1). On Transmit, the ninth data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the ninth data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

Mode 3: Eleven bits are transmitted (through TxD) or received (through TxD): a start bit (0), 8 data bits (LSB first), a programmable ninth data bit and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SOBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

1.4.1 Multiprocessor Communications
Modes 2 and 3 have a special provision for
multiprocessor communications. In these
modes, nine data bits are received. The ninth
one goes into RB8. Then comes a stop bit.
The port can be programmed such that when
the stop bit is received, the serial port
interrupt will be activated only if RB8 = 1.
This feature is enabled by setting bit SM2 in
SCON. A way to use this feature in
multiprocessor systems is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the ninth bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

1.4.2 Serial port control register

The serial port control and status register is the Special Function Register SOCON, shown in Figure 16. The register contains not only the mode selection bits, but also the ninth data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

BAUD RATES

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12. The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate = (2^{SMOD}/64)(Oscillator Frequency)

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

USING TIMER 1 TO GENERATE BAUD RATES

When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Modes 1, 3 Baud Rate = (2^{SMOD}/32)(Timer 1 Overflow Rate)

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its three running modes. In most typical applications, it is configured for timer operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate = $\{(2^{SMOD}/32) \times (Oscillator Frequency)\} / \{12 \times (256 - (TH1))\}$

83CL411

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Table 5 lists various commonly used baud rates and how they can be obtained from Timer 1.

1.5 Interrupt system

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is

provided. The 83CL411 acknowledges interrupt requests from thirteen sources as follows:

- INT0 through INT9
- Timer 0, Timer 1
- UART

Table 4. Status of the External Pins during Idle and Power-down Modes

Table 4. St	atus of the La	eterriar i mo a	army rate and	i ower-down	i inoucs		
MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle (1)	Internal	1	1	Port data	Port data	Port data	Port data
Idle (1)	External	1	1	Floating	Port data	Address	Port data
Power-down	Internal	0	0	Port data	Port data	Port data	Port data
Power-down	External	0	0	Floating	Port data	Port data	Port data

MSB							LSB
SMO	SM1	SM2	REN	TB8	RB8	TI	RI

Where SM0, SM1 specify the serial port mode, as follows:

SM0	SM ₁	MODE	DESCRIPTION	BAUD RATE
0	0	0	Shift register	fosc / 12
0	1	1	8-bit UART	variable
1	0	2	9-bit UART	fosc / 64 or fosc / 32
1	1	3	9-bit variable UART	•

SM2 enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1 then R1 will not be activated if the received ninth data bit (RB8) is 0. In Mode 1, if SM2=1 then R1 will not be activated if a valid stopbit was not received. In Mode 0, SM2 should be 0.

REN enables serial reception. Set by software to enable reception. Clear by software to disable reception.

TB8 is the ninth data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

RB8 in Modes 2 and 3, is the ninth data bit that was received. In Mode 1, if SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.

TI is transmit interrupt flag. Set by hardware at the end of the eighth bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.

RI is receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial receoption (except see SM2). Must be cleared by software.

Figure 6. Serial Port Control (SCON) Register

Table 5. Timer 1 Generated Commonly Used Baud Rates


BAUD RATE	f _{osc}	SMOD	C/T	TIMER 1 MODE	RELOAD VALUE
Mode 0 Max: 1MHz	12MHz	х	×	X	Х
Mode 2 Max: 375K	12MHz	1	х	X	X
Mode 1, 3: 62.5K	12MHz	1	0	2	FFH
19.2K	11.059MHz	1	0	2	FDH
9.6K	11.059MHz	0	0	2	FDH
4.8K	11.059MHz	0	0	2	FAH
2.4K	11.059MHz	0	0	2	F4H
1.2K	11.059MHz	0	0	2	E8H
137.5K	11.986MHz	0	0	2	1DH
110K	6MHz	0	0	2	72H
110K	12MHz	0	0	1	FEEBH


83CL411

Each interrupt vectors to a separate location in program memory for its service routine. Each source can be individually enabled or disabled by corresponding bits in the Interrupt Enable Registers (IE, IEO). The priority level is selected via the Interrupt Priority register (IPO, IP1). All enabled sources can be globally disabled or enabled.

1.5.1 External Interrupts INT2/INT9
Port 1 lines serve an alternative purpose as seven additional interrupts INT2 to INT9.

When enabled, each of these lines may "wake-up" the device from Power-down mode. Using the IX1 register, each pin may be initialized to either active HIGH or LOW. IRQ1 is the interrupt request flag register. Each flag, if the interrupt is enabled, will be set on an interrupt request but must be cleared by software, i.e. via the interrupt software or when the interrupt is disabled. The Port 1 interrupts are level sensitive. A Port 1 interrupt will be recognized when a level (HIGH or LOW depending on Interrupt Polarity Register IX1) on P1x is held active for at least one machine cycle. The Interrupt Request is not served until the next machine cycle.





83CL411

Interrupt Enable Register IEN0, IEN1 ____

IENO (A8H)	EA	ET2	ES1	ES0	ET1	EX1	ETO	EXO	
BIT					NCT				

BIT	SYMBOL	FUNCTION
IEN0.7	EA	General enable/ disable control 0 = no interrupt is enabled; 1=any individually enabled interrupt will be accepted
IEN0.6	ET2	Must be set to 0 by the user
IEN0.5	ES1	Must be set to 0 by the user
IENO.4	ES0	Enable UART SIO interrupt
IEN0.3	ET1	Enable Timer T1 interrupt
IEN0.2	EX1	Enable external interrupt 1
IEN0.1	ET0	Enable Timer T0 interrupt
IENO.0	EX0	Enable external interrupt 1

Interrupt Priority Register IP0, IP1

IP0.7 IP0.6	_	Unused
IP0.6		
	PT2	Unused
IP0.5	PS1	Unused
IP0.4	PS0	UART SIO interrupt priority level
IP0.3	PT1	Timer 1 interrupt priority level
IP0.2	PX1	External interrupt 1 priority level
IP0.1	PT0	Timer 0 interrupt priority level
IP0.0	PX0	External interrupt 0 priority level

IPO (B8H) - PT2 PS1 PS0 PT1 PX1 PT0 PX0

Interrupt Polarity Register IX1

IX1 (E9H)								
IX1 (E9H)	ILS	ILB	IL/	ILD	ILD	IL4	ILS	ILZ

Writing either a "1" or "0" to an IX1 register bit sets the polarity level of the corresponding external interrupt to active HIGH or LOW respectively.

•	-	
BIT	SYMBOL	FUNCTION
IX1.7	IL9	External interrupt 9 polarity level
IX1.6	IL8	External interrupt 8 polarity level
IX1.5	IL7	External interrupt 7 polarity level
IX1.4	IL6	External interrupt 6 polarity level
IX1.3	IL5	External interrupt 5 polarity level
IX1.2	IL4	External interrupt 4 polarity level
IX1.1	IL3	External interrupt 3 polarity level
IX1.0	IL2	External interrupt 2 polarity level

IEN1 (E8H) EX9 EX8 EX7 EX6 EX5 EX4 EX3 EX2

BIT	SYMBOL	FUNCTION
IEN1.7	EX9	Enable external interrupt 9
IEN1.6	EX8	Enable external interrupt 2
IEN1.5	EX7	Enable external interrupt 2
IEN1.4	EX6	Enable external interrupt 2
IEN1.3	EX5	Enable external interrupt 2
IEN1.2	EX4	Enable external interrupt 2
IEN1.1	EX3	Enable external interrupt 2
IEN1.0	EX2	Enable external interrupt 2

where 0 = interrupt disabled 1 = interrupt enabled

BIT	SYMBOL	FUNCTION
IP1.7	PX9	External interrupt 9 priority level
IP1.6	PX8	External interrupt 8 priority level
IP1.5	PX7	External interrupt 7 priority level
IP1.4	PX6	External interrupt 6 priority level
IP1.3	PX5	External interrupt 5 priority level
IP1.2	PX4	External interrupt 4 priority level
IP1.1	PX3	External interrupt 3 priority level
IP1.0	PX2	External interrupt 2 priority level

Interrupt priority is as follows:

0 = low priority

1 = high priority

Interrupt Request Flag Register IRQ1

in wi								
IRQ1 (C0H)	IQ9	IQ8	IQ7	IQ6	IQ5	IQ4	IQ3	IQ2
BIT	S	ҮМВ	OL	FU	NCT	ON		
IRQ1.7		IQ9			erna uest		rrupt	9
IRQ1.6		IQ8			erna uest		rrupt	8
IRQ1.5		IQ7			erna uest		rrupt	7
IRQ1.4		IQ6			erna uest		rrupt	6
IRQ1.3		IQ5			ernal uest		rrupt	5
IRQ1.2		IQ4			erna uest		rrupt	4
IRQ1.1		IQ3			erna uest		rrupt	3
IRQ1.0		IQ2			erna uest		rrupt	2

83CL411

1.5.2 Interrupt vectors

(highest)	<u>Vector</u>	Source
X0	0003H	external/0
X5	0053H	external 5
TO	000BH	timer 0
X6	005BH	external 6
X1	0013H	external 1
X2	003BH	external 2
X7	0063H	external 7
T1	001BH	timer 1
X3	0043H	external 3
X8	006BH	external 8
S0	0023H	UART
X4	004BH	external 4
X9	0073H	external 9
(lowest)		

INTERRUPT PRIORITY

Each interrupt priority source can be set to either high or low priority. If both priorities are requested simultaneously, the controller will branch to the high priority vector.

A low priority interrupt can only be interrupted by a high priority interrupt. A high priority interrupt routine cannot be interrupted.

1.5.3 Related registers

The following registers are used in conjunction with the interrupt system:

REGISTER	<u>FUNCTION</u>	ADDRESS
IX1	Interrupt polarity register	E9H
IRQ1	Interrupt request flag register	COH
IEN0	Interrupt enable register	A8H
IEN1	Interrupt enable register (INT2-INT)	E8H 9)
IP0	Interrupt priority register	В8Н
IP1	Interrupt priority register (INT2-INT)	F8H 9)

SED

1.6 Oscillator Circuitry

The on-chip oscillator circuitry of the 83CL411 is a single-stage inverting amplifier biased by an internal feedback resistor (Figure 9). For operation as a standard quartz oscillator, no external components are needed (except at 32kHz). When using external capacitors, ceramic resonators, coils and RC networks to drive the oscillator, five different configurations are supported (see Figure 10 and oscillator options).

In the Power-down mode the oscillator is stopped and XTAL1 is pulled HIGH. The oscillator inverter is switched off to ensure no current will flow regardless of the voltage at XTAL1. To drive the device with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 to float, as shown in Figure 18. There are no requirements on the duty cycle of the external clock, since the input to the internal clocking circuitry is buffered by a flip-flop.

The following options are provided for optimum on-chip oscillator performance. Please state option when ordering.

1.6.1 Oscillator options (see Figure 18)

32kHz: Figure 10(c). An option for 32kHz clock applications with external trimmer for frequency adjustment. A 4.7MΩ bias resistor is needed for use in parallel with the crystal.


Osc 2: Figure 10(e): An option for low-power, low-frequency operations using LC components or quartz.

Osc 3: An option for medium frequency range applications.


Osc 4: An option for high frequency range applications.

RC: Figure 10(g). An option for an RC oscillator.

The equivalent circuit data of the internal oscillator compares with that of matched crystals.



83CL411



OSCILLATOR TYPE SELECTION GUIDE

RESONATOR	f (MHz)	OPTION	C1 EXT. (pF)		C2 EX	(T. (pF)	MAX. RESONATOR SERIES RESISTANCE
			MIN	MAX	MIN	MAX	15kΩ ⁴
Quartz	0.032	32kHz	5	15	0	0	600Ω
Quartz	1.0	Osc.2	0	30	0	30	100Ω
Quartz	3.58	Osc.2	0	15	0	15	75Ω
Quartz	4.0	Osc.2	0	20	0	20	60Ω
Quartz	6.0	Osc.3	0	10	0	10	60Ω
Quartz	10.0	Osc.4	0	15	0	15	40Ω
Quartz	12.0	Osc.4	0	10	0	10	20Ω
PXE	0.455	Osc.2	40	50	40	50	100Ω
PXE	1.0	Osc.2	15	50	15	50	10Ω
PXE	3.58	Osc.2	0	40	0	40	10Ω
PXE	4.0	Osc.2	0	40	0	40	5Ω
PXE	6.0	Osc.2	0	20	0	20	6Ω
PXE	10.0	Osc.3	0	15	0	15	6Ω
PXE	12.0	Osc.4	10	40	10	40	10μΗ = 1Ω
LC		Osc.2	20	90	20	90	$100\mu H = 5\Omega$ $1mH = 75\Omega$


NOTES:

^{4. 32}kHz quartz crystals with a series resistance higher than 15kΩ will reduce the guaranteed supply voltage range to 2.5 – 3.5V.

83CL411

OSCILLATOR EQUIVALENT CIRCUIT PARAMETERS (see Figure 11)

PARAMETER	OPTION	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Transconductance	32kHz	9m	T = +25°C, V _{DD} = 4.5V	_	15		μS
	Osc.2	9m	$T = +25$ °C, $V_{DD} = 4.5V$	200	600	1000	μS
	Osc.3	9m	T = +25°C, V _{DD} = 4.5V	400	1500	4000	μS
	Osc.4	g _m	T = +25°C, V _{DD} = 4.5V	1000	4000	10000	μS
Input capacitance	32kHz	C1 _i		_	3.0	_	рF
	Osc.2	C1 _i			8.0	_	pF
	Osc.3	C1 _i			8.0		pF
	Osc.4	C1 _i			8.0	_	pF
Output capacitance	32kHz	C2 _i			23		pF
	Osc.2	C2 _i			8.0	_	pF
	Osc.3	C2 _i		_	8.0	_	pF
	Osc.4	C2 _i		_	8.0	_	pF
Output resistance	32kHz	R2		_	3800	_	kΩ
	Osc.2	R2		_	65	_	kΩ
	Osc.3	R2			18	_	kΩ
	Osc.4	R2		_	5.0		kΩ



83CL411

1.6.2 RC Oscillator

The externally adjustable RC-oscillator has a frequency range from 100 kHz to 500 kHz.


1.7 Reset circuitry

To initialize the 83CL411, a reset is performed by either of two methods:

- via the RST pin
- via a power-on-reset

It leaves the internal registers as follows:

Register ACC B DPL DPH IE0 IE1 IP1 IX1 IRQ1 PCH PCL PCON	Content 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 XX00 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
IX1	0000 0000
IRQ1	0000 0000
PCH	0000 0000
PCL	0000 0000
PCON	0000 0XX0
P0 – P3	1111 1111
SOBUF	XXXXXXX
SOCON	0000 0000
SP	0000 0111
TCON	0000 0000
TH0, TH1	0000 0000
TLO, TL1	0000 0000
TMOD	0000 0000
PSW	0000 0000



The reset state of the port pins is mask-programmable and can therefore be defined by the user. The standard reset value for port P0–P3 is 1111 1111.

The reset input to the 83CL411 is RST pin 15. A Schmitt trigger qualifies the input for noise rejection. The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle.

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by generating an internal reset. Port pins adopt their reset state immediately after RST goes HIGH. During reset ALE and PSEN are held HIGH.

The external reset is asynchronous to the internal clock. The RST pin is sampled during State 5, Phase 2 of every machine cycle. After a HIGH is detected at the RST pin, an internal reset is repeated every cycle until RST goes LOW.


The internal RAM is not affected by reset. When V_{DD} is turned on the RAM contents are indeterminate.

1.7.1 Power-on reset


The 83CL411 contains on-chip circuitry which switch the port pins to the customer defined logic level as soon as V_{DD} exceeds 1.3V. As soon as the minimum supply voltage is reached, the oscillator will start up. However, to ensure that the oscillator is stable before the controller starts, the clock signals are gated away from the CPU for a further 1536 oscillator periods.


A hysteresis of approximately 50mV at a typical power-on switching level of 1.3V will ensure correct operation.

An automatic reset can be obtained at power-on by connecting the RST pin to V_{DD} via a $10\mu F$ capacitor. At power-on, the voltage on the RST pin is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor discharges through the internal resistor R_{RST} to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.



83CL411





83CL411

1.8 Instruction Set

The 83CL411 uses a powerful instruction set which permits the expansion of on-chip CPU peripherals and optimizes byte efficiency and

execution speed. Assigned opcodes add new high-power operation and permit new addressing modes. The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 12MHz oscillator, 64 instructions execute in $1\mu s$ and 45 in $2\mu s$. Multiply and divide instructions execute in $4\mu s$.

Table 6. Instruction Set Description

	MNEMONIC	DESCRIPTION	i i	TES/ CLES	OPCODE (HEX.)
Arithmeti	c Operations	•			
ADD	A,Rr	Add register to A	1	1	2*
ADD	A,direct	Add direct byte to A	2	1	25
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27
ADD	A,#data	ADD immediate data to A	2	1	24
ADDC	A,Rr	Add register to A with carry flag	1	1	3*
ADDC	A,direct	Add direct byte to A with carry flag	2	1	35
ADDC	A,@R	Add indirect RAM to A with carry flag	1	1	36, 37
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34
SUBB	A,Rr	Subtract register from A with borrow	1	1	9*
SUBB	A,direct	Subtract direct byte from A with borrow	2	1	95
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97
SUBB	A,#data	Subtract immediate data from A with borrow	2	1	94
INC	Α	Increment A	1	1	04
INC	Rr	Increment register	1	1	0*
INC	direct	Increment direct byte	2	1	05
INC	@R	Increment indirect RAM	1	1	06, 07
DEC	Α	Decrement A	1	1	14
DEC	Rr	Decrement register	1	1	1*
DEC	direct	Decrement direct byte	2	1	15
DEC	@R	Decrement indirect RAM	1	1	16,17
INC	DPTR	Increment data pointer	1	2	A3
MUL	AB	Multiply A & B	1	4	A4
DIV	AB	Divide A by B	1	4	84
DA	Α	Decimal adjust A	1	1	D4
Logic Ope	erations				
ANL	A,Rr	AND register to A	1	1	5*
ANL	A, direct	AND direct byte to A	2	1	55
ANL	A,@Ri	AND indirect RAM to A	1	1	56, 57
ANL	A,#data	AND immediate data to A	2	1	54
ANI	direct,A	AND A to direct byte	2	1	52
ANL	direct,#data	AND immediate data to direct byte	3	2	53
ORL	A,Rr	OR register to A	1	1	4*
ORL	A,direct	OR direct byte to A	2	1	45
ORL	A,@Ri	OR indirect RAM to A	1	1	46, 47
ORL	A,#data	OR immediate data to A	2	1	44
ORL	direct,A	OR A to direct byte	2	1	42

83CL411

Table 3. Instruction Set Description (Continued)

	MNEMONIC	DESCRIPTION		TES/ CLES	OPCODE (HEX.)
Logic Op	erations (continued)				
ORL	direct,#data	OR immediate data to direct byte	3	2	43
XRL	A,Rr	Exclusive-OR register to A	1	1	6*
XRL	A,direct	Exclusive-OR direct byte to A	2	1	65
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1	1	66, 67
XRL	A,#data	Exclusive-OR immediate data to A	2	1	64
XRL	direct,A	Exclusive-OR to direct byte	2	1	62
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2	63
CLR	Α	Clear A	1	1	E4
CPL	Α	Complement A	1	1	F4
RL	Α	Rotate A left	1	1	23
RLC	A	Rotate A left through the carry flag	1	1	33
RR	Α	Rotate A right	1	1	03
RRC	Α	Rotate A right throught the carry flag	1	1	13
SWAP	Α	Swap nibbles within A	1	1	C4
Data Trai	nsfer				
MOV*	A,Rr	Move register to A	1	1	E.
MOV	A,direct	Move direct byte to A	2	1	E5
MOV	A@R	Move indirect RAM to A	1	1	E6, E7
MOV	A,#data	Move immediate data to A	2	1	74
MOV	Rr,A	Move A to register	1	1	F*
MOV	Rr,direct	Move direct byte to register	2	2	A*
MOV	Rr,#data	Move immediate data to register	2	1	7*
MOV	direct,A	Move A to direct byte	2	1	F5
MOV	direct,Rr	Move register to direct byte	2	2	8*
MOV	direct, direct	Move direct byte to direct	3	2	85
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2	86, 87
MOV	direct,#data	Move immediate data to direct byte	3	2	75
MOV	@Ri,A	Move A to indirect RAM	1	1	F6, F7
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2	A6, A7
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1	76, 77
MOV	DPTR,#data16	Load data pointer with a 16-bit constant	3	2	90
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1	2	93
MOVC	A,@A+PC	Move code byte relative to PC to A	1	2	83
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1	2	E3, E3
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1	2	E0
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1	2	F2, F3
MOVX	@DPTR,A	MOV A to external RAM (16-bit address)	1	2	F0
PUSH	direct	Push direct byte onto stack	2	2	CO
POP	direct	Pop direct byte from stack	2	2	D0

December 3, 1992

83CL411

Table 3. Instruction Set Description (Continued)

MNEMONIC		DESCRIPTION		BYTES/ CYCLES	
Data Tran	sfer (continued)				
хсн	A,Rr	Exchange register with A	1	1	c•
XCH	A,direct	Exchange direct byte with A	2	1	C5
хсн	A,@Ri	Exchange indirect RAM with A	1	1	C6, C7
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1	1	D6, D7
Boolean V	ariable Manipulation				
CLR	С	Clear carry flag	1	1	СЗ
CLR	bit	Clear direct bit	2	1	C2
SETB	С	Set carry flag	1	1	D3
SETB	bit	Set direct bit	2	1	D2
CPL	С	Complement carry flag	1	1	В3
CPL	bit	Complement direct bit	2	1	B2
ANL	C,bit	AND direct bit to carry flag	2	2	82
ANL	C,/bit	AND complement of direct bit to carry flag	2	2	В0
ORL	C,bit	OR direct bit to carry flag	2	2	72
ORL	C,/bit	OR complement of direct bit to carry flag	2	2	A0
MOV	C,bit	Move direct bit to carry flag	2	1	A2
MOV	bit,C	Move carry flag to direct bit	2	2	92
Program a	and Machine Control			L	
ACALL	addr11	Absolute subroutine call	2	2	**1addr
LCALL	addr16	Long subroutine call	3	2	12
RET		Return from subroutine	1	2	22
RETI		Return from interrupt	1	2	32
AJMP	addr11	Absolute jump	2	2	***1addr
LJMP	addr16	Long jump	3	2	02
SJMP	rel	Short jump (relative address)	2	2	80
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2	73
JZ	rel	Jump if A is zero	2	2	60
JNZ	rel	Jump if A is not zero	2	2	70
JC	rel	Jump if carry flag is set	2	2	40
JNC	rel	Jump if no carry flag	2	2	50
JB	bit,rel	Jump if direct bit is set	3	2	20
JNB	bit,rel	Jump if direct bit is not set	3	2	30
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2	10
CJNE	A,direct,rel	Compare direct to A and jump if not equal	3	2	B5
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2	B4
CJNE	Rr,#data,rel	Compare immed. to reg. and jump if not equal	3	2	В*
CJNE	@Ri,#data,rel	Compare immed. to ind. and jump if not equal	3	2	B6, B7
DJNZ	Rr,rel	Decrement register and jump if not zero	2	2	D*
DJNZ	direct.rel	Decrement direct and jump if not zero	3	2	D5
NOP	1 200,101	No operation	1	1	00

83CL411

NOTES TO TABLE 6:

Data addressing modes

Rr Working register R0-R7

direct 128 internal RAM locations and any special function register (SFR)

@Ri Indirect internal RAM location addressed by register R0 or R1.

#data 8-bit constant included in instruction

#data 16-bit constant included in instruction

bit Direct addressed bit in internal RAM or SFR.

addr16 16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64K-byte program

memory address space.

addr11 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-byte page of program

memory as the first byte of the following instruction.

rel Signed (two's complement) 8-bit offset byte. Used by SMJP and all conditional jumps. Range is -128 to +128 bytes

relative to first byte of the following instruction.

Hexadecimal opcode cross-reference to Table 5

* : 8, 9, A, B, C, D, E, F.

** : 11, 31, 51, 71, 91, B1, D1, F1.

*** : 01, 21 , 41, 61, 81, A1, C1, E1.

2.0 RATINGS

ABSOLUTE MAXIMUM RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		LIF	MITS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{DD}	Supply voltage (Pin 40)	-0.5	6.5	٧
Vt	All input voltages	-0.5	V _{DD} +0.5	V
I _I , I _O	DC current into any input or output	_	5	mA
P _{tot}	Total power dissipation	_	300	mW
T _{stg}	Storage temperature range	-65	150	°C
T _{amb}	Operating ambient temperature range	-40	85	
Tj	Operating junction temperature	_	125	°C

83CL411

3.0 DC ELECTRICAL CHARACTERISTICS

V_{DD} = 1.8V to 6V; V_{SS} = 0V; T_{amb} = -40°C to +85°C, all voltages with respect to V_{SS}; unless otherwise specified.

		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Supply voltage RAM retention voltage in power-down mode	fclk	1.8 1.0	_	6.0	٧
I _{DD}	Power supply current:		_	-	tbf	mA
	Operating		_	_	tbf	μΑ
	Idle mode			_	tbf	mA
	Power-down mode		_	_	tbf	μА
I _{PD}			_	_	10	μΑ
V _{IL}	Input low voltage		V _{SS}	_	0.3V _{DD}	V
V _{IH}	Input high voltage		0.7V _{DD}	-	V _{DD}	٧
loL	Output sink current, except SDA, SCL	$V_{DD} = 5v, V_{OL} = 0.4V$	1.6	_	_	mA
	Output sink current, SDA, SCL	$V_{DD} = 2.5v, V_{OL} = 0.4V$	0.7	_	_	mA
Іон	Output source current	$V_{DD} = 5v$, $V_{OH} = V_{DD}-0.4V$	1.6	_	_	mA
		$V_{DD} = 2.5v, V_{OH} = V_{DD}-0.4V$	0.7	_	_	mA
I _{IL}	Logical 0 input current, Ports 1, 2, 3	$V_{DD} = 5v, V_{IN} = 0.4V$	_		-100	μА
		$V_{DD} = 2.5v, V_{IN} = 0.4V$		I -	-50	μА
Iπ	Logical 1-to-0 transition current, Ports 1, 2, 3	$V_{DD} = 5v, V_{IN} = V_{DD}/2$	_	_	-1.0	mA
		$V_{DD} = 2.5v$, $V_{IN} = V_{DD}/2$	_	_	-500	μА
ILI	Input leakage current, Port 0, EA, SCL, SDA	V _{SS} < V _I < V _{DD}	_	_	±10	μА
R _{RST}	Internal reset pull-down resistor		10	_	200	kΩ

NOTES:

1. The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{IL} = V_{SS} + 0.5V$;

The power-down current is measured with all output pins disconnected; XTAL1 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}.

Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9% of V_{DD} specification when the address bits are stabilizing.

 $V_{IH} = V_{DD}$ -0.5V; XTAL2 not connected; EA = RST + Port 0 = V_{DD} . The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{SS} = 0.5V$; $V_{IH} = V_{DD}$ -0.5V; XTAL2 not connected; EA = RST + Port 0 = VDD.

Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level output voltage of ALE, Port 1 and Port 3 pins when these pins make a 1-to-0 transition during bus operations. In the most adverse conditions (capacitive loading > 100pF) the noise pulse on the ALE line may exceed 0.8V. In this event it may be required to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger strobe input.

83CL411

4.0 AC CHARACTERISTICS

AC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 5V\pm10\%$; $V_{SS} = 0V$; $T_{amb} = -40$ °C to +85°C; $C_L = 50pF$ for Port 0, ALE and PSEN; $C_L = 80pF$ for all other outputs unless otherwise specified.

		12MHz	CLOCK	VARIABL	1	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
Program M	emory (see Figure 16)					
t _{LL}	ALE pulse duration	127	I -	2t _{CK} -40	_	ns
t _{AL}	Address set-up time to ALE	43	_	t _{CK} -40	_	ns
₹.A	Address hold time after ALE	48	_	t _{CK} -35	_	ns
ŧ.c	Time from ALE to control pulse PSEN	58	_	t _{CK} -25	_	ns
t _{LIV}	Time from ALE to valid instruction input	_	233		4t _{CK} -100	ns
tcc	Control pulse duration PSEN	215	_	3t _{CK} -35	_	ns
tcıv	Time from PSEN to valid instruction input	_	125		3t _{CK} -125	ns
t _C ı	Input instruction hold time after PSEN	0	_	0	_	ns
toir	Input instruction float delay after PSEN	_	63	_	t _{CK} -20	ns
t _{AC}	Address valid after PSEN	75		t _{CK} -8		ns
t _{AIV}	Address to valid instruction input	_	302	_	5t _{CK} -115	ns
tAFC	Address float time to PSEN	12		0	_	ns

AC ELECTRICAL CHARACTERISTICS

 V_{DD} = 5V; V_{SS} = 0V; T_{amb} = -40°C to +85°C; C_L = 50pF for Port 0; ALE and PSEN, C_L = 40pF for all other outputs unless otherwise specified.


		12MHz	CLOCK	VARIABL			
SYMBOL	MBOL PARAMETER		MAX	MIN MAX		UNIT	
External Da	ata Memory (see Figures 17 and 18)						
t _{RR}	RD pulse duration	400	_	6t _{CK} -100	_	ns	
t _{ww}	WR pulse duration	400	_	6t _{CK} -100	_	ns	
t _{LA}	Address hold time after ALE	48	_	t _{CK} -35	_	ns	
t _{RD}	RD to valid data input		150		5t _{CK} -165	ns	
t _{DFR}	Data float delay after RD		97		2t _{CK} -70	ns	
t _{LD}	Time from ALE to valid data input		517		8t _{CK} -150	ns	
t _{AD}	Address to valid data input		585		9t _{CK} -165	ns	
t _{LW}	Time from ALE to RD and WR	200	300	3t _{CK} -50	3t _{CK} +50	ns	
t _{AW}	Time from address to RD or WR	203	_	4		ns	
twHLH	Time from RD or WR HIGH to ALE HIGH	43	123	t _{CK} -40	t _{CK} +40	ns	
t _{DWX}	Data valid to WR transition	23	_	t _{CK} -60	_	ns	
t _{DW}	Data set-up time before WR	433	_	7t _{CK} -150	-	ns	
t _{WD}	Data hold time after WR	33	_	t _{CK} -50	_	ns	
t _{AFR}	Address float delay after RD		12	_	12	ns	


NOTES


December 3, 1992

Interfacing the 83CL411 to devices with float times up to 75ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.


83CL411









83CL411




83CL411


5.0 CHARACTERISTIC CURVES









83CL411







80CL580/83CL580

GENERAL DESCRIPTION

The 83CL580 is manufactured in an advanced CMOS technology. The instruction set of the 83CL580 is based on that of the 8051. The 83CL580 is an 8-bit general purpose microcontroller especially suited for cordless telephones and mobile communication applications. The device has low power consumption and a wide range of supply voltage. For emulation purposes, the 85CL580 (Piggy-back version) with 256 bytes of RAM is recommended. The 83CL580 has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. The 83CL580 also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte, and 16 three-byte.

FEATURES

- Full static 80C51 CPU
- 8-bit CPU, ROM, RAM, I/O in a single 56-lead VSO56 or 64-lead QFP64 package
- 6K x 8 ROM, expandable externally to 64K bytes
- 256 bytes RAM, expandable externally to 64K bytes
- Five 8-bit ports, 40 I/O lines
- Three 16-bit timer / event counters
- External memory expandable up to 128K, external ROM up to 64K and / or RAM up to 64K
- On-chip oscillator suitable for RC, LC, quartz crystal or ceramic resonator
- Fifteen source, fifteen vector interrupt structure with two priority levels
- Full duplex serial UART
- I²C-bus interface for serial transfer on two lines
- A/D converter with power-down mode (8-bit, 4 inputs)

- Pulse width modulated output (8-bit resolution)
- Watchdog timer
- Enhanced architecture with:
 - non-page oriented instructions
 - four eight byte RAM register banks
 - direct addressing
 - multiply, divide, subtract and compare instructions
 - stack depth limited only by available internal RAM (max. 256 bytes)
- Power-Down and IDLE instructions
- Wake-up via external interrupts at Port 1
- Single supply voltage of 2.5V to 6.0V
- Frequency range of 32 kHz to 12 MHz
- Very low current consumption: typically 6 mA at 3.5V / 8 MHz
- Operating temperature range: –40 to +85 °C


ORDERING INFORMATION

	RT ORDER RT MARKING	PHILIPS NORTH AMERICA ¹ PART ORDER NUMBER				
ROMless	ROM	ROMless	ROM	TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY	DRAWING NUMBER
P80CL580HFT	P83CL580HFT	P80CL580HF D	P83CL580HF D	-40 to +85 56-Lead Plastic VSO (Very Small Outline) Dual In-line Package	32KHz to 12MHz	SOT129
P80CL580HFH	P83CL580HFH	P80CL580HF B	P83CL580HF B	-40 to +85 64-Lead Plastic Quad Flat Pack	32KHz to 12MHz	SOT319

NOTES

^{1.} Parts ordered by the Philips North America part number will be marked with the Philips part marking.

80CL580/83CL580



PIN DESCRIPTION

P	IN	DESIGNATION	FUNCTION
VSO56 16 17 18 19 20 21 22 23	OFP64 12 13 14 15 16 19 20 21	P1.0/INT2/T2 P1.1/INT3/T2EX P1.2/INT4/STADC P1.3/INT5 P1.4/INT6 P1.5/INT7 P1.6/INT8/SCL P1.7/SDA	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 1 output buffer can sink/source 4 LS TTL loads. As inputs, Port 1 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pullups. Port 1 also serves the alternative functions INT2 to INT8, Timer T2 external input external trigger of A/D conversion, and for the I ² C-bus interface.
15	11	RST	Reset: A high level on this pin for two machine cycles while the oscillator is running resets the device.
29 - 36	27 - 34	P3.0 - P3.7	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pull-ups.
29	27	P3.0/RXD/data	RXD/data: serial port receiver data input (asynchronous)or data input/output (synchronous)
30	28	P3.1/TxD/clock	TXD/clock: serial port transmitter data output (asynchronous) or clock output (synchronous)

December 1992 303

80CL580/83CL580

PIN DESCRIPTION (Continued)

P	NIN	DESIGNATION	FUNCTION
VSO56 31	QFP64 29	P3.2/INT0	INTO: external interrupt 0.
32	30	P3.3/INT1	INT1: external interrupt 1.
33	31	P3.4/T0	T0: Timer 0 external input.
34	32	P3.5/T1	T1: Timer 1 external input.
35	33	P3.6/WR	WR: external data memory write strobe.
36	34	P3.7/RD	RD: external data memory read strobe.
6	64	AV _{SS}	Analogue ground
5	63	AV _{REFP}	High-end of analogue to digital conversion reference resistor
1 - 4	59 - 62	AD3-AD0	Four input channels to ADC
25	23	EWN	Enable watchdog timer: Enable for watchdog timer andenable Power-down mode
24	22	PWMO	Pulse width modulation output 0
26	24	XTAL2	Crystal output: output of the inverting amplifier of the oscillator. Left open when external clock is used.
27	25	XTAL1	Crystal input: input to the inverting amplifier of the oscillator, also the input for an externally generated clock source.
28	26	V _{SS}	Ground: circuit ground potential.55-53
55 - 53 49 - 45	56 - 54 49 - 45	P2.0 - P2.2 P2.3 - P2.7	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 16-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri). Port 2 emits the contents of the P2 Special Function Register.
52	53	PSEN	Program store enable output: read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped.
51	52	ALE	Address Latch Enable: output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes
50	51	EA	External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 17FFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter
37 - 44	37 - 44	P0.0 - P0.7	Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic 1s
7-14	1 - 2, 4 - 8, 10	P4.0 - P4.7	Port 4: 8-bit bidirectional I/O port.
56	57	V _{DD}	Power supply.

1.0 FUNCTIONAL DESCRIPTION

General

The 83CL580 is a stand-alone high-performance CMOS microcontroller designed for use in real-time applications such as cordless telephone and mobile communications, instrumentation, industrial control, intelligent computer peripherals and consumer products.

The device provides hardware features, architectural enhancements and new

instructions to function as a controller for applications requiring up to 64K bytes of program memory and/or up to 64K bytes of data storage.

The 83CL580 contains a non-volatile 6K byte x 8 read-only program memory; a static 256 byte x 8 read/write data memory; 40 I/O lines; three 16-bit timer/event counters; a fifteen-source two priority-level, nested interrupt structure and on-chip oscillator and timing circuit, 4-channel 8-bit A/D converter,

watchdog timer, and pulse width modulation output.

The device has two software selectable modes of reduced activity for power reduction; IDLE and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial I/O and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

80CL580/83CL580

In addition, the device provides an I²C-bus serial I/O port with byte oriented master and slave functions, which allows communication with the whole family of I²C-bus compatible ICs and a standard UART serial interface.

CPU timing

A machine cycle consists of a sequence of 6 states. Each state time lasts for two oscillator periods, thus a machine cycle takes 12 oscillator periods or 1 µs if the oscillator frequency is 12 MHz.

Note: This datasheet covers only the special features of the 83CL580. For details on the 83CL580 core and the I²C-bus functions see the user manual:

1.1 Memory organization

The 83CL580 has a 6K Program Memory (ROM) plus 256 bytes of Data Memory (RAM) on board. The device has separate address spaces for Program and Data Memory (see Figure 1). Using Ports P0 and P2, the 83CL580 can address up to 64K

bytes of external memory. The CPU generates both read and write signals (RD and WR) for external Data Memory accesses, and the read strobe (PSEN) for external Program Memory.

1.1.1 Program Memory

The 83CL580 contains 6K bytes of internal ROM. After reset the CPU begins execution at location 0000H. The lower 6K bytes of Program Memory can be implemented in either on-chip ROM or external Memory. If the EA pin is strapped to V_{DD}, then program memory fetches from addresses 000H through 17FFH are directed to the internal ROM. Fetches from addresses 1800H through FFFFH are directed to external ROM. Program counter values greater than 17FFH are automatically addressed to external memory regardless of the state of the EA pin.

1 .1.2 Data Memory


The 83CL580 contains 256 bytes of internal RAM and 40 Special Function Registers

(SFR). Figure 1 shows the internal Data Memory space divided into the Lower 128, the Upper 128, and the SFR space. Internal RAM locations 0-127 are directly and indirectly addressable. Internal RAM locations 128-255 are only indirectly addressable. The special function register locations 128-255 are only directly addressable.


1.1.3 Special Function Registers

The upper 128 bytes are the address locations of the SFRs. Figure 3 shows the Special Function Register (SFR) space. SFRs include the port latches, timers, peripheral control, serial I/O registers, etc. These registers can only be accessed by direct addressing. There are 128 bit addressable locations in the SFR address space (SFRs with addresses divisible by eight).


FUNCTIONAL DIAGRAM




December 1992 305




80CL580/83CL580






December 1992 307

80CL580/83CL580



December 1992

80CL580/83CL580



December 1992

80CL580/83CL580

1.1.4 Addressing

The 83CL580 has five methods for addressing source operands:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register-plus Index-Register-indirect

The first three methods can be used for addressing destination operands. Most instructions have a "destination/source" field that specifies data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addressing is as follows:

- Registers in one of the four register banks through register, direct or indirect.
- Special Function Register through Direct.
- External data memory through Register-Indirect
- Program memory look-up tables through Base-Register-plus index-Register-indirect.

1.2 I/O facilities

1.2.1 Ports

The 83CL580 has 40 I/O lines treated as one port plus 32 individually addressable bits or

as five parallel 8-bit addressable ports. Port 0, 1, 2 and 3 perform the following alternate functions:

- Port 0: provides the multiplexed low-order address and data bus for expanding the device with standard memories and peripherals
- Port 1: (1) provides the inputs for the external interrupts INT2 / INT8, Timer T2, I²C-bus (2) External activation of Timer 2 (3) External trigger of ADC (4) I²C-bus
- Port 2: provides the high-order address when expanding the device with external program or data memory.
- Port 3: pins can be configured individually to provide: (1) external interrupt request inputs (2) counter input (3) control signals to read and write to external memories (4) UART input and output
- Port 4 has no alternate function.

To enable a Port 3 pin alternate function, the Port 3 bit latch in its SFR must contain a logic 1

Each port consists of a latch (Special Function Registers P0 to P4), an output driver and an input buffer. Ports 1,2,3,4 have internal pull-ups. Figure 4(a) shows that the strong transistor p1 is turned on for only 2 oscillator periods after a 0-to-1 transition in the port latch. When on, it turns on p3

(a weak pull-up) through the inverter. This inverter and p3 form a latch which hold the 1. In Port 0 the pull-up p1 is only on when emitting 1s for external memory access. Writing a 1 to a Port 0 bit latch leaves both output transistors switched off so the pin can be used as a high-impedance input.

1.2.2 Port Options


Thirty eight of the 40 parallel port pins (excluding P1.6 and P1.7, fixed option 2s) may be individually configured with one of the following options (see Figure 4):

Option 1: Standard Port; quasi-bidirectional I/O with pull-up. The strong booster pull-up p1 is turned on for two oscillator periods after a 0-to-1 transition in the port latch (see Figure 4(a))

Option 2: **Open drain**; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)).

Option 3: **Push-Pull**; output with drive capability in both polarities. Under this option, pins can only be used as outputs (See Figure 4(b)).

The definition of port options for port 0 is slightly different. Two cases have to be examined. First, accesses to external memory (EA=0 or access above the built -in memory boundary), second, I/O accesses.



80CL580/83CL580

External Memory Accesses

Option 1: True 0 and 1 are written as address to the external memory (strong pull-up is used).

Option 2: An external pull-up resistor is needed for external accesses.

Option 3: Not allowed for external memory accesses as the port can only be used as output.

I/O Accesses

Option 1: When writing a 1 to the port-latch, the strong pull-up p1 will be on for 2 oscillator periods. No weak pull-up exists. Without an external pull-up, this option can be used as a high-impedance input.

Option 2: Open drain; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)).

Option 3: Push-Pull; output with drive capability in both polarities. Under this option, pins can only be used as outputs.

Individual mask selection of the post-reset state is available on any of the above pins. Make your selection by appending "S" or "R" to option 1,2, or 3 above (e.g. 1S for a standard I/O to be set after RESET or 2R for an open-drain I/O to be reset after RESET).

Option S: SET; after reset this pin will be initialized HIGH.

Option R: RESET; after reset this pin will be initialized LOW.

1.3 Timer/event counter

The 83CL580 contains three 16-bit Timer/Counter registers; Timer 0, Timer 1, and Timer 2 which can perform the following functions:

- Measure time intervals and pulse durations
- Count events
- Generate interrupts requests

Timer 0 and Timer 1 can be independently programmed to operate as follows:

- Mode 0; 8-bit timer or counter with divide-by-32 prescaler
- Mode 1; 16-bit time-interval or event counter
- Mode 2; 8-bit time interval or event counter with automatic reload upon overflow
- Mode 3; Timer 0 establishes TL0 and TH0 as two separate counters.

In the "Timer" function, the register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure a given level is sampled, it should be held for at least one full machine cycle.

1.3.1 Timer 2

Timer 2 is a 16-bit Timer/Counter. Like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2 in the Special Function Register T2CON (Figure 5). It has three operating modes: "capture", "auto-load" and "baud rate generator", which are selected by bits in T2CON as shown in Table 1.

Table 1. Timer 2 Operating Modes

RTCLK	CP/RL2	TR2	MODE
0	0	1	16-Bit Auto-reload
0	1	1	16-Bit Capture
1	х	1	Baud Rate Generator
x	х	0	(Off)

(MSB)				_			(LSB)			
TF2	EXF2	GF2	RTCLK	EXEN2	TR2	C/T2	CP/RE2			
Symbol		Position	1		Name	and Sig	nificance			
TF2		T2CON.	7			2 overflo when B0	w flag se			
EXF2 GF2		T2CON.			Timer 2 T2EX 2 vector	2 externa and EXE to the Ti	al flag set N = 1. W mer 2 into se flag bit			
RTCLK		T2CON.	4		Receive/transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive and transmit clock in modes 1 and 3. TLCK = 0 causes Timer 1 overflows to be used for the receive and transit clock.					
EXEN2		T2CON.	3		negativ	e transit	enable fla tion on Ta to ignore			
TR2		T2C ON	.2		Start/s	top contr	ol for Tin			
C/T2		T2CON.	1		Timer o	or counte	er select.			
							mer (OS0 event cou			
CP/RE2		T2CON.	0		EXEN2 transiti	2 = 1. Wh ons at T	d flag. When clean 2EX when eload on			
					Figure 5	5. T2CO	N: Timer			

80CL580/83CL580

In the Capture Mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2=1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt. The Capture Mode is illustrated in Figure 6.

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2=0, then when Timer 2 rolls over it not only set TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2=1, the Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also

trigger the 16-bit reload and set EXF2.

The auto-reload mode is illustrated in Figure NO TAG.

The baud rate generator mode is selected by RTCLK=1. It will be described in conjunction with the serial port.

1.3.2 The Watchdog Timer

In addition to Timer T2 and the standard timers, a watchdog timer consisting of an

11-bit prescaler and an 8-bit timer are also incorporated. See Figure 8.

The timer frequency is derived from the oscillator frequency using the following formula:

$$f_{timer} = f_{osc} / (12 \times 2048)$$

When a timer overflow occurs, the microcontroller is reset and a reset output pulse is generated at pin RST. To prevent a system reset the timer must be reloaded in time by the application software. If the processor suffers a hardware/software malfunction, the software will fail to reload the timer. This failure will produce a reset upon overflow thus preventing the processor running out of control.

The watchdog timer can only be reloaded if the condition flag WLE = PCON .4 has been previously set by software.

At the moment the counter is loaded the condition flag is automatically cleared.

The time interval between the timer's reloading and the occurance of a reset is dependent upon the reloaded value. For example, this may range from 2 μs to 0.5 s when using an oscillator frequency of 12 MHz

In the Idle state the watchdog timer and reset circuitry remain active.

The watchdog timer is controlled by the watchdog enable pin (EWN). A logic 0 enables the watchdog timer and disables the

Power-down mode. A logic 1 disables and resets the watchdog timer and enables the Power-down mode.

1.3.3 Pulse width modulated output


One pulse width modulated output channel is provided in the 83CL580 (fig. 12). This channel outputs pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler PWMP which generates the clock for the counter. The 8-bit counter counts modulo 255 i.e. from 0 to 254 inclusive. The value of the 8-bit counter is compared to the content of the register PWMO. Provided the contents of this registers is greater than the counter value, the output of PWM0 is set LOW. If the content of this register is equal to, or less than the counter value, the output will be HIGH. The pulse-width-ratio is therefore defined by the contents of the register PWM0. The pulse-width-ratio is in the range of 0 to 255/255 and may be programmed in increments of 1/255.

The repetition frequency f_{PWM}, at PWM0 output is given by:


$$f_{PWM} = f_{OSC} / \{2 x (1+PWMP) x 255\}$$


When using an oscillator frequency of 12 MHz for example, the above formula gives a repetition frequency range of 92 Hz to 23.5

The PWM0 output pin is driven by push-pull drivers, and is not shared with any other function.




80CL580/83CL580






313

80CL580/83CL580



By loading the PWM0 register with either 00H or FFH, the PWM0 output can be retained at a constant HIGH or LOW level respectively. When loading FFH to the PWM0 register, the 8-bit counter will never actually reach this value.

Prescaler Frequency Control Register Pwmp



Pulse Width Register Pwm0



BIT PWMP0

LOW/HIGH ratio of PWM0 SIGNAL = (PWM0) / (255 - (PWM0)


1.3.4 A/D converter

The analogue input circuitry consists of an 4-input analogue multiplexer and an ADC with 8-bit resolution. The analogue reference voltage and analogue ground are connected

via separate input pins. The conversion is selectable from 24 machine cycles (24 μs at 12 MHz oscillator frequency) to 48 machine cycles.

The ADC is controlled using the ADCON control register. Input channels are selected by the analogue multiplexer, care of ADCON register bits 0-1.

ADC control register ADCON (C4H)



PCON.6 PD This power down bit switches off the resistor reference to save power even while the CPU is operating.

PCON.5 ADEX

Enable external start of conversion by pin STADC 0 = Convesion cannot be started externally by STADC 1 = Conversion can be started externally by

STADC. ADCI ACON.4 ADC interrupt flag: this flag is set when an ADC conversion result is ready to be read. An interrupt is invoked if this is enabled. The flag must be cleared by software. It cannot be set bysoftware.

PCON.3 ADCS this signal is interrupt ADC start and status: setting this bit starts an ADC conversion. It may be set by software or by the external signal STADC. The ADC logic ensures that this signal is HIGH while the ADC is busy. On completion of the conversion, ADCS is reset after that the interrupt flag ADCI is set. ADCS cannot be reset by software.

80CL580/83CL580

ADCI	ADCS	OPERATION
0	0	ADC not busy, a conversion can be started
0	1	ADC busy, start of a new conversion is blocked
1	1	Conversion completed, start of a new conversion is blocked
1	1	Not possible

ADCON.2 CKDIV In order to run the CPU at the maximum frequency (12 MHz) and keep the AD timing at low frequency, the setting of this bit divides the CPU clock by a factor 2.

ADCON.1 AADR1

Analogue input select: this binary coded address selects one of the four analogue port

ADCON.0 AADR0

It can only be changed when ADCI and ADCS are both LOW. AADR1 is the most significant bit (11 selects the AD3 analogue input channel).

The completion of the 8-bit ADC conversion is flagged by ADCI in the ADCON register and the result is stored in special function register ADCH (C5H).

An ADC conversion in progress is unaffected by an external or software ADC start. The result of a completed conversion remains unaffected provided ADCI = logic 1. While ADCS = logic 1 or ADCI = logic 1, a new ADC START will be blocked and consequently lost. An ADC conversion already in progress is aborted when the Power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the Idle mode.

The A/D conversion can be started in 3 ways:

- a) Start in operating mode, continue operating mode.
- b) Start in operating mode, by setting the ADCS bit, go to idle mode.
- c) Set the ADEX bit, go to idle mode and start conversion externally via the STADC

For all 3 cases a - c the interrupt flag ADCI is set upon completion of the conversion.

1.4 Idle and Power-down Operation

Idle mode operation permits the interrupt, serial ports, timer blocks and ADC to continue functioning while the clock to the CPU is halted.

The following functions remain active during Idle mode. These functions may generate an interrupt or reset and thus end the Idle mode.

- Timer 0, Timer 1, Timer 2, Timer 3
- SIO, I²C
- External interrupt
- PWM0 (reset, output=HIGH)
- ADC

PCON.3

PCON.2

The Power-down operation freezes the oscillator. The Power-down mode can only be activated by setting the PD bit in the PCON register. The PD bit can only be set if the EWN input is HIGH.

1 .4.1 Power control register (PCON)

These special modes are activated by software via the Special Function Register PCON. Its hardware address is 87H. [PCON is not bit addressable.]

SMOD	-	-	WLE	GF1	GF0V	PD	IDL
MSB							LSB

BIT	SYMBOL	FUNCTION
PCON.7	SMOD	Double Baud rate bit. When set to logic 1 baud rate is doubled when the serial port SIO1 is being used in modes 1, 2, or 3.
PCON.6	-	(reserved)
PCON.5	-	(reserved)
PCON.4	WLE	Watchdog load enable. This flag must be set by by software prior to loading T3 (watchdog timer). It is cleared when T3 is loaded.

GF1

GF0

General-purpose General-purpose flag bit

flag bit

PCON.1

PD

Power-down bit. Setting this bit activates the Power-down mode. It can only be set if input EWN is high.

PCON.0 IDL

Idle mode bit. Setting this bit activates the Idle mode

If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (0XX00000).

1.4.2 Power-down mode

The instruction setting PCON.1 is the last executed prior to going into the Power-down mode. In Power-down mode the oscillator is stopped. The contents of the on-chip RAM and SFRs are preserved. The port pins output the values held by their respective SFRs. ALE and PSEN are held LOW.

1.4.3 Wake-up mode

Setting the PD flag in the PCON register forces the controller into the Power-down mode. Setting this flag enables the controller to be woken-up from the Power-down mode with either the external interrupts INT2 / INT8, or a reset operation.

The wake-up operation after power-down in this controller has two basic approaches:

1 .4.3.1 Wake-up using INT2/INT8

If INT2 to INT8 are enabled, the 83CL580 can be woken-up from power-down mode with the external interrupts. To ensure that the oscillator is stable before the controller restarts, the internal clock will remain inactive for 1536 oscillator periods. This is controlled by an on-chip delay counter.


1.4.3.2 Wake-up using RESET

To wake-up the 83CL580 the RESET pin has to be kept HIGH for a minimum of 24 periods. The on-chip delay counter is inactive. The user has to ensure that the oscillator is stable

before any operation is attempted. Figure 8 illustrates the two possibilities for wake-up.

December 1992 315

80CL580/83CL580



1.4.4 Idle mode

The instruction that sets PCON.0 is the last instruction executed in the normal operating mode before Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during Idle mode. The status of the external pins during Idle mode is shown in Table 2.

There are two methods used to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following the return-from-interrupt instruction RETI, the next instruction to be executed will be the one which follows the instruction that wrote a logic 1 to PCON.0.

Flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an

interrupt, the service routine can examine the status of the flag bits.

The second method of terminating the Idle mode is with an external hardware reset, or an internal reset caused by an overflow of Timer T3. Since the oscillator is still running, the hardware reset is required to be active for two machine cycles (24 oscillator periods) to complete the reset operation.

Reset redefines all SFRs, but does not affect the on-chip RAM.

In the Power-down mode, V_{DD} may be reduced to minimize power consumption. However, the supply voltage must not be reduced until Power-down mode is active, and must be held active until the oscillator has restarted and stabilized.

The status of the external pins during Idle and Power-down mode is shown in Table 2. If the Power-down mode is activated whilst accessing external memory, port data held in the Special Function Register P2 is restored to Port 2. If the data is a logic 1, the port pin is held HIGH during the Power-down mode by the strong pull-up transistor p1 (see Figure 4(a)).

1.5 I2C Bus Serial I/O

The serial port supports the twin line I²C-bus. The I²C-bus consists of a data line (SDA) and a clock line (SCL). These lines also function as I/O port lines P1.7 and P1.6 respectively. The system is unique because data transport, clock generation, address recognition and bus control arbitration are all controlled by hardware. The I²C-bus serial I/O has complete autonomy in byte handling and operates in four modes:


- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver


These functions are controlled by the S1CON register. S1STA is the status register whose contents may also be used as a vector to various service routines. S1DAT is the data shift register and S1ADR the slave address register. Slave address recognition is performed by hardware.

80CL580/83CL580

Table 2. Status of the External Pins during Idle and Power-down Modes

MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWMO
ldle (1)	Internal	1	1	Port data	Port data	Port data	Port data	Port data	Active
ldle (1)	External	1	1	Floating	Port data	Address	Port data	Port data	Active
Power-down	Internal	0	0	Port data	Port data	Port data	Port data	Port data	HIGH
Power-down	External	0	0	Floating	Port data	Port data	Port data	Port data	HIGH





317

80CL580/83CL580

Serial Control Register S1CON

(D8H)

CR2 ENS1 STA STO	SI	АА	CR1	CR0
------------------	----	----	-----	-----

CR0, CR1, CR2

These three bits determine the serial clock frequency when SIO is in a master mode. See table 3.

AA

Assert acknowledge bit. When the AA flag is set, an acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- · own slave address is received
- general call address is received (S1ADR.0=1)
- · data byte received while device is programmed as master
- · data byte received while device is a selected slave

With AA = 0, no acknowledge will be returned. Consequently, no interrupt is requested when the "own slave address" or general call address is received.

SIO interrupt flag. When the S1 flag is set, an acknowledge is returned after any one of the following conditions:

- · a start condition is generated in master mode
- own slave address received during AA = 1
- general call address received while S1ADR.0 and AA = 1
- data byte received or transmitted in master mode (even if arbitration is lost)
- · data byte received or transmitted as selected slave
- stop or start condition received as selected slave receiver or transmitter

STO

SI

STOP flag. With this bit set while in master mode a STOP condition is generated. When a STOP condition is detected on the bus, the SIO hardware clears the STO flag. In the slave mode, the STO flag may also be set to recover from an error condition. In this case no STOP condition is transmitted to the I²C-bus. However, the SIO hardware behaves as if a STOP condition has been received and releases SDA and SCL. The SIO then switches to the "not addressed" slave receiver mode. The STO flag is automatically cleared by hardware.

STA

START flag. When the STA bit is set in slave mode, the SIO hardware checks the status of the I^2C -bus and generates a START condition if the bus is free. If STA is set while the SIO is in master mode, SIO transmits a repeated START condition.

ENS₁

When ENS1 = 0, the SIO is disabled. The SDA and SCL outputs are in a high-impedance state; P1.6 and P1.7 function as open drain ports. When ENS = 1, the SIO is enabled. The P1.6 and P1.7 port latches must be set to logic 1.

Table 3. SCL Frequency

				Bit Rate (kHz) at fosc			
CR2	CR1	CR2	fosc Divided By	3.58MHz	6 MHz	12MHz	
0	0	0	256	14.0	23.4	46.9	
0	0	1	224	16.0	26.8	53.6	
0	1	0	192	18.6	31.3	62.5	
0	1	1	160	22.4	37.5	75.0	
1	0	0	960	3.73	6.25	12.5	
1	0	1	120	29.8	50	100	
1	1	0	60	59.7	100	-	
1	1	1	not allowed	-	-		

80CL580/83CL580

Status Register S1STA (D9H)

SC4	SC3	SC2	SC1	SC0	0	0	0
-----	-----	-----	-----	-----	---	---	---

S1STA is an 8-bit read-only special function register, S1STA.3-S1STA.7 hold a status code. S1STA.0-S1STA.2 are held LOW. The contents of S1STA may be used as a vector to a service routine. This optimizes response time of the software and consequently that of the I2C-bus.

The following is a list of the status code:

Abbreviations used:

SLA:	7-bit slave address
R:	Read bit
W:	Write bit
ACKNOT:	Acknowlegement (acknowledge bit = 0)
ACK:	Not Acknowledge (acknowledge bit = 1)
DATA:	8-bit byte to or from the I ² C bus
MST:	Master
SLV:	Slave
TRX:	Transmitter
REC:	Receiver

MST/TRX Mode

transmitted

S1STA Value

08H

	a di lomito o
10H	A repeated START condition has been transmitted
18H	SLA and W have been transmitted, ACKNOT received
28H	DATA of S1DAT has been transmitted, ACK received
30H	DATA of S1DAT has been

A START condition has been

transmitted. ACKNOT received 38H Arbitration lost in SLA, R/W or

DATA

MST/REC Mode

S1STA Value

38H	Arbitration lost while returning ACKNOT
40H	SLA and R have been transmitted, ACK received
48H	SLA and R have been transmitted, ACKNOT received
50H	DATA has been received, ACK returned
58H	DATA has been received,

ACKNOT returned

SLV/REC Mode

S1STA Value 60H

	received, ACK returned
68H	Arbitration lost in SLA, RW as MST. Own SLA and W have been received, ACK returned.
70H	General Call has been received, ACK returned
78H	Arbitration lost in SLA, RW as MST. General Call has been received.
80H	Previously addressed with own SLA. DATA byte received, ACK returned.
88H	Previously addressed with own SLA. DATA byte has been received, ACKNOT has been returned.
90H	Previously addressed with General Call. DATA byte has been received, ACK has been returned.
98H	Previously addressed with General Call. DATA byte has been received, ACKNOT has been returned.
АОН	A STOP condition or repeated START condition has been received while still addressed as SLV/REC or SLV/TRX.

Own SLA and W have been

SLV/TRX Mode

S1STA Value

H8A

	received, ACK returned
Вон	Arbitration lost in SLA, R/W as MST. Own SLA and R have been received, ACK returned.
B8H	DATA byte has been transmitted, ACK received.
COH	DATA byte has been transmitted, ACKNOT received.
C8H	Last data byte has been transmitted (AA = logic 0), ACK received.

Own SLA and R have been

Miscellaneous

S1STA Value 00H

Bus error during MST mode or selected SLV mode, due to an erroneous START or STOP condition.

Data Shift Register S1DAT (DAH)

			9			. ,	,
1 7	_	_	A .	9	2	4	_
1 '	0	9	4	3		۱ ۱	U

This register contains the serial data to be transmitted or data that has just been received. Bit 7 is transmitted or received first: i.e. data is shifted from left to right.

Own Address Register S1ADR

This 8-bit register may be loaded with the 7-bit address to which the controller will respond when programmed as a slave receiver/transmitter. The LSB bit (GC) is used to determine whether the general CALL address is recognized.

S1ADR.0, GC: 0 = general CALL address is not recognized. 1 = general CALL is recognized. S1ADR.7 - 1: own slave address

1.6 Standard serial interface SIO0: UART

This serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed at Special Function Register S0BUF. Writing to S0BUF loads the transmit register, and reading S0BUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud is fixed at 1/12 the oscillator frequency.

Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

80CL580/83CL580

Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except Obaud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses S0BUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

1.6.1 Multiprocessor Communications
Modes 2 and 3 have a special provision for
multiprocessor communications. In these
modes, 9 data bits are received. The 9th one
goes into RB8. Then comes a stop bit. The
port can be programmed such that when the
stop bit is received, the serial port interrupt
will be activated only if RB8 = 1. This feature
is enabled by setting bit SM2 in SCON. A
way to use this feature in multiprocessor
systems is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the

receive interrupt will not be activated unless a valid stop bit is received.

1 .6.2 Serial port control register

The serial port control and status register is the Special Function Register SOCON, shown in Figure 13. The register contains not only mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

Baud Rates

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12. The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate = (2^{SMOD}/64)(Oscillator Frequency)

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

Using Timer 1 to generate baud rates When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Modes 1,3 Baud Rate = (2^{SMOD}/32)(Timer 1 Overflow Rate)

The Timer 1 interrupt should be disabled in this application . The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In most typical applications, it is configured for "timer operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate = $\{(2^{SMOD}/32) \times (Oscillator Frequency)\} / \{12 \times (256 - (TH1))\}$

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Table 4 lists various commonly used baud rates and how they can be obtained from Timer 1.

Using Timer 2 to generate baud rates Timer 2 is selected as the baud rate generator by setting RTCLK in T2CON (Figure 14). The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

Now, the baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate as follows:

Modes 1,3 Baud Rate = (Timer 2 Overflow Rate) / 16

The Timer 2 can be configured for either "timer" or "counter" operation. In the most typical applications, it is configured for "timer" operation (C/T2 = 0). "Timer" operation is a little different for Timer 2 when it's being used as a baud rate generator. Normally, as a timer is would increment every machine cycle (thus at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (thus at 1/2 the oscillator frequency). In that case the baud rate is given by the formula.

Modes 1,3 Baud Rate = (Oscillator Frequency) / {32 x (65536 - (RCAP2H, RCAP2L)}

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Note that a rollover does not set TF2, and will not generate an interrupt. Therefore, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt, if desired.

It should be noted that when Timer 2 is running (TR2 = 1) in "timer" function in the baud rate generator mode, one should not try to read or write TH2 or TL2. Under these conditions the Timer is being incremented every state time, and the results of a read or write may not be accurate. The RCAP registers may be read, but shouldn't be written to, because a write might overlap a reload and cause write and/or reload errors. Turn the Timer off (clear TR2) before accessing the Timer 2 or RCAP register, in this case.

80CL580/83CL580

MSB							LSB
SMO	SM1	SM2	REN	TB8	RB8	TI	RI

Where SM0, SM1 specify the serial port mode, as follows:

SMO	SM ₁	MODE	DESCRIPTION	BAUD RATE
0	0	0	Shift register	fosc / 12
0	1	1	8-bit UART	variable
1	0	2	9-bit UART	fosc / 64 or fosc / 32
1	1	3	9-bit variable UART	

SM2 enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1 then R1 will not be activated if the received ninth data bit (RB8) is 0. In Mode 1, if SM2=1 then R1 will not be activated if a valid stopbit was not received. In Mode 0, SM2 should be 0.

REN enables serial reception. Set by software to enable reception. Clear by software to disable reception.

TB8 is the ninth data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

RB8 in Modes 2 and 3, is the ninth data bit that was received. In Mode 1, if SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.

TI is transmit interrupt flag. Set by hardware at the end of the eighth bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.


RI is receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial receoption (except see SM2). Must be cleared by software.


Figure 13. Serial Port Control (SCON) Register


Table 4. Timer 1 Generated Commonly Used Baud Rates


BAUD RATE	f _{osc}	SMOD	C/T	TIMER 1 MODE	RELOAD VALUE
Mode 0 Max: 1MHz	12MHz	×	×	Х	X
Mode 2 Max: 375K	12MHz	1	Х	Х	X
Mode 1, 3: 62.5K	12MHz	1	0	2	. FFH
19.2K	11.059MHz	1	0	2	FDH
9.6K	11.059MHz	0	0	2	FDH
4.8K	11.059MHz	0	0	2	FAH
2.4K	11.059MHz	0	0	2	F4H
1.2K	11.059MHz	0	0	2	E8H
137.5K	11.986MHz	0	0	2	1DH
110K	6MHz	0	0	2	72H
110K	12MHz	0	0	1	FEEBH


December 1992 321











80CL580/83CL580

1.7 Interrupt system

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. The 83CL580 acknowledges interrupt requests from fifteen sources as follows:

- INTO through INT8
- Timer 0, Timer 1, and Timer 2
- I²C bus serial I/O
- UART
- ADC

Each interrupt vectors to a separate location in program memory for its service routine.

Each source can be individually enabled or disabled by corresponding bits in the Interrupt Enable Registers (IE, IE0). The priority level is selected via the Interrupt Priority register (IP0, IP1). All enabled sources can be globally disabled or enabled.


1 .7.1 External interrupts INT2/INT9


Port 1 lines serve an alternative purpose as seven additional interrupts INT2 to INT8. When enabled, each of these lines may "wake-up" the device from Power-down mode. Using the IX1 register, each pin may be initialized to either active HIGH or LOW. IRQ1 is the interrupt request flag register. Each flag, if the interrupt is enabled, will be set on an interrupt request but must be cleared by software, i.e. via the interrupt software or when the interrupt is disabled.

A low-priority interrupt can be interrupted by a high-priority interrupt, but not by another

low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source. If two interrupt requests of different priority levels are received simultaneoulsy, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence (see Figure 19).

The port 1 interrupts are level sensitive. A port 1 interrupt will be recognized when a level (HIGH or LOW depending on Interrupt Polarity Register IX1) on P1x is held active for at least one machine cycle. The Interrupt Request is not served until the next machine cycle.





80CL580/83CL580

Ointerrupt Enable Register IENO, IEN1

FA FT2 FS1 FS0 FT1 FX1 FT0 FX0

IENO (ASH)	EA EIZESI	ESU ETT EXTERUEAU
BIT	SYMBOL	FUNCTION
IEN0.7	EA	General enable/ disable control 0 = no interrupt is enabled; 1=any individually enabled interrupt will be accepted
IEN0.6	ET2	Enable T2 interrupt
IEN0.5	ES1	Enable I ² C interrupt
IEN0.4	ES0	Enable UART SIO interrupt
IEN0.3	ET1	Enable Timer T1 interrupt
IEN0.2	EX1	Enable external interrupt 1
IENO.1	ET0	Enable Timer T0 interrupt
IEN0.0	EX0	Enable external interrupt 0

Interrupt Priority Register IP0, IP1

IPO (B8H)	- PT2	PS1	PS0	PT1	PX1	РТО	PX0
BIT	SYM	BOL	FU	NCT	ION		
IP0.7	-		Un	used			
IP0.6	PT	2		ner 2 prity l		rupt	
IP0.5	PS	S1	I ² C lev	inte el	rrupt	prio	rity
IP0.4	PS	60		RT S prity I		nterri	ıpt
IP0.3	PT	1	Tim				
IP0.2	PX	(1		erna ority l		rrup	1 1
IP0.1	PT	0		Timer 0 interrupt priority level			
IP0.0	PX	(0		erna ority I		rrup	0

Interrupt Polarity Register IX1

IX1 (E9H)	-	IL8	IL7	IL6	IL5	IL4	IL3	IL2	

Writing either a "1" or "0" to an IX1 register bit sets the polarity level of the corresponding external interrupt to active HIGH or LOW respectively.

BIT	SYMBOL	FUNCTION
IX1.7	IL9	Unused
IX1.6	IL8	External interrupt 8 polarity level
IX1.5	IL7	External interrupt 7 polarity level
IX1.4	IL6	External interrupt 6 polarity level
IX1.3	IL5	External interrupt 5 polarity level
IX1.2	IL4	External interrupt 4 polarity level
IX1.1	IL3	External interrupt 3 polarity level
IX1.0	IL2	External interrupt 2 polarity level

IEN1 (EBH) ESD EX8 EX7 EX6 EX5 EX4 EX3 EX2

BIT	SYMBOL	FUNCTION
IEN1.7	EX9	Enable EAC interrupt
IEN1.6	EX8	Enable external interrupt 8
IEN1.5	EX7	Enable external interrupt 7
IEN1.4	EX6	Enable external interrupt 6
IEN1.3	EX5	Enable external interrupt 5
IEN1.2	EX4	Enable external interrupt 4
IEN1.1	EX3	Enable external interrupt 3
IEN1.0	EX2	Enable external interrupt 2

where 0 = interrupt disabled 1 = interrupt enabled

P1 (F8H)	РХ9	РХ8	PX7	PX6	PX5	PX4	РХЗ	PX2	
BIT	9	ҮМЕ	BOL	ΕU	NCT	ION			
IP1.7		PAI	OC	AD itv	C int level	erru	ot pr	ior-	

IP1.7	PADC	ADC interrupt prior- ity level
IP1.6	PX8	External interrupt 8 priority level
IP1.5	PX7	External interrupt 7 priority level
IP1.4	PX6	External interrupt 6 priority level
IP1.3	PX5	External interrupt 5 priority level
IP1.2	PX4	External interrupt 4 priority level
IP1.1	PX3	External interrupt 3 priority level
IP1.0	PX2	External interrupt 2

priority level

Interrupt Request Flag Register IRQ1

RQ1 (C0H)	_	IQB	IQ7	IQ6	IQ5	IQ4	IQ3	IQ2		
<u>BIT</u>	<u>s</u>	ҮМВ	OL	FUNCTION						
IRQ1.7		IQ9		Unt	used					
IRQ1.6		IQ8			ernal uest		rrupt	8		
IRQ1.5		IQ7			ernal uest		rrupt	7		
IRQ1.4		IQ6			emal uest		rrupi	6		
IRQ1.3		IQ5			ernal uest		rrupi	5		
IRQ1.2		IQ4			ernal uest		rrupt	4		
IRQ1.1		IQ3			ernal uest		rrupi	3		
IRQ1.0		IQ2			ernal uest		rrupt	2		

Interrupt priority is as follows:

^{0 =} low priority

^{1 =} high priority

80CL580/83CL580

1.7.2 Interrupt vectors

(highest)	<u>Vector</u>	Source
X0	0003H	external/0
S1	002BH	I ² C port
X5	0053H	external 5
T0	000BH	timer 0
T2	0033H	timer 2
X6	005BH	external 6
X1	0013H	external 1
X2	003BH	external 2
X7	0063H	external 7
T1	001BH	timer 1
X3	0043H	external 3
X8	006BH	external 8
S0	0023H	UART
X4	004BH	external 4
X9	0073H	ADC
(lowest)		

INTERRUPT PRIORITY

Each interrupt priority source can be set to either high or low priority. If both priorities are requested simultaneously, the controller will branch to the high priority vector.

A low priority interrupt can only be interrupted by a high priority interrupt. A high priority interrupt routine cannot be interrupted.

1.7.3 Related registers

The following registers are used in conjunction with the interrupt system:

REGISTER	FUNCTION	SFR ADDRES
IX1	Interrupt polarity register	E9H
IRQ1	Interrupt request flag register	COH
IEN0	Interrupt enable register	A8H
IEN1	Interrupt enable register (INT2-INT8 ADC)	E8H I,
IP0	Interrupt priority register	B8H
IP1	Interrupt priority register (INT2-INT8	F8H s, ADC)

1.8 Oscillator circuitry

The on-chip oscillator circuitry of the 83CL580 is a single-stage inverting amplifier biased by an internal feedback resistor (Figure 21). For operation as a standard quartz oscillator, no external components are needed, except at 32 kHz. When using external capacitors, ceramic resonators, coils and RC networks to drive the oscillator, five different configurations are supported (see Figure 22 and oscillator options).

In the Power-down mode the oscillator is stopped and XTAL1 is pulled HIGH. The oscillator inverter is switched off to ensure no current will flow regardless of the voltage at XTAL1. To drive the device with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 to float, as shown in Figure 18(f). There are no requirements on the duty cycle of the external clock, since the input to the internal clocking circuitry is buffered by a flip-flop.

The following options are provided for optimum on-chip oscillator performance. Please state option when ordering.

1.8.1 Oscillator options (see Figure 22)


32kHz: Fig. 22(c). An option for 32 kHz clock applications with external trimmer for frequency adjustment. A 4.7 MΩ bias resistor is needed for use in parallel with the crystal.

Osc 2: Fig. 22(e): An option for low-power, low-frequency operations using LC components or quartz.

Osc 3: An option for medium frequency range applications.


Osc 4: An option for high frequency range applications.

RC: Fig. 22(g). An option for an RC oscillator.



0

80CL580/83CL580



OSCILLATOR TYPE SELECTION GUIDE

RESONATOR	f (MHz)	OPTION	C1 EX	C1 EXT. (pF)		(T. (pF)	MAX. RESONATOR SERIES RESISTANCE
			MIN	MAX	MIN	MAX	15kΩ ⁴
Quartz	0.032	32kHz	5	15	0	0	600Ω
Quartz	1.0	Osc.2	0	30	0	30	100Ω
Quartz	3.58	Osc.2	0	15	0	15	75Ω
Quartz	4.0	Osc.2	0	20	0	20	60Ω
Quartz	6.0	Osc.3	0	10	0	10	60Ω
Quartz	10.0	Osc.4	0	15	0	15	40Ω
Quartz	12.0	Osc.4	0	10	0	10	20Ω
Quartz	16.0	Osc.4	0	15	0	15	10Ω
PXE	0.455	Osc.2	40	50	40	50	100Ω
PXE	1.0	Osc.2	15	50	15	50	10Ω
PXE	3.58	Osc.2	0	40	0	40	10Ω
PXE	4.0	Osc.2	0	40	0	40	5Ω
PXE	6.0	Osc.2	0	20	0	20	6Ω
PXE	10.0	Osc.3	0	15	0	15	6Ω
PXE	12.0	Osc.4	10	40	10	40	$10\mu H = 1\Omega$
LC		Osc.2	20	90	20	90	$100\mu H = 5\Omega$ $1mH = 75\Omega$

NOTES:

330

December 1992


^{2. 32}kHz quartz crystals with a series resistance higher than 15kΩ will reduce the guaranteed supply voltage range to 2.5 - 3.5V.

^{3.} The equivalent circuit data of the internal oscillator compares with that of matched crystals.

80CL580/83CL580

OSCILLATOR EQUIVALENT CIRCUIT PARAMETERS

PARAMETER	OPTION	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Transconductance	32kHz	g _m	T = +25°C, V _{DD} = 4.5V	_	15	_	μS
	Osc.2	g _m	T = +25°C, V _{DD} = 4.5V	200	600	1000	μS
	Osc.3	9m	T = +25°C, V _{DD} = 4.5V	400	1500	4000	μS
	Osc.4	g _m	T = +25°C, V _{DD} = 4.5V	1000	4000	10000	μS
Input capacitance	32kHz	C1 _i		_	3.0	_	pF
	Osc.2	C1 _i		_	8.0	_	ρF
	Osc.3	C1 _i		_	8.0	_	pF
	Osc.4	C1 _i		I -	8.0	_	pF
Output capacitance	32kHz	C2 _i		_	23	_	рF
	Osc.2	C2 _i		I –	8.0	_	pF
	Osc.3	C2 _i			8.0	_	рF
	Osc.4	C2 _i		T	8.0	_	рF
Output resistance	32kHz	R2		Ι –	3800	_	kΩ
	Osc.2	R2		_	65	_	kΩ
	Osc.3	R2		_	18	_	kΩ
	Osc.4	R2		_	5.0		kΩ



December 1992 331

80CL580/83CL580

1.8.3 RC Oscillator

The externally adjustable RC-oscillator has a frequency range from 100 kHz to 500 kHz.


1.9 Reset circuitry

To initialize the 83CL580, a reset is performed by either of two methods:

- via the RST pin
- via a power-on-reset

It leaves the internal registers as follows:

It leaves the interna	ıl registers as fo
Register	Content
ACC	0000 0000
ADCH	1111 1111
ACON	X000 0000
В	0000 0000
DPL	0000 0000
DPH	0000 0000
IEN0	0000 0000
IEN1	0000 0000
IP0	X000 0000
IP1	0000 0000
IX1	0000 0000
IRQ1	0000 0000
PCH	0000 0000
PCL	0000 0000
PCON	0000 0XX0
P0 - P4	1111 1111
PWM0	0000 0000
RCAP2H	0000 0000
RCAP2L	0000 0000
SOBUF	XXXXXXXX
SOCON	0000 0000
SIADR	0000 0000
SICON	0000 0000
SIDAT	0000 0000
SISTA	1111 1000
PSW	0000 0000
SP	0000 0111
TCON	0000 0000
T2CON	0000 0000
T3	0000 0000
THO, TH1, TH2	0000 0000
TL0, TL1, TL2 TMOD	0000 0000
INCL	0000 0000



The reset state of the port pins is mask-programmable and can therefore be defined by the user. The standard reset value for port P0-P4 is 1111 1111.

The reset input to the 83CL580 is the RST pin. A Schmitt trigger qualifies the input for noise rejection. The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle.

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by generating an internal reset. Port pins adopt their reset state immediately after RST goes HIGH. During reset ALE and PSEN are held HIGH.

The external reset is asynchronous to the internal clock. The RST pin is sampled during State 5, Phase 2 of every machine cycle. After a HIGH is detected at the RST pin, an

internal reset is repeated every cycle until RST goes LOW. The reset circuitry is also affected by the watchdog timer T3, see section 1.3.2.

The internal RAM is not affected by reset. When V_{DD} is turned on the RAM contents are indeterminate.


1.9.1 Power-on reset

The 83CL580 contains on-chip circuitry which switch the port pins to the customer defined logic level as soon as V_{DD} exceeds 1.3 V. As soon as the minimum supply voltage is reached, the oscillator will start up. However, to ensure that the oscillator is stable before the controller starts, the clock signals are gated away from the CPU for a further 1536 oscillator periods. During that time the CPU is held in a reset state.


A hysteresis of approximately 50mV at a typical power-on switching level of 1.3 V will ensure correct operation.


For applications not requiring the internal reset, option 'OFF' should be chosen.

An automatic reset can be obtained at power-on by connecting the RST pin to V_{DD} via a 10 mF capacitor. At power-on, the voltage on the RST pin is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor discharges through the internal resistor R_{RST} to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.



80CL580/83CL580





333

80CL580/83CL580

2.0 INSTRUCTION SET

The 83CL580 uses a powerful instruction set which permits the expansion of on-chip CPU peripherals and optimizes byte efficiency and

execution speed. Assigned opcodes add new high-power operation and permit new addressing modes. The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 12 MHz oscillator, 64 instructions execute in 1 μ s and 45 in 2 μ s. Multiply and divide instructions execute in 4 μ s.

Table 5. Instruction Set Description

	MNEMONIC	DESCRIPTION		TES/ CLES	OPCODE (HEX.)
Arithmeti	ic Operations				
ADD	A,Rr	Add register to A	1	1	2*
ADD	A,direct	Add direct byte to A	2	1	25
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27
ADD	A,#data	ADD immediate data to A	2	1	24
ADDC	A,Rr	Add register to A with carry flag	1	1	3*
ADDC	A,direct	Add direct byte to A with carry flag	2	1	35
ADDC	A,@R	Add indirect RAM to A with carry flag	1	1	36, 37
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34
SUBB	A,Rr	Subtract register from A with borrow	1	1	9*
SUBB	A,direct	Subtract direct byte from A with borrow	2	1	95
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97
SUBB	A,#data	Subtract immediate data from A with borrow	2	1	94
INC	Α	Increment A	1	1	04
INC	Rr	Increment register	1	1	0*
INC	direct	Increment direct byte	2	1	05
INC	@R	Increment indirect RAM	1	1	06, 07
DEC	Α	Decrement A	1	1	14
DEC	Rr	Decrement register	1	1	1*
DEC	direct	Decrement direct byte	2	1	15
DEC	@R	Decrement indirect RAM	1	1	16,17
INC	DPTR	Increment data pointer	1	2	А3
MUL	AB	Multiply A & B	1	4	A4
DIV	AB	Divide A by B	1	4	84
DA	Α	Decimal adjust A	1	1	D4
Logic Op	erations				
ANL	A,Rr	AND register to A	1	1	5*
ANL	A, direct	AND direct byte to A	2	1	55
ANL	A,@Ri	AND indirect RAM to A	1	1	56, 57
ANL	A,#data	AND immediate data to A	2	1	54
ANI	direct,A	AND A to direct byte	2	1	52
ANL	direct,#data	AND immediate data to direct byte	3	2	53
ORL	A,Rr	OR register to A	1	1	4*
ORL	A,direct	OR direct byte to A	2	1	45
ORL	A,@Ri	OR indirect RAM to A	1	1	46, 47
ORL	A,#data	OR immediate data to A	2	1	44
ORL	direct,A	OR A to direct byte	2	1	42
ORL	direct,#data	OR immediate data to direct byte	3	2	43

334

December 1992

80CL580/83CL580

Table 5. Instruction Set Description (Continued)

MNEMONIC		DESCRIPTION		BYTES/ CYCLES		
Logic Op	erations (continued)					
XRL	A,Rr	Exclusive-OR register to A	1	1	6*	
XRL	A,direct	Exclusive-OR direct byte to A	2	1	65	
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1	1	66, 67	
XRL	A,#data	Exclusive-OR immediate data to A	2	1	64	
XRL	direct,A	Exclusive-OR to direct byte	2	1	62	
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2	63	
CLR	Α	Clear A	1	1	E4	
CPL	Α	Complement A	1	1	F4	
RL	Α	Rotate A left	1	1	23	
RLC	Α	Rotate A left through the carry flag	1	1	33	
RR	Α	Rotate A right	1	1	03	
RRC	Α	Rotate A right throught the carry flag	1	1	13	
SWAP	Α	Swap nibbles within A	1	1	C4	
Data Tran	nsfer		•			
MOV*	A,Rr	Move register to A	1	1	E*	
MOV	A,direct	Move direct byte to A	2	1	E5	
MOV	A@R	Move indirect RAM to A	1	1	E6, E7	
MOV	A,#data	Move immediate data to A	2	1	74	
MOV	Rr,A	Move A to register	1	1	F*	
MOV	Rr,direct	Move direct byte to register	2	2	A*	
MOV	Rr,#data	Move immediate data to register	2	1	7*	
MOV	direct,A	Move A to direct byte	2	1	F5	
MOV	direct,Rr	Move register to direct byte	2	2	8*	
MOV	direct, direct	Move direct byte to direct	3	2	85	
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2	86, 87	
MOV	direct,#data	Move immediate data to direct byte	3	2	75	
MOV	@Ri,A	Move A to indirect RAM	1	1	F6, F7	
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2	A6, A7	
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1	76, 77	
MOV	DPTR,#data16	Load data pointer with a 16-bit constant	3	2	90	
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1	2	93	
MOVC	A,@A+PC	Move code byte relative to PC to A	1	2	83	
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1	2	E3, E3	
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1	2	E0	
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1	2	F2, F3	
MOVX	@DPTR,A	MOV A to external RAM (16-bit address)	1	2	F0	
PUSH	direct	Push direct byte onto stack	2	2	CO	
POP	direct	Pop direct byte from stack	2	2	D0	
XCH	A,Rr	Exchange register with A	1	1	C*	
XCH	A.direct	Exchange direct byte with A	2	1	C5	

December 1992 335

80CL580/83CL580

Table 5. Instruction Set Description (Continued)

MNEMONIC		DESCRIPTION	1	BYTES/ CYCLES		
Data Tran	sfer (continued)					
XCH	A,@Ri	Exchange indirect RAM with A	1	1	C6, C7	
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1	1	D6, D7	
Boolean \	/ariable Manipulation					
CLR	С	Clear carry flag	1	1	C3	
CLR	bit	Clear direct bit	2	1	C2	
SETB	С	Set carry flag	1	1	D3	
SETB	bit	Set direct bit	2	1	D2	
CPL	С	Complement carry flag	1	1	В3	
CPL	bit	Complement direct bit	2	1	B2	
ANL	C,bit	AND direct bit to carry flag	2	2	82	
ANL	C,/bit	AND complement of direct bit to carry flag	2	2	B0	
ORL	C,bit	OR direct bit to carry flag	2	2	72	
ORL	C,/bit	OR complement of direct bit to carry flag	2	2	A0	
MOV	C,bit	Move direct bit to carry flag	2	1	A2	
MOV	bit,C	Move carry flag to direct bit	2	2	92	
Program a	and Machine Control				· · · · · · · · · · · · · · · · · · ·	
ACALL	addr11	Absolute subroutine call	2	2	**1addr	
LCALL	addr16	Long subroutine call	3	2	12	
RET		Return from subroutine	1	2	22	
RETI		Return from interrupt	1	2	32	
AJMP	addr11	Absolute jump	2	2	***1addr	
LJMP	addr16	Long jump	3	2	02	
SJMP	rel	Short jump (relative address)	2	2	80	
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2	73	
JZ	rel	Jump if A is zero	2	2	60	
JNZ	rel	Jump if A is not zero	2	2	70	
JC	rel	Jump if carry flag is set	2	2	40	
JNC	rel	Jump if no carry flag	2	2	50	
JB	bit,rel	Jump if direct bit is set	3	2	20	
JNB	bit,rel	Jump if direct bit is not set	3	2	30	
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2	10	
CJNE	A,direct,rel	Compare direct to A and jump if not equal	3	2	B5	
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2	B4	
CJNE	Rr,#data,rel	Compare immediate to register and jump if not equal	3	2	B*	
CJNE	@Ri,#data,rel	Compare immediate to ind. and jump if not equal	3	2	B6, B7	
DJNZ	Rr,rel	Decrement register and jump if not zero	2	2	D*	
DJNZ	direct,rel	Decrement direct and jump if not zero	3	2	D5	
NOP	 	No operation	1 1	1	00	

336

December 1992

80CL580/83CL580

NOTES TO TABLE 5:

Data addressing modes

Rr Working register R0-R7.

direct 128 internal RAM locations and any special function register (SFR).

@Ri Indirect internal RAM location addressed by register R0 or R1.

#data 8-bit constant included in instruction. #data 16-bit constant included in instruction.

Direct addressed bit in internal RAM or SFR.

addr16 16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64K-byte program

memory address space. addr11 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-byte page of program

memory as the first byte of the following instruction.

Signed (two's complement) 8-bit offset byte. Used by SMJP and all conditional jumps. Range is -128 to +128 bytes

relative to first byte of the following instruction.


Hexadecimal opcode cross-reference

8, 9, A, B, C, D, E, F.

11, 31, 51, 71, 91, B1, D1, F1. 01, 21, 41, 61, 81, A1, C1, E1.

December 1992 337

80CL580/83CL580



80CL580/83CL580

3.0 RATINGS

ABSOLUTE MAXIMUM RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		LIN		
SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{DD}	Supply voltage	-0.5	+6.5	٧
Vı	All input voltages	-0.5	V _{DD} +0.5	V
I _I , I _O	DC current into any input or output	_	5	mA
P _{tot}	Total power dissipation		300	mW
T _{stg}	Storage temperature range	-65	+150	°C
Tamb	Operating ambient temperature range	-40	+85	°C
T _i	Operating junction temperature	_	125	°C

December 1992 339

80CL580/83CL580

4.0 DC ELECTRICAL CHARACTERISTICS

V_{DD} = 1.8V to 6V; V_{SS} = 0V; T_{amb} = -40°C to +85°C, all voltages with respect to V_{SS}; unless otherwise specified.

			TEST				
SYMBOL	PARAME	TER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD}	Supply voltage			2.5	_	6.0	٧
	RAM retention voltage in pow	er-down mode		1.0		6.0	v
I _{DD}	Supply current:						
	Operating (note 1)		V _{DD} = 5V; f _{clk} = 12 MHz	_		27.0	mA
			V _{DD} = 3V; f _{clk} = 3.58 MHz	-	_	5.0	mA
	Idle mode (note 2)		V _{DD} = 5V; f _{clk} = 12 MHz		_	10.0	mA
			V _{DD} = 3V; f _{clk} = 3.58 MHz			3.0	mA
I _{PD}	Power-down mode (note 3)		V _{DD} = 1.8V; T _{amb} = 25 °C	_		10	μА
V _{IL}	Input voltage LOW (note 6)			V _{SS}	_	0.3V _{DD}	٧
V _{IH}	Input voltage HIGH (note 6)			0.7V _{DD}		V _{DD}	٧
loL	Output sink current LOW, exc	ept SDA, SCL	$V_{DD} = 5V; V_{OL} = 0.4V$	1.6	_	_	mA
			V _{DD} = 2.5V; V _{OL} = 0.4V	0.7	_	_	mA
	Output sink current, SDA, SC	L	$V_{DD} = 2.5V; V_{OL} = 0.4V$	3.0	_	_	mA
-l _{OH}	PWM0		V _{DD} = 5V; V _{OH} = V _{DD} -0.4V	3.2	_	_	mA
			V _{DD} = 2.5V; V _{OH} = V _{DD} -0.4V	1.6	_	_	mA
	Output source current HIGH,	push-pull options only	V _{DD} = 5V; V _{OH} = V _{DD} -0.4V	1.6	_	_	mA
			$V_{DD} = 3V$; $V_{OH} = V_{DD} - 0.4V$	0.7	_	_	mA
-l _{IL}	Input current logic 0		$V_{DD} = 5V; V_{IN} = 0.4V$	_	_	100	μА
			V _{DD} = 3V; V _{IN} = 0.4V	_		50	μА
-I _{TL}	Input current logic 0, 1-to-0 tra	ansition	$V_{DD} = 5V$; $V_{IN} = V_{DD}/2$		_	1.0	mA
			$V_{DD} = 3V$; $V_{IN} = V_{DD}/2$	_	_	500	μА
±lu	Input leakage current)prot 0,	EA)	$V_{SS} < V_{I} < V_{DD}$	_	_	10	μА
R _{RST}	RST pull-down resistor			10	_	200	kΩ
V _{IN}	Analog input voltage			V _{SS} 0.2		V _{SS} +0.2	٧
AV _{REFP}	Reference voltage			V _{SS}		V _{DD} +0.2	٧
R _{REF}	Resistance between ΔA _{VREF}	and ΔA _{VSS}		25		100	kΩ
T _{ADS}	Sampling time					6t _{CY}	μS
T _{ADC}	Conversion time (incl. sample	time)				24t _{CY}	μS
· ALC	Converstion-time:	24 inst. cycles (if bit AD	CON 2 = 0)		L	21401	
	CONTORUNT INTO	48 inst. cycles (if bit AD0	,				
	Code:	+/-1 LSB	3011.E = 1)				
	Absolute error:	+/-1 LSB					
	Full-scale error:	+/-1 LSB					
	Zero-offset error:	+/-1 LSB					
	Integral non-linearity:	+/-1 LSB (note 8)					
	Differential non-linearity:	+/-1 LSB (note 7)					
	Channel to channel variation:	, ,					
	Repeatability:	+/-1/2 LSB					
	Temperature coefficient:	0.003 LSB/°C offset					
	remperature coefficient.	0.003 LSB/°C full scale					
	Note: Analog input capacitano						

December 1992 340

80CL580/83CL580

NOTES:

- The operating supply current is measured with all output pins disconnected; XTAL 1driven with t_r = t_f = 10 ns; V_{IL} = V_{SS}; V_{IH} = V_{DD}; XTAL2 not connected; EA = RST + PORT 0 = V_{DD}.
- The idle mode supply current is measured with all output pins disconnected; XTAL 1driven with t_r = t_f = 10 ns; V_{IL} = V_{SS}; V_{IH} = V_{DD}; XTAL2 is not connected; EA = PORT 0 = VDD.
- 3. The power-down current is measured with all output pins disconnected; XTAL 1 notconnected; EA = Port 0 = V_{DD}; RST = V_{SS}.
- 4. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to besuperimposed on the LOW level output voltage of ALE, Port 1 and Port 3 pins when these pins make a 1-to-0 transition during bus operations. In the most adverse conditions (capacitive loading>100 pF) the noise pulse on the ALE line may exceed 0.8 V. In this event it may be required to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger strobe input.
- Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALEand PSEN to momentarily fall below the 0.9% of V_{DD} specification when the address bits are stabilizing.
- The input threshold voltage of P1.6/SCL and P1.7/SDA meet the I²C-bus specification, soan input voltage below 0.3 V_{DD} will be recognized as a logic 0, while an input voltage above 0.7 V_{DD} will be recognized as a logic 1.
- 7. Differential non-linearity: maximum deviation of the actual code width from the averagecode width.
- 8. Integral non-linearity: maximum deviation between the edges of the steps of the transfercurve and the edges of the steps of the ideal step curve. The ideal step curve follows the line of least squares.

80CL580/83CL580

5.0 AC CHARACTERISTICS

AC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 5V$; $V_{SS} = 0V$; $T_{amb} = -40$ to +85 °C; $C_L = 50$ pF for Port 0, ALE and PSEN; $C_L = 40$ pF for all other outputs unless otherwise specified.

		12MHz	CLOCK	VARIAB		
SYMBOL	/MBOL PARAMETER		MAX	MIN	MAX	UNIT
Program M	emory (see Figure 29)					
t _L L	ALE pulse duration	127		2t _{CK} -40	I –	ns
t _{AL}	Address set-up time to ALE	43	_	t _{CK} -40	_	ns
t _{LA}	Address hold time after ALE	48	_	t _{CK} -35		ns
t _{LC}	Time from ALE to control pulse PSEN	58	_	t _{CK} -25	-	ns
t _{LIV}	Time from ALE to valid instruction input		233		4t _{CK} -100	ns
tcc	Control pulse duration PSEN	215	_	3t _{CK} -35		ns
t _{CIV}	Time from PSEN to valid instruction input		125	_	3t _{CK} -125	ns
tcı	Input instruction hold time after PSEN	0	_	0	_	ns
t _{CIF}	Input instruction float delay after PSEN	_	63	-	t _{CK} -20	ns
t _{AC}	Address valid after PSEN	75	_	t _{CK} -8		ns
t _{AIV}	Address to valid instruction input	******	302	_	5t _{CK} -115	ns
t _{AFC}	Address float time to PSEN	12	_	0	_	ns

AC ELECTRICAL CHARACTERISTICS


V_{DD} = 5V; V_{SS} = 0V; T_{amb} = -40°C to +85°C; C_L = 50pF for Port 0; ALE and PSEN, C_L = 40pF for all other outputs unless otherwise specified.


		12MHz	CLOCK	VARIABI		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
External Da	ata Memory (see Figures 30 and 31)					
t _{RR}	RD pulse duration	400	_	6t _{CK} -100	_	ns
t _{WW}	WR pulse duration	400	_	6t _{CK} -100	_	ns
t _{LA}	Address hold time after ALE	48	_	t _{CK} -35	_	ns
t _{RD}	RD to valid data input		150	_	5t _{CK} -165	ns
t _{DFR}	Data float delay after RD	_	97	_	2t _{CK} -70	ns
t _{LD}	Time from ALE to valid data input		517	_	8t _{CK} -150	ns
t _{AD}	Address to valid data input	_	585	_	9t _{CK} -165	ns
t _{LW}	Time from ALE to RD and WR	200	300	3t _{CK} -50	3t _{CK} +50	ns
t _{AW}	Time from address to RD or WR	203	_	4	_	ns
twHLH	Time from RD or WR HIGH to ALE HIGH	43	123	t _{CK} -130 t _{CK} -40	t _{CK} +40	ns
t _{DWX}	Data valid to WR transition	23	_	t _{CK} -60	_	ns
t _{DW}	Data set-up time before WR	433	_	7t _{CK} -150	_	ns
t _{WD}	Data hold time after WR	33	_	t _{CK} -50	-	ns
tAFR	Address float delay after RD	_	12		12	ns

NOTES:

Interfacing the PCF83C580 to devices with float times up to 75 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.


80CL580/83CL580







80CL580/83CL580


2.0 CHARACTERISTIC CURVES









80CL580/83CL580







December 1992 345

80CL781/83CL781

FEATURES

- Full static 80C51 CPU
- 8-bit CPU, ROM, RAM, I/O in a single package
- 16K x 8 ROM, expandable externally to 64K bytes
- 256 bytes RAM, expandable externally to 64K bytes
- Four 8-bit ports, 32 I/O lines
- Three 16-bit timer/event counters
- External memory expandable up to 128K, external ROM up to 64K and/or RAM up to 64K
- On-chip oscillator suitable for RC, LC, quartz crystal or ceramic resonator
- Fifteen source, fifteen vector interrupt structure with two priority levels
- Full duplex serial UART

- I²C bus interface for serial transfer on two lines.
- Enhanced architecture with:
- non-page oriented instructions
- direct addressing
- four eight-byte RAM register banks
- stack depth limited only by available internal RAM (max. 256 bytes)
- multiply, divide, subtract and compare instructions
- STOP and IDLE instructions
- Wake-up via external interrupts at Port 1
- Single supply voltage of 1.8V to 6.0V
- Frequency range of 32kHz to 12MHz
- · Very low current consumption
- Operating temperature range: -40 to +85°C

GENERAL DESCRIPTION

The 83CL781 is manufactured in an advanced CMOS technology. The instruction set of the 83CL781 is based on that of the 8051. The 83CL781 is an 8-bit general purpose microcontroller especially suited for cordless telephone applications. The device has low power consumption and a wide range of supply voltage. For emulation purposes, the 85CL781 (Piggy-back version) with 256 bytes of RAM is recommended. The 83CL781 has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. The 83CL781 also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte, and 16 three-byte.


ORDERING INFORMATION

PHILIPS PA NUMBER PA	RT ORDER RT MARKING	PHILIPS NOR PART ORDE	TH AMERICA ³ ER NUMBER			
ROMiess	ROM	ROMless	ROM	TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY	DRAWING NUMBER
P80CL781HFP	P83CL781HFP	P80CL781HF N	P83CL781HF N	-40 to +85 40-Pin Plastic DIP1	32KHz to 12MHz	SOT129
P80CL781HFH	P83CL781HFH	P80CL781HF B	P83CL781HF B	-40 to +85 44-Pin Plastic QFP ²	32KHz to 12MHz	SOT205

NOTES:

- 1. DIP = Dual In-line Package
- 2. QFP = Quad Flat Pack
- 3. Parts ordered by the Philips North America part number will be marked with the Philips part marking.

80CL781/83CL781




80CL781/83CL781

PIN DESCRIPTION

PIN	DESIGNATION	FUNCTION
40	P1.0/INT2/T2	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that
41	P1.1/INT3T2EX	have 1s written to them are pulled HIGH by the internal pullups, and in that state
42	P1.2/INT4 P1.3/INT5	can be used as inputs. The Port 1 output buffer can sink/source 4 LS TTL loads. As inputs, Port 1 pins that are externally pulled LOW will source current (I _{IL} in the
43	P1.4/INT6	characteristics) due to the internal pullups.
44 1	P1.5/INT7	Port 1 also serves the alternative functions INT2 to INT9, and Timer T2 external
2	P1.6/INT8 P1.7/INT9	input.
3	1 1.7711113	
4	RST	Reset: A high level on this pin for two machine cycles while the oscillator is running resets the device.
5, 7-13	P3.0 - P3.7	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pull-ups.
5	P3.0/RxD/data	RXD/data: serial port receiver data input (asynchronous) or data input/output (synchronous)
7	P3.1/TxD/clock	TXD/clock: serial port transmitter data output (asynchronous) or clock output (synchronous)
8	P3.2/INTO	INTO: external interrupt 0.
9	P3.3/INT1	INT1: external interrupt 1.
10	P3.4/T0	T0: Timer 0 external input.
11	P3.5/T1	T1: Timer 1 external input.
12	P3.6/WR	WR: external data memory write strobe.
13	P3.7/RD	RD: external data memory read strobe.
14	XTAL2	Crystal output: output of the inverting amplifier of the oscillator. Left open when external clock is used.
15	XTAL1	Crystal input: input to the inverting amplifier of the oscillator, also the input for an externally generated clock source.
16	V _{SS}	Ground: circuit ground potential.
17	Test / V _{SS}	Test input: must be connected to V _{SS} or left open.
18-25	P2.0 - P2.7	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads.
		Port 2 emits the high-order address byte during accesses to external memory that use 16-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri). Port 2 emits the contents of the P2 Special Function Register.
26	PSEN	Program store enable output: read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped.
27	ALE	Address Latch Enable: output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes.
29	EA	External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter.
30-37	P0.0 - P0.7	Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic 1s.
38	V_{DD}	Power supply.

80CL781/83CL781



1.0 FUNCTIONAL DESCRIPTION

General

The 83CL781 is a stand-alone high-performance CMOS microcontroller designed for use in real-time applications such as instrumentation, industrial control, intelligent computer peripherals and consumer products.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64K bytes of program memory and/or up to 64K bytes of data storage.

The 83CL781 contains a non-volatile 16K byte x 8 read-only program memory; a static 256 byte x 8 read/write data memory; 32 I/O lines; three 16-bit timer/event counters; a

fifteen-source two priority-level, nested interrupt structure and on-chip oscillator and timing circuit.

The device has two software selectable modes of reduced activity for power reduction; IDLE and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial I/O and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

In addition, the device provides an I²C-bus serial I/O port with byte oriented master and slave functions, which allows communication with the whole family of I²C-bus compatible ICs and a standard UART serial interface.

CPU timing

A machine cycle consists of a sequence of 6 states. Each state time lasts for two oscillator periods, thus a machine cycle takes 12 oscillator periods or 1 µs if the oscillator frequency is 12 MHz.

1.1 Memory organization

The 83CL781 has a 16K Program Memory (ROM) plus 256 bytes of Data Memory (RAM) on board. The device has separate address spaces for Program and Data Memory (see Figure 1). Using Ports P0 and P2, the 83CL781 can address up to 64K bytes of external memory. The CPU generates both read and write signals (RD and WR) for external Data Memory accesses,

80CL781/83CL781

and the read strobe (\overline{PSEN}) for external Program Memory.

1.1.1 Program Memory

The 83CL781 contains 16K bytes of internal ROM. After reset the CPU begins execution at location 0000H. The lower 16K bytes of Program Memory can be implemented in either on-chip ROM or external Memory. If the EA pin is strapped to V_{DD} , then program memory fetches from addresses 000H through 3FFFH are directed to the internal ROM. Fetches from addresses 4000H through FFFFH are directed to external ROM.

Program counter values greater than 3FFFH are automatically addressed to external memory regardless of the state of the EA pin.

1.1.2 Data Memory


The 83CL781 contains 256 bytes of internal RAM and 38 Special Function Registers (SFR). Figure 1 shows the internal Data Memory space divided into the Lower 128, the Upper 128, and the SFR space. Internal RAM locations 0-127 are directly and indirectly addressable. Internal RAM locations 128-255 are only indirectly addressable. The special function register

locations 128-255 are only directly addressable.


1.1.3 Special Function Registers


The upper 128 bytes are the address locations of the SFRs. Figure 3 shows the Special Function Register (SFR) space. SFRs include the port latches, timers, peripheral control, serial I/O registers, etc. These registers can only be accessed by direct addressing. There are 128 bit addressable locations in the SFR address space (SFRs with addresses divisible by eight).

FUNCTIONAL DIAGRAM




80CL781/83CL781






80CL781/83CL781



80CL781/83CL781



80CL781/83CL781

1.1.4 Addressing

The 83CL781 has five methods for addressing source operands:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register-plus Index-Register-indirect

The first three methods can be used for addressing destination operands. Most instructions have a "destination/source" field that specifies data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addressing is as follows:

- Registers in one of the four register banks through register, direct or indirect.
- Internal RAM (256 bytes) through direct or register-indirect.
- Special Function Register through Direct.
- External data memory through Register-Indirect
- Program memory look-up tables through Base-Register-plus index-Register-indirect.

1.2 I/O facilities

1.2.1 Ports

The 83CL781 has 32 I/O lines treated as 32 individually addressable bits or as four parallel 8-bit addressable ports. Port 0, 1, 2 and 3 perform the following alternate functions:

- Port 0: provides the multiplexed low-order address and data bus for expanding the device with standard memories and peripherals.
- Port 1: (1) provides the inputs for the external interrupts INT2 / INT9; (2) External counter/capture of Timer 2; (3) I²C bus
- Port 2: provides the high-order address when expanding the device with external program or data memory.
- Port 3: pins can be configured individually to provide: (1) external interrupt request inputs; (2) counter input; (3) control signals to read and write to external memories; and (4) UART input and output.

To enable a Port 3 pin alternate function, the Port 3 bit latch in its SFR must contain a logic 1

Each port consists of a latch (Special Function Registers P0 to P3), an output


driver and an input buffer. Ports 1,2,3 have internal pull-ups. Figure 4(a) shows that the strong transistor p1 is turned on for only 2 oscillator periods after a 0-to-1 transition in the port latch. When on, it turns on p3 (a weak pull-up) through the inverter. This inverter and p3 form a latch which hold the 1. In Port 0 the pull-up p1 is only on when emitting 1s for external memory access. Writing a 1 to a Port 0 bit latch leaves both output transistors switched off so the pin can be used as a high-impedance input.

1.2.2 Port Options

Thirty of the 32 parallel port pins (excluding P1.6 and P1.7 with option '2S' only) may be individually configured with one of the following options (see Figure 4):

Option 1: Standard Port; quasi-bidirectional I/O with pull-up. The strong booster pull-up p1 is turned on for two oscillator periods after a 0-to-1 transition in the port latch (see Figure 4(a)).

Option 2: Open drain; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)).



March 1993

80CL781/83CL781

Option 3: **Push-Pull**; output with drive capability in both polarities. Under this option, pins can only be used as outputs (see Figure 4(b)).

External Memory Accesses

Option 1: True 0 and 1 are written as address to the external memory (strong pull-up is used).

Option 2: An external pull-up resistor is needed for external accesses.

Option 3: Not allowed for external memory accesses as the port can only be used as output.

I/O Accesses:

Option 1: When writing a 1 to the port-latch, the strong pull-up p1 will be on for two oscillator periods. No weak pull-up exists. Without an external pull-up, this option can be used as a high-impedance input.

Option 2: Open drain; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)).

Option 3: Push-Pull; output with drive capability in both polarities. Under this option, pins can only be used as outputs.

Individual mask selection of the post-reset state is available on any of the above pins. Make your selection by appending "S" or "R" to option 1, 2, or 3 above.

Option S: SET; after reset this pin will be initialized HIGH.

Option R: RESET; after reset this pin will be initialized LOW.

1.3 Timer/event counter

The 83CL781 contains three 16-bit Timer/Counter registers; Timer 0, Timer 1, and Timer 2 which can perform the following functions:

- · Measure time intervals and pulse durations
- Count events
- Generate interrupts requests

Timer 0 and Timer 1 can be independently programmed to operate as follows:

- Mode 0: 8-bit timer or counter with divide-by-32 prescaler
- Mode 1: 16-bit time-interval or event counter
- Mode 2: 8-bit time interval or event counter with automatic reload upon overflow
- Mode 3: Timer 0 establishes TL0 and TH0 as two separate counters.

In the "Timer" function, the register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition. Since it takes two machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure a given level is sampled, it should be held for at least one full machine cycle.

1.3.1 Timer 2

Timer 2 is a 16-bit Timer/Counter. Like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2 in the Special Function Register T2CON (Figure 5). It has three operating modes: "capture", "auto-load" and "baud rate generator", which are selected by bits in T2CON as shown in Table 1.

Table 1. Timer 2 Operating Modes

RTCLK	CP/RL2	TR2	MODE
0	0	1	16-Bit Auto-reload
0	1	1	16-Bit Capture
1	x	1	Baud Rate Generator
x	x	0	(Off)

(MSB)							(LSB)	
TF2	EXF2	GF2	TRCLK	EXEN2	TR2	С/Т2	CP/RL2	
Symbol		Position	1		Name	and Sig	nificance	•
TF2		T2CON			softwa	re. TF2 v	vill not be	t by a Timer 2 overflow and must be cleared by e set when either RCLK = 1 or TCLK = 1. when either a capture or reload is caused by a
EXF2		T2CON			negativ	ve transit	tion of T2	EX and EXEN = 1. When Timer 2 Interrupt is enabled, EXF2 + v to the Timer 2 interrupt routine. EXF2 must be cleared by softw
RTCLK		T2CON.	4		receive	and trai		en set, causes the serial port to use Timer 2 overflow pulses for i ck in modes 1 and 3. TLCK = 0 causes Timer 1 overflows to be t sit clock.
EXEN2		T2CON.	3		negativ	e transit	tion on Ta	ag. When set, allows a capture or reload to occur as a result of a 2EX if Timer 2 is not being used to clock the serial port. EXEN2 = e events at T2EX.
TR2		T2C ON	.2		Start/s	top contr	ol for Tim	ner 2. A logic 1 starts the timer.
C/T2		T2CON.	1		0 = li	nternal ti	er select. mer (OS0 vent cou	,
CP/RL2		T2CON.	0		= 1. W transiti	hen clea ons at Ta	ned, auto 2EX whe	nen set, captures will occur on negative transitions at T2EX if EX p-reloads will occur either with Timer 2 overflows or negative in EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is igno po auto-reload on Timer 2 overflow.
GF2					Genera	al purpos	e flag bit	
					Figure ⁽	S T2COI	N· Timer	/Counter 2 Control Register

80CL781/83CL781

In the Capture Mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2=1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt. The Capture Mode is illustrated in Figure 6.

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2=0, then when Timer 2 rolls over it not only set TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2=1, the Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2.


The auto-reload mode is illustrated in Figure


The baud rate generator mode is selected by RTCLK=1. It will be described in conjunction with the serial port.

A conversion already in progress is aborted when the Power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the Idle mode.

1.4 Idle and Power-down Operation

Idle mode operation permits the interrupt, serial ports, timer blocks to continue functioning while the clock to the CPU is halted.





80CL781/83CL781

The following functions remain active during Idle mode. These functions may generate an interrupt or reset and thus end the Idle mode.

- Timer 0, Timer 1, Timer 2
- SIO, I²C
- External interrupt

The Power-down operation freezes the oscillator. The Power-down mode can only be activated by setting the PD bit in the PCON register.

1.4.1 Power control register (PCON)

These special modes are activated by software via the Special Function Register PCON. Its hardware address is 87H. [PCON is not bit-addressable.]

7	6	5	4	3	2	1	0
SMOD		·		GF1	GF0	PD	IDL

MSB			LSI
E	IIT	SYMBOL	FUNCTION
PC	ON.7	SMOD	Double Baud rate bit. When set to logic 1 the baud rate is doubled when the serial port SIO0 is being used in 1, 2, or 3.
PC	9.NC	-	(reserved)
PC	ON.5	-	(reserved)
PC	ON.4	-	(reserved)
PC	S.NC	GF1	General-purpose flag bit
PC	ON.2	GF0	General-purpose flag bit
PC	ON.1	PD	Power-down bit. Setting this bit activates Power-down mode.
PC	O.NC	IDL	Idle mode bit. Setting this bit activates the Idle

mode.

If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (0XX00000).

1.4.2 Power-down mode

The instruction setting PCON.1 is the last executed prior to going into the Power-down mode. In Power-down mode the oscillator is stopped. The contents of the on-chip RAM and SFRs are preserved. The port pins output the values held by their respective SFRs. ALE and PSEN are held LOW.

1.4.3 Wake-up mode

Setting the PD flag in the PCON register forces the controller into the Power-down mode. Setting this flag enables the controller to be awakened from the Power-down mode with either the external interrupts INT2/INT8, or a reset operation.

The wake-up operation after power-down in this controller has two basic approaches:

1.4.3.1 Wake-up using INT2/INT9

If INT2 to INT9 are enabled, the 83CL781 can be awakened from power-down mode with the external interrupts. To ensure that the oscillator is stable before the controller restarts, the internal clock will remain inactive for 1536 oscillator periods. This is controlled by an on-chip delay counter.

1.4.3.2 Wake-up using RESET

To wake-up the 83CL781 the RESET pin has to be kept HIGH for a minimum of 24 periods. The on-chip delay counter is inactive. The user has to ensure that the oscillator is stable before any operation is attempted. Figure 8 illustrates the two possibilities for wake-up.

1.4.4 Idle mode

The instruction that sets PCON.0 is the last instruction executed in the normal operating mode before Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their

data during Idle mode. The status of the external pins during Idle mode is shown in Table 1.

There are two methods used to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following the return-from-interrupt instruction RETI, the next instruction to be executed will be the one which follows the instruction that wrote a logic 1 to PCON.0.


Flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.

The second method of terminating the Idle mode is with an external hardware reset, or an internal reset caused by an overflow of Timer T3. Since the oscillator is still running, the hardware reset is required to be active for two machine cycles (24 oscillator periods) to complete the reset operation.

Reset redefines all SFRs, but does not affect the on-chip RAM.

In the Power-down mode, V_{DD} may be reduced to minimize power consumption. However, the supply voltage must not be reduced until Power-down mode is active, and must be held active until the oscillator has restarted and stabilized.

The status of the external pins during Idle and Power-down mode is shown in Table 2. If the Power-down mode is activated whilst accessing external memory, port data held in the Special Function Register P2 is restored to Port 2. If the data is a logic 1, the port pin is held HIGH during the Power-down mode by the strong pull-up transistor p1 (see Figure 4(a)).



80CL781/83CL781

1.5 I²C Bus Serial I/O

The serial port supports the twin line I²C-bus. The I²C bus consists of a data line (SDA) and a clock line (SCL). These lines also function as I/O port lines P1.7 and P1.6 respectively. The system is unique because data transport, clock generation, address recognition and bus control arbitration are all controlled by hardware. The I²C bus serial I/O has


complete autonomy in byte handling and operates in four modes:

- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver

These functions are controlled by the S1CON register. S1STA is the status register whose contents may also be used as a vector to various service routines. S1DAT is the data shift register and S1ADR the slave address register. Slave address recognition is performed by hardware.

Table 2. Status of the External Pins during Idle and Power-down Modes

MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle (1)	Internal	1	1	Port data	Port data	Port data	Port data
Idle (1)	External	1	1	Floating	Port data	Address	Port data
Power-down	Internal	0	0	Port data	Port data	Port data	Port data
Power-down	External	0	0	Floating	Port data	Port data	Port data



80CL781/83CL781

Serial Control Register S1CON (D8H)

	CR2	ENS1	STA	STO	SI	AA	CR1	CR0	
--	-----	------	-----	-----	----	----	-----	-----	--

AA

CR0, CR1, CR2

Assert Acknowledge bit. When the AA flag is set, an acknowledge (low level SDA) will be returned during the acknowledge clock pulse on the SCL line when:

These three bits determine the serial clock frequency when SIO is in a master mode. See table 3.

- · own slave address is received
- general call address is received (S1ADR.0=1)
- data byte received while device is programmed as master
- data byte received while device is a selected slave

With AA=0, no acknowledge will be returned. Consequently, no interrupt is requested when the "own slave address" or general call address is received.

SI

SIO interrupt flag. When the S1 flag is set, an acknowledge is returned after any one of the following conditions:

- · a start condition is generated in master mode
- own slave address received during AA=1
- general call address received while S1ADR.0 and AA=1
- data byte received or transmitted as selected slave
- stop or start condition received as selected slave receiver or transmitter

STO

STOP flag. With this bit set while in master mode a STOP condition is generated. When a STOP condition is detected on the bus, the SIO hardware clears the STO flag. In the slave mode, the STO flag may also be set to recover from an error condition. In this case, no STOP condition is transmitted to the I2C bus. However, the SIO hardware behaves as if a STOP condition has been received and releases SDA and SCL. The SIO then switches to the "not addressed" receiver mode. The STO flag is automatically cleared by hardware.

STA

START flag. When the STA bit is set in slave mode, the SIO hardware checks the status of the I2C bus and generates a START condition if the bus is free. If STA is set while the SIO is in master mode, SIO transmits a repeated START

ENS₁

When ENS1=0, the SIO is disabled. The SDA and SCL outputs are in a high-impedance state; P1.6 and P1.7 function as open drain ports. When ENS=1, the SIO is enabled. The P1.6 and P1.7 port latches must be set to logic 1.

Table 3. SCL Frequency

İ	į			Bit Rate (kHz) at fosc		c
CR2	CR1	CR2	fosc Divided By	3.58MHz	6 MHz	12MHz
0	0	0	256	14.0	23.4	46.9
0	0	1	224	16.0	26.8	53.6
0	1	0	192	18.6	31.3	62.5
0	1	1	160	22.4	37.5	75.0
1	0	0	960	3.73	6.25	12.5
1	0	1	120	29.8	50	100
1	1	0	60	59.7	100	_
1	1	1	not allowed	-	-	_

March 1993 359

80CL781/83CL781

Own Address Register S1ADR

Status Register S1STA (D9H)

SC4	SC3	SC2	SC1	SC0	0	0	0
-----	-----	-----	-----	-----	---	---	---

S1STA is an 8-bit read-only special function register. S1STA.3-S1STA.7 hold a status code. S1STA.0-S1STA.2 are held LOW. the contents of S1STA may be used as a vector to a service routine. This optimizes response time of the software and consequently that of the I2C bus.

The following is a list of the status code:

Abbreviations used:

SLA:	7-bit slave address
R:	Read bit
W:	Write bit
ACKNOT:	Acknowlegement (acknowledge bit = 0)
ACK:	Not Acknowledge (acknowledge bit = 1)
DATA:	8-bit byte to or from the I ² C bus
MST:	Master
SLV:	Slave
TRX:	Transmitter
REC:	Receiver

MST/TRX Mode

S1STA Value

	transmitted
10H	A repeated START condition has been transmitted
18H	SLA and W have been transmitted ACKNOT received
28H	DATA of S1DAT has been

A START condition has been

transmitted, ACK received 30H DATA of S1DAT has been

transmitted, ACKNOT received Arbitration lost in SLA, R/W or DATA

MST/REC Mode

S1STA Value

38H	Arbitration lost while returning ACKNOT				
40H	SLA and R have been transmitted, ACK received				
48H	SLA and R have been transmitted, ACKNOT received				
50H	DATA has been received, ACI returned				
58H	DATA has been received ACKNOT returned				

SLV/REC Mode S1STA Value

been received, ACK has been

Previously addressed with

General Call. DATA byte has

been received, ACK has been

Previously addressed with

General Call. DATA byte has

been received, ACKNOT has

A STOP condition or repeated

received while still addressed as SLV/REC or SLV/TRX.

START condition has been

Own SI A and D have been

90H

98H

A0H

		•							
60H	Own SLA and W have been received, ACK returned	7	6	5	4	3	2	1	0
68H	Arbitration lost in SLA, RW as MST. Own SLA and W have been received, ACK returned.	This 8-bit register may be loaded with the 7-bit address to which the controller will respond when programmed as a slave receiver/transmitter. The LSB bit (GC) is used to determine whether the general CALL						ie	
70H	General Call has been re- ceived, ACK returned								
78H	Arbitration lost in SLA, RW as	address is recognized.							
	MST. General Call has been received.	S1AD	R.0, 0	GC: C	-		CALL		ess
80H	Previously addressed with own SLA. DATA byte received, ACKNOT returned.			1	= ge		cogni: CALL zed.		
88H	Previously addressed wtih General Call. DATA byte has	S1AD	R.7 -	1: c	wn sl	ave a	ddress	\$	

1.6 Standard serial interface SIO0: UART

This serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed at Special Function Register S0BUF. Writing to S0BUF loads the transmit register, and reading S0BUF loads the transmit register, and reading S0BUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud is fixed at 1/12 the oscillator frequency.

Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

SLV/TRX Mode

S1STA Value

AQH

1011	received, ACK returned
Вон	Arbitration lost in SLA, R/W

as MST. Own SLA and R have been received, ACK returned

returned.

been returned

B8H DATA byte has been transmitted, ACK received.

COH DATA byte has been transmitted, ACKNOT received.

Miscellaneous

S1STA Value

COH Bus error during MST mode or selected SLV mode, due to an erroneous START or STOP condition.

Data Shift Register S1DAT (DAH) 5 3

This register contains the serial data to be transmitted or data that has just been received. Bit 7 is transmitted or received first; i.e., data is shifted from left to right.

March 1993 360

80CL781/83CL781

Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable

In all four modes, transmission is initiated by any instruction that uses S0BUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

1.6.1 Multiprocessor Communications
Modes 2 and 3 have a special provision for
multiprocessor communications. In these
modes, 9 data bits are received. The 9th one

goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its

SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

1.6.2 Serial port control register

The serial port control and status register is the Special Function Register SOCON, shown in Figure 13. The register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

MSB								
SMO	SM1	SM2	REN	TB8	RB8	TI	RI	

Where SM0, SM1 specify the serial port mode, as follows:

SMO	SM1	MODE	DESCRIPTION	BAUD RATE
0	0	0	Shift register	fosc / 12
0	1	1	8-bit UART	variable
1	0	2	9-bit UART	fosc / 64 or fosc / 32
1	1	3	Q.bit variable LIADT	

SM2 enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1 then R1 will not be activated if the received ninth data bit (RB8) is 0. In Mode 1, if SM2=1 then R1 will not be activated if a valid stopbit was not received. In Mode 0, SM2 should be 0

REN enables serial reception. Set by software to enable reception. Clear by software to disable reception.

TB8 is the ninth data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

RB8 in Modes 2 and 3, is the ninth data bit that was received. In Mode 1, if SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.

TI is transmit interrupt flag. Set by hardware at the end of the eighth bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.

RI is receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial receoption (except see SM2). Must be cleared by software.

Figure 10. Serial Port Control (SCON) Register

Table 4. Timer 1 Generated Commonly Used Baud Rates

BAUD RATE	f _{osc}	SMOD	C/T	TIMER 1 MODE	RELOAD VALUE
Mode 0 Max: 1MHz	12MHz	Х	Х	Х	X
Mode 2 Max: 375K	12MHz	1	Х	Х	Х
Mode 1, 3: 62.5K	12MHz	1	0	2	FFH
19.2K	11.059MHz	1	0	2	FDH
9.6K	11.059MHz	0	0	2	FDH
4.8K	11.059MHz	0	0	2	FAH
2.4K	11.059MHz	0	0	2	F4H
1.2K	11.059MHz	0	0	2	E8H
137.5K	11.986MHz	0	0	2	1DH
110K	6MHz	0	0	2	72H
110K	12MHz	0	0	1	FEEBH

Baud rRates

80CL781/83CL781

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12. The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate = (2^{SMOD} /64)(Oscillator Frequency)

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

Using Timer 1 to Generate Baud Rates When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Modes 1,3 Baud Rate = (2^{SMOD}/32)(Timer 1 Overflow Rate)

The Timer 1 interrupt should be disabled in this application . The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In most typical applications, it is configured for "timer operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate = $\{(2^{SMOD}/32) \times (Oscillator Frequency)\} / \{12 \times (256 - (TH1))\}$

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit

software reload. Table 4 lists various commonly used baud rates and how they can be obtained from Timer 1.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

Using Timer 2 to Generate Baud Rates

Timer 2 is selected as the baud rate generator by setting RTCLK in T2CON (Figure 14). Setting RTCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 14.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software

Now, the baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate as follows:

Modes 1,3 Baud Rate = (Timer 2 Overflow Rate) / 16

The Timer can be configured for either "timer" or "counter" operation. In the most typical applications, it is configured for "timer" operation (C/T2 = 0). "Timer" operation is a little different for Timer 2 when it's being used as a baud rate generator. Normally, as a timer is would increment every machine cycle (thus at 1112 the oscillator frequency). As a baud rate generator, however, it increments every

state time (thus at 1/2 the oscillator frequency). In that case the baud rate is given by the formula.


Modes 1,3 Baud Rate = (Oscillator Frequency) / {32 x (65536 - (RCAP2H, RCAP2L)}

Where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 14. This Figure is valid only if RTCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Therefore, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt, if desired.

It should be noted that when Timer 2 is running (TR2 = 1) in "timer" function in the baud rate generator mode, one should not try to read or write TH2 or TL2. Under these conditions the Timer is being incremented every state time, and the results of a read or write may not be accurate. The RCAP registers may be read, but shouldn't be written to, because a write might overlap a reload and cause write and/or reload errors. Turn the Timer off (clear TR2) before accessing the Timer 2 or RCAP register, in this case.

80CL781/83CL781



80CL781/83CL781

1.7 Interrupt system

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. The 83CL781 acknowledges interrupt requests from fifteen sources as follows:

- INTO through INT9
- Timer 0, Timer 1, and Timer 2
- I²C bus serial I/O
- UART


Each interrupt vectors to a separate location in program memory for its service routine. Each source can be individually enabled or disabled by corresponding bits in the Interrupt Enable Registers (IE, IE0). The priority level is selected via the Interrupt Priority register (IP0, IP1). All enabled sources can be globally disabled or enabled.


1 .7.1 External Interrupts INT2/INT9

Port 1 lines serve an alternative purpose as seven additional interrupts INT2 to INT9. When enabled, each of these lines may wake-up" the device from Power-down mode. Using the IX1 register, each pin may

be initialized to either active HIGH or LOW. IRQ1 is the interrupt request flag register. Each flag, if the interrupt is enabled, will be set on an interrupt request but must be cleared by software, i.e. via the interrupt software or when the interrupt is disabled.

The port 1 interrupts are level sensitive. A port 1 interrupt will be recognized when a level (HIGH or LOW depending on Interrupt Polarity Register IX1) on P1x is held active for at least one machine cycle. The Interrupt Request is not served until the next machine cycle.





80CL781/83CL781

Interrupt	Enable	Register	IENO,
IFN1		•	

EA ET2 ES1 ES0 ET1 EX1 ET0 EX0

IEIW (MOII)		
BIT	SYMBOL	FUNCTION
IEN0.7	EA	General enable/ disable control 0 = no interrupt is enabled; 1=any individually enabled interrupt will be accepted
IEN0.6	ET2	Enable T2 interrupt
IEN0.5	ES1	Enable I ² C interrupt
IEN0.4	ES0	Enable UART SIO interrupt
IEN0.3	ET1	Enable Timer T1 interrupt
IEN0.2	EX1	Enable external interrupt 1
IEN0.1	ET0	Enable Timer T0 interrupt
IEN0.0	EX0	Enable external interrupt 0

Interrupt Priority Register IPO, IP1

IP0 (B8H)	- PT2 PS1	PSO PT1 PX1 PT0 PX0				
BIT	SYMBOL	FUNCTION				
IP0.7	-	Unused				
IP0.6	PT2	Timer 2 interrupt priority level				
IP0.5	PS1	Unused				
IP0.4	PS0	UART SIO interrupt priority level				
IP0.3	PT1	Timer 1 interrupt priority level				
IP0.2	P0.2 PX1 External interrupt 1 priority level					
IP0.1	1 PT0 Timer 0 interrupt priority level					
IP0.0	PX0	External interrupt 0 priority level				

Interrupt Polarity Register IX1

IX1 (E9H)	IL9	IL8	IL7	IL6	IL5	IL4	IL3	IL2

Writing either a "1" or "0" to an IX1 register bit sets the polarity level of the corresponding external interrupt to active HIGH or LOW respectively.

BIT	SYMBOL	FUNCTION
IX1.7	IL9	External interrupt 9 polarity level
IX1.6	IL8	External interrupt 8 polarity level
IX1.5	IL7	External interrupt 7 polarity level
IX1.4	IL6	External interrupt 6 polarity level
IX1.3	IL5	External interrupt 5 polarity level
IX1.2	IL4	External interrupt 4 polarity level
IX1.1	IL3	External interrupt 3 polarity level
IX1.0	IL2	External interrupt 2 polarity level

IEN1 (E8H) EX9 EX8 EX7 EX6 EX5 EX4 EX3 EX2

BIT	SYMBOL	FUNCTION
IEN1.7	EX9	Enable external interrupt 9
IEN1.6	EX8	Enable external interrupt 8
IEN1.5	EX7	Enable external interrupt 7
IEN1.4	EX6	Enable external interrupt 6
IEN1.3	EX5	Enable external interrupt 5
IEN1.2	EX4	Enable external interrupt 4
IEN1.1	EX3	Enable external interrupt 3
IEN1.0	EX2	Enable external interrupt 2

where 0 = interrupt disabled 1 = interrupt enabled

IP1 (F8H)	PX9	PX8	PX7	PX6	PX5	PX4	РХЗ	PX2
			-					

<u>BIT</u>	SYMBOL	FUNCTION
IP1.7	PX9	External interrupt 9 priority level
IP1.6	PX8	External interrupt 8 priority level
IP1.5	PX7	External interrupt 7 priority level
IP1.4	PX6	External interrupt 6 priority level
IP1.3	PX5	External interrupt 5 priority level
IP1.2	PX4	External interrupt 4 priority level
IP1.1	PX3	External interrupt 3 priority level
IP1.0	PX2	External interrupt 2 priority level

Interrupt priority is as follows:

0 = low priority

1 = high priority

Interrupt Request Flag Register IRQ1

IRQ1 (C0H)	IQ9 I	Q8 I	Q7	IQ6	IQ5	IQ4	IQ3	IQ2
BIT	SY	мвс)L	FU	NCT	ON		
IRQ1.7	K	3 9			erna uest		rrupt	9
IRQ1.6	10	28			erna uest		rrupt	8
IRQ1.5	Ю	27			erna uest		rrupt	7
IRQ1.4	10	26			erna uest		rrupt	6
IRQ1.3	Ю	25			erna uest		rrupt	5
IRQ1.2	Ю	24			erna uest		rrupt	4
IRQ1.1	10	23			erna uest		rrupt	3
IRQ1.0	IC	22			erna uest		rrupt	2

80CL781/83CL781

1.7.2 Interrupt vectors

(highest)	<u>Vector</u>	Source
X0	0003H	external/0
S1	002BH	I ² C port
X5	0053H	external 5
T0	000BH	timer 0
T2	0033H	timer 2
X6	005BH	external 6
X1	0013H	external 1
X2	003BH	external 2
X 7	0063H	external 7
T1	001BH	timer 1
X3	0043H	external 3
X8	006BH	external 8
S0	0023H	UART
X4	004BH	external 4
X9	0073H	external 9

(lowest)

Interrupt Priority

Each interrupt priority source can be set to either high or low priority. If both priorities are requested simultaneously, the controller will branch to the high priority vector.

A low priority interrupt can only be interrupted by a high priority interrupt. A high priority interrupt routine cannot be interrupted.

1.7.3 Related registers

The following registers are used in conjunction with the interrupt system:

REGISTER	FUNCTION	SFR Address
IX1	Interrupt polarity register	E9H
IRQ1	Interrupt request flag register	C0H
IEN0	Interrupt enable register	A8H
IEN1	Interrupt enable register (INT2-INT9	E8H
IP0	Interrupt priority register	В8Н
IP1	Interrupt priority register (INT2-INT9	F8H))

1.8 Oscillator circuitry

The on-chip oscillator circuitry of the 83CL781 is a single-stage inverting amplifier biased by an internal feedback resistor (Figure 21). For operation as a standard quartz oscillator, no external components are needed (except at 32 kHz). When using external capacitors, ceramic resonators, coils and RC networks to drive the oscillator, five different configurations are supported (see Figure 22 and oscillator options).

In the Power-down mode the oscillator is stopped and XTAL1 is pulled HIGH. The oscillator inverter is switched off to ensure no current will flow regardless of the voltage at XTAL1. To drive the device with an external


clock source, apply the external clock signal to XTAL1, and leave XTAL2 to float, as shown in Figure 22(f). There are no requirements on the duty cycle of the external clock, since the input to the internal clocking circuitry is buffered by a flip-flop.

The following options are provided for optimum on-chip oscillator performance. Please state option when ordering.


1.8.1 Oscillator options (see Figure 22)

- 32kHz: Figure 22(c). An option for 32kHz clock applications with external trimmer for frequency adjustment. A 4.7MΩ bias resistor is needed for use in parallel with the crystal.
- Osc 2: Figure 22(e): An option for low-power, low-frequency operations using LC components.
- Osc 3: An option for medium frequency range applications.
- Osc 4: An option for high frequency range applications.
- RC: Figure 22(g). An option for an RC oscillator.

The equivalent circuit data of the internal oscillator compares with that of matched crystals.



80CL781/83CL781



OSCILLATOR TYPE SELECTION GUIDE

RESONATOR	f (MHz)	OPTION	C1 E)	C1 EXT. (pF)		KT. (pF)	MAX. RESONATOR SERIES RESISTANCE
			MIN	MAX	MIN	MAX	15kΩ ⁴
Quartz	0.032	32kHz	5	15	0	0	600Ω
Quartz	1.0	Osc.2	0	30	0	30	100Ω
Quartz	3.58	Osc.2	0	15	0	15	75Ω
Quartz	4.0	Osc.2	0	20	0	20	60Ω
Quartz	6.0	Osc.3	0	10	0	10	60Ω
Quartz	10.0	Osc.4	0	15	0	15	40Ω
Quartz	12.0	Osc.4	0	10	0	10	20Ω
PXE	0.455	Osc.2	40	50	40	50	100Ω
PXE	1.0	Osc.2	15	50	15	50	10Ω
PXE	3.58	Osc.2	0	40	0	40	10Ω
PXE	4.0	Osc.2	0	40	0	40	5Ω
PXE	6.0	Osc.2	0	20	0	20	6Ω
PXE	10.0	Osc.3	0	15	0	15	6Ω
PXE	12.0	Osc.4	10	40	10	40	$10\mu H = 1\Omega$
LC		Osc.2	20	90	20	90	$100\mu H = 5\Omega$ $1mH = 75\Omega$

NOTES:
2. 32kHz quartz crystals with a series resistance higher than 15kΩ will reduce the guaranteed supply voltage range to 2.5 - 3.5V.


March 1993 367

80CL781/83CL781

OSCILLATOR EQUIVALENT CIRCUIT PARAMETERS (see Figure 23)

PARAMETER	OPTION	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Transconductance	32kHz	9 _m	T = +25°C, V _{DD} = 4.5V	T -	15	_	μS
	Osc.2	9m	T = +25°C, V _{DD} = 4.5V	200	600	1000	μS
	Osc.3	g _m	T = +25°C, V _{DD} = 4.5V	400	1500	4000	μS
	Osc.4	g _m	T = +25°C, V _{DD} = 4.5V	1000	4000	10000	μS
Input capacitance	32kHz	C1 _i		_	3.0	_	pF
	Osc.2	C1 _i		_	8.0		pF
	Osc.3	C1 _i		_	8.0	_	pF
	Osc.4	C1 _i		I -	8.0	_	ρF
Output capacitance	32kHz	C2 _i		I -	23	-	pF
	Osc.2	C2 _i		I -	8.0	-	ρF
	Osc.3	C2 _i		_	8.0	_	pF
	Osc.4	C2 _i		I -	8.0	_	pF
Output resistance	32kHz	R2		I –	3800	_	kΩ
	Osc.2	R2		_	65	_	kΩ
	Osc.3	R2		_	18		kΩ
	Osc.4	R2		_	5.0	_	kΩ

^{1.} The equivalent circuit data of internal oscillator compares with that of matched crystals.



80CL781/83CL781

1.8.2 RC Oscillator

The externally adjustable RC-oscillator has a frequency range from 100 kHz to 500 kHz.


1.9 Reset circuitry

To initialize the 83CL781, a reset is performed by either of two methods:

- via the RST pin
- via a power-on-reset

It leaves the internal registers as follows:

It leaves the interna	l registers as
Register	Content
ACC	0000 0000
В	0000 0000
DPL	0000 0000
DPH	0000 0000
IE0	0000 0000
IE1	0000 0000
IP0	XX00 0000
IP1	0000 0000
IX1	0000 0000
IRQ1	0000 0000
PCH	0000 0000
PCL	0000 0000
PCON	0000 0XX0
P0 - P3	1111 1111
S0BUF	XXXXXXX
S0C0N	0000 0000
SIADR	0000 0000
SICON	0000 0000
SIDAT	0000 0000
SISTA	1111 1000
SP	0000 0111
TCON	0000 0000
T2CON	0000 0000
T3	0000 0000
TH0, TH1, TH2	0000 0000
TL0, TL1, TL2	0000 0000
TMOD	0000 0000
PSW	0000 0000
RCAP2L	0000 0000
RCAP2H	0000 0000



reset state of the port pine is

The reset state of the port pins is mask-programmable and can therefore be defined by the user. The standard reset value for port PO-P3 is 1111 1111.

The reset input to the 83CL781 is RST pin 15. A Schmitt trigger qualifies the input for noise rejection. The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle.

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by generating an internal reset. Port pins adopt their reset state immediately after RST goes HIGH. During reset ALE and PSEN are held HIGH.

The external reset is asynchronous to the internal clock. The RST pin is sampled during State 5, Phase 2 of every machine cycle. After a HIGH is detected at the RST pin, an internal reset is repeated every cycle until RST goes LOW.


The internal RAM is not affected by reset. When V_{DD} is turned on the RAM contents are indeterminate.

1.9.1 Power-on reset


The 83CL781 contains on-chip circuitry which switch the port pins to the customer defined logic level as soon as V_{DD} exceeds 1.3 V. As soon as the minimum supply voltage is reached, the oscillator will start up. However, to ensure that the oscillator is stable before the controller starts, the clock signals are gated away from the CPU for a further 1536 oscillator periods.


A hysteresis of approximately 50mV at a typical power-on switching level of 1.3 V will ensure correct operation.

An automatic reset can be obtained at power-on by connecting the RST pin to V_{DD} via a 10 μF capacitor. At power-on, the voltage on the RST pin is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor discharges through the internal resistor R_{RST} to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.



80CL781/83CL781





80CL781/83CL781

2.0 INSTRUCTION SET

The 83CL781 uses a powerful instruction set which permits the expansion of on-chip CPU peripherals and optimizes byte efficiency and execution speed. Assigned opcodes add new

high-power operation and permit new addressing modes. The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 12 MHz oscillator, 64 instructions execute in 1 μ s and 45 in 2 μ s. Multiply and divide instructions execute in

Table 5. Instruction Set Description

MNEMONIC		DESCRIPTION	1	BYTES/ CYCLES	
Arithmeti	c Operations	•	<u> </u>		
ADD	A,Rr	Add register to A	1	1	2*
ADD	A,direct	Add direct byte to A	2	1	25
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27
ADD	A,#data	ADD immediate data to A	2	1	24
ADDC	A,Rr	Add register to A with carry flag	1	1	3*
ADDC	A,direct	Add direct byte to A with carry flag	2	1	35
ADDC	A,@R	Add indirect RAM to A with carry flag	1	1	36, 37
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34
SUBB	A,Rr	Subtract register from A with borrow	1	1	9*
SUBB	A,direct	Subtract direct byte from A with borrow	2	1	95
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97
SUBB	A,#data	Subtract immediate data from A with borrow	2	1	94
INC	Α	Increment A	1	1	04
INC	Rr	Increment register	1	1	0*
INC	direct	Increment direct byte	2	1	05
INC	@R	Increment indirect RAM	1	1	06, 07
DEC	Α	Decrement A	1	1	14
DEC	Rr	Decrement register	1	1	1*
DEC	direct	Decrement direct byte	2	1	15
DEC	@R	Decrement indirect RAM	1	1	16,17
INC	DPTR	Increment data pointer	1	2	A3
MUL	AB	Multiply A & B	1	4	A4
DIV	AB	Divide A by B	1	4	84
DA	Α	Decimal adjust A	1	1	D4
Logic Op	erations			A	
ANL	A,Rr	AND register to A	1	1	5*
ANL	A, direct	AND direct byte to A	2	1	55
ANL	A,@Ri	AND indirect RAM to A	1	1	56, 57
ANL	A,#data	AND immediate data to A	2	1	54
ANI	direct,A	AND A to direct byte	2	1	52
ANL	direct,#data	AND immediate data to direct byte	3	2	53
ORL	A,Rr	OR register to A	1	1	4*
ORL	A,direct	OR direct byte to A	2	1	45
ORL	A,@Ri	OR indirect RAM to A	1	1	46, 47
ORL	A,#data	OR immediate data to A	2	1	44
ORL	direct,A	OR A to direct byte	2	1	42

80CL781/83CL781

Table 5. Instruction Set Description (Continued)

MNEMONIC		DESCRIPTION	*	BYTES/ CYCLES		
Logic Ope	erations (continued)					
ORL	direct,#data	OR immediate data to direct byte	3	2	43	
XRL	A,Rr	Exclusive-OR register to A	1	1	6*	
XRL	A,direct	Exclusive-OR direct byte to A	2	1	65	
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1	1	66, 67	
XRL	A,#data	Exclusive-OR immediate data to A	2	1	64	
XRL	direct,A	Exclusive-OR to direct byte	2	1	62	
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2	63	
CLR	Α	Clear A	1	1	E4	
CPL	Α	Complement A	1	1	F4	
RL	Α	Rotate A left	1	1	23	
RLC	Α	Rotate A left through the carry flag	1	1	33	
RR	Α	Rotate A right	1	1	03	
RRC	Α	Rotate A right throught the carry flag	1	1	13	
SWAP	Α	Swap nibbles within A	1	1	C4	
Data Tran	sfer					
MOV*	A,Rr	Move register to A	1	1	E*	
MOV	A,direct	Move direct byte to A	2	1	E5	
MOV	A@R	Move indirect RAM to A	1	1	E6, E7	
MOV	A,#data	Move immediate data to A	2	1	74	
MOV	Rr,A	Move A to register	1	1	F*	
MOV	Rr,direct	Move direct byte to register	2	2	A*	
MOV	Rr,#data	Move immediate data to register	2	1	7*	
MOV	direct,A	Move A to direct byte	2	1	F5	
MOV	direct,Rr	Move register to direct byte	2	2	8*	
MOV	direct, direct	Move direct byte to direct	3	2	85	
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2	86, 87	
MOV	direct,#data	Move immediate data to direct byte	3	2	75	
MOV	@Ri,A	Move A to indirect RAM	1	1	F6, F7	
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2	A6, A7	
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1	76, 77	
MOV	DPTR,#data16	Load data pointer with a 16-bit constant	3	2	90	
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1	2	93	
MOVC	A,@A+PC	Move code byte relative to PC to A	1	2	83	
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1	2	E3, E3	
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1	2	E0	
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1	2	F2, F3	
MOVX	@DPTR,A	MOV A to external RAM (16-bit address)	1	2	F0	
PUSH	direct	Push direct byte onto stack	2	2	CO	
POP	direct	Pop direct byte from stack	2	2	D0	
XCH	A,Rr	Exchange register with A	1	1	C+	
XCH	A,direct	Exchange direct byte with A	2	1	C5	

80CL781/83CL781

Table 5. Instruction Set Description (Continued)

MNEMONIC		DESCRIPTION	1	BYTES/ CYCLES	
Data Tran	sfer (continued)		_		
XCH	A,@Ri	Exchange indirect RAM with A	1	1	C6, C7
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1	1	D6, D7
Boolean \	Variable Manipulation				
CLR	С	Clear carry flag	1	1	С3
CLR	bit	Clear direct bit	2	1	C2
SETB	С	Set carry flag	1	1	D3
SETB	bit	Set direct bit	2	1	D2
CPL	С	Complement carry flag	1	1	В3
CPL	bit	Complement direct bit	2	1	B2
ANL	C,bit	AND direct bit to carry flag	2	2	82
ANL	C,/bit	AND complement of direct bit to carry flag	2	2	В0
ORL	C,bit	OR direct bit to carry flag	2	2	72
ORL	C,/bit	OR complement of direct bit to carry flag	2	2	A0
MOV	C,bit	Move direct bit to carry flag	2	1	A2
MOV	bit,C	Move carry flag to direct bit	2	2	92
Program	and Machine Control			L	
ACALL	addr11	Absolute subroutine call	2	2	**1addr
LCALL	addr16	Long subroutine call	3	2	12
RET	***************************************	Return from subroutine	1	2	22
RETI		Return from interrupt	1	2	32
AJMP	addr11	Absolute jump	2	2	***1addr
LJMP	addr16	Long jump	3	2	02
SJMP	rel	Short jump (relative address)	2	2	80
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2	73
JZ	rel	Jump if A is zero	2	2	60
JNZ	rel	Jump if A is not zero	2	2	70
JC	rel	Jump if carry flag is set	2	2	40
JNC	rel	Jump if no carry flag	2	2	50
JB	bit,rel	Jump if direct bit is set	3	2	20
JNB	bit,rel	Jump if direct bit is not set	3	2	30
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2	10
CJNE	A,direct,rel	Compare direct to A and jump if not equal	3	2	B5
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2	B4
CJNE	Rr,#data,rel	Compare immediate to register and jump if not equal	3	2	B*
CJNE	@Ri,#data,rel	Compare immediate to ind. and jump if not equal	3	2	B6, B7
DJNZ	Rr,rel	Decrement register and jump if not zero	2	2	D*
DJNZ	direct.rel	Decrement direct and jump if not zero	3	2	D5
NOP		No operation	1	1	00

80CL781/83CL781

NOTES TO TABLE 5:

Data addressing modes

Rr Working register R0-R7.

direct 128 internal RAM locations and any special function register (SFR).

@Ri Indirect internal RAM location addressed by register R0 or R1.

#data 8-bit constant included in instruction. #data 16-bit constant included in instruction.

bit Direct addressed bit in internal RAM or SFR.

addr16 16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64K-byte program

memory address space.

addr11 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-byte page of program

memory as the first byte of the following instruction.

rel Signed (two's complement) 8-bit offset byte. Used by SMJP and all conditional jumps. Range is -128 to +128 bytes


relative to first byte of the following instruction.

Hexadecimal opcode cross-reference

: 8, 9, A, B,C,D,E,F.

* : 11, 31, 51, 71, 91, B1, D1, F1.

*** : 01, 21, 41, 61, 81, A1, C1, E1.



80CL781/83CL781

3.0 RATINGS

ABSOLUTE MAXIMUM RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		LII		
SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{DD}	Supply voltage (Pin 40)	-0.5	6.5	٧
Vi	All input voltages	-0.5	V _{DD} +0.5	٧
I _I , I _O	DC current into any input or output	_	5	mA
P _{tot}	Total power dissipation	_	300	mW
T _{stg}	Storage temperature range	-65	+150	°C
T _{amb}	Operating ambient temperature range	-40	+85	°C
Tj	Operating junction temperature	_	125	°C

80CL781/83CL781

4.0 DC ELECTRICAL CHARACTERISTICS

V_{DD} = 1.8V to 6V; V_{SS} = 0V; T_{amb} = -40°C to +85°C, all voltages with respect to V_{SS}; unless otherwise specified.

		TEST		LIMITS			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
V _{DD}	Supply voltage		1.8	_	6.0	٧	
	RAM retention voltage in power-down mode		1.0	_	6.0	V	
I _{DD}	Power supply current: Operating (note 1)	V _{DD} = 5V; f _{clk} = 12 MHz	_	_	tbf	mA	
		$V_{DD} = 3V$; $f_{clk} = 3.58 \text{ MHz}$	_	_	tbf	μΑ	
	Idle mode (note 2)	V _{DD} = 5V; f _{clk} = 12 MHz	_	_	tbf	mA	
		V _{DD} = 3V; f _{clk} = 3.58 MHz	_	-	tbf	mA	
I _{PD}	Power-down mode (note 3)	V _{DD} = 1.8V; T _{amb} = 25 °C		_	10	μА	
V _{IL}	Input low voltage (note 6)		V _{SS}	_	0.3V _{DD}	٧	
V _{IH}	Input high voltage (note 6)		0.7V _{DD}	_	V _{DD}	٧	
loL	Output sink current LOW, except SDA, SCL	$V_{DD} = 5v; V_{OL} = 0.4V$	1.6		_	mA	
		V _{DD} = 2.5V; V _{OL} = 0.4V	0.7	_	_	mA	
	Output sink current, SDA, SCL	$V_{DD} = 2.5v; V_{OL} = 0.4V$	3.0			mA	
-lo _H	Output source current HIGH, push-pull options only	$V_{DD} = 5v; V_{OH} = V_{DD}-0.4V$	1.6	_	_	mA	
		$V_{DD} = 3v; V_{OH} = V_{DD}-0.4V$	0.7	_		mA	
-I _{IL}	Input current logic 0	$V_{DD} = 5v; V_{IN} = 0.4V$	_	_	100	μА	
		V _{DD} = 3v; V _{IN} = 0.4V	_	_	50	μА	
-I _{TL}	Input current logic 0, 1-to-0 transition	$V_{DD} = 5v$; $V_{IN} = V_{DD}/2$	_	_	1.0	mA	
		$V_{DD} = 3v$; $V_{IN} = V_{DD}/2$	_	_	500	μА	
±lLI	Input leakage current (port P0, EA)	V _{SS} < V _I < V _{DD}	_	_	10	μА	
R _{RST}	RST pull-down resistor		10	_	200	kΩ	

NOTES:

- 1. The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_i = t_i = 10ns; V_{IL} = V_{SS} +0.5V;
- $V_{|H} = V_{DD} \cdot 0.5V$; XTAL2 not connected; EA = RST + Port 0 = V_{DD} . 2. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_r = 10$ ns; $V_{SS} = 0.5V$; $V_{|H} = V_{DD} \cdot 0.5V$; XTAL2 not connected; EA = RST + Port 0 = V_{DD}.
- 3. The power-down current is measured with all output pins disconnected; XTAL1 not connected; EA = Port0 = VDD; RST = VSS.
- 4. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level output voltage of ALE, Port 1 and Port 3 pins when these pins make a 1-to-0 transition during bus operations. In the most adverse conditions (capacitive loading >100 pF) the noise pulse on the ALE line may exceed 0.8 V. In this event it may be required to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger strobe input.
- 5. Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9% of V_{DD} specification when the address bits are stabilizing.

 6. The input threshold voltage of P1.6/SCL and P1.7/SDA meet the I²C-bus specification, so an input voltage below 0.3 V_{DD} will be recognized
- as a logic 0, while an input voltage above 0.7 VDD will be recognized as a logic 1.

March 1993 377

80CL781/83CL781

5.0 AC CHARACTERISTICS

AC ELECTRICAL CHARACTERISTICS

 V_{DD} = 5V±10%; V_{SS} = 0V; T_{amb} = -40°C to +85°C; C_L = 50pF for Port 0, ALE and PSEN; C_L = 80pF for all other outputs unless otherwise specified.

		12MHz	CLOCK	VARIABI		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
Program M	emory (see Figure 29)	•				
t _{LL}	ALE pulse duration	127	_	2t _{CK} -40	_	ns
t _{AL}	Address set-up time to ALE	43	_	t _{CK} -40	_	ns
tLA	Address hold time after ALE	48	_	t _{CK} -35	_	ns
t _L C	Time from ALE to control pulse PSEN	58	_	t _{CK} -25	_	ns
t _{LIV}	Time from ALE to valid instruction input	_	233	_	4t _{CK} -100	ns
tcc	Control pulse duration PSEN	215	_	3t _{CK} -35	_	ns
tcıv	Time from PSEN to valid instruction input		125	_	3t _{CK} -125	ns
t _{CI}	Input instruction hold time after PSEN	0	_	0	_	ns
[†] CIF	Input instruction float delay after PSEN	T-	63	_	t _{CK} -20	ns
t _{AC}	Address valid after PSEN	75	_	t _{CK} -8		ns
t _{AIV}	Address to valid instruction input		302		5t _{CK} -115	ns
t _{AFC}	Address float time to PSEN	12	_	0		ns

AC ELECTRICAL CHARACTERISTICS


V_{DD} = 5V; V_{SS} = 0V; T_{amb} = -40°C to +85°C; C_L = 50pF for Port 0; ALE and PSEN, C_L = 40pF for all other outputs unless otherwise specified.


		12MHz	CLOCK	VARIABL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
External Da	ata Memory (see Figures 30 and 31)		-	the state of the s		
t _{RR}	RD pulse duration	400	_	6t _{CK} -100	_	ns
t _{WW}	WR pulse duration	400	_	6t _{CK} -100	_	ns
t _{LA}	Address hold time after ALE	48	_	t _{CK} -35	_	ns
t _{RD}	RD to valid data input	_	150	_	5t _{CK} -165	ns
t _{DFR}	Data float delay after RD	_	97		2t _{CK} -70	ns
t _{LD}	Time from ALE to valid data input	_	517	_	8t _{CK} -150	ns
t _{AD}	Address to valid data input	_	585		9t _{CK} -165	ns
t _{LW}	Time from ALE to RD and WR	200	300	3t _{CK} -50	3t _{CK} +50	ns
t _{AW}	Time from address to RD or WR	203	_	4	_	ns
twhih	Time from RD or WR HIGH to ALE HIGH	43	123	t _{CK} -130 t _{CK} -40	t _{CK} +40	ns
t _{DWX}	Data valid to WR transition	23	_	t _{CK} -60	_	ns
t _{DW}	Data set-up time before WR	433	_	7t _{CK} -150	_	ns
t _{WD}	Data hold time after WR	33	_	t _{CK} -50	_	ns
t _{AFR}	Address float delay after RD	_	12		12	ns


NOTES:

Interfacing the 83CL781 to devices with float times up to 75ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

80CL781/83CL781










80CL781/83CL781


2.0 CHARACTERISTIC CURVES









80CL781/83CL781







80CL782/83CL782

FEATURES

- Full static 80C51 CPU
- 8-bit CPU, ROM, RAM, I/O in a single package
- 16K x 8 ROM, expandable externally to 64K bytes
- 256 bytes RAM, expandable externally to 64K bytes
- Four 8-bit ports, 32 I/O lines
- Three 16-bit timer/event counters
- External memory expandable up to 128K, external ROM up to 64K and/or RAM up to 64K
- On-chip oscillator suitable for RC, LC, quartz crystal or ceramic resonator
- Fifteen source, fifteen vector interrupt structure with two priority levels
- Full duplex serial UART

- I²C bus interface for serial transfer on two lines.
- · Enhanced architecture with:
 - non-page oriented instructions
 - direct addressing
 - four eight-byte RAM register banks
 - stack depth limited only by available internal RAM (max. 256 bytes)
 - multiply, divide, subtract and compare instructions
- STOP and IDLE instructions
- Wake-up via external interrupts at Port 1
- Single supply voltage of 1.8V to 6.0V
- Frequency range of 32KHz to 12MHz
- 12MHz operation at 3V
- Very low current consumption
- Operating temperature range: -25 to +55°C

GENERAL DESCRIPTION

The 83CL782 is manufactured in an advanced CMOS technology. The instruction set of the 83CL782 is based on that of the 8051. The 83CL782 is an 8-bit general purpose microcontroller especially suited for cordless telephone applications. The device has low power consumption and a wide range of supply voltage. For emulation purposes, the 85CL781 (Piggy-back version) with 256 bytes of RAM is recommended. The 83CL782 has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. The 83CL782 also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte, and 16 three-byte.


ORDERING INFORMATION

PHILIPS PA	RT ORDER RT MARKING		TH AMERICA ³ ER NUMBER			
ROMIess ROM ROMIes		ROMless	ROM	TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY	DRAWING NUMBER
P80CL782HDP	P83CL782HDP	P80CL782HD N	P83CL782HD N	-25 to +55 40-Pin Plastic DIP 1	32KHz to 12MHz	SOT129
P80CL782HDH	P83CL782HDH	P80CL782HD B	P83CL782HD B	-25 to +55 44-Pin Plastic QFP 2	32KHz to 12MHz	SOT205

NOTES:

- 1. DIP = Dual In-line Package
- 2. QFP = Quad Flat Pack
- 3. Parts ordered by the Philips North America part number will be marked with the Philips part marking

80CL782/83CL782




80CL782/83CL782

PIN DESCRIPTION

PIN	DESIGNATION	FUNCTION
40 41 42 43 44 1 2	P1.0/INT2/T2 P1.1/INT3T2EX P1.2/INT4 P1.3/INT5 P1.4/INT6 P1.5/INT7 P1.6/INT8 P1.7/INT9	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled HIGH by the internal pullups, and in that state can be used as inputs. The Port 1 output buffer can sink/source 4 LS TTL loads. As inputs, Port 1 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pullups. Port 1 also serves the alternative functions INT2 to INT9, and Timer T2 external input.
4	RST	Reset: A high level on this pin for two machine cycles while the oscillator is running resets the device.
5, 7-13	P3.0 - P3.7	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled LOW will source current (I _{IL} in the characteristics) due to the internal pull-ups.
5	P3.0/RxD/data	RXD/data: serial port receiver data input (asynchronous) or data input/output (synchronous)
7	P3.1/TxD/clock	TXD/clock: serial port transmitter data output (asynchronous) or clock output (synchronous)
8	P3.2/INT0	INTO: external interrupt 0.
9	P3.3/INT1	INT1: external interrupt 1.
10	P3.4/T0	T0: Timer 0 external input.
11	P3.5/T1	T1: Timer 1 external input.
12	P3.6/WR	WR: external data memory write strobe.
13	P3.7/RD	RD: external data memory read strobe.
14	XTAL2	Crystal output: output of the inverting amplifier of the oscillator. Left open when external clock is used.
15	XTAL1	Crystal input: input to the inverting amplifier of the oscillator, also the input for an externally generated clock source.
16	V _{SS}	Ground: circuit ground potential.
17	Test / V _{SS}	Test input: must be connected to V _{SS} or left open.
18-25	P2.0 - P2.7	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled HIGH by the internal pull-ups, and in that state can be used as inputs. The Port 2 output buffer can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 16-bit addresses (MOVX @DPTR). In this application it uses the strong internal pullups when emitting 1s. During accesses to external memory that use 8-bit addresses (MOVX @Ri). Port 2 emits the contents of the P2 Special Function
		Register.
26	PSEN	Program store enable output: read strobe to external program memory. When executing code out of external program memory, PSEN is activated twice each machine cycle. However, during each access to external data memory two PSEN activations are skipped.
27	ALE	Address Latch Enable: output pulse for latching the low byte of the address during access to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, and may be used for external timing or clocking purposes.
29	EA	External Access: When EA is held High the CPU executes out of internal program memory (unless the program counter exceeds 0FFFH). Holding EA LOW forces the CPU to execute out of external memory regardless of the value of the program counter.
30-37	P0.0 - P0.7	Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during access to external memory. In this application it uses strong internal pull-ups when emitting logic 1s.
38	V _{DD}	Power supply.

80CL782/83CL782

BLOCK DIAGRAM



1.0 FUNCTIONAL DESCRIPTION

General

The 83CL782 is a stand-alone high-performance CMOS microcontroller designed for use in real-time applications such as instrumentation, industrial control, intelligent computer peripherals and consumer products.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64K bytes of program memory and/or up to 64K bytes of data storage.

The 83CL782 contains a non-volatile 16K byte x 8 read-only program memory; a static 256 byte x 8 read/write data memory; 32 I/O

lines; three 16-bit timer/event counters; a fifteen-source two priority-level, nested interrupt structure and on-chip oscillator and timing circuit.

The device has two software selectable modes of reduced activity for power reduction; IDLE and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial I/O and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

In addition, the device provides an I²C-bus serial I/O port with byte oriented master and slave functions, which allows communication with the whole family of I²C-bus compatible ICs and a standard UART serial interface.

CPU timing

A machine cycle consists of a sequence of 6 states. Each state time lasts for two oscillator periods, thus a machine cycle takes 12 oscillator periods or 1 µs if the oscillator frequency is 12 MHz.

2.1 Memory organization

The 83CL782 has a 16K Program Memory (ROM) plus 256 bytes of Data Memory (RAM) on board. The device has separate address spaces for Program and Data Memory (see Figure 1). Using Ports PO and P2, the 83CL782 can address up to 64K bytes of external memory. The CPU generates both read and write signals (RD and WR) for external Data Memory accesses, and the read strobe (PSEN) for external Program Memory.

80CL782/83CL782

2.1.1 Program Memory

The 83CL782 contains 16K bytes of internal ROM. After reset the CPU begins execution at location 0000H. The lower 16K bytes of Program Memory can be implemented in either on-chip ROM or external Memory. If the EA pin is strapped to V_{DD}, then program memory fetches from addresses 000H through 3FFFH are directed to the internal ROM. Fetches from addresses 4000H through FFFFH are directed to external ROM. Program counter values greater than 3FFFH

are automatically addressed to external memory regardless of the state of the EA pin.

2.1.2 Data Memory


The 83CL782 contains 256 bytes of internal RAM and 38 Special Function Registers (SFR). Figure 1 shows the internal Data Memory space divided into the Lower 128, the Upper 128, and the SFR space. Internal RAM locations 0-127 are directly and indirectly addressable. Internal RAM locations 128-255 are only indirectly addressable. The special function register

locations 128-255 are only directly addressable.


2.1.3 Special Function Registers


The upper 128 bytes are the address locations of the SFRs. Figure 3 shows the Special Function Register (SFR) space. SFRs include the port latches, timers, peripheral control, serial I/O registers, etc. These registers can only be accessed by direct addressing. There are 128 bit addressable locations in the SFR address space (SFRs with addresses divisible by eight).

FUNCTIONAL DIAGRAM




80CL782/83CL782






80CL782/83CL782



80CL782/83CL782



80CL782/83CL782

2.1.4 Addressing

The 83CL782 has five methods for addressing source operands:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register-plus Index-Register-indirect

The first three methods can be used for addressing destination operands. Most instructions have a "destination/source" field that specifies data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addressing is as follows:

- Registers in one of the four register banks through register, direct or indirect.
- Internal RAM (256 bytes) through direct or register-indirect.
- Special Function Register through Direct.
- External data memory through Register-Indirect
- Program memory look-up tables through Base-Register-plus index-Register-indirect.

2.2 I/O facilities

2.2.1 Ports

The 83CL782 has 32 I/O lines treated as 32 individually addressable bits or as four parallel 8-bit addressable ports. Port 0, 1, 2 and 3 perform the following alternate functions:

- Port 0: provides the multiplexed low-order address and data bus for expanding the device with standard memories and peripherals.
- Port 1: (1) provides the inputs for the external interrupts INT2 / INT9; (2) External counter/capture of Timer 2; (3) I²C bus
- Port 2: provides the high-order address when expanding the device with external program or data memory.
- Port 3: pins can be configured individually to provide: (1) external interrupt request inputs; (2) counter input; (3) control signals to read and write to external memories; and (4) UART input and output.

To enable a Port 3 pin alternate function, the Port 3 bit latch in its SFR must contain a logic 1

Each port consists of a latch (Special Function Registers P0 to P3), an output driver and an input buffer. Ports 1,2,3 have internal pull-ups. Figure 4(a) shows that the strong transistor p1 is turned on for only 2

oscillator periods after a 0-to-1 transition in the port latch. When on, it turns on p3 (a weak pull-up) through the inverter. This inverter and p3 form a latch which hold the 1. In Port 0 the pull-up p1 is only on when emitting 1s for external memory access. Writing a 1 to a Port 0 bit latch leaves both output transistors switched off so the pin can be used as a high-impedance input.

2.2.2 Port Options


30 of the 32 parallel port pins (excluding P1.6 and P1.7 with fixed option '2S') may be individually configured with one of the following options (see Figure 5):

Option 1: Standard Port; quasi-bidirectional I/O with pull-up. The strong booster pull-up p1 is turned on for two oscillator periods after a 0-to-1 transition in the port latch (see Figure 4(a)).

Option 2: **Open drain**; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)).

Option 3: **Push-Pull**; output with drive capability in both polarities. Under this option, pins can only be used as outputs (see Figure 4(b)).

Individual mask selection of the post-reset state is available on any of the above pins. Make your selection by appending "S" or "R" to option 1,2, or 3 above.



80CL782/83CL782

External Memory Accesses

Option 1: True 0 and 1 are written as address to the external memory (strong pull-up is used).

Option 2: An external pull-up resistor is needed for external accesses.

Option 3: Not allowed for external memory accesses as the port can only be used as output.

I/O Accesses

Option 1: When writing a 1 to the port-latch, the strong pull-up p1 will be on for 2 oscillator periods. No weak pull-up exists. Without an external pull-up, this option can be used as a high-impedance input.

Option 2: Open drain; quasi-bidirectional I/O with n-channel open drain output. Use as an output requires the connection of an external pull-up resistor (see Figure 4(c)).

Option 3: Push-Pull; output with drive capability in both polarities. Under this option, pins can only be used as outputs.

Option S: SET; after reset this pin will be initialized HIGH.

Option R: RESET; after reset this pin will be initialized LOW.

2.3 Timer/event counter

The 83CL782 contains three 16-bit Timer/Counter registers; Timer 0, Timer 1, and Timer 2 which can perform the following functions:

- Measure time intervals and pulse durations
- Count events
- Generate interrupts requests

Timer 0 and Timer 1 can be independently programmed to operate as follows:

- Mode 0: 8-bit timer or counter with divide-by-32 prescaler
- Mode 1: 16-bit time-interval or event counter
- Mode 2: 8-bit time interval or event counter with automatic reload upon overflow
- Mode 3: Timer 0 establishes TL0 and TH0 as two separate counters.

In the "Timer" function, the register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the "Counter" function, the register is incremented in response to a 1-to-0

transition. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure a given level is sampled, it should be held for at least one full machine cycle.

1.3.1 Timer 2

Timer 2 is a 16-bit Timer/Counter. Like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2 in the Special Function Register T2CON (Figure 5). It has three operating modes: "capture", "auto-load" and "baud rate generator", which are selected by bits in T2CON as shown in Table 1.

Table 1. Timer 2 Operating Modes

RTCLK	CP/RE2	TR2	MODE
0	0	1	16-Bit Auto-reload
0	1	1	16-Bit Capture
1	х	1	Baud Rate Generator
x	x	0	(Off)

(MSB)							(LSB)
TF2	EXF2	GF2	RTCLK	EXEN2	TR2	C/T2	CP/REZ
Symbol TF2		Position T2CON	1			•	nificance w flag se
11-2		120011					will not be
EXF2		T2CON			negativ	ve transit	al flag set tion of T2 I to vector
RTCLK		T2CON.	4		receive	e and tra	flag. Whe Insmit clo and trans
EXEN2		T2CON.	3		negativ	ve transit	enable fla ition on T2 2 to ignore
TR2		T2C ON	.2		Start/s	top contr	rol for Tim
C/T2		T2CON.	1		0 =	Internal	er select. I timer (Os al event co
CP/RL2		T2CON.	0		= 1. W transiti and the	/hen clea ions at Ta e timer is	d flag. Whened, auto 2EX whened to
GF2						5. T2CO	se flag bit

80CL782/83CL782

In the Capture Mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2=1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt. The Capture Mode is illustrated in Figure 6.

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in

T2CON. If EXEN2=0, then when Timer 2 rolls over it not only set TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2=1, the Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2.

The auto-relaod mode is illustrated in Figure 7.

The baud rate generator mode is selected by RTCLK=1. It will be described in conjunction with the serial port.

Conversion already in progress is aborted when the Power-down mode is entered. The


result of a completed conversion (ADCI = logic 1) remains unaffected when entering the ldle mode.


2.4 Idle and Power-down Operation

Idle mode operation permits the interrupt, serial ports, timer blocks continue functioning while the clock to the CPU is halted.

The following functions remain active during Idle mode. These functions may generate an interrupt or reset and thus end the Idle mode.

- Timer 0, Timer 1, Timer 2
- SIO, I2C
- External interrupt





80CL782/83CL782

The Power-down operation freezes the oscillator. The Power-down mode can only be activated by setting the PD bit in the PCON register.

2.4.1 Power control register (PCON)

These special modes are activated by software via the Special Function Register PCON. Its hardware address is 87H. [PCON is not bit addressable.]

	•			٠,			·	
SMOD	-	-	•	GF1	GFO	PD	IDL	
MSB							LSB	
Bľ	I	<u>SYM</u>	BOL	FUN	CTIO	<u>N</u>		
PCO	N.7	SM	OD	bit. V logic is do seria	ole Ba Vhen 1 the ubled Il port g used	set to baud wher SIO0	rate the is	
PCO	N.6	-		(rese	erved)			
PCO	N.5	-		(rese	erved)	i)		
PCO	N.4	-		(rese	erved)			
PCO	N.3	GF	-1	Gene flag l	eral-p bit	urpos	е	
PCO	N.2	GF	- 0	Gene flag	eral-p bit	urpos	е	
PCO	N.1	P	D	Setti activ	er-dov ng thi ates er-dov	s bit		
PCO	N.0	ID	L	Setti	mode ng thi	s bit	e	

If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (0XX00000).

mode.

2.4.2 Power-down mode

The instruction setting PCON.1 is the last executed prior to going into the Power-down

mode. In Power-down mode the oscillator is stopped. The contents of the on-chip RAM and SFRs are preserved. The port pins output the values held by their respective SFRs. ALE and PSEN are held LOW.

2.4.3 Wake-up mode

Setting the PD flag in the PCON register forces the controller into the Power-down mode. Setting this flag enables the controller to be woken-up from the Power-down mode with either the external interrupts INT2 / INT8, or a reset operation.

The wake-up operation after power-down in this controller has two basic approaches:

2.4.3.1 Wake-up using INT2/INT9

If INT2 to INT9 are enabled, the 83CL782 can be woken-up from power-down mode with the external interrupts. To ensure that the oscillator is stable before the controller restarts, the internal clock will remain inactive for 1536 oscillator periods. This is controlled by an on-chip delay counter.

2.4.3.2 Wake-up using RESET

To wake-up the 83CL782 the RESET pin has to be kept HIGH for a minimum of 24 periods. The on-chip delay counter is inactive. The user has to ensure that the oscillator is stable before any operation is attempted. Figure 8 illustrates the two possibilities for wake-up.

2.4.4 Idle mode

The instruction that sets PCON.0 is the last instruction executed in the normal operating mode before Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during Idle mode. The status of the external pins during Idle mode is shown in Table 1.

There are two methods used to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following the return-from-interrupt instruction RETI, the next instruction to be executed will be the one which follows the instruction that wrote a logic 1 to PCON.0.


Flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.

The second method of terminating the Idle mode is with an external hardware reset, or an internal reset caused by an overflow of Timer T3. Since the oscillator is still running, the hardware reset is required to be active for two machine cycles (24 oscillator periods) to complete the reset operation.

Reset redefines all SFRs, but does not affect the on-chip RAM.

In the Power-down mode, V_{DD} may be reduced to minimize power consumption. However, the supply voltage must not be reduced until Power-down mode is active, and must be held active until the oscillator has restarted and stabilized.

The status of the external pins during Idle and Power-down mode is shown in Table 2. If the Power-down mode is activated whilst accessing external memory, port data held in the Special Function Register P2 is restored to Port 2. If the data is a logic 1, the port pin is held HIGH during the Power-down mode by the strong pull-up transistor p1 (see Figure 4(a)).



80CL782/83CL782

2.5 I2C Bus Serial I/O

The serial port supports the twin line I²C-bus. The I²C-bus consists of a data line (SDA) and a clock line (SCL). These lines also function as I/O port lines P1.7 and P1.6 respectively. The system is unique because data transport, clock generation, address recognition and bus control arbitration are all controlled by hardware. The I²C-bus serial I/O has


complete autonomy in byte handling and operates in four modes:

- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver

These functions are controlled by the S1CON register. S1STA is the status register whose contents may also be used as a vector to various service routines. S1DAT is the data shift register and S1ADR the slave address register. Slave address recognition is performed by hardware.

Table 2. Status of the External Pins during Idle and Power-down Modes

MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle (1)	Internal	1	1	Port data	Port data	Port data	Port data
Idle (1)	External	t	1	Floating	Port data	Address	Port data
Power-down	internal	0	0	Port data	Port data	Port data	Port data
Power-down	External	0	0	Floating	Port data	Port data	Port data



394

80CL782/83CL782

Serial Control Register S1CON (D8H)

CR2	ENS1	STA	STO	SI	AA	CR1	CR0
-----	------	-----	-----	----	----	-----	-----

CR0, CR1, CR2

AA

These three bits determine the serial clock frequency when SIO is in a master mode. See Table 3.

Assert Acknowledge bit. When the AA flag is set, an acknowledge (low level SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- own slave address is received
- general call address is received (S1ADR.0=1)
- data byte received while device is programmed as master
- data byte received while device is a selected slave

With AA=0, no acknowledge will be returned. Consequently, no interrupt is requested when the "own slave address" or general call address is received.

SI

SIO interrupt flag. When the S1 flag is set, an acknowledge is returned after any one of the following conditions:

- a start condition is generated in master mode
- own slave address received during AA=1
- general call address received while S1ADR.0 and AA=1
- data byte received or transmitted in master mode (even if arbitration is lost)
- data byte received or transmitted as selected slave
- stop or start condition received as selected slave receiver or transmitter

STO

STOP flag. With this bit set while in master mode a STOP condition is generated. When a STOP condition is detected on the bus, the SIO hardware clears the STO flag. In the slave mode, the STO flag may also be set to recover from an error condition. In this case, no STOP condition is transmitted to the I²C bus. However, the SIO hardware behaves as if a STOP condition has been received and releases SDA and SCL. The SIO then switches to the "not addressed" receiver mode. The STO flag is automatically cleared by hardware.

STA

START flag. When the STA bit is set in slave mode, the SIO hardware checks the status of the I²C bus and generates a START condition if the bus is free. If STA is set while the SIO is in master mode, SIO transmits a repeated START condition

ENS₁

When ENS1=0, the SIO is disabled. The SDA and SCL outputs are in a high-impedance state; P1.6 and P1.7 function as open drain ports. When ENS=1, the SIO is enabled. The P1.6 and P1.7 port latches must be set to logic 1.

Table 3. SCL Frequency

				Bit Rate (kHz) at fosc		
CR2	CR1	CR2	fosc Divided By	3.58MHz	6 MHz	12MHz
0	0	0	256	14.0	23.4	46.9
0	0	1	224	16.0	26.8	53.6
0	1	0	192	18.6	31.3	62.5
0	1	1	160	22.4	37.5	75.0
1	0	0	960	3.73	6.25	12.5
1	0	1	120	29.8	50	100
1	1	0	60	59.7	100	_
1	1	1	not allowed	_	_	-

80CL782/83CL782

Status Register S1STA (D9H)

SC4	SC3	SC2	SC1	SC0	0	0	0
-----	-----	-----	-----	-----	---	---	---

S1STA is an 8-bit read-only special function register. S1STA.3-S1STA.7 hold a status code, S1STA.0-S1STA.2 are held LOW, the contents of S1STA may be used as a vector to a service routine. This optimizes response time of the software and consequently that of the I2C bus.

The following is a list of the status code:

Abbreviations used:

SLA:	7-bit slave address
R:	Read bit
W:	Write bit
ACKNOT:	Acknowlegement (acknowledge bit = 0)
ACK:	Not Acknowledge (acknowledge bit = 1)
DATA:	8-bit byte to or from the I ² C bus
MST:	Master
SLV:	Slave
TRX:	Transmitter
REC:	Receiver

MST/TRX Mode S1STA Value

08H	transmitted
10H	A repeated START condition has been transmitted
18H	SLA and W have been transmitted, ACKNOT received
28H	DATA of S1DAT has been transmitted, ACK received
30H	DATA of S1DAT has been transmitted, ACKNOT received
38H	Arbitration lost in SLA, R/W or DATA

A START condition has been

MST/REC Mode

S1STA Value

38H	Arbitration lost while returning ACKNOT
40H	SLA and R have been

transmitted. ACK received 48H SLA and R have been

transmitted, ACKNOT received 50H DATA has been received, ACK

58H DATA has been received, ACKNOT returned

SLV/REC Mode

S1STA Value 60H

RRH

	received, AON returned
68H	Arbitration lost in SLA, RW as MST. Own SLA and W have been received, ACK returned.
70H	General Call has been re- ceived, ACK returned

Own SLA and W have been

78H Arbitration lost in SLA, RW as MST. General Call has been received.

80H Previously addressed with own SLA. DATA byte received. ACKNOT returned.

> Previously addressed wtih General Čall. DATA byte has been received, ACK has been returned.

Previously addressed with 90H General Call. DATA byte has been received, ACK has been returned.

98H Previously addressed with General Call. DATA byte has been received, ACKNOT has been returned.

> A STOP condition or repeated START condition has been received while still addressed as SLV/REC or SLV/TRX.

> > Own SLA and R have been

mitted, ACKNOT received.

SLV/TRX Mode

S1STA Value A8H

A0H


	received, ACK returned
ВОН	Arbitration lost in SLA, R/W as MST. Own SLA and R have been received, ACK returned.
В8Н	DATA byte has been transmitted, ACK received.
COH	DATA byte has been trans-

Miscellaneous

S1STA Value


00H	Bus error during MST mode
	or selected SLV mode, due to
	an erroneous START or
	STOP condition.

Data Shift Register S1DAT (DAH)



This register contains the serial data to be transmitted or data that has just been received. Bit 7 is transmitted or received first: i.e., data is shifted from left to right.

Own Address Register S1ADR (DBH)



This 8-bit register may be loaded with the 7-bit address to which the controller will respond when programmed as a slave receiver/transmitter. The LSB bit (GC) is used to determine whether the general CALL address is recognized.

S1ADR.0, GC: 0 = general CALL address is not recognized. 1 = general CALL is recognized.

S1ADR.7 - 1: own slave address

Standard serial interface SIO0: UART

This serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed at Special Function Register S0BUF. Writing to S0BUF loads the transmit register, and reading S0BUF loads the transmit register, and reading S0BUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud is fixed at 1/12 the oscillator frequency.

Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

80CL782/83CL782

Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SOBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

2.6.1 Multiprocessor Communications Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its

SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

2.6.2 Serial port control register

The serial port control and status register is the Special Function Register SOCON, shown in Figure 13. The register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

MSB							LSB
SMO	SM1	SM2	REN	TB8	RB8	TI	RI

Where SM0, SM1 specify the serial port mode, as follows:

SMO	SM1	MODE	DESCRIPTION	BAUD RATE
0	0	0	Shift register	fosc / 12
0	1	1	8-bit UART	variable
1	0	2	9-bit UART	fosc / 64 or fosc / 32
1	1	3	9-bit variable UART	•

SM2 enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1 then R1 will not be activated if the received ninth data bit (RB8) is 0. In Mode 1, if SM2=1 then R1 will not be activated if a valid stopbit was not received. In Mode 0, SM2 should be 0

REN enables serial reception. Set by software to enable reception. Clear by software to disable reception.

TB8 is the ninth data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

RB8 in Modes 2 and 3, is the ninth data bit that was received. In Mode 1, if SM2=0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used

TI is transmit interrupt flag. Set by hardware at the end of the eighth bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.

RI is receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial receoption (except see SM2). Must be cleared by software.

Figure 10. Serial Port Control (SCON) Register

Table 4. Timer 1 Generated Commonly Used Baud Rates

BAUD RATE	fosc	SMOD	C/T	TIMER 1 MODE	RELOAD VALUE
Mode 0 Max: 1MHz	12MHz	X	Х	X	Х
Mode 2 Max: 375K	12MHz	1	Х	Х	Х
Mode 1, 3: 62.5K	12MHz	1	0	2	FFH
19.2K	11.059MHz	1	0	2	FDH
9.6K	11.059MHz	0	0	2	FDH
4.8K	11.059MHz	0	0	2	FAH
2.4K	11.059MHz	0	0	2	F4H
1.2K	11.059MHz	. 0	0	2	E8H
137.5K	11.986MHz	0	0	2	1DH
110K	6MHz	0	0	2	72H
110K	12MHz	0	0	1	FEEBH

Baud Rates

80CL782/83CL782

The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12. The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is the value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate = (2^{SMOD} /64)(Oscillator Frequency)

The baud rates in Modes 1 and 3 are determined by the Timer 1 or Timer 2 overflow rate.

Using Timer 1 to generate baud rates When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Modes 1,3 Baud Rate = (2^{SMOD}/32)(Timer 1 Overflow Rate)

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In most typical applications, it is configured for "timer operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula:

Mode 1, 3 Baud Rate = $\{(2^{SMOD}/32) \times (Oscillator Frequency)\} / \{12 \times (256 - (TH1))\}$

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. Table 4 lists various commonly used baud rates and how they can be obtained from Timer 1.

Using Timer 2 to generate baud rates

Timer 2 is selected as the baud rate generator by setting RTCLK in T2CON (Figure 14). Setting RTCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 14.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

Now, the baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate as follows:

Modes 1,3 Baud Rate = (Timer 2 Overflow Rate) / 16

The Timer can be configured for either "timer" or "counter" operation. In the most typical applications, it is configured for "timer" operation (C/T2 = 0). "Timer" operation is a little different for Timer 2 when it's being used as a baud rate generator. Normally, as a timer is would increment every machine cycle (thus at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (thus at 1/2 the oscillator frequency). In that case the baud rate is given by the formula.


Modes 1,3 Baud Rate = (Oscillator Frequency) / {32 x (65536 - (RCAP2H, RCAP2L)}

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 14. This figure is valid only if RTCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Therefore, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt, if desired.

It should be noted that when Timer 2 is running (TR2 = 1) in "timer" function in the baud rate generator mode, one should not try to read or write TH2 or TL2. Under these conditions the Timer is being incremented every state time, and the results of a read or write may not be accurate. The RCAP registers may be read, but shouldn't be written to, because a write might overlap a reload and cause write and/or reload errors. Turn the Timer off (clear TR2) before accessing the Timer 2 or RCAP register, in this case.

80CL782/83CL782



80CL782/83CL782

2.7 Interrupt system

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. The 83CL782 acknowledges interrupt requests from fifteen sources as follows:

- INT0 through INT9
- Timer 0, Timer 1, and Timer 2
- I²C bus serial I/O
- UART


Each interrupt vectors to a separate location in program memory for its service routine. Each source can be individually enabled or disabled by corresponding bits in the Interrupt Enable Registers (IE, IE0). The priority level is selected via the Interrupt Priority register (IP0, IP1). All enabled sources can be globally disabled or enabled.


2 .7.1 External interrupts INT2/INT9

Port 1 lines serve an alternative purpose as seven additional interrupts INT2 to INT9. When enabled, each of these lines may "wake-up" the device from Power-down mode. Using the IX1 register, each pin may

be initialized to either active HIGH or LOW. IRQ1 is the interrupt request flag register. Each flag, if the interrupt is enabled, will be set on an interrupt request but must be cleared by software, i.e. via the interrupt software or when the interrupt is disabled.

The port 1 interrupts are level sensitive. A port 1 interrupt will be recognized when a level (HIGH or LOW depending on Interrupt Polarity Register IX1) on P1x is held active for at least one machine cycle. The Interrupt Request is not served until the next machine cycle.





80CL782/83CL782

Interrupt	Enable	Register	IENO,
IEN1		•	

EA ET2 ES1 ES0 ET1 EX1 ET0 EX0

IENO (ASH) L		
BIT IEN0.7	SYMBOL EA	FUNCTION General enable/ disable control 0 = no interrupt is enabled; 1=any individually enabled interrupt will be accepted
IEN0.6	ET2	Enable T2 interrupt
IEN0.5	ES1	Enable I ² C interrupt
IENO.4	ES0	Enable UART SIO interrupt
IEN0.3	ET1	Enable Timer T1 interrupt
IEN0.2	EX1	Enable external interrupt 1
IENO.1	ET0	Enable Timer T0 interrupt
IEN0.0	EXO	Enable external interrupt 0

Interrupt Priority Register IP0, IP1

IPO (B8H)	- PT2 PS1	PSO PT1 PX1 PT0 PX0
BIT	SYMBOL	FUNCTION
IP0.7	-	Unused
IP0.6	PT2	Timer 2 interrupt priority level
IP0.5	PS1	Unused
IP0.4	PS0	UART SIO interrupt priority level
IP0.3	PT1	Timer 1 interrupt priority level
IP0.2	PX1	External interrupt 1 priority level
IP0.1	PT0	Timer 0 interrupt priority level
IP0.0	PX0	External interrupt 0 priority level

Interrupt Polarity Register

IX1 (E9H)	IL9	IL8	IL7	IL6	IL5	IL4	IL3	IL2
Writing 6	either	a "1	" or '	'0" to	an I	X1 re	egiste	er bit

Writing either a "1" or "0" to an IX1 register bit sets the polarity level of the corresponding external interrupt to active HIGH or LOW respectively.

<u>BIT</u>	SYMBOL	FUNCTION
IX1.7	IL9	External interrupt 9 polarity level
IX1.6	IL8	External interrupt 8 polarity level
IX1.5	IL7	External interrupt 7 polarity level
IX1.4	IL6	External interrupt 6 polarity level
IX1.3	IL5	External interrupt 5 polarity level
IX1.2	IL4	External interrupt 4 polarity level
IX1.1	IL3	External interrupt 3 polarity level
IX1.0	IL2	External interrupt 2 polarity level

IEN1 (E8H) EX9 EX8 EX7 EX6 EX5 EX4 EX3 EX2

BIT	SYMBOL	FUNCTION
IEN1.7	EX9	Enable external interrupt 9
IEN1.6	EX8	Enable external interrupt 8
IEN1.5	EX7	Enable external interrupt 7
IEN1.4	EX6	Enable external interrupt 6
IEN1.3	EX5	Enable external interrupt 5
IEN1.2	EX4	Enable external interrupt 4
IEN1.1	EX3	Enable external interrupt 3
IEN1.0	EX2	Enable external interrupt 2

where 0 = interrupt disabled

1 = interrupt enabled

IP1 (F8H)	nva.	DVO	DV-	DVC	DVC	DV.	DVO	nve
IP1 (F8H)	PAS	PAB	PA/	PX6	PAS	PX4	PAS	PXZ

BIT	SYMBOL	<u>FUNCTION</u>
IP1.7	PX9	External interrupt 9 priority level
IP1.6	PX8	External interrupt 8 priority level
IP1.5	PX7	External interrupt 7 priority level
IP1.4	PX6	External interrupt 6 priority level
IP1.3	PX5	External interrupt 5 priority level
IP1.2	PX4	External interrupt 4 priority level
IP1.1	РХЗ	External interrupt 3 priority level
IP1.0	PX2	External interrupt 2 priority level

Interrupt priority is as follows:

0 = low priority

1 = high priority

Interrupt Request Flag Register IRQ1

IRQ1 (C0H)	IQ9 IQ8	IQ7	106	IQ5	IQ4	IQ3	IQ2
<u>BIT</u>	SYMB	OL	FU	NCT	ION		
IRQ1.7	IQ9			erna uest		rrupt	9
IRQ1.6	IQ8			erna uest		rrupt	8
IRQ1.5	IQ7			erna uest		rrupt	7
IRQ1.4	IQ6			erna uest		rrupt	6
IRQ1.3	IQ5			erna uest		rrupt	5
IRQ1.2	IQ4			erna uest		rrupt	4
IRQ1.1	IQ3			erna uest		rrupt	3
IRQ1.0	IQ2			erna uest		rrupt	2

80CL782/83CL782

2.7.2 Interrupt vectors

(highest)	<u>Vector</u>	Source
X0	0003H	external/0
S1	002BH	I ² C port
X 5	0053H	external 5
TO	000BH	timer 0
T2	0033H	timer 2
X6	005BH	external 6
X1	0013H	external 1
X2	003BH	external 2
X 7	0063H	external 7
T1	001BH	timer 1
X 3	0043H	external 3
X8	006BH	external 8
S0	0023H	UART
X4	004BH	external 4
X9	0073H	external 9
(lowest)		

Interrupt priority

Each interrupt priority source can be set to either high or low priority. If both priorities are requested simultaneously, the controller will branch to the high priority vector.

A low priority interrupt can only be interrupted by a high priority interrupt. A high priority interrupt routine cannot be interrupted.

2.7.3 Related registers

The following registers are used in conjunction with the interrupt system:

REGISTER	FUNCTION	SFR Address
IX1	Interrupt polarity register	E9H
IRQ1	Interrupt request flag register	COH
IEN0	Interrupt enable register	H8A
IEN1	Interrupt enable register (INT2-INT9	E8H
IP0	Interrupt priority register	B8H
IP1	Interrupt priority register (INT2-INT9	F8H 9)

1.8 Oscillator circuitry

The on-chip oscillator circuitry of the 83CL782 is a single-stage inverting amplifier biased by an internal feedback resistor (Figure 21). For operation as a standard quartz oscillator, no external components are needed (except at 32 kHz). When using external capacitors, ceramic resonators, coils and RC networks to drive the oscillator, five different configurations are supported (see Figure 22 and oscillator options).

In the Power-down mode the oscillator is stopped and XTAL1 is pulled HIGH. The oscillator inverter is switched off to ensure no current will flow regardless of the voltage at XTAL1. To drive the device with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 to float, as shown in Figure 22(f). There are no requirements on the duty cycle of the external clock, since the input to the internal clocking circuitry is buffered by a flip-flop.

The following options are provided for optimum on-chip oscillator performance. Please state option when ordering.

1.8.1 Oscillator options (see Figure 22)


32kHz: Figure 22(c). An option for 32kHz clock applications with external trimmer for frequency adjustment. A 4.7MΩ bias resistor is needed for use in parallel with the crystal.

Osc 2: Figure 22(e): An option for low-power, low-frequency operations using LC components.


Osc 3: An option for medium frequency range applications.

Osc 4: An option for high frequency range applications.

RC: Figure 22(g). An option for an RC oscillator.



80CL782/83CL782



OSCILLATOR TYPE SELECTION GUIDE

RESONATOR	f (MHz)	OPTION	C1 E)	(T. (pF)	C2 EXT. (pF)		MAX. RESONATOR SERIES RESISTANCE
			MIN	MAX	MIN	MAX	15kΩ ⁴
Quartz	0.032	32kHz	5	15	0	0	600Ω
Quartz	1.0	Osc.2	0	30	0	30	100Ω
Quartz	3.58	Osc.2	0	15	0	15	75Ω
Quartz	4.0	Osc.2	0	20	0	20	60Ω
Quartz	6.0	Osc.3	0	10	0	10	60Ω
Quartz	10.0	Osc.4	0	15	0	15	40Ω
Quartz	12.0	Osc.4	0	10	0	10	20Ω
PXE	0.455	Osc.2	40	50	40	50	100Ω
PXE	1.0	Osc.2	15	50	15	50	10Ω
PXE	3.58	Osc.2	0	40	0	40	10Ω
PXE	4.0	Osc.2	0	40	0	40	5Ω
PXE	6.0	Osc.2	0	20	0	20	6Ω
PXE	10.0	Osc.3	0	15	0	15	6Ω
PXE	12.0	Osc.4	10	40	10	40	10μΗ = 1Ω
LC		Osc.2	20	90	20	90	$100\mu H = 5\Omega$ $1mH = 75\Omega$

NOTES:


^{1. 32}kHz quartz crystals with a series resistance higher than 15kΩ will reduce the guaranteed supply voltage range to 2.5 - 3.5V.

80CL782/83CL782

OSCILLATOR EQUIVALENT CIRCUIT PARAMETERS (see Figure 23)

PARAMETER	OPTION	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Transconductance	32kHz	g _m	T = +25°C, V _{DD} = 4.5V	I -	15	_	μS
	Osc.2	g _m	T = +25°C, V _{DD} = 4.5V	200	600	1000	μS
	Osc.3	g _m	T = +25°C, V _{DD} = 4.5V	400	1500	4000	μS
	Osc.4	g _m	T = +25°C, V _{DD} = 4.5V	1000	4000	10000	μS
Input capacitance	32kHz	C1 _i		_	3.0	_	pF
	Osc.2	C1 _i		I —	8.0	_	pF
	Osc.3	C1 _i			8.0	_	pF
	Osc.4	C1 _i			8.0	_	pF
Output capacitance	32kHz	C2 _i		T -	23		pF
	Osc.2	C2 _i		_	8.0	_	pF
	Osc.3	C2 _i		_	8.0		ρF
	Osc.4	C2 _i		T -	8.0		рF
Output resistance	32kHz	R2		_	3800	_	kΩ
	Osc.2	R2		_	65	_	kΩ
	Osc.3	R2			18		kΩ
	Osc.4	R2			5.0	_	kΩ

^{1.} The equivalent circuit data of the intrnal oscillator compares with that of matched crystals.



80CL782/83CL782

1.8.3 RC Oscillator

The externally adjustable RC-oscillator has a frequency range from 100 kHz to 500 kHz.


1.9 Reset circuitry

To initialize the 83CL782, a reset is performed by either of two methods:

- via the RST pin
- via a power-on-reset

It leaves the internal registers as follows:

it leaves the witerna	i registers as
Register	Content
ACC	0000 0000
В	0000 0000
DPL	0000 0000
DPH	0000 0000
IE0	0000 0000
IE1	0000 0000
IP0	XX00 0000
IP1	0000 0000
IX1	0000 0000
IRQ1	0000 0000
PCH	0000 0000
PCL	0000 0000
PCON	0000 0XX0
P0 - P3	1111 1111
SOBUF	XXXXXXX
SOCON	0000 0000
SIADR	0000 0000
SICON	0000 0000
SIDAT	0000 0000
SISTA	1111 1000
SP	0000 0111
TCON	0000 0000
T2CON	0000 0000
T3	0000 0000
THO, TH1, TH2	0000 0000
TLO, TL1, TL2	0000 0000
TMOD	0000 0000
PSW	0000 0000
RCAP2L	0000 0000
RCAP2H	0000 0000



The reset state of the port pins is mask-programmable and can therefore be defined by the user. The standard reset value for port P0-P3 is 1111 1111.

The reset input to the 83CL782 is RST pin 15. A Schmitt trigger qualifies the input for noise rejection. The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle.

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by generating an internal reset. Port pins adopt their reset state immediately after RST goes HIGH. During reset ALE and PSEN are held HIGH.

The external reset is asynchronous to the internal clock. The RST pin is sampled during State 5, Phase 2 of every machine cycle. After a HIGH is detected at the RST pin, an internal reset is repeated every cycle until RST goes LOW.


The internal RAM is not affected by reset. When V_{DD} is turned on the RAM contents are indeterminate.

1.9.1 Power-on reset


The 83CL782 contains on-chip circuitry which switch the port pins to the customer defined logic level as soon as V_{DD} exceeds 1.3 V. As soon as the minimum supply voltage is reached, the oscillator will start up. However, to ensure that the oscillator is stable before the controller starts, the clock signals are gated away from the CPU for a further 1536 oscillator periods.


A hysteresis of approximately 50mV at a typical power-on switching level of 1.3 V will ensure correct operation.

An automatic reset can be obtained at power-on by connecting the RST pin to V_{DD} via a 10 μF capacitor. At power-on, the voltage on the RST pin is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor discharges through the internal resistor R_{RST} to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.



80CL782/83CL782





80CL782/83CL782

2.0 INSTRUCTION SET

The 83CL782 uses a powerful instruction set which permits the expansion of on-chip CPU peripherals and optimizes byte efficiency and

execution speed. Assigned opcodes add new high-power operation and permit new addressing modes. The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 12 MHz oscillator, 64 instructions execute in 1 μ s and 45 in 2 μ s. Multiply and divide instructions execute in 4 μ s.

Table 5. Instruction Set Description

MNEMONIC		DESCRIPTION	l l	BYTES/ CYCLES				
MNEMONIC DESCRIPTION CYCLES (HEX.) Arithmetic Operations								
ADD	A,Rr	Add register to A	1	1	2*			
ADD	A,direct	Add direct byte to A	2	1	25			
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27			
ADD	A,#data	ADD immediate data to A	2	1	24			
ADDC	A,Rr	Add register to A with carry flag	1	1	3*			
ADDC	A,direct	Add direct byte to A with carry flag	2	1	35			
ADDC	A,@R	Add indirect RAM to A with carry flag	1	1	36, 37			
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34			
SUBB	A,Rr	Subtract register from A with borrow	Subtract register from A with borrow 1		9,			
SUBB	A,direct	Subtract direct byte from A with borrow	2	1	95			
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97			
SUBB	A,#data	Subtract immediate data from A with borrow	2	1	94			
INC	A	Increment A	1	1	04			
INC	Rr	Increment register	1	1	0*			
INC	direct	Increment direct byte	2	1	05			
INC	@R	Increment indirect RAM	1	1	06, 07			
DEC	Α	Decrement A	1	1	14			
DEC	Rr	Decrement register	1	1	1*			
DEC	direct	Decrement direct byte	2	1	15			
DEC	@R	Decrement indirect RAM	1	1	16,17			
INC	DPTR	Increment data pointer	1	2	А3			
MUL	AB	Multiply A & B	1	4	A4			
DIV	AB	Divide A by B	1	4	84			
DA	Α	Decimal adjust A	1	1	D4			
Logic Op	erations							
ANL	A,Rr	AND register to A	1	1	5*			
ANL	A, direct	AND direct byte to A	2	1	55			
ANL	A,@Ri	AND indirect RAM to A	1	1	56, 57			
ANL	A,#data	AND immediate data to A	2	1	54			
ANI	direct,A	AND A to direct byte	2	1	52			
ANL	direct,#data	AND immediate data to direct byte	3	2	53			
ORL	A,Rr	OR register to A	1	1	4*			
ORL	A,direct	OR direct byte to A	2	1	45			
ORL	A,@Ri	OR indirect RAM to A	1	1	46, 47			
ORL	A,#data	OR immediate data to A	2	1	44			
ORL	direct,A	OR A to direct byte	2	1	42			
ORL	direct,#data	OR immediate data to direct byte	3	2	43			

80CL782/83CL782

NOTES TO TABLE 5:

Data addressing modes

Rr Working register R0-R7.

direct 128 internal RAM locations and any special function register (SFR).

@Ri Indirect internal RAM location addressed by register R0 or R1.

#data 8-bit constant included in instruction.

#data 16-bit constant included in instruction.

bit Direct addressed bit in internal RAM or SFR.

addr16 16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64K-byte program

memory address space.

addr11 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-byte page of program

memory as the first byte of the following instruction.

rel Signed (two's complement) 8-bit offset byte. Used by SMJP and all conditional jumps. Range is -128 to +128 bytes

relative to first byte of the following instruction.

Hexadecimal opcode cross-reference

* : 8, 9, A, B, C, D, E, F.

** : 11, 31, 51, 71, 91, B1, D1, F1.

*** : 01, 21 , 41, 61, 81, A1, C1, E1.

80CL782/83CL782

2.0 INSTRUCTION SET

The 83CL782 uses a powerful instruction set which permits the expansion of on-chip CPU peripherals and optimizes byte efficiency and

execution speed. Assigned opcodes add new high-power operation and permit new addressing modes. The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 12 MHz oscillator, 64 instructions execute in 1 μ s and 45 in 2 μ s. Multiply and divide instructions execute in 4 μ s.

Table 5. Instruction Set Description

N	INEMONIC	DESCRIPTION	BY1 CYC	ES/	OPCODE (HEX.)	
Arithmetic	Operations					
ADD	A,Rr	Add register to A	1	1	2*	
ADD	A,direct	Add direct byte to A	2	1	25	
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27	
ADD	A,#data	ADD immediate data to A	2	1	24	
ADDC	A,Rr	Add register to A with carry flag	1	1	3*	
ADDC	A,direct	Add direct byte to A with carry flag	2	1	35	
ADDC	A,@R	Add indirect RAM to A with carry flag	1	1	36, 37	
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34	
SUBB	A,Rr	1	1	9*		
SUBB					95	
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97	
SUBB	A,#data	2	1	94		
INC	Α	Increment A	1	1	04	
INC	Rr	Increment register	1	1	0*	
INC	direct	Increment direct byte	2	1	05	
INC	@R	Increment indirect RAM	1	1	06, 07	
DEC	Α	Decrement A	1	1	14	
DEC	Rr	Decrement register	1	1	1*	
DEC	direct	Decrement direct byte	2	1	15	
DEC	@R	Decrement indirect RAM	1	1	16,17	
INC	DPTR	Increment data pointer	1	2	А3	
MUL	AB	Multiply A & B	1	4	A4	
DIV	AB	Divide A by B	1	4	84	
DA	Α	Decimal adjust A	1	1	D4	
Logic Oper	rations					
ANL	A,Rr	AND register to A	1	1	5*	
ANL	A, direct	AND direct byte to A	2	1	55	
ANL	A,@Ri	AND indirect RAM to A	1	1	56, 57	
ANL	A,#data	AND immediate data to A	2	1	54	
ANI	direct,A	AND A to direct byte	2	1	52	
ANL	direct,#data	AND immediate data to direct byte	3	2	53	
ORL	A,Rr	OR register to A	1	1	4*	
ORL	A,direct	OR direct byte to A	2	1	45	
ORL	A,@Ri	OR indirect RAM to A	1	1	46, 47	
ORL	A,#data	OR immediate data to A	2	1	44	
ORL	direct,A	OR A to direct byte	2	1	42	
ORL	direct,#data	OR immediate data to direct byte	3	2	43	

80CL782/83CL782

Table 5. Instruction Set Description (Continued)

MNEMONIC DESCRIPTION CYCLES		DESCRIPTION	1		OPCODE (HEX.)
Logic Op	perations (continued)				
XRL	A,Rr	Exclusive-OR register to A	1	1	6*
XRL	A,direct	Exclusive-OR direct byte to A	2	1	65
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1	1	66, 67
XRL	A,#data	Exclusive-OR immediate data to A	2	1	64
XRL	direct,A	Exclusive-OR to direct byte	2	1	62
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2	63
CLR	Α	Clear A	1	1	E4
CPL	Α	Complement A	1	1	F4
RL	Α	Rotate A left	1	1	23
RLC	Α	Rotate A left through the carry flag	1	1	33
RR	Α	Rotate A right	1	1	03
RRC	Α	Rotate A right throught the carry flag	1	1	13
SWAP	Α	Swap nibbles within A	1	1	C4
Data Trai	nsfer				
MOV*	A,Rr	Move register to A	1	1	E*
MOV	A,direct	Move direct byte to A	2	1	E5
MOV	A@R	Move indirect RAM to A	1	1	E6, E7
MOV	A,#data	Move immediate data to A	2	1	74
MOV	Rr,A	Move A to register	1	1	F*
MOV	Rr,direct	Move direct byte to register	2	2	A*
MOV	Rr,#data	Move immediate data to register	2	1	7*
MOV	direct,A	Move A to direct byte	2	1	F5
MOV	direct,Rr	Move register to direct byte	2	2	8*
MOV	direct, direct	Move direct byte to direct	3	2	85
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2	86, 87
MOV	direct,#data	Move immediate data to direct byte	3	2	75
MOV	@Ri,A	Move A to indirect RAM	1	1	F6, F7
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2	A6, A7
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1	76, 77
MOV	DPTR,#data16	Load data pointer with a 16-bit constant	3	2	90
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1	2	93
MOVC	A,@A+PC	Move code byte relative to PC to A	1	2	83
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1	2	E3, E3
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1	2	E0
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1	2	F2, F3
MOVX	@DPTR,A	MOV A to external RAM (16-bit address)	1	2	F0
PUSH	direct	Push direct byte onto stack	2	2	CO
POP	direct	Pop direct byte from stack	2	2	D0
хсн	A,Rr	Exchange register with A	1	1	C*
ХСН	A,direct	Exchange direct byte with A	2	1	C5

80CL782/83CL782

Table 5. Instruction Set Description (Continued)

MNEMONIC		DESCRIPTION	1	BYTES/ CYCLES		
Data Tran	sfer (continued)					
XCH	A,@Ri	Exchange indirect RAM with A	1	1	C6, C7	
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1	1	D6, D7	
Boolean \	ariable Manipulation					
CLR	С	Clear carry flag	1	1	C3	
CLR	bit	Clear direct bit	2	1	C2	
SETB	С	Set carry flag	1	1	D3	
SETB	bit	Set direct bit	2	1	D2	
CPL	С	Complement carry flag	1	1	В3	
CPL	bit	Complement direct bit	2	1	B2	
ANL	C,bit	AND direct bit to carry flag	2	2	82	
ANL	C,/bit	AND complement of direct bit to carry flag	2	2	ВО	
ORL	C,bit	OR direct bit to carry flag	2	2	72	
ORL	C,/bit	OR complement of direct bit to carry flag	2	2	AO	
MOV	C,bit	Move direct bit to carry flag	2	1	A2	
MOV	bit,C	Move carry flag to direct bit	2	2	92	
Program a	and Machine Control			L	<u> </u>	
ACALL	addr11	Absolute subroutine call	2	2	**1addr	
LCALL	addr16	Long subroutine call	3	2	12	
RET		Return from subroutine	1	2	22	
RETI		Return from interrupt	1	2	32	
AJMP	addr11	Absolute jump	2	2	***1addr	
LJMP	addr16	Long jump	3	2	02	
SJMP	rel	Short jump (relative address)	2	2	80	
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2	73	
JZ	rel	Jump if A is zero	2	2	60	
JNZ	rel	Jump if A is not zero	2	2	70	
JC	rel	Jump if carry flag is set	2	2	40	
JNC	rel	Jump if no carry flag	2	2	50	
JB	bit,rel	Jump if direct bit is set	3	2	20	
JNB	bit,rel	Jump if direct bit is not set	3	2	30	
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2	10	
CJNE	A,direct,rel	Compare direct to A and jump if not equal	3	2	B5	
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2	B4	
CJNE	Rr,#data,rel	Compare immediate to register and jump if not equal	3	2	B*	
CJNE	@Ri,#data,rel	Compare immediate to ind. and jump if not equal	3	2	B6, B7	
DJNZ	Rr,rel	Decrement register and jump if not zero	2	2	D*	
DJNZ	direct,rel	Decrement direct and jump if not zero	3	2	D5	
NOP	2.7001,101	No operation	 1	1	00	

80CL782/83CL782

NOTES TO TABLE 5:

Data addressing modes

Rr Working register R0-R7.

direct 128 internal RAM locations and any special function register (SFR).

@Ri Indirect internal RAM location addressed by register R0 or R1.

#data 8-bit constant included in instruction.

#data 16-bit constant included in instruction.

bit Direct addressed bit in internal RAM or SFR.

addr16 16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64K-byte program

memory address space.

addr11 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K-byte page of program

memory as the first byte of the following instruction.

rel Signed (two's complement) 8-bit offset byte. Used by SMJP and all conditional jumps. Range is -128 to +128 bytes


relative to first byte of the following instruction.

Hexadecimal opcode cross-reference

* : 8, 9, A, B, C, D, E, F.

** : 11, 31, 51, 71, 91, B1, D1, F1. *** : 01, 21, 41, 61, 81, A1, C1, E1.

80CL782/83CL782



80CL782/83CL782

3.0 RATINGS

ABSOLUTE MAXIMUM RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		LIN	HITS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V_{DD}	Supply voltage (Pin 40)	-0.5	6.5	٧
VI	All input voltages	-0.5	V _{DD} +0.5	٧
l, lo	DC current into any input or output	-	5	mA
P _{tot}	Total power dissipation	_	300	mW
T _{stg}	Storage temperature range	-65	+150	°C
T _{amb}	Operating ambient temperature range	-25	+55	°C
Tj	Operating junction temperature		125	°C

80CL782/83CL782

4.0 DC ELECTRICAL CHARACTERISTICS

VDD = 1.8V to 6V; VSS = 0V; Tamb = -25°C to +55°C, all voltages with respect to VSS; unless otherwise specified.

		TEST					
SYMBOL	PARAMETER	CONDITIONS	MIN TYP		MAX	UNIT	
V _{DD}	Supply voltage		1.8	_	6.0	٧	
	RAM retention voltage in power-down mode		1.0	_	6.0	V	
I _{DD}	Power supply current: Operating (note 1)	V _{DD} = 5V; f _{clk} = 12 MHz	_	_	tbf	mA	
		V _{DD} = 3V; f _{clk} = 12 MHz	_	_	tbf	mA	
		V _{DD} = 3V; f _{clk} = 3.58 MHz	_	_	tbf	mA	
	Idle mode (note 2)	V _{DD} = 5V; f _{clk} = 12 MHz	_		tbf	mA	
Tale mode (note 2)		V _{DD} = 3V; f _{clk} = 12 MHz	_	_	tbf	mA	
		V _{DD} = 3V; f _{clk} = 3.58 MHz	_	_	tbf	mA	
I _{PD}	Power-down mode (note 3)	V _{DD} = 1.8V; T _{amb} = 25 °C	_	_	10	μА	
VIL	Input low voltage (note 6)		V _{SS}	_	0.3V _{DD}	V	
V _{iH}	Input high voltage (note 6)		0.7V _{DD}	_	V _{DD}	٧	
l _{OL}	Output sink current LOW, except SDA, SCL	V _{DD} = 5v; V _{OL} = 0.4V	1.6		_	mA	
		$V_{DD} = 2.5V; V_{OL} = 0.4V$	0.7	-	_	mA	
	Output sink current, SDA, SCL	V _{DD} = 2.5V V _{OL} = 0.4V	3.0	_	_	mA	
-l _{OH}	Output source current HIGH, push-pull options only	$V_{DD} = 5V$; $V_{OH} = V_{DD} - 0.4V$	1.6	_	_	mA	
		$V_{DD} = 3V$; $V_{OH} = V_{DD} - 0.4V$	0.7		_	mA	
-I _{IL}	Input current logic 0	V _{DD} = 5V; V _{IN} = 0.4V	weeken	_	100	μΑ	
		V _{DD} = 3V; V _{IN} = 0.4V	_	_	50	μА	
-I _{TL}	Input current logic 0, 1-to-0 transition	$V_{DD} = 5V$; $V_{IN} = V_{DD}/2$	_	_	1.0	mA	
		$V_{DD} = 3V$; $V_{IN} = V_{DD}/2$	_	_	500	μΑ	
±lu	Input leakage current (port 0, EA)	V _{SS} < V _I < V _{DD}		_	10	μА	
R _{RST}	RST pull-down resistor		10		200	kΩ	

NOTES:

- 1. The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} 0.5V$; XTAL2 not connected; EA = RST + Port 0 = V_{DD} .
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{SS} = +0.5V; V_{IH} = V_{DD}-0.5V; XTAL2 not connected; EA = Port 0 = V_{SS}.
- 1. The power-down current is measured with all output pins disconnected; XTAL1 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}.
- 1. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level output voltage of ALE, Port 1 and Port 3 pins when these pins make a 1-to-0 transition during bus operations. In the most adverse conditions (capacitive loading >100 pF) the noise pulse on the ALE line may exceed 0.8 V. In this event it may be required to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger strobe input.
- Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9% of V_{DD} specification when the address bits are stabilizing.
 The input threshold voltage of P1.6/SCL and P1.7/SDA meet the I²C-bus specification, so an input voltage below 0.3 V_{DD} will be recognized
- The input threshold voltage of P1.6/SCL and P1.7/SDA meet the I²C-bus specification, so an input voltage below 0.3 V_{DD} will be recognized
 as a logic 0, while an input voltage above 0.7 V_{DD} will be recognized as a logic 1.

80CL782/83CL782

5.0 AC CHARACTERISTICS

AC ELECTRICAL CHARACTERISTICS $V_{DD}=5V\pm10\%; V_{SS}=0V; T_{amb}=-25^{\circ}C \ to \ +55^{\circ}C; C_{L}=50 pF \ for \ Port \ 0, \ ALE \ and \ PSEN; C_{L}=80 pF \ for \ all \ other \ outputs \ unless \ otherwise \ specified.$

		12MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
Program M	emory (see Figure 29)					
f _{CL}	Clock frequency (V _{DD} = 2.7V)	32kHz	12MHz		_	
t _{LL}	ALE pulse duration	127	_	2t _{CK} -40	_	ns
t _{AL}	Address set-up time to ALE	43	_	t _{CK} -40	_	ns
t _{LA}	Address hold time after ALE	48	_	t _{CK} -35	_	ns
t _{LC}	Time from ALE to control pulse PSEN	58		t _{CK} -25	_	ns
t _{LIV}	Time from ALE to valid instruction input	_	233	_	4t _{CK} -100	ns
tcc	Control pulse duration PSEN	215		3t _{CK} -35	_	ns
t _{CIV}	Time from PSEN to valid instruction input	T-	125		3t _{CK} -125	ns
t _{Cl}	Input instruction hold time after PSEN	0		0	_	ns
t _{CIF}	Input instruction float delay after PSEN	_	63	_	t _{CK} -20	ns
t _{AC}	Address valid after PSEN	75	_	t _{CK} -8		ns
t _{AIV}	Address to valid instruction input		302	-	5t _{CK} -115	ns
t _{AFC}	Address float time to PSEN	12	_	0		ns

AC ELECTRICAL CHARACTERISTICS


V_{DD} = 5V; V_{SS} = 0V; T_{amb} = -25°C to +55°C; C_L = 50pF for Port 0; ALE and PSEN, C_L = 40pF for all other outputs unless otherwise specified.


		12MHz	CLOCK	VARIABL	E CLOCK		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
External Da	ata Memory (see Figures 30 and 31)						
t _{RR}	RD pulse duration	400	_	6t _{CK} -100	_	ns	
tww	WR pulse duration	400	_	6t _{CK} -100	_	ns	
t _{LA}	Address hold time after ALE	48	 	t _{CK} -35	_	ns	
t _{RD}	RD to valid data input	_	150	_	5t _{CK} -165	ns	
t _{DFR}	Data float delay after RD	_	97		2t _{CK} -70	ns	
t _{LD}	Time from ALE to valid data input		517	_	8t _{CK} -150	ns	
t _{AD}	Address to valid data input	_	585		9t _{CK} -165	ns	
t _{LW}	Time from ALE to RD and WR	200	300	3t _{CK} -50	3t _{CK} +50	ns	
t _{AW}	Time from address to RD or WR	203		4	_	ns	
twHLH	Time from RD or WR HIGH to ALE HIGH	43	123	t _{CK} -130 t _{CK} -40	t _{CK} +40	ns	
t _{DWX}	Data valid to WR transition	23	_	t _{CK} -60	_	ns	
t _{DW}	Data set-up time before WR	433	_	7t _{CK} -150		ns	
t _{WD}	Data hold time after WR	33	_	t _{CK} -50	_	ns	
t _{AFR}	Address float delay after RD	_	12		12	ns	


March 1993 414

^{1.} Interfacing the 83CL781 to devices with float times up to 75ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

80CL782/83CL782










80CL782/83CL782


3.0 CHARACTERISTIC CURVES









80CL782/83CL782







Philips Semiconductors

Section 5Control Area Network (CAN) Bus

80C51-Based 8-Bit Microcontrollers

CONTENTS

32C150 Data Sheet	420
32C200 Data Sheet	441
30C592/83C592/87C592 Data Sheet	479

82C150

1. FEATURES

- Single-chip I/O device with CAN protocol controller
- Meets CAN protocol specification version 2.0 A and B (passive) with restricted bit timing
- Fully integrated clock oscillator (no crystal required)
- 16 configurable digital or analog I/O port pins
- Each of the port pins individually configurable via CAN-bus: port direction, port mode and event capture facilities for inputs (event driven or polling)
- Up to 16 digital inputs: automatic transmission of a CAN message on a change on inputs individually selectable
- . Up to 16 3-state outputs
- Up to two quasi-analog outputs with 10-bit accuracy
- 10-bit analog-to-digital converter with up to six multiplexed analog input channels
- Two general purpose comparators
- Bit rate from 20 kbit/s up to 125 kbit/s using internal oscillator (extension by external clock possible)
- Automatic bit rate detection and calibration
- Up to 16 P82C150 nodes for one CAN-bus system
- Four identifier bits programmable
- Automatic recovery from bus wiring failures supported
- SLIO functions controlled by a single intelligent node ("host")
- Sleep-mode with wake-up via CAN-bus
- Differential CAN-bus input comparator and CAN-bus output driver
- 5V ±4 % supply voltage range
- Operating temperature range from -40 to +125 °C

2. GENERAL DESCRIPTION

The P82C150 is a single-chip 16-bit I/O device including a controller area network (CAN) protocol controller with automatic bit rate detection and calibration. It features 16 configurable I/O port pins with programmable direction, digital and analog modes.

The P82C150 provides a configurable event capture facility supporting automatic transmission caused by a change on the port input pins.

The clock oscillator requires no external components, thus, the cost of the CAN link is reduced significantly. The P82C150 is a very cost-effective way to increase the I/O capability of a microcontroller as well as to reduce the amount and complexity of wiring. Advanced safety is provided by the CAN protocol.

Applications:


- body electronics and instrumentation in automotive applications
- sensor/actuator interface in automotive and general industrial applications
- extension of I/O capabilities of microcontrollers.

3. ORDERING INFORMATION

EXTENDED		PA	CKAGE		TEMPERATURE
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE	RANGE (°C)
P82C150 AHT	28	SO28	plastic	SOT136A	-40 to +125


82C150

4. BLOCK AND FUNCTIONAL DIAGRAMS



421

82C150




82C150

5 PINNING

SYMBOL	PIN	DESCRIPTION
P2	1	
Р3	2	I/O ports P2 to P3; Identifier programming input
P4	3	I/O port 4; DPM2 output
V _{SS1}	4	logic ground (0 V; logic circuits and CAN-bus driver)
P5	5	
P6	6	I/O ports P5 to P6; analog input
P7	7	I/O port 7; analog input or A/D comparator 1 output
V _{DD1}	8	+5 V supply voltage (logic circuits and CAN-bus driver)
P8	9	I/O port 8; analog input or comparator 3 output
P9	10	I/O port 9; analog input or comparator 2 output
P10	11	I/O port 10; comparator 3 inverting input or DPM1 output
P11	12	I/O port 11; comparator 3 non-inverting input
P12	13	I/O port 12; comparator 2 inverting input
P13	14	I/O port 13; comparator 2 non-inverting input
P14	15	I/O port 14; multiplexed analog signal
P15	16	I/O port 15; A/D comparator input
P16	17	feedback output of A/D converter
V _{DD2}	18	+5 V supply voltage (CAN input, oscillator, reference)
REF	19	reference voltage output (1/2 V _{DD2})
V _{SS2}	20	analog ground (0 V; CAN input, oscillator, reference)
RX0	21	CANLL
RX1	22	CAN-bus input
RST	23	external reset input (active-HIGH)
TEST	24	test input; connected to ground
TX0	25	open-drain CAN-bus output: dominant = LOW; recessive = floating
TX1	26	open-drain CAN-bus output: dominant = HIGH; recessive or at bus mode 2 floating
P0	27	NO
P1	28	I/O ports P0 to P1; Identifier programming input

PIN CONFIGURATION



November 1992

423

82C150

6. FUNCTIONAL DESCRIPTION

6.1. I/O functions

The PC82C150 provides 16 port pins (P15 to P0) which are individually configurable via CAN-bus. Besides the digital I/O functions some of these port pins provide analog I/O functions.

DIGITAL INPUT FUNCTIONS:

Input levels HIGH and LOW on the port pins (P15 to P0) can be read in two ways by the host node:

- polling: a Remote Frame is sent to the P82C150 to be answered by a Data Frame containing the Data Input Register contents
- event capture: in case of edge-triggered mode, the P82C150 sends the same Data Frame caused by the event of a rising and/or falling edge on the corresponding port pins (Table 2).

DIGITAL OUTPUT FUNCTIONS:

The Data Output Register is set via a CAN message. Its content is only output when the corresponding bits of the Output Enable Register are set to "1".

ANALOG INPUT/OUTPUT FUNCTIONS:

- up to six multiplexed analog input signals for A/D conversion or general purpose
- up to two quasi-analog output channels (DPM)
- two input comparators, for example for window comparator applications
- a separate A/D input comparator with feedback output (10-bit ±2 LSB A/D conversion)

A/D converted digital results are obtained by reading the A/D register. Analog functions of each port pin are

individually controlled by the Analog Configuration Register. Writing the I/O registers is done serially via CAN-bus by Data Frames. The first data byte contains the register address, and the second and third data bytes represent the register contents. If a read-only register is addressed, the contents of the second and third data bytes are ignored. It is recommended to set unused port pins defined HIGH (100 $\rm k\Omega$ resistor to $\rm V_{DD}$).

6.1.1. Data Input Register (address 0; read only)

This register contains the states of port pins P15 to P0 which are transmitted on request, or automatically by change of one of the input levels, provided that the respective input is configured to event capture mode (Table 2). When an edge is detected, the port state is loaded after sending the Control Field of the triggered message. Thereby a delay for input settling is provided. Additionally, the register content is sent automatically after a reset or bus mode change, once the bit time has been calibrated.

6.1.2. Positive Edge Register (address 1; write only)

This register contains configuration information per port pin for the event capture facility. The corresponding PE-bit (Table 2) has to be set to "1" to enable capturing of the rising edge.

6.1.3. Negative Edge Register (address 2; write only)

This register contains configuration information per port pin for the event capture facility. The corresponding NE-bit (Table 2) has to be set to "1" to enable capturing of the falling edge.

The combination of PE and NE functions is possible.

Table 1 I/O Register map

		MSB														LSB	:
REGISTER	ADDRESS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data input	0	DI15	DI14	DI13	DI12	DI11	DI10	DI9	DI8	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DIO
Positive edge	1	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Negative edge	2	NE15	NE14	NE13	NE12	NE11	NE10	NE9	NE8	NE7	NE6	NE5	NE4	NE3	NE2	NE1	NE0
Data output	3	DO15	DO14	DO13	3DO12	DO11	DO10	DO9	BOD	DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0
Output enable	4	OE15	OE14	OE13	30E12	OE11	OE10	OE9	OE8	OE7	OE6	OE5	OE4	OE3	OE2	OE1	OE0
Analog configuration	5	ADC	ОСЗ	OC2	OC1	0	МЗ	M2	M1	SW3	SW2	SW1	0	0	0	0	0
DPM1	6	DP9	DP8	DP7	DP6	DP5	DP4	DP3	DP2	DP1	DP0	0	0	0	0	0	0
DPM2	7	DQ9	DQ8	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	0	0	0	0	0	0
A/D	8	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	0	0	0	0	0	0

424

82C150

Table 2 Programming of the I/O registers to event capture on edge or to digital output function (X = don't care)

REGISTER CONTENTS OF PARTICULAR			DIGITAL OUTPUT			
PORT PIN	bits	POLLING	EVENT CAPTUR RISING	FUNCTION		
Positive edge	PE	Х	1	0	1	X
Negative edge	NE	Х	0	1	1	х
Output enable	OE	Х	х	×	х	1

6.1.4. Data Output Register (address 3; write only)

This register contains the output data for the port pins. The output drivers are bitwise enabled by OE.

6.1.5. Output Enable Register (address 4; write only)

This register controls the output drivers of the port pins. The corresponding Output Enable Register bit has to be set to "1" to enable an output driver. If set to "0", the corresponding output driver is disabled (floating; Fig.4).

6.1.6. Analog Configuration Register (address 5; read/write)


This register contains the bits ADC, OC3 to OC1, M3 to M1 and SW3 to SW1 (Fig. 5).

ADC BIT (A/D conversion start bit: write-only bit):

The P82C150 starts an A/D conversion cycle at ADC = 1 ended with the transmission of a message containing the result. After that, the ADC bit is reset automatically.

OC3 TO OC1 BITS (comparator output data; read-only bits):

The P82C150 sends back the logical output value of these comparators after having received a Data Frame (6.2.3.) addressing the Analog Configuration Register. Monitoring is also possible by using the event capture facility.



M3 to M1 Bits (multiplexer control bits; write-only bits):

The logical value of the comparators is monitored on port pins P8, P9 and P7 (Fig.5) by setting M3 to M1 to "1", provided that these pins are configured as outputs (OE = 1).

SW3 TO SW1 (analog switch control bits; write-only bits):

One of the analog switches S1 to S6 can be closed by setting the switch bits to the corresponding value (Fig.5):

SW3	SW2	SW1	
0	0	0	no switch closed (S0)
0	0	1	S1 closed
0	1	0	S2 closed
0	1	1	S3 closed
1	0	0	S4 closed
1	0	1	S5 closed
1	1	0	S6 closed
1	1	1	reserved

Evidently if P14 is driven, it may not be connected to any other driven pin via the internal analog switches (avoid short-circuit!).

6.1.7. DPM1 Register (address 6; write only)

A quasi-analog output signal on port pin P10 is generated by distributed pulse modulation (DPM; Fig.8) if the Output Enable bit is set (OE10 = 1). The DPM1 output signal is inverted by setting DO10 = 1. The number of output pulses during a DPM period is given by the DPM1 Register value. These pulses have 4 x t_{CLK} length and are distributed over the DPM period (Fig.8). An analog voltage is provided after smoothing the output signal by an external RC combination.


6.1.8. DPM2 Register (address 7; write only)

The function of the DPM2 output (P4) and the DPM2 Register correspond to the definition of DPM1.

6.1.9. A/D Register (address 8; read only)

This register contains the result of the A/D converted level of that I/O pin which was selected by the SW bits. The conversion is started by ADC-bit set to "1", or by transmitting a Data Frame addressing the A/D Register.

82C150



426

82C150

ı

6.2. CAN functions

readable registers.

The P82C150 meets the CAN protocol specification version 2.0 A and B (passive) with restricted bit timing because of the on-chip RC-oscillator.

In a system with P82C150 nodes there must be at least one conventional crystal-operated CAN controller (host node), that is responsible to control P82C150 nodes. P82C150 nodes cannot control each other. Each time a P82C150 node receives a Data Frame, it initiates the transmission of a Data Frame containing four bits status information, the register address (previously received) and the current contents of the addressed register. This enables the host node to verify that the addressed register has correctly been written in case of

writable registers, and to read the contents in case of

Table 3 Message types and format

FRAME	TRANSMISSION	RECEPTION
Data Frame	yes (DLC = 3; DIR = 1)	yes (DLC = 3; DIR = 0; calibration message with DLC = 2 to 8 allowed)
Remote Frame	no	yes (DLC = 3; DIR = 1)
Error Frame	yes	yes
Overload Frame	yes (only as a response)	yes

6.2.1. CAN Identifier

Data and Remote Frames to be processed by the P82C150 are of Standard Format with 11 Identifier bits ID.10 to ID.0. Frames with extended Identifier (CAN specification version 2.0 B) are ignored.

ID.	10				Ider	ntifier				ID.0		
0	1	Р3	1	0	P2	P1	PO	1	0	DIR	RTR	

1 = recessive; 0 = dominant

P3 to P0 programmable identifier bits read from

port pins P3 to P0 during reset.

DIR "1" for transmission of Data Frames to the host. It must be set to "1" in

Remote Frames and to "0" in Data Frames

427

received from the host.

RTR Remote Transmission Request bit.

The input levels on P3 to P0 , for example set by resistors to V_{SS} or V_{DD} , are latched in the Identifier latch with the falling edge of the RST input signal. They represent the variable part of the Identifier, while the remaining bits are

fixed (mask-programmed). P3 to P0 can be used as I/O ports after reset.

The way of identifier programming is based on two facts:

- each P82C150 operates with only two Identifiers at which the higher priority Identifier is used for Data Frame reception (there is an extra Identifier for calibration purpose)
- there can be maximum sixteen P82C150 circuits in one network.

6.2.2. Transmission of Data Frames

status

Data Frames transmitted by the P82C150 contain three data bytes (Fig.6). The first data byte contains the status information and the register address A3 to A0, the other two data bytes contain the content of the addressed I/O Register.

I register address

RSTD EW	BM1	вмо	A 3	A 2	A 1	Α0
RSTD	suc		l dete	ction o		after the bit rate
EW		if the c	error v	varnin	g limit	t (32) is
BM1, BM0	bus	mode	status	s bits		
A3 to A0	reg	ister ad	ddress	bits		

The EW status bit is set when the Receive Error Counter or the Transmit Error Counter have exceeded the Error Warning Limit of 32, also temporarily, since the last successful transmission of a message.

After each successful message transmission , the P82C150 delays the transmission of a possibly further pending message for three bit times. The reason is to give other CAN controllers – with a lower identifier priority –

6.2.3. Reception of Data Frames and Remote Frames

the possibility to transmit a message in case of faulty

contact at one of the edge-triggered port pins.

Received Data Frames have the same format as transmitted ones, only the DIR-bit (ID.0) in the Arbitration Field is different. The status bits RSTD, EW, BM1 and BM0 are ignored during reception.

The P82C150 confirms each reception of a Data Frame by transmitting a Data Frame containing the (new) contents of the addressed I/O Register.

82C150

Exceptions from this rule:

Analog Configuration Register:
 If a P82C150 receives a Data Frame addressing the
 Analog Configuration Register and the ADC bit is set
 to "1", it will respond with two messages. The first
 message returns the contents of the Analog
 Configuration Register. The control instructions are
 executed (e. g. next analog input channel selected),
 and an A/D conversion cycle is started after a set-up
 time. After finishing the A/D conversion cycle, the
 second message is transmitted containing the result
 (A/D Register).

2. A/D Register:

On receiving a Data Frame addressing the A/D Register, the P82C150 starts an A/D conversion cycle. It automatically returns the result of the conversion (A/D Register) by transmitting a respective Data Frame after finishing the A/D conversion cycle.

3. At normal operation, the calibration messages are confirmed by returning a dominant bit in the acknowledge slot. There is no particular confirmation message returned by the P82C150. Only after entering the calibrated state (start-up), a Data Frame containing the Data Input Register contents is transmitted indicating to the host node, that the P82C150 is now ready for transmission.

Remote Frame:

Received Remote Frames must have the Data Length Code DLC = 3 (Remote Frames with DLC \neq 3 are ignored). It is answered by a Data Frame containing the contents of the Data Input Register.

6.2.4. CAN-bus modes


The P82C150 can pass through four CAN-bus modes under certain conditions (Fig.7). In the bus modes 0 to 2 (Table 4) the P82C150 is operating with different input comparator configurations. Bus mode 3 is the power reduced Sleep Mode.

The bus modes support:

- communication on two balanced wires (differential system)
- communication on one wire in a two-wire differential system
- Sleep Mode with wake-up via either of the two RX inputs
- connection of a second transmission medium (redundancy)

There are two possibilities for condition 1 to switch to the next mode:

 overflow of the bit counter when 8192 is reached since the last calibration message or since end of reset



82C150

Table 4 CAN-bus modes

BU	S MODE	BITS BM1, BM0	RECEPTION LEVEL RECESSIVE	DOMINANT	TRANSMISSION	N TX0
0	Differential	00	RX0 > RX1	RX0 < RX1	enabled	enabled
1	One-wire RX1	01	RX1 < REF	RX1 > REF	enabled	enabled
2	One-wire RX0	10	RX0 > REF	RX0 < REF	disabled	enabled
3	Sleep	11	RX0 > REF and RX1 < REF	RX0 < REF or RX1 > REF	disabled	disabled

Note to Table 4

Output TX1 is disabled in bus mode 2 to tolerate short-circuit between the CAN-bus wires CAN_H and CAN_L.

 overflow of the Transmit Error Counter (>255; bus-off limit reached).

The P82C150 is in mode 0 after reset. All I/O Registers are cleared (outputs floating) when bus mode changes (e.g. by bus-off or Sleep Mode); the status bits are set additionally:

RSTD = 1
EW = 0
$$BM_{new} = BM_{old} + 1$$

The programmed Identifier bits remain unchanged.

During Sleep Mode, the internal RC oscillator is stopped, and all the output drivers are disabled (I/O Register contents cleared). A P82C150 in Sleep Mode can only be awoken via CAN-bus (dominant level on RX0 or RX1) or by a reset condition.

6.2.5. Bit timing

The Nominal Bit Time of the P82C150 is subdivided into 10 Time Quanta. The Synchronization Time Segment (SYNC_SEG) and the Propagation Time Segment (PROP_SEG) are each one Time Quantum long. The Phase Buffer Segment 1 (PHASE_SEG1) and the Phase Buffer Segment 2 (PHASE_SEG2) are each four Time Quanta long. The Resynchronization Jump Width (SJW) is four Time Quanta long. The sample point is located at the end of the Phase Buffer Segment 1. The Nominal Bit Time is internally adjusted to that bit timing which is provided by the crystal driven host (calibration message).

	1 BIT TIME							
1	Ĭ		BT7 BT8 BT9 BT10					
SYNC SEG	PROP SEG	PHASE_SEG1	PHASE_SEG2					

The usable bus length at a given bit rate is reduced in comparision to other CAN controllers with programmable bit timing because the Propagation Time Segment is fixed to 1/10 length of the Nominal Bit Time.




Fig.7 CAN-bus modes and switch-over conditions.

Condition 1:

bit counter overflow (>8191) or Transmit Error Counter overflow (>255).

Condition 2:

dominant bit detected on RX0 or RX1

82C150

6.2.6. CAN-bus transceiver

The transceiver of the P82C150 consists of the configurable input comparator and of complementary open-drain driver outputs. The reference voltage REF is an additional output.

CAN-BUS INPUT COMPARATOR (RX0, RX1):

The input comparator monitors the transient voltage on RX1 and RX0.

The result of the input comparator is "1" if the voltage levels of the CAN-bus lines are regarded as recessive, and "0" if they are regarded as dominant.

The recessive state and the dominant state are not equivalent and may not be mixed-up.

The input comparator is configurable depending on the four CAN-bus modes (Table 4), supporting battery-powered applications (Sleep Mode) and tolerance against bus wiring failures.

CAN-BUS OUTPUT DRIVERS (TX0, TX1)

The output driver function is shown in Table 5. The output driver TX1 is disabled in bus mode 2 to tolerate a short-circuit between the CAN-bus lines in a two-wire differential CAN physical layer.

6.2.7. Transmit and receive logic

The transmit and receive logic stores the destuffed bit stream which was received or is about to be transmitted. The incoming Identifier is compared with that of the P82C150. The content of the message is transferred to the port logic in case of matching.

At transmission, the message about to be sent is put together: the Identifier, the status information, the register address and the content of the addressed register from the port logic.

6.2.8. Bit Stream Processor and Error Management Logic

The Bit Stream Processor (BSP) is a sequencer to control the data stream between the transmit/receive logic (parallel data) and the on-chip CAN transceiver (serial data). Reception/transmission, bit stuffing/destuffing, arbitration and error detection, according to CAN protocol specification version 2.0 A and B (passive), are performed. Further, automatic re-transmission of corrupted messages is handled by means of continuously comparing the output bit stream with the input bit stream. Moreover, the Bit Stream Processor provides control information to calibrate the internal bit time.

The Error Management Logic is responsible for the complete CAN-inherent error management.

6.2.9. Oscillator and calibration

The P82C150 contains an on-chip RC-oscillator. The bit time is automatically calibrated by messages being received via CAN-bus. During start-up (after wake-up or reset) any message is used to calibrate the bit time until the calibration is sufficient to receive messages correctly. From this time on, the bit time is calibrated and fine-tuned by calibration messages with a special Identifier transmitted by the crystal-operated host. Only P82C150 nodes being calibrated by calibration messages can transmit messages. The first message is transmitted directly after entering the calibrated state. Since the P82C150 is not able to transmit as long as the bit time is not calibrated, it cannot wake-up other CAN nodes via the bus line. Hence to keep the network alive, the calibration message must be transmitted regularly by a crystal-operated (host) node with a maximum repetition period of 8192 bit. It is recommended to transmit two calibration messages within a period of 8192 bit.

Table 5 CAN-bus driver output function

CAN OUTPUT	RECESSIVE	DOMINANT (MODES 0 AND 1)	DOMINANT (MODE2)	RESET STATE, BUS-OFF AND SLEEP MODE (MODE 3)
TXO	floating	LOW	LOW	floating
TX1	floating	HIGH	floating	floating

Table 6 Example of a suitable calibration message. The two important 1/0 transitions are marked (1).

SOF	ARBITRATION FIELD	CONTROL FIELD	DATA BYTE 1	DATA BYTE 2	CRC FIELD
0	000 1010 1010 0	0001010	10 10 1010	00001 0100	00010 1011 1000 00 10

I = stuff bit (recessive); (1) the total length is 67 bit from start-of -frame to end-of-intermission.

82C150

6.2.10. Calibration message

The calibration message has to meet the following requirements

- transmitted by a crystal-operated node (host node)
- identifier: 000 1010 1010 (1 = recessive; 0 = dominant)
- RTR bit: 0
- allowed control field: DLC = 2 to 8
- the first recessive to dominant transition after the control field must be followed by another recessive to dominant transition in a distance of exactly 32 bit (stuff bits included).

Example of a suitable calibration message (there are others using different data bytes; Table 6):

data length code: 0010

1st data byte 1010 1010 (AAh) 2nd data byte 0000 0100 (04h)

6.3. Initialization

6.3.1. Identifier programming

Most of the P82C150 identifier bits are fixed. Four bits are programmable via port pins P3 to P0. All output drivers are disabled at reset, also P3 to P0. Thus the outputs are floating unless the input level is defined by external components to define identifier bits. They are latched at the end of reset, and P3 to P0 can be used as port pins. It is not allowed, according to the CAN protocol specification, that multiple bus nodes transmit the same identifier bit combination. Therefore a P82C150 must have one of the 16 possible identifier bit combinations, one that is not yet occupied.

6.3.2. Reset function

RST = HIGH disables all output drivers P16 to P0, TX0 and TX1. All I/O Registers are automatically cleared and set to "0". The bit time is set greater than 50 μ s.

After reset:	status bits	identifier bits
	RSTD = 1	ID.8 equals P3
	EW = 0	ID.5 equals P2
	BM1 = 0	ID.4 equals P1

BM₀

If a particular clock period is neccessary, e. g. for a dedicated DPM output frequency, this can be achieved by feeding an external clock signal into P0. RST and TEST must be permanently HIGH for this special mode. A reset is then performed as usual (RST = HIGH; TEST = LOW).

ID.3 equals P0

6.3.3. Bit time calibration

The P82C150 must receive at least two messages to calibrate its bit time after reset or change of bus mode. The first message is used to detect the bit time length between two consecutive falling edges at the output of the CAN input comparator. Therefore the bit stream should contain a sequence of "1010".

If this measurement is not disturbed, the P82C150 is able to receive messages correctly and to execute the respective commands. The P82C150 is fully calibrated and transmits its first bit (acknowledge) after a successful reception of a calibration message. Thus the P82C150 is enabled to transmit messages.


Sign-on message:

This special Data Frame is transmitted once by the P82C150 after entering the calibrated state. It indicates to the host node that the P82C150 is ready for transmission.

The sign-on message returns the contents of the Data Input Register, and can be recognized by the host node by checking the RSTD status bit.

Sign-on message RSTD = 1; other Data Frames RSTD = 0.

82C150



7. LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DD}	supply voltage on V _{DD} pins	-0.5	6.5	٧
V _I	DC input voltage on any pin (RX0, RX1, TX0, TX1 excluded)	-0.5	V _{DD} +0.5	v
I _I	RX1 and RX0 input current	-	±2	mA
I _{REF}	reference output current	-	±2	mA
Ю	port output current at port enabled (pins P0 to P15)	-	±5	mA
	port output current at analog switch enabled (OE-bits = 0; pins P5 to P9, P13, P14)	-	±7.5	mA
	TX0 and TX1 output current	-	±30	mA
P _{O tot}	total output power dissipation (port outputs together)	-	200	mW
T _{amb}	operating ambient temperature range	-40	+125	oC
T _{stg}	storage temperature range	-65	+150	°C
P _{tot}	total power dissipation	-	1	W

82C150

8. CHARACTERISTICS

8.1. DC CHARACTERISTICS

 V_{DD} = 5 V ±4 %; V_{SS} = 0 V and T_{amb} = -40 to +125 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DD}	supply voltage range		4.8	5.2	٧
I _{DD}	supply current	V _{RST} = V _{DD} ; all outputs unloaded	-	22	mA
I _{SM}	Sleep Mode supply current	all outputs unloaded	-	tbf	μΑ
CAN input of	comparator RX0 and RX1	1.5 V < V _I < (V _{DD2} -1.5 V)			
V _{DIF}	differential input voltage		±25	-	mV
V _{HYST}	input voltage hysteresis	note 1	8	-	mV
l _l	input current		-	±400	nA
CAN output	t driver TX0 and TX1	port pins P16 to P0 unloaded			
V _{O LT}	output voltage LOW	l _{O LT} = 1.5 mA	-	0.1	٧
V _{O HT}	output voltage HIGH	l _{O HT} = -1.5 mA	V _{DD} -0.1	-	>
-	voltage REF				
V _{REF}	reference output voltage	I _o < ±75 μA			٧
	minimum		1/2 V _{DD2} -tbf		mV
	maximum			1/2 V _{DD2} +tbf	mV
Control inp	uts RST and TEST				
V _{I L}	input voltage LOW		-0.5	1.5	٧
V _{I H}	input voltage HIGH		3.5	V _{DD} +0.5	٧
V _{HYST}	input voltage hysteresis	note 1	0.5	-	٧
Digital port	inputs P15 to P0				
V _{I L}	input voltage LOW		-0.5	1.5	٧
VIH	input voltage HIGH		3.5	V _{DD} +0.5	٧
Digital port	outputs P16 to P0	OE bits set			
V _{O L}	output voltage LOW	I _{O L} = 4 mA (sink)	-	1	٧
V _{O H}	output voltage HIGH	$I_{OH} = -4 \text{ mA (source)}$	V _{DD} -1	-	٧
OC2 compa	arator P12, P13 and OC3 comp	arator P10, P11		<u> </u>	<u> </u>
V _{DIF1}	differential input voltage	$1.5 \text{ V} < \text{V}_{\text{I}} < (\text{V}_{\text{DD}} - 1.5) \text{ V}$	tbf	-	mV

82C150

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
A/D comparator input P15		1.5 V < V _I < (V _{DD2} -1.5) V		<u> </u>	
V _{i sw}	input switch-over voltage minimum		V _{DD} /2tbf	-	v
	maximum			V _{DD} /2+tbf	V
ILI	input leakage current		-	±1	μА
Analog switches		I _{ON} = ±4 mA			
R _{ON}	ON resistance	between P5 to P9, P13 and P14; note 1	-	tbf	Ω

Note to the DC characteristics

1. Not tested during production.

8.2. AC CHARACTERISTICS

 V_{DD} = 5 V \pm 4 %; V_{SS} = 0 V and T_{amb} = -40 to +125 °C; C_L = 100 pF unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
f _{CLK}	system clock frequency		4	10	MHz
t _{bit}	bit time on CAN-bus	internal oscillator	8	50	μs
^t d	total signal delay of CAN input comparator and CAN output driver	$1.5 \text{ V} < \text{V}_{\text{I}} < (\text{V}_{\text{DD}} - 1.5) \text{ V};$ $\text{V}_{\text{DIF}} = \pm 25 \text{ mV}$	-	200	ns
t _{rep}	repetition time of calibration message		-	8192	bit
A/D compa	arator input P15				
t _{cyc}	A/D conversion cycle time		0.4	1.1	ms
t _{init}	initialization time of A/D conversion		0.4	2.1	ms
Comparato	or OC2 (P12, P13 inputs) and co	mparator OC3 (P10, P11 inputs)			-1
t _{resp}	response time	$V_{DIF1} = \pm 100 \text{ mV}$	-	tbf	μs
DPM1 and	DPM2 outputs		-		
t _{DPM}	repetition time of DPM cycle	Fig.8	0.4	1.1	ms

434

82C150

9. APPLICATION INFORMATION

Maximum bus length

Table 7 Maximum bus line length for CAN-bus systems with P82C150 nodes. The bit timing parameters refer to using a P8xCE598 or P8xC592 microcontroller with on-chip CAN interface as a host node (Fig.12).

Assumptions:


- the total in/out delay of external transceiver circuit is 120 ns (e. g. PCA82C250 CAN transceiver; Fig.13)
- the propagation delay on the transmission medium is 5.5 ns/m.

BIT RATE	t _{prop} /2 (note1)	MAXIMUM	BIT TIMING (P8x CE 598/P8xC592)		
(kbit/s)	(μ s)	BUS LENGTH	f _{CLK} (MHz)	BTR0 (note 2)	BTR1 (note 2)
125	0.8	80 m	15	C5 h	34 h
100	1	120 m	16	C7 h	34 h
50	2	300 m	16	CE h	34 h
20	5	850 m	16	E7 h	34 h

Notes to Table 7


- t_{prop} / 2 is the maximum propagation delay between two CAN-bus nodes (delays of on- and off-chip transceiver circuits included)
- 2. BTR0 and BTR1 (hex values) are particular configuration registers refering to bit timing.

82C150




436

82C150




82C150




438

Preliminary specification

Philips Semiconductors Microcontroller Products





Stand-alone CAN-controller

82C200

1 FEATURES

- · Multi-master architecture
- · Interfaces with a large variety of microcontrollers
- Bus access priority (determined by the message identifier)
- · 2032 message identifiers
- · Guaranteed latency time for high priority messages
- · Powerful error handling capability
- . Data length from 0 to 8 bytes
- · Configurable bus interface
- · Programmable clock output
- · Multicast and Broadcast message facility
- · Non destructive bit-wise arbitration
- Non-return-to-zero (NRZ) coding/decoding with bit-stuffing
- Programmable transfer rate (up to 1 Mbit/s)
- · Programmable output driver configuration
- Suitable for use in a wide range of networks including the SAE networks Class A, B and C
- · 16 MHz clock frequency
- -40 to +85/125 °C operating temperature.

2 GENERAL DESCRIPTION


The PCA82C200; PCF82C200 (hereafter generically referred to as PCX82C200) is a highly integrated stand-alone controller for the controller area network (CAN) used within automotive and general industrial environments. The temperature range includes an automotive temperature range version (PCA82C200) of –40 to +125 °C and a –40 to +85 °C version (PCF82C200) for general applications.

The PCX82C200 contains all necessary features required to implement a high performance communication protocol. The PCX82C200 with a simple bus line connection performs all the functions of the physical and data-link layers. The application layer of an Electronic Control Unit (ECU) is provided by a microcontroller, to which the PCX82C200 provides a versatile interface. The use of the PCX82C200 in an automotive or general industrial environment, results in a reduced wiring harness and an enhanced diagnostic and supervisory capability.


3 ORDERING AND PACKAGE INFORMATION

EXTENDED TYPE	PACKAGE				TEMPERATURE RANGE	
NUMBER	PINS	PIN POSITION	MATERIAL	CODE	TEMPERATURE HANGE	
PCA82C200P	28	DIL	plastic	SOT117	-40 to +125 °C	
PCA82C200T	28	SO28	plastic	SOT136A	-40 to +125 °C	
PCF82C200P	28	DIL	plastic	SOT117	-40 to +85 °C	
PCF82C200T	28	SO28	plastic	SOT136A	−40 to +85 °C	

82C200



82C200



82C200

Pinning description

SYMBOL	PIN	DESCRIPTION
AD7-AD0	2, 1, 28–23	Multiplexed address/data bus.
ALE	3	ALE signal (Intel mode) or AS input signal (Motorola mode).
CS	4	Chip select input, LOW level allows access to the PCX82C200.
RD	5	RD signal (Intel mode) or E enable signal (Motorola mode) from the microcontroller.
WR	6	WR signal (Intel mode) or RD/WR signal (Motorola mode) from the microcontroller.
CLK OUT	7	Clock output signal produced by the PCX82C200 for the microcontroller. The clock signal is derived from the built-in oscillator, via the programmable divider (see section 6.5). This output is capable of driving one CMOS or NMOS load.
V _{SS1}	8	Ground potential for the logic circuits.
XTAL1 (note 1)	9	Input to the oscillator's amplifier. External oscillator signal is input via this pin.
XTAL2 (note 1)	10	Output from the oscillator's amplifier. Output must be left open when an external oscillator signal is used.
MODE	11	Mode select input: connected to V_{DD} selects Intel mode; connected to V_{SS} selects Motorola mode.
V _{DD3}	12	5 V power supply for the output driver.
TX0	13	Output from the output-driver 0 to the physical bus-line.
TX1	14	Output from the output-driver 1 to the physical bus-line.
V _{SS3}	15	Ground potential for the output driver.
ÎNT	16	Interrupt output, used to interrupt the microcontroller (see section 6.2.4). INT is active if the Interrupt Register contains a logic HIGH bit (present). INT is an open drain output and is designed to be a wired-OR with other INT outputs within the system. A LOW level on this pin will reactivate the IC from the sleep mode (see section 6.2.2).
RST	17	Reset input, used to reset the CAN interface (LOW level). Automatic power-ON reset can be obtained by connecting \overline{RST} via a capacitor to V_{SS} and via a resistor to V_{DD} (e.g. $C=1~\mu F$; $R=50~k\Omega$).
V _{DD2}	18	5 V power supply for the input comparator.
RX0-RX1	19, 20	Input from the physical bus-line to the input comparator of the PCX82C200. A dominant level will wake-up the PCX82C200. A recessive level is read if RX0 is higher than RX1 and vice versa for the dominant level.
V _{SS2}	21	Ground potential for the input comparator.
V _{DD1}	22	5 V power supply for the logic circuits.

Note

1. XTAL1 and XTAL2 pins should be connected to $\rm V_{\rm SS}$ via 15 pF capacitors.

82C200

5 FUNCTIONAL DESCRIPTION

The PCX82C200 contains all necessary hardware for a high performance serial network communication (see Fig.1). The PCX82C200 controls the communication flow through the area network using the CAN-protocol. The PCX82C200 meets the following automotive requirements:

- · short message length
- · guaranteed latency time for urgent messages
- bus access priority, determined by the message identifier
- · powerful error handling capability
- configuration flexibility to allow area network expansion.

The latency time defines the period between the initiation (Transmission Request) and the start of the transmission on the bus. Latency time is dependent on a variety of bus related conditions. In the case of a message being transmitted on the bus and one distortion the latency time can be up to 149 bit times (worst case). For more information see section 7.

5.1 Interface Management Logic (IML)

The IML interprets commands from the microcontroller, allocates the message buffers (TBF, RBF0 and RBF1) and provides interrupts and status information to the microcontroller.

5.2 Transmit Buffer (TBF)

The TBF is a 10 byte memory into which the microcontroller writes messages which are to be transmitted over the CAN network.

5.3 Receive Buffers (RBF0 AND RBF1)

The RBF0 and RBF1 are each 10 byte memories which are alternatively used to store messages received from the CAN network. The CPU can process one message while another is being received.

5.4 Bit Stream Processor (BSP)

The BSP is a sequencer, controlling the data stream between the Transmit Buffer, the Receive Buffer (parallel data) and the CAN-bus (serial data).

5.5 Bit Timing Logic (BTL)

The BTL synchronizes the PCX82C200 to the bitstream on the CAN-bus.

5.6 Transceiver Control Logic (TCL)

The TCL controls the output driver.

5.7 Error Management Logic (EML)

The EML performs the error confinement according to the CAN-protocol.

5.8 Controller Interface Logic (CIL)

The CIL is the interface to the external microcontroller. The PCX82C200 can directly interface with a variety of microcontrollers.

6 CONTROL SEGMENT AND MESSAGE BUFFER DESCRIPTION

The PCX82C200 appears to a microcontroller as a memory-mapped I/O device due to the on-chip RAM, guaranteeing the independent operation of both devices.


6.1 Address allocation

The address area of the PCX82C200 consists of the Control Segment and the message buffers. The Control Segment is programmed during an initialization download in order to configure communication parameters (e.g. bit timing). Communication over the CAN-bus is also controlled via this segment by the CPU. During initialization the CLOCK OUT signal may be programmed to a value determined by the microcontroller (see Fig.1). A message which is to be transmitted, must be written to the Transmit Buffer. After a successful reception the microcontroller may read the message from the Receive Buffer and then release it for further use.

6.2 Control Segment layout

The exchange of status, control and command signals between the microcontroller and the PCX82C200 is performed in the control segment. The layout of this segment is shown in Fig.3. After an initial down-load, the contents of the registers Acceptance Code, Acceptance Mask, Bus Timing Registers 0 and 1, and Output Control should not be changed. These registers may only be accessed when the Reset Request bit in the Control Register, is set HIGH (see section 6.2.1).

82C200



446

November 1992

82C200

Table 1 Register map

TITLE	ADDR	7	6	5	4	3	2	1	0
Control Seg	ment								
Control Register	0	Test Mode	Sync	reserved	Overrun Interrupt Enable	Error Interrupt Enable	Transmit Interrupt Enable	Receive Interrupt Enable	Reset Request
Command Register	1	reserved	reserved	reserved	Goto Sleep	Clear Overrun Status	Release Receive Buffer	Abort Trans- mission	Trans- mission Request
Status Register	2	Bus Status	Error Status	Transmit Status	Receive Status	Trans- mission Complete Status	Transmit Buffer Access	Data Overrun	Receive Buffer Stat
Interrupt Register	3	reserved	reserved	reserved	Wake-Up Interrupt	Overrun Interrupt	Error Interrupt	Transmit Interrupt	Receive Interrupt
Acceptance Code Register	4	AC.7	AC.6	AC.5	AC.4	AC.3	AC.2	AC.1	AC.0
Acceptance Mask Register	5	AM.7	AM.6	AM.5	AM.4	AM.3	AM.2	AM.1	AM.0
Bus Timing Register 0	6	SJW.1	SJW.0	BRP.5	BRP.4	BRP.3	BRP.2	BRP.1	BRP.0
Bus Timing Register 1	7	SAM	TSEG2.2	TSEG2.1	TSEG2.0	TSEG1.3	TSEG1.2	TSEG1.1	TSEG1.0
Output Control Register	8	OCTP1	OCTN1	OCPOL1	OCTP0	OCTN0	OCPOL0	OCMODE1	OCMODE0
Test Register (note 1)	9	reserved	reserved	Map Internal Register	Connect RX Buffer 0 CPU	Connect TX Buffer CPU	Access Internal Bus	Normal RAM Connect	Float Output Driver
Transmit Bu	ffer								
Identifier	10	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5	ID.4	ID.3
RTR, Data Length Code	11	ID.2	ID.1	ID.0	RTR	DLC.3	DLC.2	DLC.1	DLC.0
bytes 1-8	12-19	Data	Data	Data	Data	Data	Data	Data	Data

82C200

Table 1 Register map (continued)

TITLE	ADDR	7	6	5	4	3	2	1	0
Receive Bu	ffer 0/1								
Identifier	20	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5	ID.4	ID.3
RTR, Data Length Code	21	ID.2	ID.1	ID.0	RTR	DLC.3	DLC.2	DLC.1	DLC.0
bytes 1-8	22-29	Data	Data	Data	Data	Data	Data	Data	Data
Clock Divider	31	reserved	reserved	reserved	reserved	reserved	CD.2	CD.1	CD.0

Notes

- 1. The Test Register is used for production testing only.
- 2. Register 30 is not implemented.

82C200

6.2.1 CONTROL REGISTER (CR)

The contents of the Control Register are used to change the behaviour of the PCX82C200. Control bits may be set or reset by the attached microcontroller which uses the Control Register as a read/write memory.

Table 2 Description of the Control Register bits

CR				ADDRESS 0
ВП	SYMBOL	NAME	VALUE	FUNCTION
CR.7	ТМ	Test Mode (note 1)	HIGH (enabled)	PCX82C200 enters Test Mode (normal operation impossible).
			LOW (disabled)	Normal operating mode.
CR.6	s	Sync (note 2)	HIGH (2 edges)	Bus-line transitions from recessive-to-dominant and vice versa are used for resynchronization (see sections 7.2 and 8).
			LOW (1 edge)	Only transitions from recessive-to-dominant are used for resynchronization.
CR.5	-	-	-	Reserved.
CR.4	OIE	Overrun Interrupt Enable	HIGH (enabled)	If the Data Overrun bit is set (see section 6.2.3), the microcontroller receives an Overrun Interrupt signal.
			LOW (disabled)	Microcontroller receives no Overrun Interrupt signal from the PCX82C200.
CR.3	EIE	Error Interrupt Enable	HIGH (enabled)	If the Error or Bus Status change (see section 6.2.3), the microcontroller receives an Error Interrupt signal.
			LOW (disabled)	Microcontroller receives no Error Interrupt signal.
CR.2	TIE	Transmit Interrupt Enable	HIGH (enabled)	When a message has been successfully transmitted or the transmit buffer is accessible again, (e.g. after an Abort Transmission command) the PCX82C200 transmits a Transmit Interrupt signal to the microcontroller.
			LOW (disabled)	No transmission of the Transmit Interrupt signal by the PCX82C200 to the microcontroller.
CR.1	RIE	Receive Interrupt Enable	HIGH (enabled)	When a message has been received without errors, the PCX82C200 transmits a Receive Interrupt signal to the microcontroller.
			LOW (disabled)	No transmission of the Receive Interrupt signal by the PCX82C200 to the microcontroller.
CR.0	RR	Reset Request (note 3)	HIGH (present)	Detection of a Reset Request results in the PCX82C200 aborting the current transmission or reception of a message and entering the reset state.
			LOW (absent)	On the HIGH-to-LOW transition of the Reset Request bit, the PCX82C200 returns to its normal operating state.

82C200

Notes

- 1. The Test Mode is intended for factory testing and not for customer use.
- The Sync bit should only be modified if the Reset Request bit is set HIGH (present), otherwise it is ignored. It is possible to set the Sync bit while the Reset Request bit is changed from HIGH to LOW.
- 3. During an external reset (RST = LOW) or when the Bus Status bit is set HIGH (Bus-Off), the IML forces the Reset Request HIGH (present). During an external reset the microcontroller cannot set the Reset Request bit LOW (absent). Therefore, after having set the Reset Request bit LOW (absent), the microcontroller must check this bit to ensure that the external reset pin is not being held HIGH (present). After the Reset Request bit is set LOW (absent) the PCX82C200 will wait for:
 - one occurrence of the Bus-Free signal (11 recessive bits, see section 8.9.6), if the preceding reset (Reset Request = HIGH) was due to an external reset or a microcontroller initiated reset
 - 128 occurrences of Bus-Free, if the preceding reset (Reset Request = HIGH) was due to a PCX82C200 initiated Bus-Off, before re-entering the Bus-On mode (see section 8.9).

When Reset Request is set HIGH (present), for whatever reason, the control, command, status and interrupt bits are affected, see Table 3. When Reset Request is set HIGH (present) the registers at addresses 4 to 8 are accessible but the TBF is not.

Table 3 Effects of setting the Reset Request bit HIGH (present)

TYPE	BIT	FUNCTION		EFFECT
Control	CR.7	Test Mode	LOW	(disabled)
Command	CMR.4	Goto Sleep	LOW	(wake-up)
	CMR.3	Clear Overrun Status	HIGH	(clear)
İ	CMR.2	Release Receive Buffer	HIGH	(released)
	CMR.1	Abort Transmission	LOW	(absent)
	CMR.0	Transmission Request	LOW	(absent)
Status	SR.7	Bus Status	LOW	(Bus-On) (note 1)
	SR.6	Error Status	LOW	(no error) (note 1)
	SR.5	Transmit Status	LOW	(idle)
	SR.4	Receive Status	LOW	(idle)
į	SR.3	Transmission Complete Status	HIGH	(complete)
	SR.2	Transmit Buffer Access	HIGH	(released)
	SR.1	Data Overrun	LOW	(absent)
	SR.0	Receive Buffer Status	LOW	(empty)
Interrupt	IR.3	Overrun Interrupt	LOW	(reset)
	IR.1	Transmit Interrupt	LOW	(reset)
	IR.0	Receive Interrupt	LOW	(reset)

Note

1. Only after an external reset; see note 1 to Table 5 "Description of the Status Register bits".

82C200

6.2.2 COMMAND REGISTER (CMR)

A command bit initiates an action within the transfer layer of the PCX82C200. The Command Register appears to the microcontroller as a write only memory. If a read access is performed to this address the byte 11111111 (binary) is returned.

Table 4 Description of the Command Register bits

CMR			ADI	DRESS 1
BIT	SYMBOL	NAME	VALUE	FUNCTION
CMR.7	_	_	_	Reserved.
CMR.6	-	-	_	Reserved.
CMR.5	_	-	-	Reserved.
CMR.4	GTS	GoTo Sleep (note 1)	HIGH (sleep)	The PCX82C200 enters sleep mode, if the INT = HIGH (no interrupt signal from the PCX82C200 to the microcontroller pending or external source pending) and there is no bus activity.
			LOW (wake up)	The PCX82C200 functions normally.
CMR.3	cos	Clear Overrun Status	HIGH (clear)	The Data Overrun status bit is set to LOW (see section 6.2.3).
		(note 2)	LOW (no action)	No action.
CMR.2	RRB	Release Receive Buffer	HIGH (released)	The receive buffer attached to the microcontroller is released.
		(note 3)	LOW (no action)	No action.
CMR.1	AT	Abort Transmission	HIGH (present)	If not already in progress, a pending Transmission Request is cancelled.
		(note 4)	LOW (absent)	No action.
CMR.0	TR	transmission	HIGH (present)	A message shall be transmitted.
		Request (note 5)	LOW (absent)	No action.

Notes

- 1. The PCX82C200 will enter sleep mode, if Goto Sleep is set HIGH (sleep), there is no bus activity and \(\overline{\text{INT}} = \text{HIGH}\) (inactive). After sleep mode is set, the CLK OUT signal continues until at least 15 bit times have passed. The PCX82C200 will wake up when one of the three previously mentioned conditions is negated: after Goto Sleep is set LOW (wake up), there is bus activity or \(\overline{\text{INT}}\) is driven LOW (active). On wake up, the oscillator is started and a Wake-Up Interrupt (see section 6.2.4) is generated. A PCX82C200 which is sleeping and then awakened by bus activity will not be able to receive this message until it detects a Bus-Free signal (see section 8.9.6).
- This command bit is used to acknowledge the Data Overrun condition signalled by the Data Overrun status bit. It may be given or set at the same time as a Release Receive Buffer command bit.
- After reading the contents of the Receive Buffer (RBF0 or RBF1) the microcontroller must release this buffer by setting the Release Receive Buffer bit HIGH (released). This may result in another message becoming immediately available.

451

November 1992

82C200

- 4. The Abort Transmission bit is used when the microcontroller requires the suspension of the previously requested transmission, for example to transmit an urgent message. A transmission already in progress is not stopped. In order to determine if the original message had been transmitted successfully, or aborted, the Transmission Complete status bit should be checked after the Transmit Buffer Access bit has been set HIGH (released) or a Transmit Interrupt has been generated (see section 6.2.4).
- If the Transmission Request bit was set HIGH in a previous command, it cannot be cancelled by setting the Transmission Request bit LOW (absent). Cancellation of the requested transmission may be performed by setting the Abort Transmission bit HIGH (present).

6.2.3 STATUS REGISTER (SR)

The contents of the Status Register reflect the status of the PCX82C200 bus controller. The Status Register appears to the microcontroller as a read only memory.

Table 5 Description of the Status Register bits

SR			AD	DRESS 2
BIT	SYMBOL	NAME	VALUE	FUNCTION
SR.7	BS	Bus Status	HIGH (Bus-Off)	The PCX82C200 is not involved in bus activities.
		(note 1)	LOW (Bus-On)	The PCX82C200 is involved in bus activities.
SR.6	ES	Error Status	HIGH (error)	At least one of the Error Counters (see section 8.10.3) has reached the microcontroller Warning Limit.
			LOW (ok)	Both Error Counters have not reached the Warning Limit.
SR.5	TS	Transmit Status	HIGH (transmit)	The PCX82C200 is transmitting a message.
	ļ	(note 2)	LOW (idle)	No message is transmitted.
SR.4	RS	Receive Status	HIGH (receive)	The PCX82C200 is receiving a message.
		(note 2)	LOW (idle)	No message is received.
SR.3	TCS Transmission Complete Status		HIGH (complete)	Last requested transmission has been successfully completed.
		(note 3)	LOW (incomplete)	Previously requested transmission is not yet completed.
SR.2	TBS	Transmit Buffer	HIGH (released)	The microcontroller may write a message into the TBF.
		Access (note 3)	LOW (locked)	The microcontroller cannot access the Transmit Buffer. A message is either waiting for transmission or is in the process of being transmitted.
SR.1	DO	Data Overrun (note 4)	HIGH (overrun)	This bit is set HIGH (Overrun), when both Receive Buffers are full and the first byte of another message should be stored.
			LOW (absent)	No data overrun has occurred since the Clear Overrun command was given.
SR.0	RBS	Receive Buffer	HIGH (full)	This bit is set when a new message is available.
		Status (note 5)	LOW (empty)	No message has become available since the last Release Receive Buffer command bit was set.

82C200

Notes

- 1. When the Bus Status bit is set HIGH (Bus-Off), the PCX82C200 will set the Reset Request bit HIGH (present). It will stay in this state until the microcontroller sets the Reset Request bit LOW (absent). Once this is completed the PCX82C200 will wait the minimum protocol-defined time (128 occurrences of the Bus-Free signal) before setting the Bus Status bit LOW (Bus-On), the Error Status bit LOW (ok) and resetting the Error Counters.
- 2. If both the Receive Status and Transmit Status bits are LOW (idle) the CAN-bus is idle.
- 3. If the microcontroller tries to write to the Transmit Buffer when the Transmit Buffer Access bit is LOW (locked), the written bytes will not be accepted and will be lost without this being signalled. The Transmission Complete Status bit is set LOW (incomplete) whenever the Transmission Request bit is set HIGH (present). If an Abort Transmission command is issued, the Transmit Buffer will be released. If the message, which was requested and then aborted, was not transmitted, the Transmission Complete Status bit will remain LOW.
- 4. If Data Overrun = HIGH (Overrun) is detected, the currently received message is dropped. A transmitted message, granted acceptance, is also stored in a Receive Buffer. This occurs because it is not known if the PCX82C200 will lose arbitration and so become a receiver of the message. If no Receive Buffer is available, Data Overrun is signalled.
- If the command bit Release Receive Buffer is set HIGH (released) by the microcontroller, the Receive Buffer Status bit is set LOW (empty) by IML. When a new message is stored in any of the receive buffers, the Receive Buffer Status bit is set HIGH (full) again.

82C200

6.2.4 INTERRUPT REGISTER (IR)

The Interrupt Register allows the identification of an interrupt source. When one or more bits of this register are set, the $\overline{\text{INT}}$ pin is activated. All bits are reset by the PCX82C200 after this register is read by the microcontroller. This register appears to the microcontroller as a read only memory.

Table 6 Description of the Interrupt Register bits

IR			AD	DRESS 3		
BIT	SYMBOL	NAME	VALUE	FUNCTION		
IR.7	-	-	-	Reserved.		
IR.6	I -	-	-	Reserved.		
IR.5	-	-	-	Reserved.		
IR.4	WUI	Wake-Up Interrupt	HIGH (set)	The Wake-Up Interrupt bit is set HIGH, when the sleep mode is left (see section 6.2.2).		
			LOW (reset)	Wake-Up Interrupt bit is reset by a read access of Interrupt Register by the microcontroller.		
IR.3	OI	Overrun Interrupt (note 1)	HIGH (set)	This bit is set HIGH, if both Receive Buffers contain a message and the first byte of another message should be stored (passed acceptance), and the Overrun Interrupt Enable is HIGH (enabled).		
			LOW (reset)	Overrun Interrupt bit is reset by a read access of Interrupt Register by the microcontroller.		
IR.2	EI	Error Interrupt	HIGH (set)	This bit is set on a change of either the Error Status or Bus Status bits (see section 6.2.3) if the Error Interrupt Enable is HIGH (enabled).		
			LOW (reset)	The Error Interrupt bit is reset by a read access of the Interrupt Register by the microcontroller.		
IR.1	TI	Transmit Interrupt	HIGH (set)	This bit is set on a change of the Transmit Buffer Access bit from LOW to HIGH (released) and Transmit Interrupt Enable is HIGH (enabled).		
			LOW (reset)	Transmit Interrupt bit will be reset after a read access of the Interrupt Register by the microcontroller.		
IR.0	RI	Receive Interrupt (note 2)	HIGH (set)	This bit is set when a new message is available in the Receive Buffer and the Receive Interrupt Enable bit is HIGH (enabled).		
			LOW (reset)	Receive Interrupt bit is automatically reset by a read access of Interrupt Register by the microcontroller.		

Notes

- 1. Overrun Interrupt bit (if enabled) and Data Overrun bit (see section 6.2.3) are set at the same time.
- 2. Receive Interrupt bit (if enabled) and Receive Buffer Status bit (see section 6.2.3) are set at the same time.

82C200

6.2.5 ACCEPTANCE CODE REGISTER (ACR)

The Acceptance Code Register is part of the acceptance filter of the PCX82C200. This register can be accessed (read/write), if the Reset Request bit is set HIGH (present). When a message is received which passes the acceptance test and if there is an empty Receive Buffer, then the respective Descriptor and Data Field (see Fig.4) are sequentially stored in this empty buffer. In the case that there is no empty Receive Buffer, the Data Overrun bit is set HIGH (overrun), see sections 6.2.3 and 6.2.4. When the complete message has been correctly received the following occurs:

- · the Receive Buffer Status bit is set HIGH (full)
- if the Receive Interrupt Enable bit is set HIGH (enabled), the Receive Interrupt is set HIGH (set).

The Acceptance Code bits (AC.7-AC.0) and the eight most significant bits of the message's Identifier (ID.10-ID.3) must be equal to those bit positions which are marked relevant by the Acceptance Mask bits (AM.7-AM.0). If the following equation is satisfied, acceptance is given:

$$[(ID.10..ID.3) = (AC.7..AC.0)]$$
 or $(AM.7..AM.0) = 1111$ 1111 binary

During transmission of a message which passes the acceptance test, the message is also written to its own Receive Buffer. If no Receiver Buffer is available, Data Overrun is signalled because it is not known at the start of a message whether the PCX82C200 will lose arbitration and so become a receiver of the message.

Table 7 Acceptance Code Register bits

ACR		ADDRESS 4									
7	6	6 5 4 3 2 1 0									
AC.7	AC.6	AC.5	AC.4	AC.3	AC.2	AC.1	AC.0				

6.2.6 ACCEPTANCE MASK REGISTER (AMR)

The Acceptance Mask Register is part of the acceptance filter of the PCX82C200. This register can be accessed (read/write) if the Reset Request bit is set HIGH (present). The Acceptance Mask Register qualifies which of the corresponding bits of the acceptance code are "relevant" or "don't care" for acceptance filtering.

Table 8 Acceptance Mask Register bits

AMR		ADDRESS 5								
7	6	5	4	3	2	1	0			
AM.7	AM.6	AM.5	AM.4	AM.3	AM.2	AM.1	AM.0			

Table 9 Description of the Acceptance Mask Register bits

ACCEPTANCE MASK BIT	VALUE	COMMENTS
AM.7 to AM.0	HIGH (don't care)	This bit position is "don't care" for the acceptance of a message.
	LOW (relevant)	This bit position is "relevant" for acceptance filtering.

82C200

6.2.7 Bus TIMING REGISTER 0 (BTR0)

The contents of Bus Timing Register 0 defines the values of Baud Rate Prescaler (BRP) and the Synchronization Jump Width (SJW). This register can be accessed (read/write) if the Reset Request bit is set HIGH (present).

Table 10 Bus Timing Register 0 bits

BTR0		ADDRESS 6									
7	6	6 5 4 3 2 1 0									
SJW.1	SJW.0	BRP.5	BRP.4	BRP.3	BRP.2	BRP.1	BRP.0				

Baud Rate Prescaler (BRP)

The period of the system clock t_{SCL} is programmable and determines the individual bit timing. The system clock is calculated using the following equation:

$$t_{SCL} = 2t_{CLK} (32BRP.5 + 16BRP.4 + 8BRP.3 + 4BRP.2 + 2BRP.1 + BRP.0 + 1)$$

 t_{CLK} = time period of the PCX82C200 oscillator.

Synchronization Jump Width (SJW)

To compensate for phase shifts between clock oscillators of different bus controllers, any bus controller must resynchronize on any relevant signal edge of the current transmission. The synchronization jump width defines the maximum number of clock cycles a bit period may be shortened or lengthened by one resynchronization:

$$t_{SJW} = t_{SCL} (2SJW.1 + SJW.0 + 1)$$

For further information on bus timing see sections 6.2.8 and 7.

6.2.8 Bus TIMING REGISTER 1 (BTR1)

The contents of Bus Timing Register 1 defines the length of the bit period, the location of the sample point and the number of samples to be taken at each sample point. This register may be accessed (read/write) if the Reset Request bit is set HIGH (present).

Table 11 Bus Timing Register 1 bits

BTR1				ADDRESS 7			
7	6	5	4	3	2	1	0
SAM	TSEG2.2	TSEG2.1	TSEG2.0	TSEG1.3	TSEG1.2	TSEG1.1	TSEG1.0

Sampling (SAM)

Table 12 Selection of sampling

BIT	VALUE	COMMENTS
SAM	HIGH (3 samples)	Three samples are taken.
	LOW (1 sample)	The bus is sampled once.

SAM = LOW (logic 0) is recommended for high speed buses (SAE class C), while SAM = HIGH (logic 1) is recommended for slow/medium speed buses (class A and B) where filtering of spikes on the bus-line is beneficial (see section 7.1.6).

456

82C200

Time Segment 1 (TSEG1) and Time Segment 2 (TSEG2)

TSEG1 and TSEG2 determine the number of clock cycles per bit period and the location of the sample point:

 $t_{TSEG1} = t_{SCL} (8TSEG1.3 + 4TSEG1.2 + 2TSEG1.1 + TSEG1.0 + 1)$

 $t_{TSEG2} = t_{SCL} (4TSEG2.2 + 2TSEG2.1 + TSEG2.0 + 1)$

For further information on bus timing see sections 6.2.7 and 7.

6.2.9 OUTPUT CONTROL REGISTER (OCR)

The Output Control Register allows, under software control, the set-up of different output driver configurations. This register may be accessed (read/write) if the Reset Request bit is set HIGH (present).


Table 13 Output Control Register bits

OCR		ADDRESS 8								
7	6	5	4	3	2	1	0			
OCTP1	OCTN1	OCPOL1	OCTP0	OCTN0	OCPOL0	OCMODE1	OCMODE0			

If the PCX82C200 is in the sleep mode (Goto Sleep = HIGH) a recessive level is output on the TX0 and TX1 pins. If the PCX82C200 is in the reset state (Reset Request = HIGH) the output drivers are floating.

Normal Output Mode

In Normal Output Mode the bit sequence (TXD) is sent via TX0 and TX1. The voltage levels on the output driver pins TX1 and TX0 depend on both the driver characteristic programmed by OCTPx, OCTNx (float, pull-up, pull-down, push-pull) and the output polarity programmed by OCPOLx (see Fig.4).



82C200

Clock Output Mode

For the TX0 pin this is the same as in Normal Output Mode. However, the data stream to TX1 is replaced by the transmit clock (TXCLK). The rising edge of the transmit clock (non inverted) marks the beginning of a bit period. The clock pulse width is t_{SCL} .

Bi-phase Output Mode

In contrast to Normal Output Mode the bit representation is time variant and toggled. If the bus controllers are galvanically decoupled from the bus-line by a transformer, the bit stream is not allowed to contain a DC component. This is achieved by the following scheme. During recessive bits all outputs are deactivated (3-state). Dominant bits are sent alternatingly on TX0 and TX1, i.e. the first dominant bit is sent on TX0, the second is sent on TX1, and the third one is sent on TX0 again, etc.

Test Output Mode

For the TX0 pin this is the same as in Normal Output Mode. To measure the delay time of the transmitter and receiver this mode connects the output of the input comparator (COMP OUT) with the input of the output driver TX1. This mode is used for production testing only.

The following two tables, Table 14 and Table 15, show the relationship between the bits of the Output Control Register and the two serial output pins TX0 and TX1 of the PCX82C200, connected to the serial bus (see Fig.1).

Table 14 Description of the Output Mode bits

OCMODE1	OCMODE0	DESCRIPTION		
1	0	Normal Output Mode; TX0, TX1: bit sequence (TXD; note 1).		
1	1	Clock Output Mode; TX0: bit sequence, TX1: bus clock (TXCLK).		
0	0	Bi-phase Output Mode.		
0	1	Test Output Mode; TX0: bit sequence, TX1: COMP OUT.		

Note

1. TXD is the data bit to be transmitted.

82C200

Table 15 Output pin set-up

DRIVE	ОСТРх	OCTNx	OCPOLx	TXD	TPx (note 1)	TNx (note 2)	TXx (note 3)
Float	0	0	0	0	OFF	OFF	float
	0	0	0	1	OFF	OFF	float
1	0	0	1	0	OFF	OFF	float
	0	0	1	1	OFF	OFF	float
Pull-down	0	1	0	0	OFF	ON	LOW
	0	1	0	1	OFF	OFF	float
	0	1	1	0	OFF	OFF	float
	0	1	1	1	OFF	ON	LOW
Pull-up	1	0	0	0	OFF	OFF	float
	1	0	0	1	ON	OFF	HIGH
	1	0	1	0	ON	OFF	HIGH
	1	0	1	1	OFF	OFF	float
Push/Pull	1	1	0	0	OFF	ON	LOW
	1	1	0	1	ON	OFF	HIGH
	1	1	1	0	ON	OFF	HIGH
	111	1	1	1	OFF	ON	LOW

Notes

- 1. TPx is the on-chip output transistor x, connected to V_{DD} ; x = 0 or 1.
- 2. TNx is the on-chip output transistor x, connected to V_{SS} ; x = 0 or 1.
- 3. TXx is the serial output level on pin TX0 or TX1. It is required that the output level on the CAN-bus is dominant with TXD = 0 and recessive with TXD = 1 (see section 8.1.1).

6.2.10 TEST REGISTER (TR)

The Test Register is used for production testing only.

82C200

6.3 Transmit Buffer layout

The global layout of the Transmit Buffer is shown in Fig.3. This buffer serves to store a message from the microcontroller to be transmitted by the PCX82C200. It is subdivided into Descriptor and Data Field. The Transmit Buffer can be written to and read from by the microcontroller (see note 3 to Table 2).

6.3.1 DESCRIPTOR

Table 16 Descriptor Byte 1 (DSCR1)

DSCR1		ADDRESS 10							
7	6	5	4	3	2	1	0		
ID.10	ID.9	ID.8	ID.7	ID.6	ID.5	ID.4	ID.3		

Table 17 Descriptor Byte 2 (DSCR2)

DSCR2		ADDRESS 11								
7	6	5	4	3	2	1	0			
ID.2	ID.1	ID.0	RTR	DLC.3	DLC.2	DLC.1	DLC.0			

Identifier (ID)

The Identifier consists of 11 bits (ID.10 to ID.0). ID.10 is the most significant bit, which is transmitted first on the bus during the arbitration process. The Identifier acts as the message's name, used in a receiver for acceptance filtering and also determines the bus access priority during the arbitration process. The lower the binary value of the Identifier the higher the priority. This is due to the larger number of leading dominant bits during arbitration (see section 8.7 "Bus organization").

Remote Transmission Request bit (RTR)

Table 18 Description of the RTR bit

BIT	VALUE	COMMENTS
RTR HIGH (remote)		Remote Frame will be transmitted by the PCX82C200.
	LOW (data)	Data Frame will be transmitted by the PCX82C200.

Data Length Code (DLC)

The number of bytes (Data Byte Count) in the Data Field of a message is coded by the Data Length Code. At the start of a Remote Frame transmission the Data Length Code is not considered due to the RTR bit being HIGH (remote). This forces the number of transmitted/received data bytes to be 0. Nevertheless, the Data Length Code must be specified correctly to avoid bus errors, if two CAN-controllers start a Remote Frame transmission simultaneously.

The range of the Data Byte Count is 0 to 8 bytes and coded as follows:

Data Byte Count = 8DLC.3 + 4DLC.2 + 2DLC.1 + DLC.0

For reasons of compatibility no Data Byte Counts other than 0 to 8 should be used.

6.3.2 DATA FIELD

The number of transferred data bytes is determined by the Data Length Code. The first bit transmitted is the most significant bit of data byte 1 at address 12.

82C200

6.4 Receive Buffer layout

The layout of the Receive Buffer and the individual bytes correspond to the definitions given for the Transmit Buffer layout, except that the addresses start at 20 instead of 10 (see Fig.3).

6.5 Clock Divider Register (CDR)

The Clock Divider Register controls the CLK OUT frequency for the microcontroller (see Fig.1). It can be written to or read by the microcontroller. The default state of the register is divide by 12 for Motorola mode and divide by 2 for Intel mode. Values from 0 to 7 may be written into this register and will result in the CLK OUT frequencies shown in Table 20.

Table 19 Clock Divider Register bits

CDR		ADDRESS 31							
7	6	5	4	3	2	1	0		
-	-	-	_	_	CD.2	CD.1	CD.0		

Note

Bits CDR.7 to CDR.3 are reserved.

Table 20 CLK OUT frequency selection

CD.2	CD.1	CD.0	CLK OUT FREQUENCY
0	0	0	f _{CLK} /2
0	0	1	f _{CLK} /4
1	1	0	f _{CLK} /6
0	1	. 1	f _{CLK} /8
1	0	0	f _{CLK} /10
1	0	1	f _{CLK} /12
1	1	0	f _{CLK} /14
1	1	1	f _{CLK}

461

Note

1. f_{CLK} is the frequency of the oscillator.

November 1992

82C200

7 BUS TIMING/SYNCHRONIZATION

The Bus Timing Logic (BTL) monitors the serial bus-line via the on-chip input comparator and performs the following functions (see section 5):

- · monitors the serial bus-line level
- adjusts the sample point, within a bit period (programmable)
- samples the bus-line level using majority logic (programmable, 1 or 3 samples)
- · synchronization to the bit stream:
 - hard synchronization at the start of a message
- resynchronization during transfer of a message.

The configuration of the BTL is performed during the initialization of the PCX82C200. The BTL uses the following three registers:

- · Control register (Sync)
- . Bus Timing Register 0
- . Bus Timing Register 1.

7.1 Bit timing

A bit period is built up from a number of system clock cycles ($t_{\rm SCL}$), see section 6.2.7. One bit period is the result of the addition of the programmable segments TSEG1 and TSEG2 and the general segment SYNCSEG (see sections 6.2.7 to 6.2.8).

7.1.1 SYNCHRONIZATION SEGMENT (SYNCSEG)

The incoming edge of a bit is expected during this state; this state corresponds to one system clock cycle (1 x t_{scl}).

7.1.2 TIME SEGMENT 1 (TSEG1)

This segment determines the location of the sampling point within a bit period, which is at the end of TSEG1. TSEG1 is programmable from 1 to 16 system clock cycles (see section 6.2.8).

The correct location of the sample point is essential for the correct functioning of a transmission. The following points must be taken into consideration:

- a Start-Of-Frame (see section 8.2.1) causes all PCX82C200's to perform a 'hard synchronization' (see section 7.2.1) on the first recessive-to-dominant edge. During arbitration, however, several PCX82C200's may simultaneously transmit. Therefore it may require twice the sum of bus-line, input comparator and the output driver delay times until the bus is stable. This is the propagation delay time
- to avoid sampling at an incorrect position, it is necessary to include an additional synchronization buffer on both sides of the sample point. The main reasons for incorrect sampling are:
 - incorrect synchronization due to spikes on the bus-line
 - slight variations in the oscillator frequency of each PCX82C200 in the network, which results in a phase error.

Time Segment 1 consists of the segment for compensation of propagation delays and the synchronization buffer directly before the sample point (see Fig.5).


7.1.3 TIME SEGMENT 2 (TSEG2)

This time segment provides:

- additional time at the sample point for calculation of the subsequent bit levels (e.g. arbitration)
- synchronization buffer segment directly after the sample point (see section 7.1.2).

TSEG2 is programmable from 1 to 8 system clock cycles (see section 6.2.8).

82C200



82C200

7.1.4 SYNCHRONIZATION JUMP WIDTH (SJW)

SJW defines the maximum number of clock cycles (t_{sct.}) a bit period may be reduced or increased by one resynchronization. SJW is programmable from 1 to 4 system clock cycles (see section 6.2.7).

7.1.5 PROPAGATION DELAY TIME

The propagation delay time (t_{pop}) is calculated by summing the maximum propagation delay times of the physical bus, the input comparator and the output driver. The resulting sum is multiplied by 2 and then rounded up to the nearest multiple of $t_{\rm SCL}$

 $t_{\text{prop}} = 2 \text{ x}$ (physical bus delay + input comparator delay + output driver delay)

7.1.6 Bit TIMING RESTRICTIONS

Restrictions on the configuration of the bit timing are based on internal processing. The restrictions are:

- $t_{TSEG2} \ge 2t_{SCL}$
- $t_{TSEG2} \ge t_{SJW}$
- $t_{TSEG1} \ge t_{TSEG2}$
- $t_{TSEG1} \ge t_{SJW} + t_{prop}$

The three sample mode (SAM = 1) has the effect of introducing a delay of one system clock cycle on the bus-line. This must be taken into account for the correct calculation of TSEG1 and TSEG2:

- $t_{TSEG1} \ge t_{SJW} + t_{prop} + 2t_{SCL}$
- $t_{TSEG2} \ge 3t_{SCL}$

7.2 Synchronization

Synchronization is performed by a state machine which compares the incoming edge with its actual bit timing and adapts the bit timing by hard synchronization or resynchronization.

7.2.1 HARD SYNCHRONIZATION

This type of synchronization occurs only at the beginning of a message. The PCX82C200 synchronizes on the first incoming recessive-to-dominant edge of a message (being the leading edge of a message's Start-Of-Frame bit; see section 7.1).

7.2.2 RESYNCHRONIZATION

Resynchronization occurs during the transmission of a message's bit stream to compensate for:

- variations in individual PCX82C200 oscillator frequencies
- changes introduced by switching from one transmitter to another (e.g. during arbitration).

As a result of resynchronization either t_{TSEG1} may be increased by up to a maximum of $t_{S,IW}$ or t_{TSEG2} may be decreased by up to a maximum of $t_{S,IW}$:

- $t_{TSEG1} \le t_{SCL} ((TSEG1 + 1) + (SJW + 1))$
- t_{TSEG2} ≥ t_{SCL} ((TSEG2 + 1) (SJW + 1))

Note: TSEG1, TSEG2 and SJW are the programmed numerical values.

The phase error (e) of an edge is given by the position of the edge relative to SYNCSEG, measured in system clock cycles (t_{SCL}). The value of the phase error is defined as:

- e = 0, if the edge occurs within SYNCSEG
- e > 0, if the edge occurs within TSEG1
- e < 0, if the edge occurs within TSEG2.

The effect of resynchronization is:

- the same as that of a hard synchronization, if the magnitude of the phase error (e) is less or equal to the programmed value of t_{s.w} (see section 6.2.7)
- to increase a bit period by the amount of t_{suw}, if the phase error is positive and the magnitude of the phase error is larger than t_{suw}
- to decrease a bit period by the amount of t_{S,W}, if the phase error is negative and the magnitude of the phase error is larger than t_{S,W}.

7.2.3 SYNCHRONIZATION RULES

The synchronization rules are as follows:

- · only one synchronization within one bit time is used
- an edge is used for synchronization only if the value detected at the previous sample point differs from the bus value immediately after the edge
- hard synchronization is performed whenever there is a recessive-to-dominant edge during Bus-Idle (see section 7)

82C200

- all other edges (recessive-to-dominant and optionally dominant-to-recessive edges if the Sync bit is set HIGH; see section 6.2.1) which are candidates for resynchronization will be used with the following exception:
 - a transmitting PCX82C200 will not perform a resynchronization as a result of a recessive-to-dominant edge with positive phase error, if only these edges are used for resynchronization. This ensures that the delay times of the output driver and input comparator do not cause a permanent increase in the bit time.

8 COMMUNICATION PROTOCOL

8.1 Frame types

The PCX82C200 bus controller supports the four different CAN-protocol frame types for communication:

- · Data Frame, to transfer data
- · Remote Frame, request for data
- Error Frame, globally signal a (locally) detected error condition
- Overload Frame, to extend delay time of subsequent frames (an Overload Frame is not initiated by the PCX82C200).

8.1.1 BIT REPRESENTATION


There are two logical bit representations used in the CAN-protocol:

- a recessive bit on the bus-line appears only if all connected PCX82C200's send a recessive bit at that moment
- dominant bits always overwrite recessive bits i.e. the resulting bit level on the bus-line is dominant.

8.2 Data Frame

A Data Frame carries data from a transmitting PCX82C200 to one or more receiving PCX82C200's. A Data Frame is composed of seven different bit-fields:

- · Start-Of-Frame
- Arbitration Field
- · Control Field
- Data Field (may have a length of zero)
- CRC Field
- Acknowledge Field
- · End-Of-Frame.



82C200

8.2.1 START-OF-FRAME BIT

Signals the start of a Data Frame or Remote Frame. It consists of a single dominant bit used for hard synchronization of a PCX82C200 in receive mode.

8.2.2 ARBITRATION FIELD

Consists of the message Identifier and the RTR bit (see section 6.3.1). In the event of simultaneous message transmissions by two or more PCX82C200's the bus access conflict is solved by bit-wise arbitration, which is active during the transmission of the Arbitration Field.

Identifier

This 11-bit field is used to provide information about the message, as well as the bus access priority. It is transmitted in the order ID.10 to ID.0 (LSB). The situation that the seven most significant bits (ID.10 to ID.4) are all recessive must not occur.

An Identifier does not define which particular PCX82C200 will receive the frame, because a CAN based communication network does not discriminate between a point-to-point, multicast or broadcast communication.

Remote Transmission Request bit (RTR)

A PCX82C200, acting as a receiver for certain information may initiate the transmission of the respective data by transmitting a Remote Frame to the network, addressing the data source via the Identifier and setting the RTR bit HIGH (remote; recessive bus level). If the data source simultaneously transmits a Data Frame containing the requested data, it uses the same Identifier. No bus access conflict occurs due to the RTR bit being set LOW (data; dominant bus level) in the Data Frame.

8.2.3 CONTROL FIELD

This field consists of six bits. It includes two reserved bits (for future expansions of the CAN-protocol), transmitted with a dominant bus level, and is followed by the Data Length Code (4 bits). The number of bytes in the (destuffed; number of data bytes to be transmitted/received) Data Field is indicated by the Data Length Code and hence the number of bytes in the (destuffed) Data Field, are 0 to 8. A logic 0 (logic 1) in the Data Length Code is transmitted as a dominant (recessive) bus level, respectively.

8.2.4 DATA FIELD

The data, stored within the Data Field of the Transmit Buffer, are transmitted according to the Data Length Code. Conversely, data of a received Data Frame will be stored in the Data Field of a Receive Buffer. Data is stored byte-wise both for transmission by the microcontroller and on reception by the PCX82C200. The most significant bit of the first data byte (lowest address) is transmitted/received first.

8.2.5 CYCLIC REDUNDANCY CODE FIELD (CRC)

The CRC Field consists of the CRC Sequence (15 bits) and the CRC Delimiter (1 recessive bit). The Cyclic Redundancy Code (CRC) encloses the destuffed bit stream of the Start-Of-Frame, Arbitration Field, Control Field, Data Field and CRC Sequence. The most significant bit of the CRC Sequence is transmitted/received first. This frame check sequence, implemented in the PCX82C200, is derived from a cyclic redundancy code best suited for frames with a total bit count of less than 127 bits, see section 8.8.3 With Start-Of-Frame (dominant bit) included in the code word, any rotation of the code word can be detected by the absence of the CRC Delimiter (recessive bit).

8.2.6 ACKNOWLEDGE FIELD (ACK)

The Acknowledge Field consists of two bits, the Acknowledge Slot and the Acknowledge Delimiter, which are transmitted with a recessive level by the transmitter of the Data Frame. All PCX82C200's having received the matching CRC Sequence, report this by overwriting the transmitter's recessive bit in the Acknowledge Slot with a dominant bit (see section 8.9.2). Thereby a transmitter, still monitoring the bus level recognizes that at least one receiver within the network has received a complete and correct message (i.e. no error was found). The Acknowledge Delimiter (recessive bit) is the second bit of the Acknowledge Field. As a result, the Acknowledge Slot is surrounded by two recessive bits: the CRC Delimiter and the Acknowledge Delimiter.

All nodes within a CAN network may use all the information coming to the network by the PCX82C200's (shared memory concept). Therefore, acknowledgement and error handling are defined to provide all information in a consistent way throughout this shared memory. Hence, there is no reason to discriminate different receivers of a message in the acknowledge field. If a

82C200

node is disconnected from the network due to bus failure, this particular node is no longer part of the shared memory. To identify a 'lost node' additional and application specific precautions are required.

8.2.7 END-OF-FRAME

Each Data Frame or Remote Frame is delimited by the End-Of-Frame bit sequence which consists of seven recessive bits (exceeds the bit stuff width by two bits). Using this method a receiver detects the end of a frame independent of a previous transmission error because the receiver expects all bits up to the end of the CRC sequence to be coded by the method of bit-stuffing (see section 8.7.3). The bit-stuffing logic is deactivated during the End-Of-Frame sequence.

8.3 Remote Frame

A PCX82C200, acting as a receiver for certain information may initiate the transmission of the respective data by transmitting a Remote Frame to the network, addressing the data source via the Identifier and setting the RTR bit HIGH (remote; recessive bus level). The Remote Frame is similar to the Data Frame with the following exceptions:

- . RTR bit is set HIGH
- · Data Length Code is ignored
- · no Data Field contained.

Note that the Data Length Code value should be the same as for the corresponding Data Frame (although this is ignored for a Remote Frame).

A Remote Frame is composed of six different bit fields:

- Start-Of-Frame
- Arbitration Field
- Control Field
- CRC-Field
- Acknowledge Field
- End-Of-Frame.

See section 8.2 for a more detailed explanation of the Remote Frame bit fields.

8.4 Error Frame

The Error Frame consists of two different fields. The first field is accomplished by the superimposing of Error Flags contributed from different PCX82C200s. The second field is the Error Delimiter (see Fig.7).

8.4.1 ERROR FLAG

There are two forms of an Error Flag:

- Active Error Flag, consists of six consecutive dominant bits
- Passive Error Flag, consists of six consecutive recessive bits unless it is overwritten by dominant bits from other PCX82C200's.

An error-active PCX82C200 (see section 8.9) detecting an error condition signals this by transmission of an Active Error Flag. This Error Flag's form violates the bit-stuffing law (see section 8.7.3) applied to all fields, from Start-Of-Frame to CRC Delimiter, or destroys the fixed form of the fields Acknowledge Field or End-Of-Frame (see Fig.6). Consequently, all other PCX82C200's detect an error condition and start transmission of an Error Flag. Therefore the sequence of dominant bits, which can be monitored on the bus, results from a superposition of different Error Flags transmitted by individual PCX82C200's. The total length of this sequence varies between six (minimum) and twelve (maximum) bits.


An error-passive PCX82C200 (see section 8.9) detecting an error condition tries to signal this by transmission of a Passive Error Flag. The error-passive PCX82C200 waits for six consecutive bits with identical polarity, beginning at the start of the Passive Error Flag is complete when these six identical bits have been detected.

8.4.2 ERROR DELIMITER

The Error Delimiter consists of eight recessive bits and has the same format as the Overload Delimiter. After transmission of an Error Flag, each PCX82C200 monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. At this point in time, every PCX82C200 has finished sending its Error Flag and all PCX82C200's start transmission of seven recessive bits (plus the recessive bit at dominant-to-recessive transition, results in a total of eight recessive bits). After this event and an Intermission Field all error-active PCX82C200's within the network can start a transmission simultaneously.

If a detected error is signalled during transmission of a Data Frame or Remote Frame, the current message is spoiled and a retransmission of the message is initiated.

82C200



If a PCX82C200 monitors any deviation of the Error Frame, a new Error Frame will be transmitted. Several consecutive Error Frame's may result in the PCX82C200 becoming error-passive and leaving the network unblocked.

In order to terminate an Error Flag correctly, an error-passive CAN-bus controller requires the bus to be Bus-Idle (see section 8.6.2) for at least three bit periods (if there is a local error at an error-passive receiver). Therefore a CAN-bus should not be 100% permanently loaded.

8.5 Overload Frame

The Overload Frame consists of two fields, the Overload Flag and the Overload Delimiter. There are two conditions in the CAN-protocol which lead to the transmission of an Overload Flag:

- condition 1; receiver circuitry requires more time to process the current data before receiving the next frame (receiver not ready)
- condition 2; detection of a dominant bit during Intermission Field (see section 8.6.1).

The transmission of an Overload Frame may only start:

 condition 1; during the first bit period of an expected Intermission Field condition 2; one bit period after detecting the dominant bit during Intermission Field.

The PCX82C200 will never initiate transmission of a condition 1 Overload Frame and will only react on a transmitted condition 2 Overload Frame, according to the CAN-protocol. No more than two Overload Frames are generated to delay a Data Frame or a Remote Frame. Although the overall form of the Overload Frame corresponds to that of the Error Frame, an Overload Frame does not initiate or require the retransmission of the preceding frame.

8.5.1 OVERLOAD FLAG

The Overload Flag consists of six dominant bits and has a similar format to the Error Flag.

The Overload Flag's form corrupts the fixed form of the Intermission Field. All other PCX82C200's detecting the overload condition also transmit an Overload Flag (condition 2).

8.5.2 OVERLOAD DELIMITER

468

The Overload Delimiter consists of eight recessive bits and takes the same form as the Error Delimiter. After transmission of an Overload Flag, each PCX82C200 monitors the bus-line until it detects a transition from a

82C200

dominant-to-recessive bit level. At this point in time, every PCX82C200 has finished sending its Overload Flag and all PCX82C200's start simultaneously transmitting seven more recessive bits.

8.6 Inter-Frame Space

Data Frames and Remote Frames are separated from preceding frames (all types) by an Inter-Frame Space, consisting of an Intermission Field and a Bus-Idle. Error-passive PCX82C200's also send a Suspend Transmission (see section 8.9.5) after transmission of a message. Overload Frames and Error Frames are not preceded by an Inter-Frame Space.

8.6.1 INTERMISSION FIELD

The Intermission Field consists of three recessive bits. During an Intermission period, no frame transmissions will be started by any PCX82C200. An Intermission is required to have a fixed time period to allow a CAN-controller to execute internal processes prior to the next receive or transmit task.

8.6.2 BUS-IDLE

The Bus-Idle time may be of arbitrary length (minimum 0 bit). The bus is recognized to be free and a CAN-controller having information to transmit may access the bus. The detection of a dominant bit level during Bus-Idle on the bus is interpreted as the Start-Of-Frame.

8.7 Bus organization

Bus organization is based on five basic rules described in the following paragraphs.

8.7.1 Bus access

PCX82C200's only start transmission during the Bus-Idle state. All PCX82C200's synchronize on the leading edge of the Start-Of-Frame (hard synchronization).

8.7.2 ARBITRATION

If two or more PCX82C200's simultaneously start transmitting, the bus access conflict is solved by a bit-wise arbitration process during transmission of the Arbitration Field.

During arbitration every transmitting PCX82C200 compares its transmitted bit level with the monitored bus level. Any PCX82C200 which transmits a recessive bit and monitors a dominant bus level immediately becomes

the receiver of the higher priority message on the bus without corrupting any information on the bus. Each message contains an unique Identifier and a RTR bit describing the type of data within the message.

The Identifier together with the RTR bit implicitly define the message's bus access priority. During arbitration the most significant bit of the Identifier is transmitted first and the RTR bit last. The message with the lowest binary value of the Identifier and RTR bit has the highest priority. A Data Frame has higher priority than a Remote Frame due to its RTR bit having a dominant level.

For every Data Frame there is an unique transmitter. For reasons of compatibility with other CAN-bus controllers, use of the Identifier binary bit pattern ID = 1111111XXXX (X being bits of arbitrary level) is forbidden. The number of available different Identifiers is 2032 (2¹¹ – 2⁴).

8.7.3 CODING/DECODING

The following bit fields are coded using the bit-stuffing technique:

- Start-Of-Frame
- Arbitration Field
- Control Field
- Data Field
- · CRC Sequence.

When a transmitting PCX82C200 detects five consecutive bits of identical polarity to be transmitted, a complementary (stuff) bit is inserted into the transmitted bit-stream.

When a receiving PCX82C200 has monitored five consecutive bits with identical polarity in the received bit streams of the above described bit fields, it automatically deletes the next received (stuff) bit. The level of the deleted stuff bit has to be the complement of the previous bits; otherwise a Stuff Error will be detected and signalled (see section 8.8.2).

The remaining bit fields or frames are of fixed form and are not coded or decoded by the method of bit-stuffing.

The bit-stream in a message is coded according to the Non-Return-to-Zero (NRZ) method, i.e. during a bit period, the bit level is held constant, either recessive or dominant.

82C200

8.7.4 ERROR SIGNALLING

A PCX82C200 which detects an error condition, transmits an Error Flag. Whenever a Bit Error, Stuff Error, Form Error or an Acknowledgement Error is detected, transmission of an Error Flag is started at the next bit. Whenever a CRC Error is detected, transmission of an Error Flag starts at the bit following the Acknowledge Delimiter, unless an Error Flag for another error condition has already started. An Error Flag violates the bit-stuffing law or corrupts the fixed form bit fields. A violation of the bit-stuffing law affects any PCX82C200 which detects the error condition. These devices will also transmit an Error Flag.

An error-passive PCX82C200 (see section 8.9) which detects an error condition, transmits a Passive Error Flag. A Passive Error Flag is not able to interrupt a current message at different PCX82C200's, but this type of Error Flag may be cancelled by other PCX82C200's. After having detected an error condition, an error-passive PCX82C200 will wait for six consecutive bits with identical polarity and when monitoring them, interpret them as an Error Flag.

After transmission of an Error Flag, each PCX82C200 monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. At this point in time, every PCX82C200 has finished transmitting its Error Flag and all PCX82C200's start transmitting seven additional recessive bits (Error Delimiter, see section 8.4.2).

The message format of a Data Frame or Remote Frame is defined in such a way, that all detectable errors can be signalled within the message transmission time and therefore, it is very simple for a PCX82C200 to associate an Error Frame to the corresponding message and to initiate retransmission of the corrupted message.

If a PCX82C200 monitors any deviation of the fixed form of an Error Frame, it transmits a new Error Frame.

8.7.5 OVERLOAD SIGNALLING

Some CAN-controllers (but not the PCX82C200) require to delay the transmission of the next Data Frame or Remote Frame by transmitting one or more Overload Frames. The transmission of an Overload Frame must start during the first bit of an expected Intermission. Transmission of Overload Frames which are reactions on a dominant bit during an expected Intermission Field, start one bit after this event.

Though the format of Overload Frame and Error Frame are identical, they are treated differently. Transmission of an Overload Frame during Intermission Field does not initiate the retransmission of any previous Data Frame or Remote Frame

If a CAN-controller which transmitted an Overload Frame monitors any deviation of its fixed form, it transmits an Error Frame.

8.8 Error detection

The processes described in the following paragraphs are implemented in the PCX82C200 for error detection.

8.8.1 BIT ERROR

A transmitting PCX82C200 monitors the bus on a bit-by-bit basis. If the bit level monitored is different from the transmitted one, a Bit Error is signalled. The exceptions being:

- during the Arbitration Field, a recessive bit can be overwritten by a dominant bit. In this case, the PCX82C200 interprets this as a loss of arbitration
- during the Acknowledge Slot, only the receiving PCX82C200's are able to recognize a Bit Error.

8.8.2 STUFF ERROR

The following bit fields are coded using the bit-stuffing technique:

- Start-Of-Frame
- Arbitration Field
- Control Field
- Data Field
- · CRC Sequence.

There are two possible ways of generating a Stuff Error:

- the disturbance generates more than the allowed five consecutive bits with identical polarity. These errors are detected by all PCX82C200's
- a disturbance falsifies one or more of the five bits preceding the stuff bit. This error situation is not recognized as a Stuff Error by the receivers.
 Therefore, other error detection processes may detect this error condition such as: CRC check, format violation at the receiving PCX82C200's or Bit Error detection by the transmitting PCX82C200.

82C200

8.8.3 CRC ERROR

To ensure the validity of a transmitted message all receivers perform a CRC check. Therefore, in addition to the (destuffed) information digits (Start-Of-Frame up to Data Field), every message includes some control digits (CRC Sequence; generated by the transmitting PCX82C200 of the respective message) used for error detection.

The code used for the PCX82C200 bus controller is a (shortened) BCH code, extended by a parity check and has the following attributes:

- . 127 bits as maximum length of the code
- 112 bits as maximum number of information digits (maximum 83 bits are used by PCX82C200)
- · length of the CRC Sequence amounts to 15 bits
- · Hamming distance d = 6.

As a result, (d-1) random errors are detectable (some exceptions exist).

The CRC Sequence is calculated by the following procedure:

- the destuffed bit stream consisting of Start-Of-Frame up to the Data Field (if present) is interpreted as a polynomial with coefficients of 0 or 1
- this polynomial is divided (modulo-2) by the following generator polynomial:

$$\begin{split} f(X) &= (X^{14} + X^9 + X^8 + X^6 + X^5 + X^4 + X^2 + X + 1) \ (X + 1) \\ &= 1100010110011001 \ binary. \end{split}$$

The remainder of this polynomial division is the CRC Sequence which includes a parity check. Burst errors are detected up to a length of 15 [degree of f(X)]. Multiple errors (number of disturbed bits at least d = 6) are not detected with a residual error probability of 2^{-15} (= 3 x 10^{-5}) by CRC check only.

8.8.4 FORM ERROR

Form Errors result from violation of the fixed form of the following bit fields:

- End-Of-Frame
- Intermission
- Acknowledge Delimiter
- · CRC Delimiter.

During the transmission of these bit fields an error condition is recognized if a dominant bit level instead of a recessive one is detected.

8.8.5 ACKNOWLEDGEMENT ERROR

This is detected by a transmitter whenever it does not monitor a dominant bit during the Acknowledge Slot.

8.8.6 ERROR DETECTION BY AN ERROR FLAG OF ANOTHER PCX82C200

The detection of an error is signalled by transmitting an Error Flag. An Active Error Flag causes a Stuff Error, a Bit Error or a Form Error at all other PCX82C200's.

8.8.7 ERROR DETECTION CAPABILITIES

Errors which occur at all PCX82C200's (global errors) are 100% detected. For local errors, i.e. for errors occurring at some PCX82C200's only, the shortened BCH code, extended by a parity check, has the following error detection capabilities:

- up to five single bit errors are 100% detected, even if they are distributed randomly within the code
- all single bit errors are detected if their total number (within the code) is odd
- the residual error probability of the CRC check amounts to 3 x 10⁻⁵. As an error may be detected not only by CRC check but also by other detection processes described in sections 8.8.1 to 8.8.5, the residual error probability is several magnitudes less than 3 x 10⁻⁵ for undetected errors.

8.9 Error confinement (definitions)

8.9.1 Bus-Off

A PCX82C200 which has too many unsuccessful transmissions, relative to the number of successful transmissions, will enter the Bus-Off state. It remains in this state, neither receiving nor transmitting messages until the Reset Request bit is set LOW (absent) and both Error Counters are set to '0' (see note 1 to Table 5 and section 8.10.3).

8.9.2 ACKNOWLEDGE (ACK)

A PCX82C200 which has received a valid message correctly, indicates this to the transmitter by transmitting a dominant bit level on the bus during the Acknowledge Slot, independent of accepting or rejecting the message.

82C200

8.9.3 ERROR-ACTIVE

An error-active PCX82C200 is in its normal operating state able to receive and to transmit normally and also to transmit an active Error Flag (see section 8.10.3).

8.9.4 ERROR-PASSIVE

An error-passive PCX82C200 may transmit or receive messages normally. In the case of a detected error condition it transmits a Passive Error Flag, instead of an Active Error Flag. Hence the influence on bus activities by an error-passive PCX82C200 (e.g. due to a malfunction) is reduced.

8.9.5 SUSPEND TRANSMISSION

After an error-passive PCX82C200 has transmitted a message, it sends eight recessive bits after the Intermission Field and then checks for Bus-Idle. If during Suspend Transmission another PCX82C200 starts transmitting a message the suspended PCX82C200 will become the receiver of this message; otherwise being in Bus-Idle it may start to transmit a further message.

8.9.6 START-UP

A PCX82C200 which was either switched off or is in the Bus-Off state, must run a start-up routine in order to:

- synchronize with other available PCX82C200's, before starting to transmit. Synchronizing is achieved, when 11 recessive bits, equivalent to Acknowledge Delimiter, End-Of-Frame and Intermission Field, have been detected (Bus-Free)
- wait for other PCX82C200s without passing into the Bus-Off state (due to a missing acknowledge), if there is no other PCX82C200 currently available.

8.10 Aims of error confinement

8.10.1 DISTINCTION OF SHORT AND LONG-LASTING DISTURBANCES

The microcontroller must be informed when there are long-lasting disturbances and when bus activities have returned to normal operation. During long-lasting disturbances, a PCX82C200 enters the Bus-Off state and the microcontroller may use default values.

Minor disturbances of bus activities will not affect a PCX82C200. In particular, a PCX82C200 does not enter the Bus-Off state or inform the microcontroller of a short-lasting bus disturbance. 8.10.2 DETECTION AND LOCALIZATION OF HARDWARE DISTURBANCES AND DEFECTS

The rules for error confinement are defined by the CAN-protocol specification (and implemented in the PCX82C200), in that the PCX82C200, being nearest to the error-locus, reacts with a high probability, the quickest (i.e. becomes error-passive or Bus-Off). hence errors can be localized and their influence on normal bus activities is minimized.

8.10.3 ERROR CONFINEMENT

All PCX82C200's contain a Transmit Error Counter and a Receive Error Counter, which registers errors during the transmission and the reception of messages, respectively.

If a message is transmitted or received correctly, the count is decreased. In the event of an error, the count is increased. The Error Counters have an non-proportional method of counting: an error causes a larger counter increase than a correctly transmitted/received message causes the count to decrease. Over a period of time this may result in an increase in error counts, even if there are fewer corrupted messages than uncorrupted ones. The level of the Error Counters reflect the relative frequency of disturbances. The ratio of increase/decrease depends on the acceptable ratio of invalid/valid messages on the bus and is hardware implemented to eight.

If one of the Error Counters exceeds the Warning Limit of 96 error points, indicating a significant accumulation of error conditions, this is signalled by the PCX82C200 (Error Status, Error Interrupt).

A PCX82C200 operates in the error-active mode until it exceeds 127 error points on one of its Error Counters. At this point it will enter the error-passive state.

A transmit error which exceeds 255 error points results in the PCX82C200 entering the Bus-Off state.

82C200

9 LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage range	4.5	5.5	٧
l _i	input/output current on any pin except from TX0 and TX1	-	±10	mA
I _{ot}	sink current of TX0 and TX1 together (note 1)	-	28	mA
I _{ot}	source current of TX0 and TX1 together (note 1)	_	-20	mA
T _{amb}	operating ambient temperature range:			
	PCA82C200	-40	+125	l∘c
	PCF82C200	-40	+85	°C
T _{stg}	storage temperature range	-65	+150	°C
P _{tot}	total power dissipation (note 2)	-	1	W

Notes

- I_{OT} is allowed in case of a bus failure condition because then the TX-outputs are switched off automatically after a short time (Bus-Off state). During normal operation I_{OT} is a peak current, permitted for t < 100 ms. The average output current must not exceed 10 mA for each TX-output.
- The value is based on the maximum allowable die temperature and the thermal resistance of the package, not on device power consumption.

10 DC CHARACTERISTICS

 $V_{DO} \le 5$ V $\pm 10\%$; $V_{SS} = 0$ V; $T_{amb} = -40$ to +125 °C for the PCA82C200 and $T_{amb} = -40$ to +85 °C for the PCF82C200. All voltages measured with respect to V_{ss} unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Supply					
V _{DD}	supply voltage range		4.5	5.5	V
I _{DD}	supply current: operating	RST = V _{SS} ; f _{CLK} = 16 MHz (note 1)	-	15	mA
l _{sm}	sleep mode	oscillator inactive (note 2)	-	40	μА
Inputs					
V _{IL1}	LOW level input voltage (except XTAL1, RX0 and RX1)		-0.5	0.8	٧
V _{IL2}	XTAL1 LOW level input voltage		-	0.2V _{DD}	V
V _{IH1}	HIGH level input voltage (except XTAL1, RST, RX0 and RX1)		3.2	V _{DD} + 0.5	V
V _{IH2}	XTAL1 HIGH level input voltage		0.7V _{DD}	_	V
V _{IH3}	RST HIGH level input voltage		3.3	V _{DD} + 0.5	V
l _u	input leakage current (except XTAL1, RX0 and RX1)	0.45 V < V _I < V _{DD}	_	±10	μА

82C200

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Outputs					
V _{OL}	LOW level output voltage (except XTAL2, TX0 and TX1)	I _{OL} = 1.6 mA	-	0.45	V
V _{OH1}	HIGH level output voltage (except TX0, TX1, INT and CLK OUT)	I _{OH} = -80 μA	2.4	-	v
V _{OH2}	CLK OUT HIGH level output voltage	I _{OH} = -80 μA	0.8V _{DD}	-	V
CAN input	comparator				
		$V_{DD} = 5 \text{ V} \pm 5\%;$ 1.4 V < V ₁ < V _{DD} - 1.4 V			
V _{DIF}	differential input voltage	note 3	±42	-	mV
V _{HYST}	hysteresis voltage	note 3	12	45	mV
l _i	input current		-	±400	nA
CAN outpu	ut driver				
		$V_{DD} = 5 \text{ V } \pm 5\%$			
V _{OLT}	TX0 and TX1 output voltage LOW	I _o = 1.2 mA (note 3)	_	0.1	v
		l _o = 10 mA	-	1.0	V
V _{OHT}	TX0 and TX1 output voltage HIGH	I _o = 1.2 mA (note 3)	$V_{DD} - 0.1$	-	v
		l _o = 10 mA	V _{DD} - 1.0		V

Notes

- 1. $(AD0-AD7) = ALE = \overline{RD} = \overline{WR} = \overline{CS} = V_{DD}$; $MODE = V_{SS}$; RX0 = 2.7 V; RX1 = 2.3 V; XTAL1 = 0.5 V/ $_{DD} 0.5$ V; all outputs unloaded.
- 2. $(ADO AD7) = ALE = \overline{RD} = \overline{WR} = \overline{INT} = \overline{RST} = \overline{CS} = MODE = RX0 = V_{DD}$; $RX1 = XTAL1 = V_{SS}$; all outputs unloaded.
- 3. Not tested during production.

82C200

11 AC CHARACTERISTICS

 $V_{DD} = 5 \text{ V } \pm 10\%$; $V_{SS} = 0 \text{ V}$; $C_L = 50 \text{ pF}$ (output pins); $T_{amb} = -40 \text{ to } +85/125 \,^{\circ}\text{C}$; unless otherwise specified (note 1)


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
f _{CLK}	oscillator frequency		3	16	MHz
t _{su1}	address set-up to ALE/AS LOW		10	-	ns
t _{HD1}	address hold time		22	-	ns
t _{PW1}	ALE/AS pulse width		35	-	ns
t _{VD1}	RD LOW to valid data output	Intel mode	-	60	ns
t _{VD2}	E HIGH to valid data output	Motorola mode	-	60	ns
t _{DF1}	data float after RD HIGH	Intel mode	10	55	ns
t _{DF2}	data float after E LOW	Motorola mode	10	55	ns
t _{SU2}	input data set-up to WR HIGH	Intel mode	30	-	ns
t _{HD2}	input data hold after WR HIGH	Intel mode	13	-	ns
t ₄₁₄₁	WR HIGH to next ALE HIGH		23	-	ns
t _{LH3}	E LOW to next AS HIGH	Motorola mode	23	-	ns
t _{SU3}	input data set-up to E LOW	Motorola mode	30	-	ns
t _{HD3}	input data hold after E LOW	Motorola mode	25	-	ns
t _{LL1}	ALE LOW to WR LOW	Intel mode	10	-	ns
t _{u2}	ALE LOW to RD LOW	Intel mode	10	-	ns
t _{LH1}	AS LOW to E HIGH	Motorola mode	10	-	ns
t _{SU4}	set-up time of RD/WR to E HIGH	Motorola mode	20	-	ns
t _{PW2}	WR pulse width	Intel mode	170	-	ns
t _{PW3}	RD pulse width	Intel mode	170	-	ns
t _{PW4}	E pulse width	Motorola mode	170	-	ns
t _{L13}	CS LOW to WR LOW	Intel mode	0	1-	ns
t _{1.14}	CS LOW to RD LOW	Intel mode	0	1-	ns
t _{LH2}	CS LOW to E HIGH	Motorola mode	0	-	ns
	rator/output driver				-
t _{sd}	sum of the input and output delays	$V_{DD} = 5 \text{ V} \pm 5\%;$ $V_{DIF} = \pm 42 \text{ mV};$ $1.4 \text{ V} < V_{I} < V_{DD} - 1.4 \text{ mV}$		62	ns


Note

1. AC characteristics are not tested.


82C200


11.1 AC timing diagrams





82C200





Stand-alone CAN-controller

82C200

11.2 Additional AC information

To provide optimum noise immunity under worse case conditions, the chip is powered by three separate pins and grounded by three separate pins, see Fig.12.




Fig.12 Optimized noise immunity block diagram.

12 DEVELOPMENT SUPPORT AND TOOLS 12.1 The PCX82C200 Evaluation Board

Philips offers powerful support during the design and test stages of CAN networks, working closely with customers to develop their systems. The 'Philips Stand-alone CAN-Controller (PSCC) Evaluation Board' is a versatile tool being a ready-to-use hardware and software module, very similar to a real CAN module. Since a 5 V power supply is provided, the board can be used in any vehicle without modification. An RS232 interface allows a terminal or a PC with terminal-emulation software to be connected to the board. The board comprises:

- · a PCX82C200 CAN-bus controller
- a PCA80C552 microcontroller with up to 32K x 8 bits external RAM and EPROM

- a 5 V power supply with protection against car battery disturbances
- · two different physical CAN-bus interfaces (selectable)
- an RS232 interface
- · demonstration hardware
- · a wrap field for customer-specific circuitry.

The software provided with the board supports "learning about CAN" and assists in prototype (e.g. in-vehicle) networks. It provides:

- · demonstration software (automatically-initiated)
- · the menu-driven software comprises:
 - a facility to alter the contents of the PCX82C200 registers
 - a bus monitor to receive messages from the CAN-bus and to display them on a terminal
- a download facility for the user's application software

With these facilities the board is a basis for prototype modules; when using entirely your own software, the board can be used as a custom, debugged and proven hardware module.

12.2 Advanced support

For further development support, Philips subcontractor I+ME offers a complete set of development tools including:

- · a CAN simulator; CAN/Net Sim
- · an emulator; CAN/Net Emu
- · a network analyzer; CAN/Net Anal.

I+ME can be contacted through the following address:

I+ME GmbH Ferdinandstrasse 15 A D-3340 Wolfenbuettel West Germany.

Phone: ++49-5331-72066 Fax: ++49-5331-32455

80C592/83C592/87C592

DESCRIPTION

The 80C592/83C592/87C592 (hereafter referred to generically as the 8XC592) is a stand-alone high-performance microcontroller designed for use in automotive and general industrial applications. In addition to the 80C51 standard features, this device provides a number of dedicated hardware functions for these applications. Three versions of this derivative will be offered:

- 83C592 (ROM version)
- 80C592 (ROMless version)
- 87C592 (EPROM/OTP version)

It combines the functions of the existing 8XC552 and the Philips CAN-Controller PCA82C200 (CAN: Controller Area Network) with the following enhanced features:

- 16K byte Program Memory
- 2 × 256 byte Data Memory
- DMA between CAN Transmit/Receive buffer and internal RAM

The temperature range includes -40°C to $+85^{\circ}\text{C}$ as well as automotive temperature range -40°C to $+125^{\circ}\text{C}$ for the ROM and ROMless version with a maximum clock frequency of 16MHz. The 87C592 has a temperature range of -40°C to $+85^{\circ}\text{C}$.

The main differences to the 8XC552 microcontroller are:


- a Can-controller substitutes the I²C-serial interface
- 16K byte programmable ROM resp. EPROM instead of 8K byte
- additional 256 byte RAM.

The 8XC592 contains a 16k × 8 EPROM (87C592), ROM (83C592) program memory, a volatile 512 × 8 read/write data memory, a Controller Area Network (CAN) controller, six 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, a 10-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and CAN), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC592 memory can be expanded externally using standard TTL compatible memories and logic.

FEATURES

- 80C51 core architecture
- 16k × 8 EPROM (87C592)
- 16k × 8 ROM (83C592)
- ROMless (80C592)
- 512 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- A 10-bit ADC with eight multiplexed analog inputs
- Two 8-bit resolution, pulse width modulation outputs
- 15 interrupt sources with 2 priority levels
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- CAN controller with DMA transfer between internal data RAM and CAN registers
- Up to 1 Mbit/s CAN-Controller with bus failure management facility
- V_{DD}/2 reference voltage
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- Extended temperature ranges (-40 to +125°C)
- OTP package available
- ROM code protection

PIN CONFIGURATION




Pin	Function	Pin	Function
1	P5.0/ADC0	35	V _{SS}
2	V _{DD}	36	P2.0/A08
3	STADC	37	P2.1/A09
4	PWMO	38	P2.2/A10
5	PWM1	39	P2.3/A11
6	EW	40	P2.4/A12
7	P4.0/CMSR0	41	P2.5/A13
8	P4.1/CMRS1	42	P2.6/A14
9	P4.2CMSR2	43	P2.7/A15
10	P4.3/CMSR3	44	PSEN
11	P4.4/CMSR4	45	ALE/PROG
12	P4.5/CMSR5	46	EA/V _{PP}
13	P4.6/CMT0	47	P0.7/AD7
14	P4.7/CMT1	48	P0.6/AD6
15	RST	49	P0.5/AD5
16	P1.0/CT0I/INT2	50	P0.4/AD4
17	P1.1/CT1I/INT3	51	P0.3/AD3
18	P1.2/CT2I/INT4	52	P0.2/AD2
19	P1.3/CT3I/INT5	53	P0.1/AD1
20	P1.4/T2	54	P0.0/AD0
21	P1.5/RT2	55	REF
22	CV _{ss}	56	CRX1
23	P1.6/CTX0	57	CRX0
24	P1.7/CTX1	58	AVref-
25	P3.0/RxD	59	AVref+
26	P3.1TxD	60	AV ₈₈
27	P3.2/INTO	61	AVon
28	P3.3/INT1	62	P5.7/ADC7
29	P3.4/T0	63	P5.6/ADC6
30	P3.5/T1	64	P5.5/ADC5
31	P3.6/WR	65	P5.4/ADC4
32	P3.7/RD	66	P5.3/ADC3
33	XTAL2	67	P5.2/ADC2
34	XTAL1	68	P5.1/ADC1

80C592/83C592/87C592

ORDERING INFORMATION

ROMiess	ROM	EPROM	TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY MHZ	DRAWING NUMBER
P80C592FFA	P83C592FFA	-	-40 to +85, 68-Pin Plastic Leaded Chip Carrier	1.2 to 16	0398
P80C592FHA	P83C592FHA	-	-40 to +125, 68-Pin Plastic Leaded Chip Carrier	1.2 to 16	0398
-	-	P87C592EFL	-40 to +85, 68-Pin Ceramic Leaded Chip Carrier w/Window	3.5 to 16	1240
_	_	P87C592EFA	-40 to +85, 68-Pin Plastic Leaded Chip Carrier	3.5 to 16	0398

BLOCK DIAGRAM



80C592/83C592/87C592

PIN DESCRIPTION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
V _{DD}	2	ı	Digital Power Supply: +5V power supply pin during normal operation, idle and power-down mode.
STADC	3	1	Start ADC Operation: Input starting analog to digital conversion (ADC operation can also be started by software). This pin must not float.
PWMO	4	0	Pulse Width Modulation: Output 0.
PWMT	5	0	Pulse Width Modulation: Output 1.
EW	6	ı	Enable Watchdog Timer: Enable for T3 watchdog timer and disable power-down mode. This pin must not float.
P0.0-P0.7	54-47	I/O	Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s. Port 0 is also used to input the code byte during programming and to output the code byte during verification.
P1.0-P1.7	16-21, 23–24	1/0	Port 1: 8-bit I/O port. Alternate functions include:
	16-19	1	CT0I-CT3I (P1.0-P1.3): Capture timer input signals for timer T2.
	16-19		INT2-INT5 (P1.0-P1.3): External interrupts 2-5.
	20 21		T2 (P1.4): T2 event input. Rising edge triggered. RT2 (P1.5): T2 timer reset signal. Rising edge triggered.
	23	Ö	CTX0 (P1.6): CAN transmitter output 0.
	24	0	CTX1 (P1.7): CAN transmitter output 1. Port 1 is also used to input the lower order address byte during EPROM programming and verification. A0 is on P1.0, etc.
CV _{SS}	22	1	CV _{SS} : CAN transmitter driver ground.
P2.0-P2.7	36-43	I/O	Port 2: 8-bit quasi-bidirectional I/O port. Alternate function: High-order address byte for external memory (A08-A15). Port 2 is also used to input the upper order address during EPROM programming and verification. A8 is on P2.0, A9 on P2.1, through A12 on P2.4.
P3.0-P3.7	25-32	1/0	Port 3: 8-bit quasi-bidirectional I/O port. Alternate functions include:
	25		RxD (P3.0): Serial input port.
	26 27		TxD (P3.1): Serial output port. INTO (P3.2): External interrupt,
	28		INT1 (P3.3): External interrupt.
	29	į	T0 (P3.4): Timer 0 external input.
	30 31		T1 (P3.5): Timer 1 external input.
	32		WR (P3.6): External data memory write strobe. RD (P3.7): External data memory read strobe.
P4.0-P4.7	7-14	1/0	Port 4: 8-bit guasi-bidirectional I/O port. Alternate functions include:
,	7-12	0	CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2.
	13, 14	0	CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2.
P5.0-P5.7	68-62, 1	l	Port 5: 8-bit input port. ADC0-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to ADC.
RST	15	1/0	Reset: Input to reset the 8XC592. It also provides a reset pulse as output when the watchdog timer overflows or after a CAN wakeup from power-down.
XTAL1	34	1	Crystal Pin 1: Input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used.
XTAL2	33	0	Crystal Pin 2: Output of the inverting amplifier that forms the oscillator. Left open-circuit when an external clock is used.
V _{SS}	35	ı	Digital ground.
PSEN	44	0	Program Store Enable: Active-low read strobe to external program memory.
ALE/PROG	45	0	Address Latch Enable: Latches the low byte of the address during accesses to external memory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up. This pin is also the program pulse input (PROG) during EPROM programming.

80C592/83C592/87C592

PIN DESCRIPTION (Continued)

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
EA/V _{PP}	46	I	External Access: When EA is held at TTL level high, during reset the CPU executes out of the internal program ROM provided the program counter is less than 16384. When EA is held at TTL low level, during reset the CPU executes out of external program memory. EA is not allowed to float. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
REF	55	0	REF: AV _{DD} /2 reference voltage output or input, depending on CAN control register bits. If the internal reference is used, then REF should be connected to AV _{SS} through a 10nf (or greater) capacitor.
CRX1	56	1	CRX1: CAN receiver input line 1.
CRXO	57	1	CRX0: CAN receiver input line 0.
AV _{REF} _	58	1	Analog to Digital Conversion Reference Resistor: Low-end.
AV _{REF+}	59	1	Analog to Digital Conversion Reference Resistor: High-end.
AV _{SS}	60	1	Analog Ground (for ADC and CAN receiver)
AV _{DD}	61	1	Analog Power Supply (for ADC and CAN receiver)

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than V_{DD} + 0.5V or V_{SS} - 0.5V, respectively.

The 8XC592 has the same operation as the 8XC552 for all features except the CAN interface and the AuxRAM. Please refer to the 8XC552 section in this data handbook for information on the PWM outputs, A/D converter, Timers 0, 1, or 2, the Watchdog Timer and the UART (SIOO).

INTERNAL DATA MEMORY

The internal Data Memory is divided into three physically separated parts: the 256 byte of Main RAM, the 256 byte of AuxRAM, and

the 128 byte special function area, these can be addressed each in a different way.


- Main RAM 0 to 127 can be addressed directly and indirectly as in the 80C51.
 Address pointers are R0 and R1 of the selected register bank.
- Main RAM 128 to 255 can only be addressed indirectly. Address pointers are R0 and R1 of the selected register bank.
- AuxRAM 0 to 255 is indirectly addressable in the same way as the external Data Memory with MOVX instructions. Address pointers are R0, R1 of the selected register

bank and the DPTR. An access to AuxRAM 0 to 255 will not affect the ports P0, P2, P3.6 and P3.7 during internal program execution.

An access to external Data Memory locations higher than 255 will be performed with the MOVX @DPTR instructions in the same way as in the 80C51 structure, so with P0 and P2 as data/address bus and P3.6 and P.37 as write and read strobe signals. Note that these external Data Memory locations cannot be accessed with R0 or R1 as address pointer.

80C592/83C592/87C592

BLOCK DIAGRAM OF 8XC592 CAN CONTROLLER CIRCUITRY



CAN FUNCTIONAL DESCRIPTION

SIO1, CAN (Controller Area Network)

CAN is the definition of a high performance communication protocol for serial data communication. The 8XC592 on-chip CAN Controller is a full implementation of the CAN-protocol. With the 8XC592, powerful local networks can be built, both for automotive and general industrial environments. This results in a strongly reduced wiring harness and enhanced diagnostic and supervisory capabilities.

Features

- Multi-master architecture
- Bus access priority determined by the message identifier
- 2032 message identifier

- Guaranteed latency time for high priority messages
- Powerful error handling capability
- Data length from 0 up to 8 bytes
- Multicast and broadcast message facility
- Non-destructive bit-wise arbitration
- Non-return-to-zero (NRZ) coding/decoding with bit stuffing
- Programmable transfer rate (up to 1 Mbit/s)
- Programmable output driver configuration
- Suitable for use in a wide range of networks, including the SAE's network classes A, B and C
- DMA providing high-speed on-chip data exchange
- Bus failure management facility
- AV_{DD/2} reference voltage

The CAN Controller meets the following automotive requirements:

- Short message length
- Guaranteed latency time* for urgent messages
- Bus access priority, determined by the message identifier
- · Powerful error handling capability
- Configuration flexibility to allow area network expansion.

NOTE:

The latency time defines the period between the initiation (Transmission Request) and the start of the transmission on the bus. The latency time strongly depends on a large variety of bus-related conditions. In the case of a message being transmitted on the bus and <u>one</u> distortion, the latency time can be up to 149 bit times (worst case). For more information, see the application note on bit timing.

80C592/83C592/87C592

CAN Functional Overview

The 8XC592 includes all hardware modules necessary to implement the transfer layer which represents the kernel of the CAN protocol. Refer to the block diagram (previous page) of the CAN controller portion of the 8XC592.

Interface Special Function Registers The data transfer between the CPU and the

The data transfer between the CPU and th CAN part of the 8XC592 is done via four SFRs:

CANADR (DBH):

to point to a register of the CAN-controller

CANDAT (DAH):

to read or write data

CANCON (D9H):

to read interrupt flags and to write commands

CANSTA (D8H):

to read status information and to write DMA pointer to the

MAIN RAM

Additionally, the DMA-logic allows a highspeed data exchange between the CANcontroller and the MAIN RAM (see section "Handling of the CPU-CAN interface").

Interface Management Logic (IML)

The IML interprets the commands from the CPU, controls the allocation of the message buffers Transmit Buffer (TBF), Receive Buffer 0 (RBF0), and Receive Buffer 1 (RBF1), and

provides interrupts and status information to the CPU.

Transmit Buffer (TBF)

The TBF is an interface between the CPU and the Bit Stream Processor (BSP) and is able to store a complete message. The buffer is written by the CPU and read by the BSP. The TBF is 10 bytes long to hold the Descriptor (2 bytes) and the Data-Field (up to 8 bytes) of the message.

Receive Buffer (RBF0, RBF1)

The RBF is an interface between the BSP and the CPU and stores a message received from the busline. Once filled by BSP and allocated to the CPU by IML, the buffer cannot be used to store subsequently received messages until the CPU has (read and) released the buffer.

To reduce the requirements on the CPU, two receive buffers (RBF0, RBF1) are implemented. While one RBF is allocated to the CPU, the BSP may write to the other one. Both RBF0 and RBF1 are 10 bytes long to hold the Descriptor (2 bytes) and the Data-Field (up to 8 bytes) of the message.

Bit Stream Processor (BSP)

This is a sequencer controlling the data stream between transmit and receive buffers (parallel data) and the busline (serial data). The BSP contains the Acceptance Filter and also controls the TCL and the EML such that the processes of reception, arbitration,

transmission, and error signaling are performed according to the protocol. The BSP provides signals to the IML indicating when a message has got acceptance, when a receive buffer contains a valid message, and also when the transmit butter is no longer required after a successful transmission.

Bit Timing Logic (BTL)

This block monitors the busline using the (built-in) Input Comparator and handles the busline-related bit timing.

The BTL synchronizes on a "recessive" to "dominant" busline transition at the beginning of a message (hard synchronization) and resynchronizes on further transitions during the reception of a message (soft synchronization).

The BTL also provides programmable time segments to compensate for the propagation delay times and phase shifts (e.g., due to oscillator drifts) and to define the sampling time and the number of samples (one or three) to be taken within a bit time.

Transceiver Logic (TCL)

The TCL controls the transmit output driver.

Error Management Logic (EML)

The EML is responsible for the error confinement of the transfer-layer modules. The EML gets error announcements from BSP and then informs the BSP, TCL, and IML about error statistics.

80C592/83C592/87C592

CONTROL SEGMENT AND MESSAGE BUFFER DESCRIPTION

The CAN Controller appears to the CPU as an on chip memory mapped peripheral, guaranteeing the independent operation of both parts.


Address Allocation

The address area of the CAN Controller consists of the Control Segment and the

message buffers. The Control Segment is programmed during an initialization down-load in order to configure communication parameters (e.g., bit timing). The communication over the CAN-bus is also controlled via this segment by the CPU. A message which is to be transmitted, must be written to the Transmit Buffer. After a successful reception the CPU may read the message from the Receive Buffer and then release it for further use.

Control Segment Layout

The exchange of status, control and command signals between the CPU and the CAN Controller is performed in the control segment. The layout of this segment is shown in Figure 1. After an initial down-load, the contents of the registers Acceptance Code, Acceptance Mask, bus Timing 0 and 1 and Output Control should not be changed. These registers may only be accessed when the Reset Request bit in the Control Register is set HIGH (see "Control Register").



80C592/83C592/87C592

Table 1. CAN Registers

DESCRIPTION	ADDRESS	7 (MSB)	6	5	4	3	2	1	0 (LSB)
Control Segment									
Control Register	0	Test Mode	Synch	Reference Active	Overrun Interrupt Enable	Error Interrupt Enable	Transmit Interrupt Enable	Receive Interrupt Enable	Reset Request
Command Register	1	RX0 Active	RX1 Active	Wake-Up Mode	Sleep	Clear Overrun Status	Release Receive Buffer	Abort Trans- mission	Trans- mission Request
Status Register	2	Bus Status	Error Status	Transmit Status	Receive Status	Trans- mission Complete Status	Transmit Buffer Access	Data Overrun	Receive Buffer Status
Interrupt Register	3	reserved	reserved	reserved	Wake-Up Interrupt	Overrun Interrupt	Error Interrupt	Transmit Interrupt	Receive Interrupt
Acceptance Code Register	4	AC.7	AC.6	AC.5	AC.4	AC.3	AC.2	AC.1	AC.0
Acceptance Mask Register	5	AM.7	AM.6	AM.5	AM.4	АМ.З	AM.2	AM.1	AM.0
Bus Timing Register 0	6	SJW.1	SJW.0	BRP.5	BRP.4	BRP.3	BRP.2	BRP.1	BRP.0
Bus Timing Register 1	7	SAM	TSEG2.2	TSEG2.1	TSEG2.0	TSEG1.3	TSEG1.2	TSEG1.1	TSEG1.0
Output Control Register	8	OCTP1	OCTN1	OCPOL1	OCTP0	COTN0	OCPOL0	OCMODE1	OCMODEO
Transmit Buffer									
Identifier	10	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5	ID.4	ID.3
RTR, Data Length Code	11	ID.2	ID.1	ID.0	RTR	DLC.3	DLC.2	DLC.1	DLC.0
Bytes 1–8	12–19	Data	Data	Data	Data	Data	Data	Data	Data
Receive Buffer 0/1								•	
Identifier	20	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5	ID.4	ID.3
RTR, Data Length Code	21	ID.2	ID.1	ID.0	RTR	DLC.3	DLC.2	DLC.1	DLC.0
Bytes 1–8	22–29	Data	Data	Data	Data	Data	Data	Data	Data

80C592/83C592/87C592

Control Register (CR)

The contents of the Control Register are used to change the behavior of the CAN Controller. Control bits may be set or reset by the CPU which uses the Control Register as a read/write memory.

Table 2. Description of the Control Register Bits

CR		ADDRESS 0									
BIT	SYMBOL	NAME	FUNCTION								
CR.0	RR	Reset Request ¹	HIGH (present)	Detection of a Reset Request results in the CAN Controller aborting the current transmission/reception of a message entering the reset state.							
			LOW (absent)	On the HIGH-to-LOW transition of the Reset Request bit, the CAN Controller returns to its normal operating state.							
CR.1	RIE	Receive Interrupt Enable	HIGH (enabled)	When a message has been received without errors, the CAN Controller transmits a Receive Interrupt signal to the CPU.							
			LOW (disabled)	No transmission of the Receive Interrupt signal by the CAN Controller to the CPU.							
CR.2	TIE	Transmit Interrupt Enable	HIGH (enabled)	When a message has been successfully transmitted or the transmit buffer is accessible again, (e.g., after an Abort Transmission command) the CAN Controller transmits a Transmit Interrupt signal to the CPU.							
			LOW (disabled)	No transmission of the Transmit Interrupt signal by the CAN Controller to the CPU.							
CR.3	EIE	Error Interrupt Enable	HIGH (enabled)	If the Error or Bus Status change (see status Register), the CPU receives an Error Interrupt signal.							
	1		LOW (disabled)	The CPU receives no Error Interrupt signal.							
CR.4	OIE	Overrun Interrupt Enable	HIGH (enabled)	If the Data Overrun bit is set (see Status Register), the CPU receives an Overrun Interrupt signal.							
			LOW (disabled)	The CPU receives no Overrun Interrupt signal from the CAN Controller.							
CR.5	RA	Reference Active ²	HIGH (output)	The pin REF is an AV _{DD/2} reference output.							
			LOW (input)	A reference voltage may be input.							
CR.6	S	Synch ²	HIGH (2 edges)	Bus-line transitions from recessive-to-dominant and vice versa are used for resynchronization.							
,			LOW (1 edge)	Only transitions from recessive-to-dominant are used for resynchronization.							
CR.7	_	RESERVED									

- 1. During an external reset (RST = HIGH) or when the Bus Status bit is set HIGH (Bus-Off), the IML forces the Reset Request HIGH (present). During an external reset the CPU cannot set the Reset Request bit LOW (absent). Therefore, after having set the Reset Request bit LOW (absent), the CPU must check this bit to ensure that the external reset pin is not being held HIGH (present). After the Reset Request bit is set LOW (absent) the CAN controller will wait for:
 - one occurance of the Bus-Free signal (11 recessive bits), if the preceding reset (Reset Request = HIGH) has been caused by an external reset or a CPU initiated reset.
 - 128 occurances of Bus-Free, if the preceding reset (Reset Request = HIGH) has been caused by a CAN Controller initiated Bus-Off, before re-entering the Bus-On mode.
 - When Reset Request is set HIGH (present), for whatever reason, the control, command, status and interrupt bits are affected, see Table 3.
 Only, when Reset Request is set HIGH (present) the registers at addresses 4 to 8 are accessible.
- A modification of the bits Reference Active and Synch is only possible with Reset Request = HIGH (present). It is allowed to set these bits
 while Reset Request is changed from HIGH to LOW. After an external reset (pin RST = HIGH) the Reference Active bit is set HIGH (output),
 the Synch bit is undefined.


80C592/83C592/87C592

Table 3. Effects of Setting the Reset Request Bit HIGH (present)

TYPE	BIT	EFFECT
Control	Reference Active	HIGH (output), only after an external reset
Command	RX0 Active / RX1 Active Sleep Clear Overrun Status Release Receive Buffer Abort Transmission Transmission Request	HIGH (RX0=CRX0, RX1=CRX1), only after an external reset LOW (wake-up) HIGH (clear) HIGH (released) LOW (absent) LOW (absent)
Status	Bus Status Error Status Transmit Status Receive Status Transmission Complete Status Transmit Buffer Access Data Overrun Receive Buffer Status	LOW (Bus-On), only after an external reset LOW (no error), only after an external reset LOW (idle) LOW (idle) HIGH (complete) HIGH (released) LOW (absent) LOW (empty)
Interrupt	Overrun Interrupt Transmit Interrupt Receive Interrupt	LOW (reset) LOW (reset) LOW (reset)

Command Register (CMR)

A command bit initiates an action within the transfer layer of the CAN controller. the Command Register appears to the CPU as a read/write memory, except of the bits CMR.0 to CMR.3, which return HIGH if being read.



80C592/83C592/87C592

Table 4. Description of the Command Register Bits

CMR		ADDRESS 1								
BIT	SYMBOL	NAME	VALUE		FUNCTION					
CMR.0	TR	Transmission Request ¹	HIGH (pres	ent)	A message shall be transmitted.					
			LOW (abse	ent)	No action.					
CMR.1	AT	Abort Transmission ²	HIGH (pres	(present) If not already in progress, a pending Transmission Requecancelled.						
			LOW (abse	ent)	No action.					
CMR.2	RRB	Release Receive Buffer ³	HIGH (rele	ased)	The Receive Buffer attached to the CPU is released.					
	İ		LOW (no a	ction)	No action.					
CMR.3	cos	Clear Overrun ⁴	HIGH (clea	ır)	The Data Overrun status bit is set to LOW (see Status Register).					
			LOW (no a	ction)	No action.					
CMR.4	SLP	Sleep ⁵	HIGH (slee	ep)	The CAN Controller enters sleep mode if no CAN interrupt is pending and there is no bus activity.					
	ł		LOW (wake	e up)	The CAN Controller functions normally.					
CMR.5	WUM	Wake-Up Mode ⁶	HIGH (sing	le ended)	The difference of the RX signals to the internal reference voltage $AV_{DD/2}$ is used for wake up.					
	1		LOW (diffe	rential)	The differential signal between RX0 and RX1 is used for wake up.					
CMR.6	RX1A	RX1 Active ⁷	RX0 RX1 Active Active		See Figure 2.					
CMR.7	RX0A	RX0 Active ⁷	1 1		RX0 = CRX0, RX1 = CRX1					
			1	0	$RX0 = CRX0, RX1 = AV_{DD/2}$					
1			0	1	$RX0 = AV_{DD/2}, RX1 = CRX1$					
			0	0	No action.					

- If the Transmission Request bit was set HIGH in a previous command, it cannot be cancelled by setting the Transmission Request bit LOW (absent). Cancellation of the requested transmission may be performed by setting the Abort Transmission bit HIGH (present).
- 2. The Abort Transmission bit is used when the CPU requires the suspension of the previously requested transmission, e.g., to transmit an urgent message. A transmission already in progress is not stopped. In order to see if the original message had been either transmitted successfully or aborted, the Transmission Complete Status bit should be checked, this should be done after the Transmit Buffer Access bit has been set HIGH (released) or a Transmit Interrupt has been generated (see Interrupt Register).
- 3. After reading the contents of the Receive Buffer (RBF0 or RBF1) the CPU must release this buffer by setting Release Receive Buffer bit HIGH (released). This may result in another message becoming immediately available.
- 4. This command bit is used to acknowledge the Data Overrun condition signaled by the Data Overrun status bit. It may be given or set at the same time as a Release Receive Buffer command bit.
- 5. The CAN Controller will enter sleep mode, if the Sleep bit is set HIGH (sleep), there is no bus activity and no interrupt is pending. A CAN Controller will wake up after the Sleep bit is set LOW (wake up) or when there is bus activity. On wake up, a Wake-Up Interrupt (see Interrupt Register) is generated (see "Power Reduction Modes"). A CAN Controller which is sleeping and then awoken by bus activity will not be able to receive this message until it detects a Bus-Free signal. The Sleep bit, if being read, reflects the status of the CAN Controller.
- 6. The Wake-Up Mode bit should be set at the same time as the Sleep bit. The differential wake up mode is useful if both bus wires are fully functioning; it minimizes the probability of wake ups due to noise. The single ended wake up mode is recommended if a wake up must be possible even if one bus wire is already or may become disturbed (See Figure 2).
- The RX0/RX1 Active bits, if being read, reflect the status of the respective switches (See Figure 2). It is recommended to change the switches only during the reset state (Reset Request is HIGH).

80C592/83C592/87C592

Status Register (SR)

The contents of the Status Register reflects the status of the CAN Controller. The Status Register appears to the CPU as a read only memory.

Table 5. Description of the Status Register Bits

SR		ADDRESS 2									
BIT	SYMBOL	NAME	VALUE	FUNCTION							
SR.0	RBS	Receive Buffer Status ¹	HIGH (full)	This bit is set when a new message is available.							
			LOW (empty)	No message has become available since the last Release Receive Buffer command bit was set.							
SR.1	DO	Data Overrun ²	HIGH (overrun)	This bit is set HIGH (overrun) when both Receive Buffers are full and the first byte of another message should be stored.							
			LOW (absent)	No data overrun has occurred since the Clear Overrun command was given.							
SR.2	TBS	Transmit Buffer Access ³	HIGH (released)	The CPU may write a message into the TBF.							
			LOW (locked)	The CPU cannot access the Transmit Buffer. A message is either waiting for transmission or is in the process of being transmitted.							
SR.3	TCS	Transmit Complete Status ³	HIGH (complete)	Last requested transmission has been successfully completed.							
			LOW (incomplete)	Previously requested transmission is not yet completed.							
SR.4	RS	Receive Status ⁴	HIGH (receive)	The CAN Controller is receiving a message.							
			LOW (idle)	No message is received.							
SR.5	TS	Transmit Status ⁴	HIGH (transmit)	The CAN Controller is transmitting a message.							
	1		LOW (idle)	No message is transmitted.							
SR.6	ES	Error Status	HIGH (error)	At least one of the Error Counters has reached the CPU Warning limit.							
			LOW (ok)	Both Error Counters have not reached the warning limit.							
SR.7	BS	Bus Status ⁵	HIGH (Bus-Off)	The CAN Controller is not involved in bus activities.							
			LOW (Bus-On)	The CAN Controller is involved in bus activities.							

- If the command bit Release Receive Buffer is set HIGH (released) by the CPU, the Receive Buffer Status bit is set LOW (empty) by IML.
 When a new message is stored in any of the receive buffers, the Receive Buffer Status bit is set HIGH (full) again.
- 2. If Data Overrun = HIGH (overrun) is detected, the currently received message is dropped. A transmitted message, granted acceptance, is also stored in a Receive Buffer. This occurs because it is not known if the CAN Controller will lose arbitration and so become a receiver of the message. If no Receive Buffer is available, Data Overrun is signaled. However, this transmitted and accepted message does neither cause a Receive Interrupt nor set the Receive Buffer Status bit to HIGH (full). Also, a Data Overrun does not cause the transmission of an Overload Frame.
- 3. If the CPU tries to write to the Transmit Buffer when the Transmit Buffer Access bit is LOW (locked), the written bytes will not be accepted and will be lost without this being signaled. The Transmission Complete Status bit is set LOW (incomplete) whenever the Transmission Request bit is set HIGH (present). If an Abort Transmission command is issued, the Transmit Buffer will be released. If the message, which was requested and then aborted, was not transmitted, the Transmission Complete Status bit will remain LOW.
- 4. If both the Receive Status and Transmit Status bits are LOW (idle) the CAN-bus is idle.
- 5. When the Bus Status bit is set HIGH (Bus-Off), the CAN Controller will set the Reset Request bit HIGH (present). It will stay in this state until the CPU sets the Reset Request bit LOW (absent). Once this is completed, the CAN Controller will wait the minimum protocol-defined time (128 occurrences of the Bus-Free signal) before setting the Bus Status bit LOW (Bus-On), the Error Status bit LOW (ok), and resetting the Error Counters.

80C592/83C592/87C592

Interrupt Register (IR)

The Interrupt Register allows the identification of an interrupt source. When one or more bits of this register are set, a CAN interrupt (SIO1) will be indicated to the CPU. All bits are reset by the CAN Controller after this register is read by the CPU. This register appears to the CPU as a read only memory.

Table 6. Description of the Interrupt Register Bits

IR				ADDRESS 3
BIT	SYMBOL	NAME	VALUE	FUNCTION
IR.0	RI	Receive Interrupt ¹	HIGH (set)	This bit is set when a new message is available in the Receive Buffer and the Receive Interrupt Enable bit is HIGH (enabled).
			LOW (reset)	Receive Interrupt bit is automatically reset by a read access of Interrupt Register by the CPU.
IR.1	TI	Transmit Interrupt	HIGH (set)	This bit is set on a change of the Transmit Buffer Access from LOW to HIGH (released) and Transmit Interrupt Enable is HIGH (enabled).
			LOW (reset)	Transmit Interrupt bit will be reset after a read access of the Interrupt Register by the CPU.
IR.2	EI	Error Interrupt	HIGH (set)	This bit is set on a change of either the Error Status or Bus Status bits (see Status Register) if the Error Interrupt Enable is HIGH (enabled).
			LOW (reset)	The Error Interrupt bit is reset by a read access of the Interrupt Register by the CPU.
IR.3	OI	Overrun Interrupt ²	HIGH (set)	This bit is set HIGH, if both Receive Buffers contain a message and the first byte of another message should be stored (passed acceptance), and the Overrun Interrupt Enable is HIGH (enabled).
			LOW (reset)	Overrun Interrupt bit is reset by a read access of the Interrupt register by the CPU.
IR.4	WUI	Wake-Up Interrupt	HIGH (set)	The Wake-Up Interrupt bit is set HIGH when the sleep mode is left (see Command Register).
			LOW (reset)	Wake-Up Interrupt bit is reset by a read access of the Interrupt Register by the CPU.
IR.5	-	RESERVED		
IR.6	-	RESERVED		
IR.7		RESERVED		

- 1. Receive Interrupt bit (if enabled) and Receive Buffer Status bit (see Status Register) are set at the same time.
- 2. Overrun Interrupt bit (if enabled) and Data Overrun bit (see Command Register) are set at the same time.

80C592/83C592/87C592

Acceptance Code Register (ACR)

The Acceptance Code Register is part of the acceptance filter of the CAN Controller. This register can be accessed (read/write), if the Reset Request bit is set HIGH (present). When a message is received which passes the acceptance test and if there is an empty Receive Buffer, then the respective Descriptor and Data Field (see Figure 1) are sequentially stored in this empty buffer. In the case that there is no empty Receive buffer, the Data Overrun bit is set HIGH (overrun), see Status and Interrupt Register. When the complete message has been correctly received, the following occurs:

- The Receive Buffer Status bit is set HIGH (full)
- If the Receive Interrupt Enable bit is set HIGH (enabled), the receive Interrupt is set HIGH (set).

The Acceptance Code bits (AC.7–AC.0) and the eight most significant bits of the message's Identifier (ID.10–ID.3) must be equal to those bit positions which are marked relevant by the Acceptance Mask bits (AM.7–AM.0). If the following equation is satisfied, acceptance is given:

[(ID.10 . . ID.3) EQUAL (AC.7 . . AC.0)] or $(AM.7 . . AM.0) = 1111 \ 1111_b$

Acceptance Code Register Bits

ACR	ADD	ADDRESS 4								
7	6	5	4	3	2	1	0			
AC.7	AC.6	AC.5	AC.4	AC.3	AC.2	AC.1	AC.0			

During transmission of a message which passes the acceptance test, the message is also written to its own Receive Buffer. If no Receive Buffer is available, Data Overrun is signaled because it is not known at the start of a message whether the CAN Controller will lose arbitration and so become a receiver of the message.

Acceptance Mask Register (AMR)

The Acceptance Mask Register is part of the acceptance filter of the CAN Controller. This register can be accessed (read/write) if the Reset Request bit is set HIGH (present). The

Acceptance Mask Register qualifies which of the corresponding bits of the acceptance code are "relevant" or "don't care" for acceptance filtering.

Acceptance Mask Register Bits

į	AMR	ADD	ADDRESS 5								
1	7	6	6 5 4 3 2 1 0								
ı	AM.7	AM.6	AM.5	AM.4	AM.3	AM.2	AM.1	AM.0			

Description of the Acceptance Mask Register Bits

ACCEPTANCE MASK BIT	VALUE	COMMENTS
AM.7 to AM.0	HIGH (don't care)	This bit position is "don't care" for the acceptance of a message.
	LOW (relevant)	This bit position is "relevant" for acceptance filtering.

Bus Timing Register 0 (BTR 0)

The contents of Bus Timing Register 0 defines the values of the Baud Rate Prescaler (BRP) and the Synchronization Jump Width (SJW). This register can be accessed (read/write) if the Reset Request bit is set HIGH (present).

Bus Timing Register 0 Bits

BTR0	ADDRESS 6						
7	6	5	4	3	2	1	0
SJW.1	SJW.0	BRP.5	BRP.4	BRP.3	BRP.2	BRP.1	BRP.0

Baud Rate Prescaler (BRP)

The period of the system clock t_{SCL} is programmable and determines the individual bit timing. The system clock is calculated using the following equation:

t_{SCL} = 2t_{CLK} (32BRP.5 + 16BRP.4 + 8BRP.3 + 4BRP.2 + 2BRP.1 + BRP.0 +1)

t_{CLK} = time period of the 8XC592 oscillator.

Synchronization Jump Width (SJW)

To compensate for phase shifts between clock oscillators of different bus controllers, any bus controller must resynchronize on any relevant signal edge of the current

transmission. The synchronization jump width defines the maximum number of clock cycles a bit period may be shortened or lengthened by one resynchronization:

 $t_{SJW} = t_{SCL} (2SJW.1 + SJW.0 + 1)$

Bus Timing Register 1 (BTR1)

The contents of Bus Timing Register 1 defines the length of the bit period, the location of the sample point and the number of samples to be taken at each sample point. This register can be accessed (read/write) if the Reset Request bit is set HIGH (present).

Bus Timing Register 1 Bits

BTR1	ADDRESS 7							
7	6		5			4		
SAM	TSEG2.2	2	TSEG2.1			TSEG2.0		
	3		2	1		0		
	TSEG1.3 TS		EG1.2	TSEG	.1	TSEG1.0		

Sampling (SAM)

BIT	VALUE	COMMENTS
SAM	HIGH (3 samples)	3 samples are taken.
	LOW (1 sample)	The bus is sampled once.

SAM = LOW is recommended for high speed buses (SAE class C), while SAM = HIGH is recommended for slow/medium speed buses (class A and B) where filtering of spikes on the bus-line is beneficial (see "Bit Timing Restrictions").

Time Segment 1 (TSEG1) and Time Segment 2 (TSEG2)

TSEG1 and TSEG2 determine the number of clock cycles per bit period and the location of the sample point:

 $t_{TSEG1} = t_{SCL} (8TSEG1.3 + 4TSEG1.2 + 2TSEG.1 + TSEG1.0 + 1)$

 $t_{TSEG2} = t_{SCL} (4TSEG2.2 + 2TSEG2.1 + TSEG2.0 + 1)$

For further information on bus timing see Bus Timing Register 0 and "Bus Timing/ Synchronization".

80C592/83C592/87C592

Output Control Register (OCR)

The Output Control Register allows, under software control, the set-up of different output driver configurations. This register can be accessed (read/write) if the Reset Request bit is set HIGH (present).

Output Control Register Bits

OCR	ADDRESS	ADDRESS 8						
7	6		5 4			3		
OCTP1	OCTN1	o	POL1	OCT	0	OCTN0		
	2	2			0			
	OCPOLO)	ОСМ	DDE1	OCMODEO			

If the CAN Controller is in the sleep mode (Sleep = HIGH) a recessive level is output on the CTX0 and CTX1 pins. If the CAN Controller is in the reset state (Reset Request = HIGH) the output drivers are floating.

Normal Output Mode

In Normal Output Mode the bit sequence (TXD) is sent via CTX0 and CTX1. The

voltage levels on the output driver pins CTX0 and CTX1 depend on both the driver characteristic programmed by OCTPx, OCTNx (float, pull-up, pull-down, push-pull) and the output polarity programmed by OCPOLx (see Figure 3).

Clock Output Mode

For the CTX0 pin this is the same as in Normal Output Mode. However, the data stream to CTX1 is replaced by the transmit clock (TXCLK). The rising edge of the transmit clock (non-inverted) marks the beginning of a bit period. The clock pulse width is t_{SCL}.

Bi-phase Output Mode

In contrast to Normal Output Mode the bit representation is time variant and toggled. If the bus controllers are galvanically decoupled from the bus-line by a transformer, the bit stream is not allowed to contain a DC component. This is achieved by the following

scheme. During recessive bits all outputs are de-activated (floating). Dominant bits are sent alternatingly on CTXO and CTX1, i.e., the first dominant bit is sent on CTX0, the second is sent on CTX1, and the third one is sent on CTX0 again, etc.

Test Output Mode

For the CTX0 pin this is the same as in Normal Output Mode. To measure the delay time of the transmitter and receiver this mode connects the output of the input comparator (COMP OUT) with the input of the output driver CTX1. This mode is used for production testing only.

The following two tables, Table 7 and Table 8, show the relationship between the bits of the Output Control Register and the two serial output pins CTX0 and CTX1 of the 8XC592 – CAN Controller, connected to the serial bus (see Block Diagram, page 483).




Table 7. Description of the Output Mode Bits

OCMODE1	OCMODE0	DESCRIPTION
1	0	Normal output Mode; CTX0, CTX1: bit sequence (TXD; note 1)
1	1	Clock output Mode; CTX0: bit sequence, CTX1: bus clock (TXCLK)
0	0	Bi-phase output Mode
0	1	Test output Mode; CTX0: bit sequence, CTX1: COMP OUT

^{1.} TXD is the data bit to be transmitted.

80C592/83C592/87C592

Table 8. Output Pin Set-Up

DRIVE	OCTPx	OCTNx	OCPOLx	TXD	TPx	TNx	CTXx
Float	0	0	0	0	Off	Off	float
	0	0	0	1	Off	Off	float
	0	0	1	0	Off	Off	float
	0	0	1	1	Off	Off	float
Pull-down	0	1	0	0	Off	On	LOW
	0	1	0	1	Off	Off	float
	0	1	1	0	Off	Off	float
	0	1	1	1	Off	On	LOW
Pull-up	1	0	0	0	Off	Off	float
	1	0	0	1	On	Off	HIGH
	1	0	1	0	On	Off	HIGH
	1	0	1	1	Off	Off	float
Push/Pull	1	1	0	0	Off	On	LOW
	1	1	0	1	On	Off	HIGH
	1	1	1	0	On	Off	HIGH
	1	1	1	1	Off	On	LOW

NOTES:

- 1. TPx is the on-chip output transistor x, connected to V_{DD} ; x = 0 or 1.
- 2. TNx is the on-chip output transistor x, connected to CV_{SS} ; x = 0 or 1.
- CTXx is the serial output level on CTX0 or CTX1. It is required that the output level on the CAN bus is dominant with TXD = 0 and recessive with TXD = 1.

TRANSMIT BUFFER LAYOUT

The global layout of the Transmit Buffer is shown in Figure 1. This buffer serves to store a message from the CPU to be transmitted by the CAN Controller. It is subdivided into Descriptor and Data Field, the Transmit Buffer can be written to and read from by the CPU.

DESCRIPTOR

Descriptor Byte 1 (DSCR1)

DSCR1	ADDRESS 10						
7	6	5	4	3	2	1	0
ID.10	ID.9	ID.8	ID.7	ID.6	ID.5	ID.4	ID.3

Descriptor Byte 2 (DSCR2)

DSCR2	ADDRESS 11						
7	6	5	4	3	2	1	0
ID.2	ID.1	ID.0	RTR	DLC.3	DLC.2	DLC.1	DLC.0

Identifier (ID)

The Identifier consists of 11 bits (ID.10 to ID.0) ID.10 is the most significant bit, which is transmitted first on the bus during the arbitration process, the Identifier acts as the

message's name, used in a receiver for acceptance filtering, and also determines the bus access priority during the arbitration process. The lower the binary value of the Identifier, the higher the priority. this is due to the larger number of leading dominant bits during arbitration.

Remote Transmission Request Bit (RTR)

Description of the RTR Bit

BIT	VALUE	COMMENTS
RTR	HIGH (remote)	Remote Frame will be transmitted by the CAN Controller.
	LOW (data)	Data Frame will be transmitted by the CAN Controller.

Data Length Code (DLC)

The number of bytes (Data Byte Count) in the Data Field of a message is coded by the Data Length Code. at the start of a Remote Frame transmission, the Data Length Code is not considered due to the RTR bit being HIGH (remote). This forces the number of

transmitted/received data bytes to be 0. Nevertheless, the Data Length code must be specified correctly to avoid bus errors, if two CAN-controllers start a Remote Frame transmission simultaneously.

The range of the Data Byte Count is 0 to 8 bytes and coded as follows:

Data Byte Count = 8DLC.3 + 4DLC.2 + 2DLC.1 + DLC.0

For reasons of compatibility, no Data Byte Counts other than 0,1,2,... and 8 should be used.

Data Field

The number of transferred data bytes is determined by the Data Length Code, the first bit transmitted is the most significant bit of data byte 1 at address 12.

RECEIVE BUFFER LAYOUT

The layout of the Receive Buffer and the individual bytes correspond to the definitions given for the Transmit Buffer layout, except that the addresses start at 20 instead of 10 (see Figure 1).

80C592/83C592/87C592

Table 9. The Special Function Registers Between CPU and CAN

			MSB					,		LSB
SFR	ADR	ACS	7	6	5	4	3	2	1	0
CANADR	D8h	RW	DMA	reserved ³	Auto Inc	CANA4	CANA3	CANA2	CANA1	CANAO
CANDAT	DAh	RW	CAND7	CAND6	CAND5	CAND4	CAND3	CAND2	CAND1	CANDO
CANCON ¹	D9h	R	reserved ³	reserved ³	reserved ³	Wake Up Interrupt	Overrun Interrupt	Error Interrupt	Transmit Interrupt	Receive Interrupt
		w	RX0 Active	RX1 Active	Wake Up Mode	Sleep	Clear Overrun	Release RxBuf	Abort Transm	Transm Request
CANSTA ^{1,2}	D8h	R	Bus Status	Error Status	Transmit Status	Receive Status	TxComp1 Status	TxBuf Access	Data Overrun	RxBuf Status
		W	RAMA7	RAMA6	RAMA5	RAMA4	RAMA3	RAMA2	RAMA1	RAMAO

NOTES:

- 1. Do not use a RMW instruction.
- 2. The bit addresses of CANSTA (7:0) are DFH . . D8H.
- 3. Reserved bits are read as HIGH.

HANDLING OF THE CPU-CAN INTERFACE

Via the four special registers CANADR, CANDAT, CANCON and CANSTA, the CPU has access to the CAN Controller and also to the DAM-logic. Note that CANCON and CANSTA have different meanings for a read and write access.

CANADR

The five least significant bits CANADR.4 down to CANADR.0 (CANA4... CANAO) define the address of one of the CAN Controller internal registers to be accessed via CANDAT. For instance, after an external hardware (e.g., power-on) reset CANADR contains the value 64h, and hence the CPU accesses (read/write) the Acceptance Code register of the CAN Controller, via the Special Function Register CANDAT. CANADR also controls the auto address increment mode via bit CANADR.5 (Autolnc) and the DMA-logic via bit CANADR.7 (DMA). CANADR is implemented as a read/write register.

CANDAT

The Special Function Register CANDAT appears as a port to the CAN Controller's internal register (memory location) being selected by CANADR. Reading or writing CANDAT is effectively an access to that CAN Controller internal register, which is selected by CANADR. CANDAT is implemented as a read/write register.

CANCON

When reading CANCON the Interrupt Register of the CAN Controller is accessed, while writing to CANCON means an access to the Command Register. CANCON is implemented as a read/write register.

CANSTA

Reading CANSTA is an access to the Status Register of the CAN Controller. Writing to CANSTA sets the address of the on-chip Main RAM (internal data memory) for a subsequent DMA transfer. CANSTA is implemented as a bit-addressable read/write register.

Auto Address Increment

With the auto address increment mode a fast stack-like reading and writing of CAN Controller internal registers is provided. If the bit CANADR.5 (AutoInc) is high, the content of CANADR is incremented automatically after any read or write access to CANDAT. For instance, loading a message into the Transmit Buffer can be done by writing 2AH into CANADR and then moving byte by byte of the message to CANDAT.

Incrementing CANADR beyond xx111111_b resets the bit CANADR.5 (AutoInc) automatically (CANADR = xx000000_b).

High Speed DMA

The DMA-logic allows to transfer a complete message (up to 10 bytes) between CAN Controller and Main RAM in 2 instruction cycles at maximum; up to 4 bytes are transferred in 1 instruction cycle. The performance of the CPU is strongly enhanced because this very fast transfer is don in the background. A DMA transfer is achieved by first writing the RAM address (0 ... FFH) into CANSTA and then setting the TX- or RX-Buffer address in CANADR and the bit

CANADR.7 (DMA) simultaneously; the RAM address points to the location of the first byte to be transferred. Setting the DMA bit causes an automatic evaluation of the Data Length Code and then the transfer; for a TX-DMA transfer the Data Length Code is expected at the location "RAM address + 1".


In order to program a TX-DMA transfer, the value 8AH (address 10) has to be written into CANADR. Then a complete message, consisting of the 2-byte Descriptor and the Data Field (0 . . . 8 bytes), starting at location "RAM address" is transferred to the TX-Buffer.

The RX-DMA transfer is very versatile. By writing a value in the range of 94H (address 20) up to 9DH (address 29) of CANADR the whole or a part of the received message, starting at the specified address, is transferred to the internal data memory. This allows e.g. to transfer the bytes of the Data Field only.

After a successful DMA transfer the DMA-(and Auto Inc-) bit is reset.

During a DMA transfer the CPU can process the next instruction. However, an access to the data memory, CANADR, CANDAT, CANCON or CANSTA is not allowed. After having set the DMA-bit, every interrupt is disabled until the end of the transfer. Note, that disadvantageous programming may lead to an interrupt response time of at most 10 instruction cycles. The shortest interrupt response time is achieved by using a 2-cycle instructions directly after setting the DMA-bit. During the reset state (bit Reset Request is HIGH) a DMA transfer is not possible.

80C592/83C592/87C592



BUS TIMING / SYNCHRONIZATION

The Bus Timing Logic (BTL) monitors the serial bus-line via the on-chip input comparator and performs the following functions:

- · Monitors the serial bus-line level
- Adjusts the sample point, within a bit period (programmable)
- Samples the bus-line level using majority logic (programmable, 1 or 3 samples)
- Synchronization to the bit stream:
- Hard synchronization at the start of a message
- Resynchronization during transfer of a message

The configuration of the BTL is performed during the initialization of the CAN Controller. The BTL uses the following three registers:

- · Control register (Synch)
- Bus Timing Register 0
- . Bus Timing Register 1

Bit Timing

A bit period is built up from a number of system clock cycles (t_{SCL}) (see "Bus Timing Register 0"). One bit period is the result of the addition of the programmable segments TSEG1 and TSEG2 and the general segment SYNCSEG

Synchronization Segment (SYNCSEG)

The incoming edge of a bit is expected during this state; this state corresponds to one system clock cycle (1 \times t_{SCL}).

Time Segment 1 (TSEG1)

This segment determines the location of the sampling point within a bit period, which is at the end of TSEG1. TSEG1 is programmable from 1 to 16 system clock cycles.

The correct location of the sample point is essential for the correct functioning of a transmission. The following points must be taken into consideration:

- A Start-Of-Frame causes all CAN
 Controllers to perform a "hard
 synchronization" on the first recessive-todominant edge. During arbitration,
 however, several CAN Controllers may
 simultaneously transmit. Therefore it may
 require twice the sum of bus-line, input
 comparator and the output driver delay
 times until the bus is stable. This is the
 propagation delay time.
- To avoid sampling at an incorrect position, it is necessary to include an additional synchronization buffer on both sides of the sample point. The main reasons for incorrect sampling are:
 - Incorrect synchronization due to spikes on the bus-line;

- Slight variations in the oscillator frequency of each CAN Controller in the network, which results in a phase error.
- Time Segment 1 consists of the segment for compensation of propagation delays and the synchronization buffer segment directly before the sample point (see Figure 4).

Time Segment 2 (TSEG2)

This time segment provides:

- Additional time at the sample point for calculation of the subsequent bit levels (e.g., arbitration);
- Synchronization buffer segment directly after the sample point.

TSEG2 is programmable from 1 to 8 system clock cycles.

Synchronization Jump Width (SJW)

SJW defines the maximum number of clock cycles (tsc.) a period may be reduced or increased by one resynchronization. SJW is programmable from 1 to 4 system clock cycles.

80C592/83C592/87C592

Propagation Delay Time (tpROP)

The propagation delay time is calculated by summing the maximum propagation delay times of the physical bus, the input comparator and the output driver. The resulting sum is multiplied by 2 and then rounded up to the nearest multiple of tsci.

t_{PROP} = 2 × (physical bus delay

- + input comparator delay
- + output driver delay)

Bit Timing Restrictions

Restrictions on the configuration of the bit timing are based on internal processing. The restrictions are:

- t_{TSEG2} ≥ 2t_{SCL}
- t_{TSEG2} ≥ t_{SJW}
- t_{TSEG1} ≥ t_{TSEG2}
- t_{TSEG1} ≥ t_{SJW} + t_{PROP}

The three sample mode (SAM = 1) has the effect of introducing a delay of one system clock cycle on the bus-line. This must be taken into account for the correct calculation of TSEG1 and TSEG2:

- t_{TSEG1} ≥ t_{SJW} + t_{PROP} + 2t_{SCL}
- t_{TSEG2} ≥ 3t_{SCL}

Synchronization

Synchronization is performed by a state machine which compares the incoming edge with its actual bit timing and adapts the bit timing by hard synchronization or resynchronization.

Hard Synchronization

This type of synchronization occurs only at the beginning of a message. The CAN

Controller synchronizes on the first incoming recessive-to-dominant edge of a message (being the leading edge of a message's Start-Of-Frame bit).

Resynchronization

Resynchronization occurs during the transmission of a message's bit stream to compensate for:

- Variations in individual CAN Controller oscillator frequencies;
- Changes introduced by switching from one transmitter to another (e.g., during arbitration).

As a result of resynchronization, either t_{TSEG1} may be increased by up to a maximum of t_{SJW} . or t_{TSEG2} may be decreased by up to a maximum of t_{SJW} :

- $t_{TSEG1} \le t_{SCL} [(TSEG1 + 1) + (SJW + 1)]$
- t_{TSEG2} ≥ t_{SCL} [(TSEG2 + 1) (SJW + 1)]

NOTE: TSEG1, TSEG2 and SJW are the programmed numerical values.

The phase error (e) of an edge is given by the position of the edge relative to SYNCSEG, measured in system clock cycles (t_{SCL}). The value of the phase error is defined as:

- e = 0, if the edge occurs within SYNCSEG
- e > 0, if the edge occurs within TSEG1
- e < 0, if the edge occurs within TSEG2.

The effect of resynchronization is:

 The same as that of a hard synchronization, if the magnitude of the phase error (e) is less or equal to the programmed value of t_{SJW};

- To increase a bit period by the amount of t_{S.IW}, if the phase error is positive and the magnitude of the phase error is larger than t_{S.IW};
- To decrease a bit period by the amount of ts_Jw, if the phase error is negative and the magnitude of the phase error is larger than

Synchronization Rules

The synchronization rules are as follows:

- Only one synchronization within one bit time used.
- An edge is used for synchronization only if the value detected at the previous sample point differs from the bus value immediately after the edge.
- Hard synchronization is performed whenever there is a recessive-to-dominant edge during Bus-Idle.
- All other edges (recessive-to-dominant and optionally dominant-to-recessive edges if the Synch bit is set HIGH) which are candidates for resynchronization will be used with the following exception:
- A transmitting CAN Controller will not perform a resynchronization as a result of a recessive-to-dominant edge with positive phase error, if only these edges are used for resynchronization. this ensures that the delay times of the output driver and input comparator do not cause a permanent increase in the bit time.

80C592/83C592/87C592

CAN-PROTOCOL DESCRIPTION

Frame Types

The 8XC592's CAN Controller supports the four different CAN protocol frame types for communication:

- Data Frame, to transfer data
- · Remote Frame, request for data
- Error Frame, globally signals a (locally) detected error condition
- Overload Frame, to extend delay time of subsequent frames (an Overload Frame is not initiated by the 8XC592 CAN Controller.

Bit Representation

There are two logical bit representations used in the CAN protocol:

- A recessive bit on the bus-line appears only if all connected CAN Controllers send a recessive bit at that moment
- Dominant bits always overwrite recessive bits, i.e., the resulting bit level on the bus-line is dominant.

Data Frame

A Data Frame carries data from a transmitting CAN Controller to one or more receiving ones. A Data Fram is composed of seven different bit-fields:

- Start-Of-Frame
- Arbitration Field
- Control Field
- Data Field (may have a length of zero)
- CRC Field
- Acknowledge Field
- End-Of-Frame

Start-of-Frame Bit

Signals the start of a Data Frame or Remote Frame. It consists of a single dominant bit used for hard synchronization of a CAN Controller in receive mode.

Arbitration Field

Consists of the message Identifier and the RTR bit. In the case of simultaneous message transmissions by two or more CAN Controllers the bus access conflict is solved by bit-wise arbitration, which is active during the transmission of the Arbitration Field.

Identifie

This 11-bit field is used to provide information about the message, as well as the bus access priority. It is transmitted in the order ID.10 to ID.0 (LSB). The situation that the seven most significant bits (ID.10 to ID.4) are all recessive must not occur.

An Identifier does not define which particular CAN Controller will receive the frame because a CAN-based communication network does not differentiate between a point-to-point, multicast or broadcast communication.

RTR Bit

A CAN Controller, acting as a receiver for certain information may initiate the transmission of the respective data by transmitting a Remote Frame to the network, addressing the data source via the Identifier and setting the RTR bit HIGH (remote; recessive bus level). If the data source simultaneously transmits a Data Frame containing the requested data, it uses the same Identifier. No bus access conflict occurs due to the RTR bit being set LOW (data; dominant bus level) in the Data Frame.

Control Field


This field consists of six bits. It includes two reserved bits (for future expansions of the CAN protocol), transmitted with a dominant bus level, and is followed by the Data Length Code (4 bits). The number of bytes (destuffed; number of data bytes to be transmitted/received) in the Data Field is indicated by the Data Length Code. Admissible values of the Data Length Code, and hence the number of bytes in the (destuffed) Data Field, are (0,1,...,8). A logic 0 (logic 1) in the Data Length Code is transmitted as dominant (recessive) bus level, respectively.

Data Field

The data, stored within the Data Field of the transmit buffer, are transmitted according to the Data Length Code. Conversely, data of a received Data Frame will be stored in the Data Field of a Receive Buffer. The Data Field can contain from 0 up to 8 bytes. The most significant bit of the first data byte (lowest address) is transmitted/received first.

Cyclic Redundancy Code Field (CRC)

The CRC Field consists of the CRC Sequence (15 bits) and the CRC Delimiter (1 recessive bit). The Cyclic Redundancy Code (CRC) encloses the destuffed bit stream of the Start-of-Frame, Arbitration Field, Control Field, Data Field and CRC Sequence. The most significant bit of the CRC Sequence is transmitted/received first. This frame check sequence, implemented in the CAN Controller is derived from a cyclic redundancy code best suited for frames with a total bit count of less than 127 bits, CRC Error detection. With Start-of-Frame (dominant bit) included in the code word, any rotation of the code word can be detected by the absence of the CRC Delimiter (recessive bit).



80C592/83C592/87C592

Acknowledge Field (ACK)

The Acknowledge Field consists of two bits, the Acknowledge Slot and the Acknowledge Delimiter, which are transmitted with a recessive level by the transmitter of the Data Frame. All CAN Controllers having received the matching CRC Sequence, report this by overwriting the transmitter's recessive bit in the Acknowledge Slot with a dominant bit. Thereby a transmitter, still monitoring the bus level recognizes that at least one receiver within the network has received a complete and correct message (i.e., no error was found). The Acknowledge Delimiter (recessive bit) is the second bit of the Acknowledge Field. As a result, the Acknowledge Slot is surrounded by two recessive bits: the CRC Delimiter and the Acknowledge Delimiter.

All nodes within a CAN network may use all the information coming to the network by all CAN Controllers (shared memory concept). Therefore, acknowledgement and error handling are defined to provide all information in a consistent way throughout this shared memory. Hence, there is no reason to discriminate different receivers of a message in the acknowledge field. If a node is disconnected from the network due to bus failure, this particular node is no longer part of the shared memory. To identify a "lost node" additional and application specific precautions are required.

End-Of-Frame

Each Data Frame or Remote Frame is delimited by the End-of-Frame bit sequence which consists of seven recessive bits (exceeds the bit stuff width by two bits). Using this method a receiver detects the end of a frame independent of a previous transmission error because the receiver expects all bits up to the end of the CRC Sequence to be coded by the method of bit-stuffing. The bit-stuffing logic is deactivated during the End-of-Frame sequence.

Remote Frame

A CAN Controller acting as a receiver for certain information may initiate the transmission of the respective data by transmitting a Remote Frame to the network, addressing the data source via the Identifier and setting the RTR bit HIGH (remote; recessive bus level). The Remote Frame is similar to the Data Frame with the following exceptions:

- · RTR bit is set HIGH
- · Data Length Code is ignored
- · No Data Field contained

Note that the value of the Data Length Code should be the one of the corresponding Data Frame, although it is ignored for a Remote

A Remote Frame is composed of six different bit fields:

- · Start-of-Frame
- Arbitration Field
- Control Field
- CBC Field
- Acknowledge Field
- End-of-Frame

Error Frame

The Error Frame consists of two different fields. The first field is accomplished by the superimposing of Error Flags contributed from different CAN Controllers.

The second field is the Error Delimiter.

Error Flag

There are two forms of an Error Flag:

- Active Error Flag, consists of six consecutive dominant bits
- Passive Error Flag, consists of six consecutive recessive bits unless it is overwritten by dominant bits from other CAN Controllers.

An error-active CAN Controller detecting an error condition signals this by transmission of


an Active Error Flag. This Error Flag's form violates the bit-stuffing rule applied to all fields, from Start-of-Frame to CRC Delimiter, or destroys the fixed form of the fields Acknowledge Field or End-of-Frame. Consequently, all other CAN Controllers detect an error condition and start transmission of an Error Flag. Therefore the sequence of dominant bits, which can be monitored on the bus, results from a superposition of different Error Flags transmitted by individual CAN Controllers. The total length of this sequence varies between six (minimum) and twelve (maximum) bits.

An error-passive CAN Controller detecting an error condition tries to signal this by transmission of a Passive Error Flag. The error-passive CAN Controller waits for six consecutive bits with identical polarity, beginning at the start of the Passive Error Flag. The Passive Error Flag is complete when these six identical bits have been detected

Error Delimiter

The Error Delimiter consists of eight recessive bits and has the same format as the Overload Delimiter. After transmission of an Error Flag, each CAN Controller monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. At this point in time, every CAN Controller has finished sending its Error Flag and has additionally sent the first out of the 8 recessive bits of the Error Delimiter. Afterwards all CAN Controllers transmit the remaining recessive bits. After this event and an Intermission Field all error-active CAN Controllers within the network can start a transmission simultaneously.

If a detected error is signaled during transmission of a Data Frame or Remote Frame, the current message is spoiled and a retransmission of the message is initiated.



80C592/83C592/87C592

If a CAN Controller monitors any deviation of the Error Frame, a new Error Frame will be transmitted. Several consecutive Error Frames may result in the CAN Controller becoming error-passive and leaving the network unblocked.

In order to terminate an Error Flag correctly, an error-passive CAN Controller requires the bus to be Bus-Idle for at least three bit periods (if there is a local error at an error-passive-receiver). Therefore a CAN bus should not be permanently loaded.

Overload Frame

The Overload Frame consists of two fields, the Overload Flag and the Overload Delimiter. There are two conditions in the CAN protocol which lead to the transmission of an Overload Flag:

- Condition 1; receiver circuitry requires more time to process the current data before receiving the next frame (receiver not ready)
- Condition 2; detection of a dominant bit during Intermission Field.

The transmission of an Overload Frame may only start:

- Condition 1; during the first bit period of an expected Intermission Field
- Condition 2; one bit period after detecting the dominant bit during Intermission Field

The 8XC592's on chip CAN Controller will never initiate transmission of a condition 1-Overload Frame and will only react on a transmitted condition 2 Overload Frame, according to the CAN protocol. No more than two Overload Frames are generated to delay a Data Frame or a Remote Frame. Although the overall from of the Overload Frame corresponds to that of the Error Frame, an Overload Frame does not initiate or require the retransmission of the preceding frame.

Overload Flag

The Overload Flag consists of six dominant bits and has a similar format to the Error Flag.

The Overload Flag's form corrupts the fixed form of the Internission Field. All other CAN Controllers detecting the overload condition also transmit an Overload Flag (condition 2).

Overload Delimiter

The Overload Delimiter consists of eight recessive bits and takes the same form as the Error Delimiter. After transmission of an Overload Flag, each CAN Controller monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. At this point in time, every CAN Controller has finished sending its Overload Flag and all CAN

Controllers start simultaneously transmitting seven more recessive bits.

Inter-Frame Space

Data Frames and Remote Frames are separated from preceding frames (all types) by an Inter-Frame Space, consisting of an Intermission Field and a Bus-Idle.

Error-passive CAN Controllers also send a Suspend Transmission after transmission of a message. Overload Frames and Error Frames are not preceded by an Inter-Frame Space.

Intermission Field

The Intermission Field consists of three recessive bits. During an Intermission period, no frame transmissions will be started by the 8XC592's on chip CAN Controller. An Intermission is required to have a fixed time period to allow a CAN Controller to execute internal processes prior to the next receive or transmit task.

Bus-Idle

The Bus-Idle time may be of arbitrary length (minimum 0 bit). The bus is recognized to be free and a CAN Controller having information to transmit may access the bus. The detection of a dominant bit level during Bus-Idle on the bus is interpreted as the Start-of-Frame.

Bus Organization

Bus organization is based on five basic rules described in the following paragraphs.

Bus Access

CAN Controllers only start transmission during the Bus-Idle state. All CAN Controllers synchronize on the leading edge of the Start-of-Frame (hard synchronization).

Arbitration

If two or more CAN Controllers simultaneously start transmitting, the bus access conflict is solved by a bit-wise arbitration process during transmission of the Arbitration Field.

During arbitration every transmitting CAN Controller compares its transmitted bit level with the monitored bus level. Any CAN Controller which transmits a recessive bit and monitors a dominant bus level immediately becomes the receiver of the higher-priority message on the bus without corrupting any information on the bus. Each message contains an unique Identifier and a RTR bit describing the type of data within the message. The Identifier together with the RTR bit implicitly define the message's bus access priority. During arbitration the most significant bit of the Identifier is transmitted

first and the RTR bit last. The message with the lowest binary value of the Identifier and RTR bit has the highest priority. A Data Frame has higher priority than a Remote Frame due to its RTR bit having a dominant level

For every Data Frame there is an unique transmitter. For reasons of compatibility with other CAN-bus controllers, use of the Identifier bit pattern ID = 11111111XXXX_b (X being bits of arbitrary level) is forbidden.

The number of available different Identifiers is $2032 (2^{11} - 2^4)$.

Coding / Decoding

The following bit fields are coded using the bit-stuffing technique:

- Start-of-Frame
- Arbitration Field
- Control Field
- Data Field
- CRC Sequence

When a transmitting CAN Controller detects five consecutive bits of identical polarity to be transmitted, a complementary (stuff) bit is inserted into the transmitted bit-stream.

When a receiving CAN Controller has monitored five consecutive bits with identical polarity in the received bit streams of the above described bit fields, it automatically deletes the next received (stuff) bit. The level of the deleted stuff bit has to be the complement of the previous bits; otherwise a Stuff Error will be detected and signaled.

The remaining bit fields or frames are of fixed form and are not coded or decoded by the method of bit-stuffing.

The bit-stream in a message is coded according to the Non-Return-to-Zero (NRZ) method, i.e., during a bit period, the bit level is held constant, either recessive or dominant.

Error Signaling

A CAN Controller which detects an error condition, transmits an Error Flag. Whenever a Bit Error, Stuff Error, Form Error or an Acknowledgement Error is detected, transmission of an Error Flag is started at the next bit. Whenever a CRC Error is detected, transmission of an Error Flag starts at the bit following the Acknowledge Delimiter, unless an Error Flag for another error condition has already started. An Error Flag violates the bit-stuffing or corrupts the fixed form bit fields. A violation of the bit-stuffing law affects any CAN Controller which detects the error condition. These devices will also transmit an Error Flag.

80C592/83C592/87C592

An error-passive CAN Controller which detects an error condition, transmits a Passive Error Flag. A Passive Error Flag is not able to interrupt a current message at different CAN Controllers but this type of Error Flag may be ignored (overwritten) by other CAN Controllers. After having detected an error condition, an error-passive CAN Controller will wait for six consecutive bits with identical polarity and when monitoring them, interpret them as an Error Flag.

After transmission of an Error Flag, each CAN Controller monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. At this point in time, every CAN Controller has finished transmitting its Error Flag and all CAN Controllers start transmitting seven additional recessive bits.

The message format of a Data Frame or Remote Frame is defined in such a way that all detectable errors can be signaled within the message transmission time and therefore it is very simple for the CAN Controllers to associate an Error Frame to the corresponding message and to initiate retransmission of the corrupted message.

If a CAN Controller monitors any deviation of the fixed form of an Error Frame, it transmits a new Error Frame.

Overload Signaling

Some CAN Controllers (but not the one on-chip of the 8XC592) require to delay the transmission of the next Data Frame or Remote Frame by transmitting one or more Overload Frames. The transmission of an Overload Frame must start during the first bit of an expected Intermission Field. Transmission of Overload Frames which are reactions on a dominant bit during an expected Intermission Field, start one bit after this event

Though the format of Overload Frame and Error Frame are identical, they are treated differently. Transmission of an Overload Frame during Intermission Field does not initiate the retransmission of any previous Data Frame or Remote Frame.

If a CAN Controller which transmitted an Overload Frame monitors any deviation of its fixed form, it transmits an Error Frame.

Error Detection

The processes described in the following paragraphs are implemented in the 8XC592's on-chip CAN Controller for error detection.

Bit Error

A transmitting CAN Controller monitors the bus on a bit-by-bit basis. If the bit level

monitored is different from the transmitted one, a Bit Error is signaled. The exceptions being:

- During the Arbitration Field, a recessive bit can be overwritten by a dominant bit. In this case, the CAN Controller interprets this as a loss of arbitration.
- During the Acknowledge Slot, only the receiving CAN Controllers are able to recognize a Bit Error.

Stuff Error

The following bit fields are coded using the bit-stuffing technique:

- Start-of-Frame
- Arbitration Field
- Control Field
- Data Field

CRC Sequence

There are two possible ways of generating a Stuff Error:

- A disturbance generates more than the allowed five consecutive bits with identical polarity. These errors are detected by all CAN Controllers.
- A disturbance falsifies one or more of the five bits preceding the stuff bit. This error situation is not recognized as a Stuff Error by the receivers. Therefore, other error detection processes may detect this error condition such as: CRC check, format violation at the receiving CAN Controllers or Bit Error detection by the transmitting CAN Controller.

CRC Error

To ensure the validity of a transmitted message all receivers perform a CRC check. Therefore, in addition to the (destuffed) information digits (Start-of-Frame up to Data Field), every message includes some control digits (CRC Sequence; generated by the transmitting CAN Controller of the respective message) used for error detection.

The code used by all CAN Controllers is a (shortened) BCH code, extended by a parity check and has the following attributes:

- 127 bits as maximum length of the code
- 112 bits as maximum number of information digits (maximum 83 bits are used by the CAN Controller)
- Length of the CRC Sequence amounts to 15 bits
- Hamming distance d=6.

As a result, (d-1) random errors are detectable (some exceptions exist).

The CRC Sequence is determined (calculated) by the following procedure.

- The destuffed bit stream consisting of Start-of-Frame up to the Data Field (if present) is interpreted as polynomial with coefficients 0 or 1.
- This polynomial is divided (modulo-2) by the following generator polynomial, which includes a parity check:

$$f(X) = (X^{14} + X^9 + X^8 + X^6 + X^5 + X^4 + X^2 + X + 1)(X + 1) = 1100010110011001_b.$$

The remainder of this polynomial division is the CRC sequence.

Burst errors are detected up to a length of 15 [degree of f(X)]. Multiple errors (number of disturbed bits at least d=6) are not detected with a residual error probability of 2⁻¹⁵ (≈3·10⁻⁵) by CRC check only.

Form Error

Form Errors result from violations of the fixed form of the following bit fields:

- CRC Delimiter
- Acknowledge Delimiter
- End-of-Frame
- Error Delimiter
- Overload Delimiter

During the transmission of these bit fields an error condition is recognized if a dominant bit level instead of a recessive one is detected.

Acknowledgement Error

This is detected by a transmitter whenever it does not monitor a dominant bit during the Acknowledge Slot.

Error Detection by an Error Flag of another CAN Controller

The detection of an error is signaled by transmitting an Error Flag. An Active Error Flag causes a Stuff Error, a Bit Error or a Form Error at all other CAN Controllers.

Error Detection Capabilities

Errors which occur at all CAN Controllers (global errors) are 100% detected. For local errors, i.e., for errors occurring at some CAN Controllers only, the shortened BCH code, extended by a parity check, has the following error detection capabilities:

- Up to five single Bit Errors are 100% detected, even if they are distributed randomly within the code
- All single Bit Errors are detected if their total number (within the code) is odd
- The residual error probability of the CRC check amounts to 3-10⁻⁵.

80C592/83C592/87C592

Error Confinement (definitions)

Bus-Off

A CAN Controller which has too many unsuccessful transmissions, relative to the number of successful transmissions, will enter the Bus-Off state. It remains in this state, neither receiving nor transmitting messages until the Reset Request bit is set LOW (absent) and both Error Counters set to 0.

Acknowledge (ACK)

A CAN Controller which has received a valid message correctly, indicates this to the transmitter by transmitting a dominant bit level on the bus during the Acknowledge Slot, independent of accepting or rejecting the message.

Error-Active

An error—active CAN Controller in its normal operating state is able to receive and to transmit normally and also to transmit an Active Error Flag.

Error-Passive

An error–passive CAN Controller may transmit or receive messages normally. In the case of a detected error condition it transmits a Passive Error Flag instead of an Active Error Flag.

Hence the influence on bus activities by an error-active CAN Controller (e.g., due to a malfunction) is reduced.

Suspend Transmission

After an error-passive CAN Controller has transmitted a message, it sends eight recessive bits after the Intermission Field and then checks for Bus-Idle. If during Suspend Transmission another CAN Controller starts transmitting a message the suspended CAN

Controller will become the receiver of this message; otherwise being in Bus-Idle it may start to transmit a further message.

Start-Up

A CAN Controller which either was switched off or is in the Bus-Off state, must run a Start-Up routine in order to:

- Synchronize with other available CAN Controllers before starting to transmit.
 Synchronization is achieved, when 11 recessive bits, equivalent to Acknowledge Delimiter, End-of-Frame and Intermission Field, have been detected (Bus-Free).
- Wait for other CAN Controllers without passing into the Bus-Off state (due to a missing acknowledge), if there is no other CAN Controller currently available.

Aims of Error Confinement

Distinction of Short and Long Lasting Disturbances

The CPU must be informed when there are long-lasting disturbances and when bus activities have returned to normal operation.

During long-lasting disturbances, a CAN Controller enters the Bus-Off state and the CPU may use default values.

Minor disturbances of bus activities will not affect a CAN Controller. In particular, a CAN Controller does not enter the Bus-Off state or inform the CPU of a short-lasting bus disturbance.

Detection and Localization of Hardware Disturbance and Defects

The rules for error confinement are defined by the CAN protocol specification (and implemented in the 8XC592's on-chip CAN Controller), in such a way that the CAN Controller, being nearest to the error-locus, reacts with a high probability the quickest (i.e., becomes error-passive or Bus-Off). Hence errors can be localized and their influence on normal bus activities is minimized

Error Confinement

All CAN Controllers contain a Transmit Error Counter and a Receive Error Counter, which registers errors during the transmission and the reception of messages, respectively.

If a message is transmitted or received correctly, the count is decreased. In the event of an error, the count is increased. The Error Counters have an non-proportional method of counting: an error causes a larger counter increase than a correctly transmitted/received message causes the count to decrease. Over a period of time this may result in an increase in error counts, even if there are fewer corrupted messages than uncorrupted ones. The level of the Error Counters reflect the relative frequency of disturbances. The ratio of increase/decrease depends on the acceptable ration of invalid/valid messages on the bus and is hardware implemented to eight

If one of the Error Counters exceeds the Warning Limit of 96 error points, indicating a significant accumulation of error conditions, this is signaled by the CAN Controller (Error Status, Error Interrupt).

A CAN Controller operates in the error-active mode until it exceeds 127 error points on one of its Error Counters. At this point it will enter the error-passive state.

A transmit error which exceeds 255 error points results in the CAN Controller entering the Bus-Off state.

80C592/83C592/87C592

PT2 PCM2 PCM1 PCM0 PCT3 PCT2 PCT1 PCT0

INTERRUPT SYSTEM

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronously to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution a multiple-source, two-priority-level, nested interrupt system is provided. Interrupt response latency is from 2.25µs to 7.5µs when using a 16MHz crystal. The latency time depends on the sequence of instructions executed directly after an interrupt request. During a CAN-DMA transfer the interrupt system is disabled. The 8XC592 acknowledges interrupt requests from fifteen sources as follows:

- INTO and INTT: externally via pins 27 and 28 respectively
- Timer 0 and Timer 1: from the two internal counters
- Timer T2 (8 separate interrupts): 4 capture interrupts, 3 compare interrupts and an overflow interrupt
- ADC end-of-conversion interrupt
- CAN Controller interrupt
- UART serial I/O port interrupt.

Interrupt Enable Registers

IENO (A8H)

		11
Bit S	Symbol	Function
IENO.7	EA	General enable/disable
		control
		0 = No interrupt is
		enabled
		1 = Any individually
		enabled interrupt will
		be accepted
IENO.6	EAD	Enable ADC interrupt
IEN0.5	ES1	Enable SIO1 (CAN) interrupt
IENO.4	ES0	Enable SIO0 (UART)
		interrupt
IENO.3	ET1	Enable Timer 1 interrupt
IEN0.2	EX1	Enable External 1 interrupt
IENO.1	ETO	Enable Timer 0 interrupt
IENO.0	EX0	Enable External 0 interrupt

EA EAD ES1 ES0 ET1 EX1 ET0 EX0

IEN1 (E8H)						
7	6	5	4	3	2	1	0
ET2	ECM2	ECM1	ECM0	ECT3	ECT2	ECT1	ECT0

L		
Bit S	Symbol	Function
IEN 1.7	ET2	Enable T2 overflow
		interrupt(s)
IEN1.6	ECM2	Enable T2 comparator 2
		interrupt
IEN1.5	ECM1	Enable T2 comparator 1
		interrupt
IEN 1.4	ECM0	Enable T2 comparator 0
		interrupt
IEN1.3	ECT3	Enable T2 capture register 3
		interrupt
IEN1.2	ECT2	Enable T2 capture register 2
		interrupt
IEN1.1	ECT1	Enable T2 capture register 1
		interrupt
IEN1.0	ECT0	Enable T2 capture register 0
		interrupt

Where: 0 = interrupt disabled. 1 = interrupt enabled.

IPO (B8H)

7	6	5	4	3	2	1	0
-	PAD	PS1	PS0	PT1	PX1	PT0	PX0

Bit	Symbol	Function
IP0.7	_	Unused
IP0.6	PAD	ADC interrupt priority level
IP0.5	PS1	SIO1 (CAN) interrupt priority level
IP0.4	PS0	SIO0 (UART) interrupt priority level
IP0.3	PT1	Timer 1 interrupt priority level
IP0.2	PX1	External interrupt 1 priority level
IP0.1	PT0	Timer 0 interrupt priority level
IP0.0	PX0	External interrupt 0 priority level

P1 (F8H)

Bit	Symbol	Function
IP1.7	PT2	T2 overflow interrupt(s) priority level
IP1.6	PCM2	T2 comparator 2 priority interrupt level
IP1.5	PCM1	T2 comparator 1 priority interrupt level
IP1.4	PCMO	T2 comparator 0 priority
IP1.3	РСТЗ	interrupt level T2 capture register 3 priority interrupt level
IP1.2	PCT2	T2 capture register 2 priority interrupt level
IP1.1	PCT1	T2 capture register 1 priority interrupt level
IP1.0	РСТ0	T2 capture register 0 priority interrupt level

Where: 0 = interrupt disabled. 1 = interrupt enabled.

Table 10 shows the interrupt vectors. The vector indicates the Program memory location where the appropriate interrupt service routine starts.

Table 10. Interrupt Vectors

SOURCE		VECTOR
External 0	XO	0003H
Timer 0 overflow	TO	000BH
External 1	X1	0013H
Timer 1 overflow	T1	001BH
Serial I/O 0 (UART)	S0	0023H
Serial I/O 1 (CAN)	S1	002BH
T2 capture 0	CT0	0033H
T2 capture 1	CT1	003BH
T2 capture 2	CT2	0043H
T2 capture 3	СТЗ	004BH
ADC completion	ADC	0053H
T2 compare 0	CMO	005BH
T2 compare 1	CM1	0063H
T2 compare 2	CM2	006BH
T2 overflow	T2	0073H

Interrupt Priority

Each interrupt source can be iether high priority or low priority. If both priorities are requested simultaneously, the processor will branch to the highy priority vector. If there are simultaneous requests from sources of the same priority, then interrupts will be serviced in the following order: X0, S1, ADC, T0, CT0, CM0, X1, CT1, CM1, T1, CT2, CM2, S0, CT3, T2.

A low priority interrupt routine can only be interrupted by a high priority interrupt. A high priority interrupt routine cannot be interupted.

80C592/83C592/87C592

Table 11. Status of External Pins During Sleep, Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/ PWM1
Idle	Internal	1	1	Port Data	Port Data	Port Data	Port Data	Port Data	High
idle	External	1	1	Float	Port Data	Address	Port Data	Port Data	High
Power-down	Internal	0	0	Port Data	Port Data	Port Data	Port Data	Port Data	High
Power-down	External	0	0	Float	Port Data	Port Data	Port Data	Port Data	High

NOTE:

If the port pins P1.6 and P1.7 are used as the CAN transmitter outputs (CTX0 and CTX1), then during Sleep and Power-down mode these pins output a "recessive" level.

POWER REDUCTION MODES

The 8XC592 has three software-selectable modes to reduce power consumption. These are:

- Sleep mode, affecting the CAN Controller only
- Idle mode, affecting the
- CPU (halted)
- Timer 2
 PWM0, PWM1
 ADC
 (stopped and reset)
 (reset, output = HIGH)
 (aborted if in progress)
- Power-down mode, affecting the whole 8XC592 device.

CAN Sleep Mode

In order to reduce power consumption of the P8XC592 the CAN Controller may be switched off (disconnecting the internal clock) by setting the CAN Command Register bit 4 (Sleep) HIGH. The CAN Controller leaves this Sleep mode by detecting either activity on the CAN-bus (dominant bit-level on CRX0/CXR1) or by setting the Sleep bit to LOW.

As the CPU cannot only write to the Sleep bit, but can also read it, the CAN Controller status can be determined directly.

Idle Mode

The instruction that sets PCON.0 is the last one executed in the normal operating mode before Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during Idle mode. The status of the external pins during Idle mode is show in Table 12.

There are three ways to terminate the Idle mode:

Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, provided that the interrupt source is active during Idle

mode. After the interrupt is serviced, the program continues with the instruction immediately after the one, at which the interrupt request was detected.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during the Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.

Another way of terminating the Idle mode is an external hardware reset. Since the oscillator is still running, the reset signal is required to be active only for 2 machine cycles (24 oscillator periods) to complete the reset operation.

The third way is the internally generated watchdog reset after an overflow of Timer 3.

Power-down Mode

The instruction that sets PCON.1 to HIGH, is the last one executed before entering the Power-down mode. In Power-down mode the oscillator of the P8XC592 is stopped. If the CAN Controller is in use, it is recommended to set it into Sleep mode before entering Power-down mode. However, setting PCON.1 to HIGH also sets the Sleep bit (CAN Controller Command Register bit 4) to HIGH

The P8XC592 leaves Power-down mode either by a hardware reset or by a CAN Wake-up interrupt (due to activity on the CAN bus), if the SI01 (CAN) interrupt source is enabled (contents of register IEN0 = 1x1xxxxxb). A hardware reset affects the whole P8XC592, but leaves the contents of the on-chip RAM unchanged (CAN Controller and CPU's Special Function Registers are reset). A CAN Wake-up interrupt during Power-down mode causes a reset output

pulse with a width of 6144 machine cycles (4.6ms with $f_{\rm CLK}$ =16MHz). All hardware except from the CAN Controller of the P8XC592 is reset (the contents of all CAN Controller registers are preserved).

Note that a capacitance connected to the RST pin could lengthen the internally generated reset pulse. If the pulse exceeds 8192 machine cycles, the CAN Controller part is reset too.

RESET

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods). The CPU responds by executing an internal reset. During reset ALE and PSEN output at a HIGH level. In order to perform a correct reset, this level must not be affected by external elements.

Also with the P8XC592, the RST line can be pulled HIGH internally by a pull-up transistor activated by the watchdog timer T3. The length of the output pulse from T3 is 3 machine cycles. A pulse of such short duration is necessary in order to recover from a processor or system fault as fast as possible.

During Power-down a reset could be generated internally via the CAN Wake-up interrupt. Then the RST pin is pulled HIGH for 6144 machine cycles. In this case the CAN Controller is not reset.

If the watchdog timer or the CAN Wake-up interrupt is used to reset external devices, the usual capacitor arrangement for power-on reset should not be used. However, the internal reset is forced, independent of the external level on the RST pin.

The Main RAM and AuxRAM are not affected. When VDD is turned on, the RAM content is indeterminate.

80C592/83C592/87C592

Table 12.After a reset the internal registers have the following contents:

(CPU PART)	REGISTER	7	6	5	4	3	2	1	0
	ACC	0	0	0	0	0	0	0	0
	ADCO	X	Χ	0	0	0	0	0	0
	ADCH	Х	Х	Х	Χ	Х	Х	Х	Х
	В	0	0	0	0	0	0	0	0
	CML0 - CML2	0	0	0	0	0	0	0	0
	CMH0 - CMH2	0	0	0	0	0	0	0	0
	CTCON	0	0	0	0	0	0	0	0
	CTL0 - CTL3	Х	Х	Х	Χ	Х	Х	Х	Х
	CTH0 - CTH3	Х	Х	Х	Х	Х	Х	Х	Х
	DPL	0	0	0	0	0	0	0	0
	DPH	0	0	0	0	0	0	0	0
	IEN0	0	0	0	0	0	0	0	0
	IEN1	0	0	0	0	0	0	0	0
	IP0	Х	0	0	0	0	0	0	0
	IP1	0	0	0	0	0	0	0	0
	PCH	0	0	0	0	0	0	0	0
	PCL	0	0	0	0	0	0	0	0
	PCON	0	Х	Х	0	0	0	0	0
	PSW	0	0	0	0	0	0	0	0
	PWMO	0	0	0	0	0	0	0	0
	PWM1	0	0	0	0	0	0	0	0
	PWMP	0	0	0	0	0	0	0	0
	P0 – P4	1	1	1	1	1	1	1	1
	P5	X	X	X	X	X	Χ	Χ	Х
	RTE	0	0	0	0	0	0	0	0
	SOBUF	X	X	X	X	X	X	X	X
	SOCON	0	0	0	0	0	0	0	0
	CANSTA	0	0	0	0	1	1	0	Ó
1	CANCON	X	X	Χ	0	0	0	0	0
ł	CANDAT	X	Х	Х	Х	Х	Х	X	Х
1	CANADR	0	Х	1	0	0	1	0	0
	SP	0	0	0	0	0	1	1	1
}	STE	1	1	ō	ō	ō	Ö	0	Ó
	TCON	0	0	ō	ō	0	ō	0	ō
	TH0, TH1	ő	0	Ö	ō	ō	ō	0	0
	TMH2	ō	0	0	ō	ō	ō	ō	Õ
	TLO, TL1	0	0	0	Ö	Ö	ō	0	ō
	TML2	ō	0	0	ō	ō	0	0	0
	TMOD	0	0	0	ō	0	0	ō	0
	TM2CON	Ö	0	0	Ö	0	0	0	ō
	TM2IR	ő	ō	ō	ō	0	0	0	0
	T3	0	0	0	0	0	0	0	0
(CAN PART)	REGISTER	7	6	5	4	3	2	1	0
`	CR	0		1	X	X	_	×	1
	CMR	1	1	X	o	X	Х	X	X
	SR	Ö	ò	0	ō	1	1	0	0
	I IR	X	X	X	ō	Ö	o	0	0
	ACR	X	X	X	X	X	X	X	X
	AMR	x	X	X	x	X	x	X	X
	BTR 0	x	x	x	X	x	x	x	x
	BTR 1	x	x	x	x	x	x	x	x
	OCR	x	x	x	X	x	x	x	x
1	TR	X	x	x	x	x	x	x	x
	1	X	X			X	x	X	x
	TXB 10 – 19	X		X	X			X	X
1	RXB 20 – 29	Х.	Х	Х	_X	X	X		

NOTE:

X = Undefined State

80C592/83C592/87C592

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

	RAT	1	
PARAMETER	MIN	MAX	UNIT
Storage temperature range	–65	+150	°C
Voltage on EA/V _{PP} to V _{SS}	-0.5	+13	V
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.	0	w
Voltage on V _{DD} pin	-0.5	+6.5	V
Input voltage on any pin except from CTX0, CTX1, CRX0 and CRX1	-0.5	V _{DD} +0.5	V
Input output current on any I/O pin except fro CTX0 and CTX1		10	mA
Sink current of CTX0, CTX1 together	-	30	mA
Source current of CTX0, CTX1 together	-	20	mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted

80C592/83C592/87C592

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40^{\circ}\text{C to } + 85^{\circ}\text{C (83C592FFA, 87C592EFA)}, \ T_{amb} = -40^{\circ}\text{C to } + 125^{\circ}\text{C (83C592FHA)}; \ V_{DD}, \ AV_{DD} = 5V \pm 10\%, \ V_{SS}, \ AV_{SS} = 0V + 10\%, \ AV_{DD} = 5V \pm 10\%, \ AV_{DD} = 5V$

		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYPICAL	MAX	UNIT
V _{DD}	Supply voltage		4.5		5.5	٧
	Supply current:					
I _{DD}	operating	f _{CLK} = 16MHz	_		50	mA
I _{ID}	Idle mode	f _{CLK} = 16MHz	} _		15	mA
IIS	Idle and Sleep mode	f _{CLK} = 16MHz	_		10	mA
I _{PD}	Power-down mode (83C592 FHA)	Note 4	1		150	μА
l _{PD}	Power-down mode (8XC592 xFx)	Note 4			100	μA
Inputs						
V _{IL}	Input low voltage, except EA, CRX0, CRX1		-0.5		0.2V _{DD} -0.1	٧
V _{IL1}	Input low voltage to EA		-0.5		0.2V _{DD} -0.3	٧
VIH	Input high voltage, except XTAL1, RST, CRX0, CRX1		0.2V _{DD} +0.9		V _{DD} +0.5	٧
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{DD}		V _{DD} +0.5	٧
-I _{IL}	Input current Low, ports 1, 2, 3, 4	V _{IN} = 0.45V			-50	μΑ
-I _{TL}	High-to-Low transition current, ports 1, 2, 3, 4	V ₁ = 2.0V/0.45V			-650	μΑ
±I _{IL1}	Input leakage current, port 0, EA, STADC, EW	0.45V <v<sub>I<v<sub>DD</v<sub></v<sub>			10	μА
±I _{IL2}	Input leakage current, port 5	0.45V <v<sub>I<v<sub>DD</v<sub></v<sub>			1	μА
Outputs		•			· · · · · · · · · · · · · · · · · · ·	
V _{OL}	Output low voltage, ports 1, 2, 3, 4, except P1.6, P1.7 ^{5, 6}	I _{OL} = 1.6mA ²			0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN, PWM0, PWM1, P1.6, P1.7 ^{5, 6}	I _{OL} = 3.2mA ²			0.45	٧
V _{OH}	Output high voltage, ports 1, 2, 3, 4	-l _{OH} = 60μA -l _{OH} = 25μA -l _{OH} = 10μA	2.4 0.75V _{DD} 0.9V _{DD}			V V
V _{OH1}	Output high voltage (port0 in external bus mode, ALE, PSEN, PWM0, PWM1) ³	-l _{OH} = 400μA -l _{OH} = 150μA -l _{OH} = 40μA	2.4 0.75V _{DD} 0.9V _{DD}			> > >
V _{OH2}	High level output voltage (RST)	-l _{OH} = 400μA -l _{OH} = 120μA	2.4 0.8V _{DD}			٧
R _{RST}	Internal reset pull-down resistor		50		150	kΩ
C _{IO}	I/O buffer pin capacitance	Test freq = 1MHz, T _{amb} = 25°C			10	pF

80C592/83C592/87C592

DC ELECTRICAL CHARACTERISTICS (Continued)

 $T_{amb} = -40^{\circ}\text{C to } + 85^{\circ}\text{C (83C592FFA, 87C592EFA)}, \ T_{amb} = -40^{\circ}\text{C to } + 125^{\circ}\text{C (83C592FHA)}; \ V_{DD}, \ AV_{DD} = 5V \pm 10\%, \ V_{SS}, \ AV_{SS} = 0V \pm 10\%, \ AV_{DD} = 5V$

			TEST		LIMITS	***************************************	
SYMBOL	PARAMETER		CONDITIONS	MIN	TYPICAL	MAX	UNIT
Analog In	puts						
AV _{DD}	Analog supply voltage ⁷		$AV_{DD} = V_{DD} \pm 0.2V$	4.5		5.5	٧
Al _{DD}	Analog supply current: Operating Idle mode		Port 5 = AV _{DD}			2.5 2.5	mA mA
Al _{IS}	Idle and sleep mode 83C	592FHA				400	μА
	8XC	592xFx				350	μА
Al _{PD}	Power-down mode 83C	592FHA				400	μА
	8XC	592xFx				350	μΑ
AV _{IN}	Analog input voltage			AV _{SS} -0.2		AV _{DD} +0.2	٧
AV _{REF}	Reference voltage: AV _{REF} - AV _{REF+}			AV _{SS} -0.2		AV _{DD} +0.2	V
R _{REF}	Resistance between AV _{REF+} and A	V _{REF} _		10		50	kΩ
C _{IA}	Analog input capacitance					15	pF
t _{ADS}	Sampling time					8t _{CY}	μs
t _{ADC}	Conversion time (including sampling	ig time)				50t _{CY}	μs
DL _e	Differential non-linearity ^{8, 9, 10}					±1	LSB
IL _e	Integral non-linearity ^{8, 11}					±2	LSB
OS _e	Offset error ^{8, 12}					<u>±2</u>	LSB
G _e	Gain error ^{8, 13}					±0.4	%
A _e	Absolute Voltage Error ^{8, 14}					±3	LSB
M _{CTC}	Channel to channel matching					±1	LSB
Ct	Crosstalk between Port 5 inputs ⁹		0-100kHz			-60	dB
CAN					•		•
	CAN input comparator (CRX0, CR)	X1)	$AV_{DD} = 5V \pm 5\%$ 1.4V <v<sub>I<av<sub>DD-1.4V</av<sub></v<sub>				
$\pm V_{DIF}$	Differential input voltage ¹⁵			32		_	mV
V_{HYST}	Hysteresis voltage ¹⁵			8		30	mV
$\pm i_{j}$	Input current			_		400	nA
	CAN output driver		$V_{DD} = 5V \pm 5\%$				
V _{OLT}	CTX0, CTX1, output voltage LOW		l _O = 1.2mA ¹⁵ l _O = 10mA	- -		0.1 0.6	V V
V_{OHT}	CTX0, CTX1, output voltage HIGH		$I_{O} = 1.2 \text{mA}^{15}$ $I_{O} = -10 \text{mA}^{16}$	V _{DD} 0.1 V _{DD} 0.6		- -	V

80C592/83C592/87C592

DC ELECTRICAL CHARACTERISTICS (Continued)

 $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ (83C592FFA, 87C592EFA), $T_{amb} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ (83C592FHA); V_{DD} , $AV_{DD} = 5V \pm 10\%$, V_{SS} , $AV_{SS} = 0V$

		TEST		LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYPICAL	MAX	UNIT
Reference						
	Reference	$AV_{DD} = 5V \pm 5\%$				
V _{REFOUT}	REF output voltage ¹⁵ (bit Reference Active = HIGH)	-0.1mA <l<sub>L<0.1mA; C_L = 10nF</l<sub>	AV _{DD} /20.05		AV _{DD} /2+0.05	v
±I _{REFIN}	REF input current (bit Reference Active = LOW)	1.5V <v<sub>REFIN< AV_{DD}-1.5V</v<sub>	-		10	μА

NOTES TO THE DC ECLECTRICAL CHARACTERISTICS:

- The operating current is measured with all output pins unloaded; XTAL1 is driven with t_R = t_F = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{DD} 0.5V; EA = RST = Port 0 = P1.6 = P1.7 = EW = VDD; STADC = VSS; CRX0 = 2.7V; CRX1 = 2.3V
- 2. The idle mode supply current is measured with all output pins unloaded; XTAL1 is driven with $t_R = t_F = 10 ns$; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} 0.5V$; Port $0 = P1.6 = P1.7 = EW = V_{DD}$; EA = RST = STADC = V_{SS} ; CRX0 = 2.7V; CRX1 = 2.3V.
- The idle and sleep mode supply current is measured with all output pins unloaded; XTAL1 is driven with t_R = t_F = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{DD} - 0.5V; Port 0 = P1.6 = P1.7 = EW = CRX0 = V_{DD}; EA = AST = STADC = CRX1 = V_{SS}; CAN: register 6: = 00H, register 7: = 12H, register 8: = 02H, register 0: = 20H, wait 15t_{CY}, register 1: = 10H, wait for bit Sleep = 1.
- The power-down current is measured with all output pins unloaded; Port 0 = P1.6 = P1.7 = EW = CRX0 = V_{DD}; XTAL1 = EA = RST = STADC = CRX1 = V_{SS}. Windowed devices must have the window covered during testing.
- Under steady state (non-transient) conditions, I_{OL} must be limited externally as follows:

Maximum I_{OL} per 8 bit port – Port 0: 26mA - Port 1: 32mA Ports 2, 3, and 4: 15mA

Maximum IOL for all output pins: If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed

- 6. Capacitive loads on Port0 and Port2 may degrade the LOW level output voltage of ALE, Port1 and Port2. During a 1-to-0 transition on the Port0 and Port2 pins and a capacitive load > 100pF, the ALE LOW level may exceed 0.8V. In that case, it is necessary to connect ALE to a Schmitt trigger input respectively use an address latch with a Schmitt trigger STROBE input.
- 7. Capacitive loads on Port0 and Port2 may cause a HIGH level output voltage degradation of ALE and PSEN below 0.9 V_{DD} during the address bits are stabilizing.

71mA

- 8. $AV_{REF+} = 5.12V$; $AV_{REF-} = 0V$; $AV_{DD} = 5.0V$.
- The differential non-linearity (DL_e) is the difference between the actual step width and the ideal step width.
- 10. The ADC is monotonic, there are no missing codes.
- 11. The integral non-linearity (ILe) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error.
- 12. The offset error (OS_e) is the absolute difference between the straight line which fits the actual transfer curve after remiving gain error, and a straight line which fits the ideal transfer curve. The offset error is constant at every point of the actual transfer curve.
- 13. The gain error (Ge) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error and the straight line which fits the ideal transfer curve. The gain error is constant at every point on the transfer curve.
- 14. The absolute voltage error (A_n) is the maximum difference between the center of the steps of the actual transfer curve of the not calibrated ADC and the ideal transfer curve.
- Not tested during production.
- 16. Source current for the CTX0, CTX1 outputs together.

80C592/83C592/87C592

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40\,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$, V_{DD} , AV $_{DD} = 5V \pm 10\%$, V_{SS} , AV $_{SS} = 0V$

SYMBOL	FIGURE	PARAMETER	VARIABI	VARIABLE CLOCK	
			MIN	MAX	UNIT
1/t _{CLK}	7	Oscillator frequency	1.2	16	MHz
t _{LHLL}	7	ALE pulse width	2t _{CLK} -40		ns
t _{AVLL}	7	Address valid to ALE low	t _{CLK} -55		ns
t _{LLAX}	7	Address hold after ALE low	t _{CLK} -35		ns
t _{LLIV}	7	ALE low to valid instruction in		4t _{CLK} -100	ns
t LLPL	7	ALE low to PSEN low	t _{CLK} -40		ns
t _{PLPH}	7	PSEN pulse width	3t _{CLK} -45		ns
t _{PLIV}	7	PSEN low to valid instruction in		3t _{CLK} -105	ns
t _{PXIX}	7	Input instruction hold after PSEN	0		ns
t _{PXIZ}	7	Input instruction float after PSEN		t _{CLK} -25	ns
t _{AVIV}	7	Address to valid instruction in		5t _{CLK} -105	ns
t _{PLAZ}	7	PSEN low to address float		10	ns
Data Memor	у				
t _{AVLL}	8, 9	Address valid to ALE low	t _{CLK} -55		ns
t _{RLRH}	8, 9	RD pulse width	6t _{CLK} -100		ns
t _{WLWH}	8, 9	WR pulse width	6t _{CLK} -100		ns
t _{RLDV}	8, 9	RD low to valid data in		5t _{CLK} -165	ns
t _{RHDX}	8, 9	Data hold after RD	0		ns
t _{RHDZ}	8, 9	Data float after RD		2t _{CLK} -70	ns
tLLDV	8, 9	ALE low to valid data in		8t _{CLK} -150	ns
t _{AVDV}	8, 9	Address to valid data in		9t _{CLK} -165	ns
t _{LLWL}	8, 9	ALE low to RD or WR low	3t _{CLK} -50	3t _{CLK} +50	ns
t _{AVWL}	8, 9	Address valid to WR low or RD low	4t _{CLK} -130		ns
tavwx	8, 9	Data valid to WR transition	t _{CLK} -60		ns
twHQX	8, 9	Data hold after WR	t _{CLK} -50		ns
t _{RLAZ}	8,9	RD low to address float		0	ns
twHLH	8, 9	RD or WR high to ALE high	t _{CLK} 40	t _{CLK} +40	ns
External Clo	ock	1		<u> </u>	
t _{CHCX}	11	High time ³	20	I	ns
tclcx	11	Low time ³	20		ns
t _{CLCH}	11	Rise time ³		20	ns
t _{CHCL}	11	Fall time ³		20	ns
	g in Shift R	egister Mode			
t _{XLXL}	10	Serial port clock cycle time ³	12t _{CLK}	I	μs
t _{QVXH}	10	Output data setup to clock rising edge	10t _{CLK} -133		ns
t _{XHQX}	10	Output data hold after clock rising edge	2t _{CLK} -117		ns
t _{XHDX}	10	Input data hold after clock rising edge	0		ns
t _{XHDV}	10	Clock rising edge to input data valid		10t _{CLK} -133	ns
	1	/ Output Driver (AV _{DD} = 5V ± 5%)		1 OLK 110	1
	T .	Sum of input and output delay		1	
t _{SD}	1	$(V_{DIF} = \pm 32mV; 1.4V < V_{I} < AV_{DD} - 1.4V) AV_{DD} = 5V \pm 5\%$	-	60	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

80C592/83C592/87C592

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal, the designations are:

status of that signal, the designat A – Address C – Clock

D – Input data H – Logic level high

I - Instruciton (program memory contents)

L - Logic level low, or ALE


P-PSEN


Q – Output data R – RD signal t – Time V – Valid W– WR signal

X – No longer a valid logic level Z – Float


Examples: t_{AVLL} = Time for address valid to ALE low.


t_{LLPL} = Time for ALE low to PSEN low.







80C592/83C592/87C592









80C592/83C592/87C592







Single-chip 8-bit microcontroller with CAN controller

80C592/83C592/87C592

EPROM CHARACTERISTICS

The 87C592 is programmed by using a modified Quick-Pulse Programming TM algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C592 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C592 manufactured by Philips.

Table 13 shows the logic levels for reading the signature byte, and for programming the program memory, theencryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 15 and 16. Figure 17 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 15. Note that the 87C592 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 15. The code byte to be programmed into that location is applied to port 0. RST, PSEN, and pins of ports 2 and 3 specified in Table 13 are held at the "Program Code Data" levels indicated in Table 13. The ALE/PROG is pulsed low 25 times as shown in Figure 16.

To program the encryption table, repeat the 25-pulse programming sequence for

addresses 0 through 1FH, using the *Pgm Encryption Table* levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25-pulse programming sequence using the "Pgm Lock Bit" levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EAV_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be red is applied to ports 1 and 2 as shown in Figure 17. The other pins are held at the "Verify Code Data" levels indicated in Table 13. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 9CH indicates 87C592

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 13, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to the light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

Table 13. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signagure	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0


NOTES:


- 1. 0 = Valid low for that pin; 1 = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. $V_{DD} = 5V \pm 10\%$ during programming and verification.
- * ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.


TMTrademark phrase of Intel Corporation.

Single-chip 8-bit microcontroller with CAN controller

80C592/83C592/87C592








Single-chip 8-bit microcontroller with CAN controller

80C592/83C592/87C592

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$ to $+27^{\circ}C$, $V_{DD} = 5V\pm10\%$, $V_{SS} = 0V$ (See Figure 18)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
lpp	Programming supply current		50	mA
1/t _{CLK}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLK}		
t _{GHAX}	Address hold after PROG	48t _{CLK}		
t _{DVGL}	Data setup to PROG low	48t _{CLK}		
t _{GHDX}	Data hold after PROG	48t _{CLK}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLK}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLK}	
t _{ELQV}	ENABLE low to data valid		48t _{CLK}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLK}	
t _{GHGL}	PROG high to PROG low	10		μs



Philips Semiconductors

Section 6 80C51 FAMILY DERIVATIVES

80C51-Based 8-Bit Microcontrollers

CONTENTS

8xC51FB Overview	521
Timers	521
Programmable Counter Array (PCA)	521
PCA Capture Mode	526
16-bit Software Timer Mode	526 526
High Speed Output Mode	526 526
Pulse Width Modulator Mode	526
Enhanced UART	527
Reduced EMI Mode	527
87C51FB Data Sheet	532
8XC52 Overview	547
Differences From the 80C51	547
Program Memory	547 547
Special Function Registers	547 547
Timer/Counters	547 548
Serial Port	552
Timer/Counter 2 Set-up	552
Interrupts	552
Port Structures	552
8032AH/8052AH Data Sheet	557
80C32/80C52/87C52 Data Sheet	566
8XC053/54/55 Overview	581
Differences from the 80C51	583 583
Memory Organization	583
Special Function Registers (SFRs)	583
Reduced Power Modes	583
83C053/83C054/87C054 Data Sheet	585
83C055/87C055 Data Sheet	601
8XC451 Overview	617
Special Function Registers	617
I/O Port Structure	617
Processor Bus Interface	617 617
Standard Quasi-bidirectional I/O Port	617
Parallel Printer Port	620
80C451/83C451/87C451 Data Sneet	
8XC524/8XC528 Overview	641
Differences from the 80C51	641
Data Memory	641
Special Function Registers	642
Watchdog Timer	642
I ² C Interface	644
Interrupts	645 645
Idle Mode	645
Power-Down Mode	642
87C524 Data Sheet 80C528/83C528 Data Sheet	659
87C528 Data Sheet	676
01 0320 Data 31166t	5.0

Section 6

CONTENTS (Continued)

8XC550 Overview	695
Differences From the 80C51	695
Special Function Registers	695
I/O Port Structure	695
A/D Converter	695
ADCON Register	697
Sample A/D Routines	697
Watchdog Timer	697
WDCON Register	698
Interrupt Priorities	699
Interrupt Control Registers	699
Interrupt Enable Register	699
Interrupt Priority Register	699
Power-Down and Idle Modes	699
Power Control Register	699
80C550/83C550/87C550 Data Sheet	700
8XC552/562 Overview	718
Differences From the 80C51	718
Program Memory	718
Data Memory	718
Special Function Registers	718
Timer T2	719
Timer T3, The Watchdog Timer	725
Serial I/O	726
Reset Circuitry	759
Interrupts	760
I/O Port Structure	763
Port 1 Operation	764
Port 5 Operation	764 764
Pulse Width Modulated Outputs	764
	764
Analog-to-Digital Converter Power Reduction Modes	770
Memory Organization	772
80C552/83C552 Data Sheet	777
87C552 Data Sheet	797
80CE558/83CE558/89CE558 Data Sheet	817
80C562/83C562 Data Sheet	870
8XC575 Overview	883
Low Active RESET	883
Timers	883
Programmable Counter Array (PCA)	883
PCA Capture Mode	886
16-bit Software Timer Mode	886
High Speed Output Mode	886
Pulse Width Modulator Mode	891
Watchdog Timer	891
Programming the Watchdog Timer	891
Watchdog Detailed Operation	892
EPROM Device (and ROMless Operation: EA = 0)	892
Mask ROM Device (EA = 1)	892
Watchdog Function	892
Watchdog Control Register (WDCON) (Bit Addressable) Address C0	893
WDCON Register Bit Definitions	893
Enhanced UART	893
Analog Comparators	897
CMP Register Bit Definitions	898
CMPE Register Bit Definitions	898
Reduced EMI Mode	898
8XC575 Reduced EMI Mode	899
80C575/83C575/87C575 Data Sheet	900

Section 6

8XC652/654 Overview	919
Differences from the 80C51	919
Special Function Registers	919
I ² C Serial Communication—SIO1	919
Idle and Power-Down Operation	919
ROM Code Protection (83C652/83C654/83CE654)	919
Interrupt System	922
80C652/83C652 Data Sheet	924
87C652 Data Sheet	943
83C654 Data Sheet	963
87C654 Data Sheet	981
80CE654/83CE654 Data Sheet	1001
87C750 Data Sheet	1014
8XC751 Overview	1023
Differences from the 80C51	1023
Instruction Set	1023
Memory Organization	1023
Special Function Registers	1023
I/O Port Structure	1025
Timer/Counter	1025
Interrupts	1028
Interrupt Enable Register	1028
83C751/87C751 Data Sheet	1030
8XC752 Overview	1041
Differences from the 80C51	1041
Instruction Set	1041
Memory Organization	1041
I/O Ports	1041
PWM Outputs	1041
A/D Converter	1043
ADCON Register	1043
Counter/Timer	1044
TCON Register	1044
I ² C Serial I/O	1045
Interrupts	1045
Interrupt Control Registers	1045
Interrupt Enable Register	1045
Power-Down and Idle Modes	1045
Special Function Registers	1045
Data Pointer	1045
83C752/87C752 Data Sheet	1046
8XC851 Overview	1058
Differences from the 80C51	1058
Special Function Registers	1058
80C851/83C851	1060
83C852 Data Shoot	1075

8XC51FB overview

8XC51FB OVERVIEW

The 8XC51FB is a single chip microcontroller derivative of the 80C51. The 8XC51FB has the same instruction set and core architecture as the industry standard 80C51. The features of the 8XC51FB include the following:

- 8K bytes EPROM
- 256 bytes RAM
- Two standard 80C51 16-bit Timers
- One 16-bit Timer 2
- Programmable Counter Array
- Enhanced UART
- Power On Reset Detection Circuit
- Reduced EMI mode
- 40-pin DIP, 44-pin PLCC, 44-pin QFP

Timers

The 8XC51FB has four on-chip timers.

Timers 0 and 1 are identical in every way to Timers 0 and 1 on the 80C51.

Timer 2 on the 8XC51FB is identical to the 80C52 Timer 2 (described in detail in the 80C52 overview) with the exception that it is an up or down counter. To configure the Timer to count down the DCEN bit in the T2MOD special function register must be set and a low level must be present on the T2EX pin (P1.1).

Programmable Counter Array

The Programmable Counter Array is a special Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to

operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc.. The basic PCA configuration is shown in Figure 1.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/12 the oscillator frequency, 1/4 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 4):

CPS1 CPS0 PCA Timer Count Source

0 0 1/12 oscillator frequency 0 1 1/4 oscillator frequency

1 0 Timer 0 overflow 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 2.

The watchdog timer function is implemented in module 4 as implemented in other parts that have a PCA that are available on the market. However, if a watchdog timer is required in the target application, it is recommended to use the hardware watchdog timer that is implemented on the 8XC51FB separately from the PCA (see Figure 12).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 5). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 3.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0. CCAPM1 for module 1, etc. (see Figure 6). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module, PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.




Table 1 8XC51FB Special Function Registers

Table 1.	8XC51FB Special	i dilettor	riegist	C13							
SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	ADDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	_	-	-	-	-	_	-	AO	xxxxxxx0B
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	FO	оон
CCAPOH#	Module 0 Capture High	FAH									xxxxxxxxB
CCAP1H#	Module 1 Capture High	FBH	l								xxxxxxxxB
CCAP2H#	Module 2 Capture High	FCH									xxxxxxxxB
CCAP3H#	Module 3 Capture High	FDH	İ								xxxxxxxxB
CCAP4H#	Module 4 Capture High	FEH									xxxxxxxxB
CCAPOL#	Module 0 Capture Low	EAH									xxxxxxxxB
CCAP1L# CCAP2L#	Module 1 Capture Low	EBH ECH									xxxxxxxxB
CCAP2L#	Module 2 Capture Low Module 3 Capture Low	EDH									xxxxxxxxB xxxxxxxxB
CCAP4L#	Module 4 Capture Low	EEH									xxxxxxxxB
CCAPM0#	Module 0 Mode	DAH	_	ЕСОМ	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM1#	Module 1 Mode	DBH		ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM2#	Module 2 Mode	DCH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM3#	Module 3 Mode	DDH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM4#	Module 4 Mode	DEH		ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*#	PCA Counter Control	D8H	CF	CR	_	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000E
CH# CL#	PCA Counter High PCA Counter Low	F9H E9H		1							00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE	-	_	_	CPS1	CPS0	ECF	00xxx000B
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H									00H
			AF	AE	AD	AC	AB	AA	A 9	A8	
IE*	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00Н
			BF	BE	BD	BC	BB	BA	B9	B8	1
IP*	Interrupt Priority	B8H	_	PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	EXI	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A 0	}
P2*	Port 2	AOH	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	BO	1
P3*	Port 3	В0Н	RD	WR	T1	ТО	INT1	INTO	TxD	RxD	FFH
PCON	Power Control	87H	SMOD1	SMOD0	_	POF ¹	GF1	GF0	PD	IDL	00xxxx00B

March 1993 522

SFRs are bit addressable.
SFRs are modified from or added to the 80C51 SFRs.

8XC51FB overview


8XC51FB Special Function Registers (Continued) Table 1.


SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	ADDRESS	, ЅҮМВО	L, OR AL	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	DOH	CY	AC	F0	RS1	RS0	ΟV	_	Р	00H
RACAP2H#	Timer 2 Capture High	СВН									оон
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	А9Н									оон
SADEN#	Slave Address Mask	В9Н									00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9 A	99	98	
SCON*	Serial Control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	оон
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8 A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IE0	оон
			CF	CE	CD	СС	СВ	CA	С9	C8	
T2CON*	Timer 2 Control	СВН	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	оон
T2MOD#	Timer 2 Mode Control	С9Н	_		-	_	-			DCEN	xxxxxxx0B
ТНО	Timer High 0	8CH									00Н
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH	ł								00H
TLO	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	ССН									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	Mo	00Н
			C7	C6	C5	C4	СЗ	C2	C1	CO	1

523 March 1993

^{*} SFRs are bit addressable.
SFRs are modified from or added to the 80C51 SFRs.

^{1.} Reset value depends on reset source.





8XC51FB overview




Figure 4. CMOD: PCA Counter Mode Register





Figure 5. CCON: PCA Counter Control Register

525 March 1993

^{*}User sottware should not write is to reserved bits. These bns may be used in tuture 8051 family products to invoke new features in that case, the reset or inactive value of the new bit will be o, and its active value will be 1. The value read from a reserved bit is indeterminate.

^{**-}Fosc = osallator frequency



The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 7 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.

PCA Capture Mode

To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in

the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 8.

16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 9).

High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 10).

Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 11 shows the PWM function.The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of

the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of this book for the 80C51. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 8XC51FB UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 13). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 14.

_	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION
Х	0	0	0	0	0	0	0	No operation
X	Х	1	0	0	0	0	Х	16-bit capture by a positive-edge trigger on CEXn
Х	Х	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
Х	Х	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
Х	1	0	0	1	0	0	Х	16-bit Software Timer
X	1	0	0	1	1	0	X	16-bit HighSpeed Output
Х	1	0	0	0	0	1	0	8-bit PWM
Х	1	0	0	1	Х	0	Х	Watchdog Timer

Figure 7. PCA Module Modes (CCAPMn Register)

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 15.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the

SADDR to create the "[Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100	0000
	SADEN	=	1111	1001
	Given	=	1100	0XX0
Slave 1	SADDR	=	1110	0000
	SADEN	=	1111	1010
	Given	=	1110	OXOX
Slave 2	SADDR	=	1110	0000
	SADEN	=	1111	1100
	Given	_	1110	OOXX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0=0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1=0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2=0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary t make bit 2=1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.


Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". this effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.


Reduced EMI Mode

The AO bit (AUXR.O) in the AUXR register when set disables the ALE output.


8XC51FB Reduced EMI Mode AUXR (0X8E)


AO: Turns off ALE output.








8XC51FB overview














87C51FB

DESCRIPTION

The 87C51FB Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C51FB has the same instruction set as the 80C51.


This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C51FB contains 16k × 8 memory, a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, three 16-bit timer/event counters, a Programmable Counter Array (PCA), a multi-source, two-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C51FB can be expanded using standard TTL compatible memories and logic.

Its added features make it an even more powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multiprocessor communications.

FEATURES

- 80C51 central processing unit
- 16k x 8 EPROM expandable externally to 64k bytes
- Quick Pulse programming algorithm
- Two level program security system
- 256 x 8 RAM, expandable externally to 64k bytes
- Three 16-bit timer/counters
 - T2 is an up/down counter
- Programmable Counter Array (PCA)
- High speed output
- Capture/compare
- Pulse Width Modulator
- Watchdog Timer
- Four 8-bit I/O ports
- Full-duplex enhanced UART
- Framing error detection
- Automatic address recognition
- · Power control modes
 - Idle mode
- Power-down mode
- Once (On Circuit Emulation) Mode
- Five package styles
- OTP package available

PIN CONFIGURATIONS




ORDERING INFORMATION

EPROM	TEMPERATURE RANGE °C AND PACKAGE¹	FREQUENCY	DRAWING NUMBER
S87C51FB-4N40	0 to +70, 40-Pin Plastic Dual In-line Package, OTP	3.5 to 16MHz	0415C
S87C51FB-4F40	0 to +70, 40-Pin Ceramic Dual In-line Package w/Window, UV	3.5 to 16MHz	0590B
S87C51FB-4A44	0 to +70, 44-Pin Plastic Leaded Chip Carrier, OTP	3.5 to 16MHz	0403G
S87C51FB-4K44	0 to +70, 44-Pin Ceramic Leaded Chip Carrier w/Window, UV	3.5 to 16MHz	1472A
S87C51FB-4B44	0 to +70, 44-Pin Plastic Quad Flat Pack, OTP	3.5 to 16MHz	1118D

^{1.} OTP = One Time Programmable EPROM. UV = Erasable EPROM.


87C51FB

BLOCK DIAGRAM




87C51FB

CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



PIN DESCRIPTIONS

	PIN NUMB		ER			
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION	
V _{SS}	20	22	16	1	Ground: 0V reference.	
Vcc	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.	
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and receives code bytes during EPROM programming. External pull-ups are required during program verification.	
P1.0-P1.7	1–8	2–9	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:	
	1	2	40	1	T2 (P1.0): Timer/Counter 2 external count input/Clockout	
1	2	3	41	- 1	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control	
	3	4	42	1	ECI (P1.2): External Clock Input to the PCA	
	4	5	43	1/0	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0	
	5	6	44	1/0	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1	
	6	7	1	1/0	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2	
	7	8	2	I/O	CEX3 (P1.6): Capture/Compare External I/O for PCA module 3	
	8	9	3	I/O	CEX4 (P1.7): Capture/Compare External I/O for PCA module 4	

87C51FB

PIN DESCRIPTIONS (Continued)

	PIN NUMBER							
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION			
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _L). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Rij), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.			
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:			
	10	11	5	- 1	RxD (P3.0): Serial input port			
	11	13	7	0	TxD (P3.1): Serial output port			
	12	14	8	1	INTO (P3.2): External interrupt			
	13	15	9	1	INT1 (P3.3): External interrupt			
	14	16	10	1	T0 (P3.4): Timer 0 external input			
	15	17	11	1	T1 (P3.5): Timer 1 external input			
	16	18	12	0	WR (P3.6): External data memory write strobe			
	17	19	13	0	RD (P3.7): External data memory read strobe			
RST	9	10	4	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .			
ALE/PROG	30	33	27	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.			
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 87C51FB is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.			
EA/V _{PP}	31	35	29	1	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.			
XTAL1	19	21	15	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.			
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.			

NOTE

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than $V_{CC} + 0.5V$ or $V_{SS} - 0.5V$, respectively.

TIMER 2

This is a 16-bit up or down counter, which can be operated as either a timer or event counter. It can be operated in one of three different modes (autoreload, capture or as the baud rate generator for the UART).

In the autoreload mode the Timer can be set to count up or dwon by setting or clearing the bit DCEN in the T2CON Special Function Register. The SFR's RCAP2H and RCAP2L are used to reload the Timer upon overflow or a 1-to-0 transition on the T2EX input (P1.1).

In the Capture mode Timer 2 can either set TF2 and generate an interrupt or capture its value. To capture Timer 2 in response to a 1-to-0 transition on the T2EX input, the EXEN2 bit in the T2CON must be set. Timer 2 is then captured in SFR's RCAP2H and RCAP2L.

As the baud rate generator, Timer 2 is selected by setting TCLK and/or RCLK in T2CON. As the baud rate generator Timer 2 is incremented at 1/2 the oscillator frequency.

ENHANCED UART

The 87C51FB UART has all of the capabilities of the standard 80C51 UART plus Framing Error Detection and Automatic Address Recognition. As in the 80C51, all four modes of operation are uspported as well as the 9th bit in modes 2 and 3 that can be used to facilitate multiprocessor communication.

The Framing Error Detection allows the UART to look for missing stop bits. If a Stop

I²C bus addresses 87C51FB

bit is missing, the FE bit in the SCON SFR is set. The FE bit can be checked after each transmission to detect communication errors. The FE bit can only be cleared by software and is not affected by a valid stop bit.

Automatic Address Recognition is used to reduce the CPU service time for the serial port. The CPU only needs to service the UART when it is addressed and, with this done by the on-chip circuitry, the need for software overhead is greatly reduced. This mode works similar to the 9th bit communication mode, except that uses only 8 bits and the Stop bit is used to cause the RI bit to be set. There are two SFRs associated with this mode. They are SADDR, which holds the slave address and SADEN, which contains a mask that allows selective masking of the slave address so that broadcast addresses can be used.

PROGRAMMABLE COUNTER ARRAY

The PCA is a sophisticated free-running 16 bit Timer/Counter that drives 5 modules that can be individually configured as Capture inputs, software timers, high speed outputs, or pulse width modulated outputs. In addition, module 4 can be configured as a software controlled watchdog timer.

The Timer protion of the PCA can be configured to run in one of four different modes. The modes are: 1/2 the oscillator frequency, 1/4 the oscillator frequency, Timer 0 overflows, or from the ECI input.

For the Capture/Compare mode each of the modules has a pair of registers associated with it called CCAPnH and CCAPnL (where n = 0, 1, 2, 3, 4 depending on the module). Both positive and negative transitions can be captured. This means that the PCA has the flexibility to measure phase differences, duty cycles, pulse widths and a wide variety of other digital pulse characteristics.

In the 16-bit software timer mode each of the modules can generate an interrupt upon a compare.

For applications that require accurate pulse widths and edges the PCA modules can be used as High Speed Outputs (HSO). The PCA toggles the appropriate CEXn pin when there is a match between the PCA timer and the modules compare registers.

The pulse width modulator mode for the PCA allows tha conversion of digital information into analog signals. Each of the 5 modules can be used in this mode. The frequency of the PWM depends on the clock source for the PCA. The 8-bit PWM output is generated by comparing the low byte of the PCA (CL) with

thge module's CCAPnL SFR. When CL < CCAPnL, the output is high. When CL > CCAPnL, the output is low.

POWER OFF FLAG

The Power Off Flag (POF) is set by on-chip circuitry when the V_{CC} level on the 87C51FB rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V_{CC} level must remain above 3V for the POF to remain unaffected by the V_{CC} level.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode can be invoked by software. In this

mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated

On the 87C51FB either a hardware reset or external interrupt can use an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INTO and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal rest algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 87C51FB without the 87C51FB having to be removed from the circuit. The ONCE Mode is invoked by:

- Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 87C51FB is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

87C51FB

Table 1. **External Pin Status During Idle and Power-Down Mode**

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	11	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise

Electrical Deviations from Commercial Specifications for Extended Temperature Range

DC and AC parameters not included here are the same as in the commercial temperature range table.

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40$ °C to +85 °C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V$

		TEST	LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA		-0.5	0.2V _{CC} 0.15	٧
V _{IL1}	Input low voltage to EA		0	0.2V _{CC} -0.35	٧
V _{IH}	Input high voltage, except XTAL1, RST		0.2V _{CC} +1	V _{CC} +0.5	٧
V _{IH1}	Input high voltage to XTAL1, RST		0.7V _{CC} +0.1	V _{CC} +0.5	٧
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.45V		-75	μА
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3	V _{IN} = 2.0V		-750	μА
lcc	Power supply current: Active mode Idle mode Power-down mode	V _{CC} = 4.5–5.5V, Frequency range = 3.5 to 16MHz		19 6 50	mA mA μA

537

87C51FB

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$

		TEST	1	LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP1	MAX	UNIT
/ _{IL}	Input low voltage, except EA ⁷		-0.5		0.2V _{CC} -0.1	٧
/ _{IL1}	Input low voltage to EA ⁷		0		0.2V _{CC} -0.3	٧
/ _{IH}	Input high voltage, except XTAL1, RST7		0.2V _{CC} +0.9		V _{CC} +0.5	٧
/ _{IH1}	Input high voltage, XTAL1, RST ⁷		0.7V _{CC}		V _{CC} +0.5	٧
V _{OL}	Output low voltage, ports 1, 2, 39	$I_{OL} = 100 \mu A$ $I_{OL} = 1.6 m A^2$ $I_{OL} = 3.5 m A$			0.3 0.45 1.0	V V V
OL1	Output low voltage, port 0, ALE, PSEN ⁹	$I_{OL} = 200 \mu A$ $I_{OL} = 3.2 m A^2$ $I_{OL} = 7.0 m A$			0.3 0.45 1.0	V V V
/он	Output high voltage, ports 1, 2, 3, ALE, PSEN ³	I _{OH} = -60μA, I _{OH} = -30μA I _{OH} = -10μA	V _{CC} - 1.5 V _{CC} - 0.7 V _{CC} - 0.3			V V V
/ _{OH1}	Output high voltage (port 0 in external bus mode), ALE ¹⁰ , PSEN ³	I _{OH} = -7.0mA, I _{OH} = -3.2mA I _{OH} = -200μA	V _{CC} - 1.5 V _{CC} - 0.7 V _{CC} - 0.3			V V V
IL	Logical 0 input current, ports 1, 2, 3 ⁷	V _{IN} = 0.45V			-50	μΑ
ΓL	Logical 1-to-0 transition current, ports 1, 2, 3 ⁷	See note 4			-650	μА
.1	Input leakage current, port 0	0.45 V _{IN} < V _{CC} - 0.3			±10	μА
СС	Power supply current: ⁷ Active mode @ 16MHz ⁵ Idle mode @ 16MHz Power-down mode	See note 6		15 3 10	25 5 75	mA mA μA
R _{RST}	Internal reset pull-down resistor		50		225	kΩ
CIO	Pin capacitance ¹¹ (except EA)				15	pF

- Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. lou can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the address bits are stabilizing.
- 4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- I_{CCMAX} at other frequencies is given by: Active mode: I_{CCMAX} = 1.50 × FREQ + 8: Idle mode: I_{CCMAX} = 0.14 × FREQ +2.31, where FREQ is the external oscillator frequency in MHz. I_{CCMAX} is given in mA. See Figure 8.
- See Figures 9 through 12 for I_{CC} test conditions.
- These values apply only to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, see table on previous page. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 9. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 - Maximum I_{OL} per port pin:
 - Maximum IOL per 8-bit port: 26mA
- 15mA (*NOTE: This is 85°C specification.)
 - Maximum total IOL for all outputs:
 - If IoL exceeds the test condition, Vol. may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions
- 10. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 11. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA it is 25pF).

87C51FB

AC ELECTRICAL CHARACTERISTICS $T_{amb}=0\,^{\circ}\text{C}$ to +70 $^{\circ}\text{C}$ or -40 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$, $V_{CC}=5V\pm10\%$, $V_{SS}=0V^{1,\,2,\,3}$

	1		16MHz	CLOCK	VARIABL	1	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	1	Oscillator frequency			3.5	16	MHz
t _{LHLL}	1	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	1	Address valid to ALE low	22		t _{CLCL} -40		ns
t _{LLAX}	1	Address hold after ALE low	32		t _{CLCL} -30		ns
t _{LLIV}	1	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	1	ALE low to PSEN low	32		t _{CLCL} -30		ns
t _{PLPH}	1	PSEN pulse width	142		3t _{CLCL} -45		ns
t _{PLIV}	1	PSEN low to valid instruction in		82		3t _{CLCL} -105	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	1	Input instruction float after PSEN		37		t _{CLCL} -25	ns
t _{AVIV}	1	Address to valid instruction in	<u> </u>	207	***************************************	5t _{CLCL} -105	ns
t _{PLAZ}	1	PSEN low to address float		10		10	ns
Data Memo	ory	1		L			
t _{RLRH}	2, 3	RD pulse width	275		6t _{CLCL} -100	<u> </u>	ns
twwh	2, 3	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		147		5t _{CLCL} -165	ns
t _{RHDX}	2, 3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		65		2t _{CLCL} -60	ns
tLLDV	2, 3	ALE low to valid data in	<u> </u>	350		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		397		9t _{CLCL} -165	ns
t _{LLWL}	2, 3	ALE low to RD or WR low	137	237	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	2, 3	Address valid to WR low or RD low	175		4t _{CLCL} -75		ns
tavwx	2, 3	Data valid to WR transition	42		t _{CLCL} -20		ns
twhax	2, 3	Data hold after WR	42		t _{CLCL} -20		ns
t _{QVWH}	3	Data valid to WR high	287		7t _{CLCL} -150		ns
t _{RLAZ}	2, 3	RD low to address float	<u> </u>	0		0	ns
twhLH	2, 3	RD or WR high to ALE high	40	87	t _{CLCL} -20	t _{CLCL} +25	ns
External C	lock	<u> </u>	_				
tchcx	5	High time	12		20		ns
tclcx	5	Low time	12		20		ns
t _{СССН}	5	Rise time		20		20	ns
t _{CHCL}	5	Fall time		20		20	ns
Shift Regis	ter	L		-			1
t _{XLXL}	4	Serial port clock cycle time	1 1		12t _{CLCL}		μs
tavxH	4	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
t _{xHQX}	4	Output data hold after clock rising edge	8		2t _{CLCL} -117	†	ns
t _{XHDX}	4	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	4	Clock rising edge to input data valid		492		10t _{CLCL} -133	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

3. Interfacing the 87C51FB to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

I²C bus addresses 87C51FB

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address
C - Clock
D - Input data
H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE


P - PSEN Q - Output data R - RD signal t - Time


V - Valid

W- WR signal
X - No longer a valid logic level


Z - Float Examples: t_{AVLL} = Time for address valid to


 $\begin{aligned} & \text{ALE low.} \\ & t_{\text{LLPL}} = & \text{Time for ALE low to} \\ & & \text{PSEN low.} \end{aligned}$







87C51FB







I²C bus addresses 87C51FB













87C51FB









I2C bus addresses

87C51FB

EPROM CHARACTERISTICS

The 87C51FB is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C51FB contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C51FB manufactured by Philips.

Table 2 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the secuity bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C51FB is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 2 are held at the 'Program Code Data' levels indicated in Table 2. The ALE/PROG is pulsed low 25 times as shown in Figure 14.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the 'Verify Code Data' levels indicated in Table 2. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = B2H indicates 87C51FB

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 2, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 2. EPROM Progamming Modes


MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm security bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm security bit 2	1	0	0*	V _{PP}	1	1	0	0


NOTES:


- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. $V_{CC} = 5V \pm 10\%$ during programming and verification.
- ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

[™]Trademark phrase of Intel Corporation.

87C51FB








87C51FB

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 16)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	٧
I _{PP}	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs



8XC52 overview

8XC52 OVERVIEW

The 8XC52 is identical to the 8XC51, respectively, except for added features. The 8XC52 has:

- 8k ROM (80C52 only)
- 256 bytes RAM
- Counter/timer 2

As a result, there are some additions to the interrupt structure, I/O pin alternate functions, and baud rate generation for the serial channel

Since the similarity is so close, only the additional features of the 8XC52 are described. Where necessary, some repetition of 80C51 information will be made for the sake of clarity. The 8XC52 is pin for pin and fully code compatible with the 80C51.

Differences From the 80C51

Program Memory

The data and program memory are organized virtually identically to the 80C51. The 80C52 possesses 8k bytes of on-chip program memory. When EA is high, the 80C52 fetches instructions from the internal ROM unless the address exceeds 1FFFh. Locations 2000H to FFFFH are fetched from external program memory. When EA is held low all instruction fetches are from external memory. The program memory space is shown in Figure 1.


The data memory organization is identical to the 80C51 except that the 80C52 has an additional 128 bytes of RAM overlapped with the special functio register space. This additional RAM is addressed using indirect addressing only and is available as stack space. The 80C52 data memory space is shown in Figure 2.


Special Function Registers

The special function register space is the same as the 80C51 except that the 80C52 contains the additional special function registers T2CON, RCAP2L, RCAP2H, TL2, and TH2. Since the standard 80C51 on-chip functions are identical in the 80C52, the SFR locations, bit locations, and operation are likewise identical. The only exceptions are in the interrupt mode and interrupt priority SFRs (see Table 1).

Timer/Counters

In addition to timer/counters 0 and 1 of the 80C51, the 80C52 contains timer/counter 2. Like timers 0 and 1, timer 2 can operate as either an event timer or as an event counter. This is selected by bit C/T2 in the special function register T2CON (see Figure 3). It has three operating modes: capture, auto-load, and baud rate generator, which are selected by bits in the T2CON as shown in Table 2.





In the Capture Mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. (RCAP2L and RCAP2H are new special function registers in the 80C52.) In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt. The Capture Mode is illustrated in Figure 4.

In the auto-reload mode, there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it not only sets TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0

transition at external input T2EX will also trigger the 16-bit reload and set EXF2. The auto-reload mode is illustrated in Figure 5.

The baud rate generation mode is selected by RCLK = 1 and/or TCLK = 1. It will be described in conjunction with the serial port.

Serial Port

The serial port of the 8XC52 is identical to that of the 80C51 except that counter/timer 2 can be used to generate baud rates.


In the 80C52, Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (see Figure 3). Note that the baud rate for transmit and receive can be simultaneously different. Setting RCLK and/or TCLK puts Timer into its baud rate generator mode, as shown in Figure 6.


The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.


Now, the baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate as follows:


The timer can be configured for either "timer" or "counter" operation. In the most typical applications, it is configured for "timer" operation (C/T2 = 0). "Timer" operation is a little different for Timer 2 when it's being used as a baud rate generator. Normally, as a timer it would increment every machine cycle (thus at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (thus at 1/2 the oscillator frequency). In that case the baud rate is given by the formula:

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.









80C51 Family Derivatives

Table 1. **8XC52 Special Function Registers**

Acct. Acct. Brogister FOH F7 F6 F5 F4 F3 F2 F1 F0 OOH OOH OOH OOH OOH OOH OOH	SYMBOL	DESCRIPTION	DIRECT									RESET
Brogister Foh F7 F6 F5 F4 F3 F2 F1 F0 OOH	ACC*	Accumulator			F6	F5	F4	F3	F2			
Dept	B*		l									1
EA	DPTR: DPH	Data pointer (2 bytes) Data pointer high	83H	.,	10	10	17	10	,,	,,	10	00Н
P				AF	ΑE	AD	AC	AB	AA	A 9	A8	
P	IE*	Interrupt enable	A8H	EA	_	ET2	ES	ET1	EX1	ET0	EX0	0х000000В
B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2 B1 B0 B7 B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2 B1 B0 B7 B6 B5 B4 B3 B2 B1 B0 B7 B7 B6 B5 B4 B3 B2 B1 B0 B7 B7 B7 B7 B7 B7 B7				BF	BE	BD	ВС	BB	BA	B9	B8	
PO' Port 0 80H AD7 AD6 AD6 AD4 AD3 AD2 AD1 AD0 FFH 97 96 95 94 93 92 91 90 PO' Port 1 90H — — — — — — — — — — — — — — — — — — —	IP*	Interrupt priority	В8Н	_		PT2	PS	PT1	PX1	PT0	PX0	хх000000В
Port 1				87	86	85	84	83	82	81	80	
Port 1	P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
A7 A6 A5 A4 A3 A2 A1 A0				97	96	95	94	93	92	91	90	
Port 2	P1*	Port 1	90H	-	_		_	_	_	T2EX	T2	FFH
B7 B6 B5 B4 B3 B2 B1 B0 FFH				A7	A 6	A 5	A4	АЗ	A 2	A 1	AO	
Port 3	P2*	Port 2	АОН	A15	A14	A13	A12	A11	A10	A9	A8	FFH
Port 3				B7	B6	B5	В4	В3	B2	B1	В0	
PCON1	P3*	Port 3	вон				r		,		T	fFH
PSW* Program status word DOH CY AC F0 RS1 RS0 OV - P OOH OOH CAPUL# Capture high CAH CAH CAPUL# CAPULE low SBUF Serial data buffer 99H SF 9E 9D 9C 9B 9A 99 98 SCON* Serial controller 98H SM0 SM1 SM2 REN TB8 RB8 TI RI OOH OOH SF Stack pointer 81H 8F 8E 8D 8C 8B 8A 89 88 ST ST ST ST ST ST ST	PCON1	Power control	87H	SMOD	_	-	_	GF1	GF0	PD	IDL	0xxxxxxxB
PSW* Program status word DOH CY AC F0 RS1 RS0 OV - P OOH OOH CAPUL# Capture high CAH CAH CAPUL# CAPULE low SBUF Serial data buffer 99H SF 9E 9D 9C 9B 9A 99 98 SCON* Serial controller 98H SM0 SM1 SM2 REN TB8 RB8 TI RI OOH OOH SF Stack pointer 81H 8F 8E 8D 8C 8B 8A 89 88 ST ST ST ST ST ST ST				D.7	- DC	Dr.						
Capture high Capture low CAH Capture low CAH Capture low CAH Capture low CAH Capture low CAH Capture low CAH Capture low CAH Capture low CAH CAH Capture low CAH C	DQ\A/*	Program status word	DON				r			т	, 	0011
SBUF Serial data buffer 99H 9F 9E 9D 9C 9B 9A 99 98 OOH OOH OOH THO Timer high 1 Timer low 1 Timer low 1 Timer low 2 Timer mode 89H GATE C/T M1 M0 GATE C/T M1 M0 OOH TIMER MCCON* Serial controller 98H SM0 SM1 SM2 REN TB8 RB8 TI RI OOH OOH TIMER MCCON* Serial controller 88H SM0 SM1 SM2 REN TB8 RB8 TI RI OOH OOH OOH OOH OOH OOH OOH OOH OOH OO	RCAP2H#	Capture high	СВН	CT	AC	I FU	HSI	H50	I OV		P	00Н
9F 9E 9D 9C 9B 9A 99 98 98 98 98 98 98		•	ł									1
SCON* Serial controller SPH SM0 SM1 SM2 REN TB8 RB8 TI RI O0H	ODOI	Cenar data buller	3311	9F	9F	9D	9C	9B	94	99	98	********
Stack pointer Stack pointe	SCON*	Serial controller	98H	<u> </u>		,	·		,	,	,	00H
TCON* Timer control 88H TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 OOH	SP	Stack pointer	l .				L		1	<u> </u>	1	1
CF		•		8F	8E	8D	8C	8B	8A	89	88	
Timer 2 control C8H TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RI2 O0H	TCON*	Timer control	88H	TF1	TR1	TFO	TR0	IE1	IT1	IE0	IT0	00Н
THO				CF	CE	CD	СС	СВ	CA	C9	C8	
TH1	T2CON*#	Timer 2 control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00Н
	TH0 TH1 TH2# TL0 TL1 TL2#	Timer high 1 Timer high 2 Timer low 0 Timer low 1	8CH 8DH CDH 8AH 8BH			L		August 1	1	1		00H 00H 00H 00H 00H
Rit addressable	TMOD		89H	GATE	C/T	M1	MO	GATE	C/T	M1	MO	00Н

March 1993 551

^{*} Bit addressable

SFRs are modified from or added to the 80C51 SFRs.

Bits GF1, GF0, PD, and IDL of the PCON register are not implemented in the NMOS 8XC52.

Table 2. Timer 2 Operating Modes

RCLK + RCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	x	1	Baud rate generator
Х	х	0	(off)

Timer 2 as a baud rate generator is shown in Figure 6. This figure is valid only if RCLK + TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Therefore, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt, if desired.

It should be noted that when Timer 2 is running (TR2 = 1) in "timer" function in the baud rate generator mode, one should not try to read or write TH2 or TL2. Under these conditions the timer is being incremented every state time, and the results of a read or write may not be accurate. The RCAP registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. Turn the timer off (clear TR2) before accessing the Timer 2 or RCAP registers, in this case.

The serial port in Modes 1 and 3 with the timer 2 baud rate interface is shown in Figures 7 and 8.

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 3 for set-up of timer 2 as a timer. See Table 4 for set-up of timer 2 as a counter.

Using Timer/Counter 2 to Generate Baud Rates

For this purpose, Timer 2 must be used in the baud rate generating mode. If Timer 2 is being clocked through pin T2 (P1.0) the baud rate is:

And if it is being clocked internally, the baud

To obtain the reload value for RCAP2H and RCA02L, the above equation can be rewritten as:

RCAP2H,
$$= 65536 - \frac{Oscillator Frequency}{32 \times Baud Rate}$$

Interrupts

The 80C52 has 6 interrupt sources as shown in Figure 9. All except TF2 and EXF2 are identical sources to those in the 80C51.

The Interrupt Enable Register and the Interrupt Priority Register are modified to include the additional 80C52 interrupt sources. The operation of these registers is identical to the 80C51. The registers are detailed in Figures 10, 11, and 12.

In the 80C52, the Timer 2 Interrupt is generated by the logical OR of TF2 and EXF2. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may

have to determine whether it was TF2 or EXF2 that generated the interrupt, and the bit will have to be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it has been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be canceled in software.

The interrupt vector addresses and the interrupt priority for requests in the same priority level are given in the following:

	Source	Vector Address	Priority Within Level
1.	IE0	0003H	(highest)
2.	TF0	000BH	
3.	IE1	0013H	
4.	TF1	001BH	
5.	RI + TI	0023H	
6.	TF2 + EXF2	002BH	(lowest)

Note that they are identical to those in the 80C51 except for the addition of the Timer 2 (TF1 and EXF2) interrupt at 002BH and at the lowest priority within a level.

Port Structures


The port structures are identical in both parts, except that on the 8XC52, ports P1.0 and P1.1 include the Timer 2 alternate functions as follows:

P1.0 T2 (Timer/counter 2 external input)


P1.1 T2EX (Timer/counter 2 capture/ reload trigger)

As with the 80C51, these alternate functions can only be activated if the corresponding bit latch in the port SFR contains a 1.

80C51 Family Derivatives



80C51 Family Derivatives



554

Table 3. Timer 2 as a Timer


MODE	T2CON				
	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)			
16-bit Auto-Reload	00H	08H			
16-bit Capture	01H	09H			
Baud rate generator receive and transmit same baud rate	34H	36H			
Receive only	24H	26H			
Transmit only	14H	16H			

Table 4. Timer 2 as a Counter

MODE	TMOD			
	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)		
16-bit	02H	0AH		
Auto-Reload	03H	овн		


NOTES:

- Capture/reload occurs only on timer/counter overflow.
 Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when timer 2 is used in the baud rate generator mode.



March 1993 555

80C51 Family Derivatives



	(MSB)							(LSB)	
	EA	х	ET2	ES	ET1	EX1	ЕТО	EXO	
Syr E	mbol A		ition :.7	will be acl	all interru knowled individu	ged. If E/ ally enab	A=1,ea oled ord	interrupt ch interrupt isabled by	
		IE	.6	Reserved					
E	T2	IE	.5	Enables o capture in interrupt i	terrupt.	If ET2 = 0			
E	S	IE	.4	Enables or disables the Serial Port interrupt. If ES = 0, the Serial Port interrupt is disabled.					
E	T1	IE	.3	Enables of interrupt. disabled.					
E	X1	IE	.2	Enables o				upt.1. If EX1	
Ε	то	IE	.1	Enables of interrupt disabled.					
E	Χo	IE	i.0	Enables o				upt 0. If EXO	
	Fig	ure 11	. 80C	52 Inter	rupt E	nable ((IE) Re	gister	

(MSB)							(LSB)	
х	х	PT2	PS	PT1	PX1	РТО	PXO	
Symbol –	Pos	ition .7	Function Reserved.					
-	IP	.6	Reserved.					
PT2	IP	.5	Defines th				ty level. PT2 ty level.	
PS	IP	4	Defines the Serial Port interrupt priority level. PS = 1 programs it to the higher priority level.					
PT1	IP	.3	Defines theTimer 1 interrupt priority level. PT1 = 1 programs it to the higher priority level.					
PX1	IP	.2					ority level. riority level.	
РТО	IP	.1	Enables o priority le priority le	vel. PT0			errupt o the higher	
PXO	IP	.0					ority level. riority level.	
Figure 12. 80C52 Interrupt Priority (IP) Register								

8032AH/8052AH

DESCRIPTION

The Philips 8032AH/8052AH is a high-performance microcontroller fabricated using the Philips high-density highly reliable +5V, depletion-load, N-channel, silicon-gate, N500 MOS process technology. It provides the hardware features, architectural enhancements and instructions that are necessary to make it a powerful and cost-effective controller for applications requiring up to 64k bytes of program memory and/or up to 64k bytes of data storage.


The 8032AH/8052AH contains 256 bytes of read/write data memory, 32 I/O lines configured as four 8-bit ports, three 16-bit counter/timers, a six-source, two-priority-level nested interrupt structure, a programmable serial I/O port and on-chip oscillator and clock circuitry. The 8052AH has all of these features plus 8k bytes of non-volatile read-only program memory. Both microcontrollers have memory expansion capabilities of up to 64k bytes of data storage and 64k bytes of program memory that can be attained with standard TTL compatible memories.

Because of its extensive BCD/binary arithmetic and bit-handling facilities, the 8032AH/8052AH microcontroller is efficient at both computational and control-oriented tasks. Efficient use of program memory is also achieved by using the familiar compact instruction set of the 8031AH/8051AH. Forty-four percent of the instructions are one-byte, 41% two-byte, and 15% three-byte instructions. With a 12MHz crystal, the majority of the instructions execute in just 1.0µs. The longest instructions, multiply and divide, require only 4µs at 12MHz.

FEATURES

- 8032AH control-oriented CPU with RAM and I/O
- 8052AH an 8032AH with factory mask-programmable ROM
- 8k X 8 ROM (8052AH only)
- 256 X 8 RAM
- Four 8-bit ports, 32 I/O lines
- Three 16-bit timer/counters
- Programmable full-duplex serial channel
- Variable transmit/receive baud rate capability
- Timer 2 capture capability
- External memory
 - 64k ROM and 64k RAM
- Boolean processor
- 128 user bit-addressable locations
- Upward compatible with 8031AH/8051AH

PIN CONFIGURATIONS






Pin	Function	Pin	Function	Pin	Function
1	NC	15	INT1/P3.3	30	P2.6/A14
2	T2/P1.0	16	T0/P3.4	31	P2.7/A15
3	T2EX/P1.1	17	T1/P3.5	32	PSEN
4	P1.2	18	WR/P3.6	33	ALE
5	P1.3	19	RD/P3.7	34	NC
6	P1.4	20	XTAL2	35	EA
7	P1.5	21	XTAL1	36	P0.7/AD7
8	P1.6	22	V _{SS}	37	P0.6/AD6
9	P1.7	23	NC	38	P0.5/AD5
10	RST	24	P2.0/A8	39	P0.4/AD4
11	RxD/P3.0	25	P2.1/A9	40	P0.3/AD3
12	NC	26	P2.2/A10	4'1	P0.2/AD2
13	TxD/P3.1	27	P2.3/A11	42	P0.1/AD1
14	INT0/P3.2	28	P2.4/A12	43	P0.0/AD0
		29	P2.5/A13	44	V _{cc}

8032AH/8052AH

ORDERING INFORMATION


	PHILIPS		PHILIPS	PHILIPS NORTH AMERICA			
ROMIess	ROM	Drawing Number	ROMIess	ROM	Drawing Number	TEMPERATURE °C AND PACKAGE	FREC MHz
MAB8032AH-2P	MAB8052AH-2P	SOT129	SCN8032HCCN40	SCN8052HCCN40	0415C	0 to +70, Plastic Dual In-Ine Package	12
MAB8032AH-2WP	MAB8052AH-2WP	SOT187	SCN8032HCCA44	SCN8052HCCA44	0403G	0 to +70, Plastic Leaded Chip Carrier	12
MAF8032AH-2P	MAF8052AH-2P	SOT129	SCN8032HACN40	SCN8052HACN40	0415C	-40 to +85, Plastic Dual In-Line Package	12
MAF8032AH-2WP	MAF8052AH-2WP	SOT187	SCN8032HACA44	SCN8052HACA44	0403G	-40 to +85, Plastic Leaded Chip Carrier	12
			SCN8032HCFN40	SCN8052HCFN40	0415C	0 to +70, Plastic Dual In-Line Package	15
			SCN8032HCFA44	SCN8052HCFA44	0403G	0 to +70, Plastic Leaded Chip Carrier	15
			SCN8032HAFN40	SCN8052HAFN40	0415C	-40 to +85, Plastic Dual In-Line Package	15
			SCN8032HAFA44	SCN8052HAFA44	0403G	–40 TO +85, Plastic Leaded Chip Carrier	15

LOGIC SYMBOL



8032AH/8052AH

BLOCK DIAGRAM



8032AH/8052AH

PIN DESCRIPTION

	PIN NO.			
MNEMONIC	DIP	LCC	TYPE	NAME AND FUNCTION
V _{SS}	20	22	ı	Ground: 0V reference.
V _{CC}	40	44	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	39–32	43–36	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0–P1.7	1-8	2–9	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Pins P1.0 and P1.1 also correspond to the special functions T2, timer 2 counter trigger input, and T2EX, external input to timer 2. the output latch on these two special functions must be programmed to one for that function to operate. Port 1 also receives the low-order address byte during program verification.
	1	2	1	T2 (P1.0): Timer/counter 2 trigger input.
	2	3	ı	T2EX (P1.1): Timer/counter 2 external count input.
P2.0-P2.7	21–28	24–31	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 also serves the special features of the SC80C51 family, as listed below:
	10	11	1	RxD (P3.0): Serial input port
	11	13	0	TxD (P3.1): Serial output port
	12	14	1	INTO (P3.2): External interrupt
	13	15	- 1	INT1 (P3.3): External interrupt
	14	16	- 1	T0 (P3.4): Timer 0 external input
	15	17	1	T1 (P3.5): Timer 1 external input
	16	18	0	WR (P3.6): External data memory write strobe
	17	19	0	RD (P3.7): External data memory read strobe
RST	9	10	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. A small external pull-down resistor (approx 8.2kohm) from RST to V_{SS} permits power-on reset when a capacitor (approx 10uF) is also connected from this pin to V_{CC} .
ALE	30	33	1/0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	29	32	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA	31	35	ı	External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 1FFFH.
XTAL1	19	21	i	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	0	Crystal 2: Output from the inverting oscillator amplifier.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL2 should be driven while XTAL1

is connected to ground. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running.

8032AH/8052AH

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to +7.0	V
Input, output current on any single pin	10	mA
Power dissipation	1.5	w

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V^{4.5}$

		TEST	LIF	MITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage		-0.5	0.8	V
V _{IH}	Input high voltage; except XTAL2, RST		2.0	V _{CC} +0.5	٧
V _{IH1}	Input high voltage to RST for reset, XTAL2	XTAL1 to V _{SS}	2.5	V _{CC} +0.5	٧
V _{OL}	Output low voltage; ports 1, 2, 3 ⁶	I _{OL} = 1.6mA		0.45	٧
V _{OL1}	Output low voltage; port 0, ALE, PSEN ⁶	I _{OL} = 3.2mA		0.45	٧
V _{OH}	Output high voltage; ports 1, 2, 3	I _{OH} = -80uA	2.4		٧
V _{OH1}	Output high voltage; port 0 in external bus mode, ALE, PSEN3	I _{OH} = -400uA	2.4		٧
I _{IL}	Logical 0 input current; ports 1, 2, 3	V _{IN} = 0.45V		-800	uA
I _{IH1}	Input high current to RST for reset	V _{IN} = V _{CC} -1.5V		500	uA
lu	Input leakage current; port 0, EA	0.45 < V _{IN} < V _{CC}		±10	uA
l _{IL2}	Logical 0 input current for XTAL2	XTAL1 = V _{SS} , V _{IN} = 0.45V		-3.2	mA
Icc	Power supply current	All outputs disconnected and EA = V _{CC}		175	mA
C _{IO}	Pin capacitance	f _C = 1MHz, T _{amb} = 25°C		10	pF

T_{amb} = -40°C to +85°C - Extended temperature range, V_{CC} = 5V $\pm 10\%$, V_{SS} = 0V

	/ _{IH}	Input high voltage; except XTAL2, RST		2.2	V _{CC} +0.5	٧
N	∕ _{IH1}	Input high voltage to RST for reset, XTAL2	XTAL1 to V _{SS}	2.7		٧
	IL2	Logical 0 input current for XTAL2	XTAL1 = V _{SS} , V _{in} = 0.45V		-3.5	mA

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. For operating at elevated temperatures, the device must be derated based on +150°C maximum junction temperature.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.
- 5. All voltage measurements are referenced to ground. For testing, all input signals swing between 0.45V and 2.4V with a transition time of 20ns maximum. All time measurements are referenced at input voltages of 0.8V and 2.0V and at output voltages of 0.8V and 2.0V as appropriate.

Datum	Ports	I/O Lines	V _{OL} (Peak Max)
Address	P2, P0	P1, P3	V8.0
Write Data	P0	P1, p3, ALE	V8.0
O 100-F (ALC IDO	EXT 00 - 5	· 11 - 41

7. $C_L = 100pF$ for port 0, ALE and \overline{PSEN} outputs: $C_L = 80pF$ for all other ports.

8032AH/8052AH

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V ±10%, V_{SS} = 0V^{1, 2}

			12MHz	CLOCK	VARIABL		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}		Oscillator frequency: Speed Versions SCN8052 C 32MAB8052/32 -2 SCN8052 F 32MAF8052/32 -2			3.5 3.5 3.5 3.5	12 12 15 12	MHz MHz MHz MHz
t _{LHLL}	1	ALE pulse width	127		2t _{CLCL} -40		ns
AVLL	1	Address valid to ALE low	43		t _{CLCL} -40		ns
LLAX	1	Address hold after ALE low	48		t _{CLCL} -35		ns
t _{LLIV}	1	ALE low to valid instruction in		233		4t _{CLCL} -100	ns
LLPL	1	ALE low to PSEN low	58		t _{CLCL} -25		ns
t _{PLPH}	1	PSEN pulse width	215		3t _{CLCL} -35		ns
t _{PLIV}	1	PSEN low to valid instruction in		125		3t _{CLCL} -125	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	1	Input instruction float after PSEN		63		t _{CLCL} -20	ns
t _{AVIV}	1	Address to valid instruction in		302		5t _{CLCL} -115	ns
PLAZ	1	PSEN low to address float		20		20	ns
PXAV	1	PSEN to address valid	75		t _{CLCL} -8		ns
Data Memo	ry			1			
RLRH	2, 3	RD pulse width	400		6t _{CLCL} -100		ns
tw.wh	2, 3	WR pulse width	400		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		252		5t _{CLCL} -165	ns
t _{RHDX}	2, 3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		97		2t _{CLCL} -70	ns
t _{LLDV}	2, 3	ALE low to valid data in		517		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		585		9t _{CLCL} -165	ns
LLWL	2, 3	ALE low to RD or WR low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	2, 3	Address valid to WR low or RD low	203		4t _{CLCL} -130		ns
łavwx	2, 3	Data valid to WR transition	23		t _{CLCL} -60		ns
Галмн	2, 3	Data valid to WR high	433		7t _{CLCL} -150		ns
twнах	2, 3	Data hold after WR	33		t _{CLCL} -50		ns
RLAZ	2, 3	RD low to address float		20		20	ns
t _{whLH}	2, 3	RD or WR high to ALE high	43	123	t _{CLCL} -40	t _{CLCL} +40	ns
External Cl	ock		-				
снсх	5	High time	20		20		ns
clcx	5	Low time	20		20		ns
^р сген	5	Rise time		20		20	ns
СНСГ	5	Fall time		20		20	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

8032AH/8052AH

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A – Address
C – Clock

D - Input data H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE


P - PSEN


R - RD signal t - Time V - Valid W - WR signal X - No longer a valid logic level

Q - Output data


Z - Float **Examples:** t_{AVLL} = Time for address valid to ALE low.


t_{LLPL} = Time for ALE low to PSEN low.







8032AH/8052AH






8032AH/8052AH







80C32/80C52/87C52

DESCRIPTION

The Philips 80C32/80C52/87C52 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The CMOS 8XC52 is functionally compatible with the NMOS SCN- 8032/8052 microcontrollers. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity.


The 8XC52 contains an 8k × 8 ROM (80C52) EPROM (87C52), a 256 × 8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the 8XC52 has two software selectable modes of power reduction – idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

FEATURES

- 80C51 based architecture
- 8032/8052 compatible
- 8k × 8 ROM (80C52)
- 8k × 8 EPROM (87C52)
- ROMless (80C32)
- 256 × 8 RAM
- Three 16-bit counter/timers
- Full duplex serial channel
- Boolean processor
- Memory addressing capability
- 64k ROM and 64k RAM
- Power control modes:
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- Two speed ranges:
 - 3.5 to 16MHz
 - 3.5 to 24MHz
- Five package styles
- Extended temperature ranges
- OTP package available

PIN CONFIGURATIONS




ORDERING INFORMATION

ROM	ROM	EPROM	TEMPERATURE RANGE °C AND PACKAGE ¹	FREQ MHz	DRAWING NUMBER
P80C32EBP N	P80C52EBP N	P87C52EBP N	0 to +70, Plastic Dual In-line Package, OTP	16	0415C
P80C32EBA A	P80C52EBA A	P87C52EBA A	0 to +70, Plastic Leaded Chip Carrier, OTP	16	0403G
		P87C52EBF FA	0 to +70, Ceramic Dual In-line Package, UV	16	0590B
		P87C52EBL KA	0 to +70, Ceramic Leaded Chip Carrier, UV	16	1472A
P80C32EBB B	P80C52EBB B	P87C52EBB B	0 to +70, Plastic Quad Flat Pack, OTP	16	1118D
P80C32EFP N	P80C52EFP N	P87C52EFP N	-40 to +85, Plastic Dual In-line Package, OTP	16	0415C
P80C32EFA A	P80C52EFA A	P87C52EFA A	-40 to +85, Plastic Leaded Chip Carrier, OTP	16	0403G
		P87C52EFF FA	-40 to +85, Ceramic Dual In-line Package, UV	16	0590B
		P87C52EFL KA	-40 to +85, Ceramic Leaded Chip Carrier, UV	16	1472A
P80C32EFB B	P80C52EFB B	P87C52EFB B	–40 to +85, Plastic Quad Flat Pack, OTP	16	1118D
P80C32IBP N	P80C52IBP N	P87C52IBP N	0 to +70, Plastic Dual In-line Package, OTP	24	0415C
P80C32IBA A	P80C52IBA A	P87C52IBA A	0 to +70, Plastic Leaded Chip Carrier, OTP	24	0403G
		P87C52IBF FA	0 to +70, Ceramic Dual In-line Package, UV	24	0590B
		P87C52IBL KA	0 to +70, Ceramic Leaded Chip Carrier, UV	24	1472A
P80C32IFP N	P80C52IFP N	P87C52IFP N	-40 to +85, Plastic Dual In-line Package, OTP	24	0415C
P80C32IFA A	P80C52IFA A	P87C52IFA A	-40 to +85, Plastic Leaded Chip Carrier, OTP	24	0403G
		P87C52IFF FA	-40 to +85, Ceramic Dual In-line Package, UV	24	0590B
		P87C52IFL KA	-40 to +85, Ceramic Leaded Chip Carrier, UV	24	1472A


^{1.} OTP = One Time Programmable EPROM. UV = UV erasable EROM

80C32/80C52/87C52


CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS




LOGIC SYMBOL



80C32/80C52/87C52

BLOCK DIAGRAM



80C32/80C52/87C52

PIN DESCRIPTION

ĺ	PIN NO.				
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	- 1	Ground: 0V reference.
Vcc	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C52. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2–9	40–44 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Pins P1.0 and P1.1 also. Port 1 also receives the low-order address byte during program memory verification. Port 1 also serves alternate functions for timer 2:
	1 2	2 3	40 41		T2 (P1.0): Timer/counter 2 external count input. T2EX (P1.1): Timer/counter 2 trigger input.
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: In). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10 11 12 13 14 15 16 17	11 13 14 15 16 17 18	5 7 8 9 10 11 12 13	-000	RxD (P3.0): Serial input port TxD (P3.1): Serial output port INTO (P3.2): External interrupt INTT (P3.3): External interrupt T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
RST	9	10	4	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .
ALE/PROG	30	33	27	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	I	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 1FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 1FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
XTAL1	19	21	15	l	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

80C32/80C52/87C52

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 567.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24

oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON.

DESIGN CONSIDERATIONS

At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up

Table 1 shows the state of I/O ports during low current operating modes.

ROM CODE SUBMISSION

When submitting ROM code for the 80C52, the following must be specified:

- 1. 8k byte user ROM data
- 2. 32 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 1FFFH	DATA	7:0	User ROM Data
2000H to 201FH	KEY	7:0	ROM Encryption Key FFH = no encryption
2020H	SEC	0	ROM Security Bit 1
2020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA# is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

80C32/80C52/87C52

Electrical Deviations from Commercial Specifications for Extended Temperature Range (87C52)

DC and AC parameters not included here are the same as in the commercial temperature range table.

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40$ °C to +85°C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V$

		TEST	LIM		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA		-0.5	0.2V _{CC} -0.15	V
V _{IL1}	Input low voltage to EA		0	0.2V _{CC} 0.35	V
V _{IH}	Input high voltage, except XTAL1, RST		0.2V _{CC} +1	V _{CC} +0.5	٧
V _{IH1}	Input high voltage to XTAL1, RST		0.7V _{CC} +0.1	V _{CC} +0.5	٧
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.45V		-75	μА
ITL	Logical 1-to-0 transition current, ports 1, 2, 3	V _{IN} = 2.0V		-750	μА
lcc	Power supply current: Active mode Idle mode Power-down mode	V _{CC} = 4.5-5.5V, Frequency range = 3.5 to 16MHz		19 6 50	mA mA μA

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80C32/80C52/87C52

DC ELECTRICAL CHARACTERISTICS

 $\begin{array}{l} T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \text{ V}_{CC} = 5\text{V } \pm 10\%, \text{ V}_{SS} = 0\text{V } (87\text{C52}) \\ T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \text{ V}_{CC} = 5\text{V } \pm 20\%, \text{ V}_{SS} = 0\text{V } (80\text{C32}/80\text{C52}) \\ \end{array}$

		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT
V _{IL}	Input low voltage, except EA7		-0.5		0.2V _{CC} 0.1	٧
V _{IL1}	Input low voltage to EA ⁷		0		0.2V _{CC} -0.3	٧
V _{IH}	Input high voltage, except XTAL1, RST ⁷		0.2V _{CC} +0.9		V _{CC} +0.5	٧
V _{IH1}	Input high voltage, XTAL1, RST ⁷		0.7V _{CC}		V _{CC} +0.5	٧
V _{OL}	Output low voltage, ports 1, 2, 39	$I_{OL} = 1.6 \text{mA}^2$			0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN9	$I_{OL} = 3.2 \text{mA}^2$			0.45	٧
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN ³	I _{OH} = -60μA, I _{OH} = -25μA I _{OH} = -10μA	2.4 0.75V _{CC} 0.9V _{CC}			V V V
V _{OH1}	Output high voltage (port 0 in external bus mode)	I _{OH} = -800μA, I _{OH} = -300μA I _{OH} = -80μA	2.4 0.75V _{CC} 0.9V _{CC}			V V V
I _{IL}	Logical 0 input current, ports 1, 2, 37	V _{IN} = 0.45V			-50	μА
TL	Logical 1-to-0 transition current, ports 1, 2, 37	See note 4			-650	μА
Li	Input leakage current, port 0	V _{IN} = V _{IL} or V _{IH}			±10	μА
lcc	Power supply current: ⁷ Active mode @ 12MHz ⁵ Idle mode @ 12MHz Power-down mode	See note 6		11.5 1.3 3	19 4 50	mA mA μA
R _{RST}	Internal reset pull-down resistor		50		300	kohm
C _{IO}	Pin capacitance				10	pF

NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the address bits are stabilizing.
- 4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- 5. I_{CC}MAX at other frequencies is given by: Active mode: I_{CC}MAX = 1.43 X FREQ + 1.9: Idle mode: I_{CC}MAX = 0.14 X FREQ +2.31, where FREQ is the external oscillator frequency in MHz. ICCMAX is given in mA. See Figure 8.
- See Figures 9 through 12 for I_{CC} test conditions.
- 7. These values apply only to T_{amb} = 0°C to +70°C. For T_{amb} = -40°C to +85°C, see table on previous page.
- 8. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 9. Under steady state (non-transient) conditions, IOL must be externally limited as follows: Maximum IOL per port pin: 15mA (*NOTE: This is 85°C specification.)

Maximum I_{OL} per 8-bit port: Maximum total I_{OL} for all outputs: 26mA

67mA

If IoL exceeds the test condition, Vol. may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

80C32/80C52/87C52

AC ELECTRICAL CHARACTERISTICS T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V $\pm 10\%,\ V_{SS}$ = 0V (87C52)1, 2, 3

			24MHz	CLOCK	VARIABL		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	MHz MHz
1/t _{CLCL}	1	Oscillator frequency: Speed Versions 8XC52 E 8XC52 I			3.5 3.5	16 24	
t _{LHLL}	1	ALE pulse width	43		2t _{CLCL} -40		ns
t _{AVLL}	1	Address valid to ALE low	28		t _{CLCL} -13		ns
t _{LLAX}	1	Address hold after ALE low	21		t _{CLCL} -20		ns
t _{LLIV}	1	ALE low to valid instruction in		101		4t _{CLCL} 65	ns
t _{LLPL}	1	ALE low to PSEN low	28		t _{CLCL} -13		ns
t _{PLPH}	1	PSEN pulse width	104		3t _{CLCL} -20		ns
t _{PLIV}	1	PSEN low to valid instruction in		79		3t _{CLCL} -45	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	1	Input instruction float after PSEN		31		t _{CLCL} -10	ns
t _{AVIV}	1	Address to valid instruction in		153		5t _{CLCL} -55	ns
t _{PLAZ}	1	PSEN low to address float		10		10	ns
Data Mem	ory			1			
t _{RLRH}	2, 3	RD pulse width	149		6t _{CLCL} -100		ns
t _{WLWH}	2, 3	WR pulse width	149		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		118		5t _{CLCL} -90	ns
t _{RHDX}	2, 3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		55		2t _{CLCL} -28	ns
tLLDV	2, 3	ALE low to valid data in		224		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		209		9t _{CLCL} -165	ns
tLLWL	2, 3	ALE low to RD or WR low	74	174	3t _{CLCL} -50	3t _{CLCL} +50	ns
tavwl	2, 3	Address valid to WR low or RD low	91		4t _{CLCL} -75		ns
tavwx	2, 3	Data valid to WR transition	21		t _{CLCL} -20		ns
twhax	2, 3	Data hold after WR	21		t _{CLCL} -20		ns
t _{RLAZ}	2, 3	RD low to address float		0		0	ns
twhLH	2, 3	RD or WR high to ALE high	21	66	t _{CLCL} -20	t _{CLCL} +25	ns
External C	lock						
tchcx	5	High time	20		20		ns
tclcx	5	Low time	20		20		ns
t _{CLCH}	5	Rise time		20		20	ns
t _{CHCL}	5	Fall time		20		20	ns
Shift Regi	ster		L				<u> </u>
txlxl	4	Serial port clock cycle time	499		12t _{CLCL}		ns
t _Q VXH	4	Output data setup to clock rising edge	283		10t _{CLCL} -133		ns
t _{XHQX}	4	Output data hold after clock rising edge	3		2t _{CLCL} -80		ns
t _{XHDX}	4	Input data hold after clock rising edge	0		0		ns
txHDV	4	Clock rising edge to input data valid		283		10t _{CLCL} -133	ns

NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified.
- 2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 3. Interfacing the 80C32/52 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

80C32/80C52/87C52

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

her Q - Output data
R - RD signal
t - Time
V - Valid
W- WR signal

A - Address
C - Clock
D - Input data
H - Logic level high
I - Instruction (program memory contents)

L - Logic level low, or ALE

X – No longer a valid logic level7 – Float


Z - Float


P - PSEN


Examples: $t_{AVLL} = Time$ for address valid to


ALE low.


 $t_{LLPL} =$ Time for ALE low to PSEN low.
































80C32/80C52/87C52

EPROM CHARACTERISTICS

The 87C52 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C52 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C52 manufactured by Philips.

Table 2 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the secuity bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C52 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 2 are held at the 'Program Code Data' levels indicated in Table 2. The ALE/PROG is pulsed low 25 times as shown in Figure 14.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the 'Verify Code Data' levels indicated in Table 2. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 97H indicates 87C52

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 2, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 2. EPROM Progamming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V_{PP}	1	0	1	0
Pgm security bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm security bit 2	1	0	0*	V _{PP}	1	1	0	0

NOTES.


- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. V_{CC} = 5V±10% during programming and verification.
- *ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100


 μs (±10


 μs) and high for a minimum of 10

 μs.

[™]Trademark phrase of Intel Corporation.








80C32/80C52/87C52

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS $T_{amb}=21^{\circ}C$ to +27°C, $V_{CC}=5V\pm10\%,\ V_{SS}=0V$ (See Figure 16)

SYMBOL	PARAMETER	MIN	MAX	UNIT	
V _{PP}	Programming supply voltage	12.5	13.0	V	
Ірр	Programming supply current		50	mA	
1/t _{CLCL}	Oscillator frequency	4	6	MHz	
t _{AVGL}	Address setup to PROG low	48t _{CLCL}			
t _{GHAX}	Address hold after PROG	48t _{CLCL}			
t _{DVGL}	Data setup to PROG low	48t _{CLCL}			
t _{GHDX}	Data hold after PROG	48t _{CLCL}			
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}			
t _{SHGL}	V _{PP} setup to PROG low	10		μѕ	
t _{GHSL}	V _{PP} hold after PROG	10		μs	
t _{GLGH}	PROG width	90	110	μs	
t _{AVQV}	Address to data valid		48t _{CLCL}		
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}		
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}		
t _{GHGL}	PROG high to PROG low	10		μs	



80C51 Family Derivatives

8XC053/54/55 overview

8XC053/54/55 OVERVIEW

The 8XC053/54/55 is an 80C51 derivative microcontroller that is designed to control and display text information on raster scanned video displays, such as televisions and video monitors.

The part consists of:

- An 80C51 microcontroller core
- An On-Screen Display (OSD) function block
- Pulse-Width Modulators and an Analog-to-Digital converter
- High voltage (12V) and LED drive outputs (10mA)

The part is available with either 8k (83C053) or 16k (83C054/55) bytes of ROM Program Memory, or with 16k bytes of EPROM Program Memory. The parts are functionally identical except for the Program Memory differences and are collectively referred to as the 8XC053/54/55.

The EPROM versions, the 87C054/55, are used for product development and for initial and lower volume production quantities. Note that, owing to requirements for I/O pins, the parts are not designed to execute programs from external memory.

The parts are available in a 42-pin Plastic Shrink Dual In-Line package as ROM (83C053, 83C054, and 83C055) and One-Time-Programmable versions (87C054/55).

Development systems and EPROM Programmers for the product are available from several sources (see section on Development Systems and EPROM Programmers).

The basic features of the 8XC053/54/55 are:

- 80C51 based architecture
- 192 bytes of on-chip RAM (8XC053/54)
- 256 bytes of on-chip RAM (8XC055)
- OSD functional block (described in detail later)
 - Inputs to the OSD are:
 Horizontal Sync (HSYNC), Vertical Sync (VSYNC), and a Dot, or Pixel, clock from an external oscillator (locked to HSYNC).
 - Outputs from the OSD are:
 Three digital video outputs (RGB), a Video Multiplexing signal to select between 8XC053/54 and base video and a Foreground/Background output to control overlay background.
- A Character Generator Memory with 60 character bit-maps, each 18 (vertical) × 14 (horizontal). The character generator memory must be programmed before characters can be displayed. The character generator memory is not part of an emulators writeable control store.
- 128 x 10 Display RAM. This memory is written into by the 80C51 CPU and read by the OSD to fetch the pixel data to display from the Character Generator Memory.
- Eight 6-bit Pulse Width Modulators (PWM) and one 14-bit high-precision PWM.
- 4-bit D/A converter and comparator with a 3-input multiplexer allowing implementation of an A/D in software.
- Four high-current (10mA) open drain outputs.
- Twelve high voltage (+12V) open drain outputs.

A typical application of the 8XC053/54/55 would be as the central microcontroller in a

television set of video monitor. The microcontroller would perform the following functions:

- Interface with the Remote control and keypad, receive and carry out the user's commands
- Perform the OSD function to display all available control options and settings of user-controllable functions such as channel selection, brightness, volume, hue, tint, frequency settings (for multi-sync monitors), etc.
- Generate, via the on-chip PWMs, control voltages for the user-controllable functions to execute user commands.
- Perform test and diagnostic functions.

For a standard NTSC TV signal with an HSYNC frequency of 15,750kHz and a VSYNC of nominally 60Hz, there are roughly 50 microseconds of active horizontal scan line available. For a typical pixel clock frequency is 8MHz, and therefore roughly 400 pixels of resolution can be obtained. At 14 dots per character, this means 28 character times per horizontal scan. If the 12 dot per character display mode is used, that means 33 character times per horizontal scan. Allowing for edge effects, 26 characters (14 across) or 31 characters (12 across) can be displayed.

Note that VGA rates and higher can be used. The minimum character dot size will be a function of the VGA frequency used. For a 640 × 480 display, running at 33kHz, the equivalent 8XC053/54/55 pixel resolution is about 160 across (because of the 8MHz clock and allowing for overscan). This means that status and diagnostic information can be displayed on video monitors.

The 8XC053/54/55 On-Screen Display (OSD) Block

Figure 1 is a conceptual drawing of the OSD block on the 8XC053/54/55.

It shows the CPU writing into the 128×10 display RAM, which is dual-ported to allow the CPU to write into it at any time, including when it is being read out by the OSD logic. The 10-bit wide data coming out of the display RAM is used to access the appropriate character in the Character Generator memory (6-bits) and to specify character and display control functions (4-bits). Timing for the OSD is controlled by the HSYNC, VSYNC, and dot clock inputs.

The 8XC053/54/55 features an advanced OSD function with some unique features:


 User-definable display format: The OSD does not restrict the user to a fixed number of lines with a fixed number of characters per line as other competing alternatives do.

Using a fixed number of lines restricts the generation of displays that can be differentiated from others that use the same chip and places limits on screen content.

Using a fixed number of characters per line wastes display RAM if a line has less than the full number of displayable characters (it has to be padded with non-visible characters).

The OSD on the 8XC053/54/55 defines a control character (New Line) that has the same function as a Carriage Return and Line Feed. When the OSD circuitry fetches this character from display RAM it stops displaying further characters, waits for the next horizontal scan line, and starts displaying the next character in display RAM after the New Line character was received. The number of lines is thus up to the user, within the limits of the display and memory, as are the number of characters per line. This allows far better control of the appearance of the On Screen Display.

 Dual-Ported Display RAM: The OSD has a true display RAM instead of a character line buffer. This display RAM is dual ported to allow updating the display RAM at any time instead of having to wait for a vertical retrace. Vertical Sync interrupts are supported if flicker-free updates are required.



- Colors selectable by character: Characters can be displayed on a background of the base video or a programmable background color. The background color is selectable by word and the choice of background (base video/user programmed color) by character
- 4. Programmable character size: Normal characters are displayed as 18 × 14 bit-maps. In an interlaced display, 2 fields are displayed so that one actually sees a 36 × 14 pixel size character. The part has a double height and width mode which displays 36 × 28 pixel size bit maps per field. For use in non-interlaced systems, the part has a double height mode so that the displayed characters have the same pixel size (36 × 14) as on an interlaced display.
- 5. Character shadowing: When characters are displayed overlaid on a background of base video, a black border around the characters makes them highly legible. This feature is called shadowing. The 8XC053/54/55 has 8 shadowing modes to allow the user to select various partial shadow modes as well as full surround shadow.

- Short Rows: This mode only displays 4 horizontal lines. it is used for generating underlines.
- Programmable polarities: Inputs to the OSD can be programmed to be recognized as Active-LOW or Active-HIGH, also the outputs from the OSD. Coupled with the 12V outputs, this allows direct interfacing to most video signal processing circuits.
- Programmable horizontal and vertical positions: A pair of registers allow defining the starting point of the display.
- 9. HSYNC locked dot-clock oscillator: The chip is designed to use an L-C oscillator circuit that is started at the trailing edge of HSYNC and stopped at its leading edge. In practice, this gives a highly consistent delay from HSYNC to oscillator start and is stable from scan line to scan line so that no left margin effects are seen.
- 10. Character Generator memory in EPROM: On the 87C054/55, the Character Generator memory is in EPROM. This feature allows quick and inexpensive font development and refinement against the alternative of doing a masked ROM version to see how the final fonts will appear.

80C51 Family Derivatives

Differences from the 80C51

Memory Organization

The 8XC053/54/55 differs from the 80C51 in that it has either 8k or 16k or on-chip program memory, and it is not externally expandable. The size of the on-chip data RAM also differs in that it is 192 bytes.

The display RAM, where the contents of the screen to be displayed are written by the 80C51 CPU, and read out and displayed by the OSD, is 128 deep by 10 bits wide. The 10 bits are composed of 6 address bits and 4 attributs bits; the 6 address bits form the address of the character in the 60 \times 18 \times 14 bit-map Character Generator memory, the 4 bits are used to control the attributes of that character and of the display.

Special Function Registers (SFRs)

The 8XC053/54/55 contains 17 additional SFRs in addition to those found on the 80C51. Six of the additional registers control the OSD block, ten control the PWMs, and one controls the D/A and voltage comparator.

The six registers that control the OSD block

OSAD: Specifies the 7-bit address of the display RAM that the CPU uses to

write into.

OSAT: Contains the 4 attribute bits for character and display control. OSDT: Contains the 6-bit address of the character in the $60 \times 18 \times 14$ Character Generator bit-map memory.

Writing into OSDT causes the contents of OSDT to be concatenated with the contents of OSAT to form a 10-bit word that is then written into the 128 × 10 display RAM at the address pointed at by OSAD. OSAD is auto-incremented after the write. Thus, for a series of sequential writes, the CPU does not need to increment OSAD. If the attribute values do not change, this can be left unchanged too.

OSCON: Contains the VSYNC interrupt flag, programmable polarity bits, double height and background flag output control.

OSORG: Contains the horizontal and vertical starting positions for the display in terms of multiples of horizontal and vertical scan lines.

OSMOD: Contains bits specifying 12/14 column display and shadowing modes. Also has bits contriling OSD enabling/disabling.

The ten SFRs that control the PWMs contain values and enable bits for the 8 6-bit PWMs (PWM0-PWM7) and values and enable bits for the 14-bit PWM (TDACL and TDACH).

The D/A function is controlled by the SAD register which allows a successive approximations A/D function to be performed in software.

Reduced Power Modes

There is no Idle Mode in the 8XC053/54/55. Power Down is supported, but because of a resistor ladder in the A/D, the power-down current is only reduced to 5mA (over V_{CC} from 2 to 6V).

Interrupts

To enable flicker-free updating of the display, a VSYNC interrupt is implemented that can be used by the DPU to update the display RAM during the vertical retrace. Since the part does not have a UART, that interrupt is removed. Also, all interrupts have equal priority on this part, so there is no IP register. Note that to facilitate Pulse-Width measurement, one of the external interrupt, if enabled, on both edges to allow easy software pluse width measurement.

Table 1. 8XC053/54/55 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT AD	DRESS,	SYMBO	L, OR AL	TERNAT	IVE POR	T FUNCT	ION LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	FO	00H
DPTR	Data pointer (2 bytes)										
DPH	Data pointer high	83H									00H
DPL	Data pointer low	82H									00H
			AF	ΑE	AD	AC	AB	AA	A 9	A 8	
IE*	Interrupt enable	A8H	EA	_	-	EVS	ET1	EX1	ET0	EX0	0х000000В
OSAD	On-screen address	9A									
OSAT*	On-screen attributes	98	l								
OSDT	On-screen data	99	C7	C6	C5	C4	СЗ	C2	C1	C0	
OSCON*	On-screen display control	CO	lv	Pv	Lv	Ph	Pc	Po	DH	BFe	
OSMOD	On-screen display mode	C1	Wc	_	Mode 1	Mode 0	1	SHM2	SHM1	SHM0	
OSORG	On-screen display origin	C2	HS4	HS3	HS2	HS1	HS0	VS2	VS1	VS0	

Table 1. 8XC053/54/55 Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS					RESET VALUE				
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	PWM7	PWM6	PWM5	PWM4	РWМЗ	PWM2	PWM1	TDAC	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H		<u> </u>	<u> </u>	<u> </u>	PWM0	ADI2	ADI1	ADI0	FFH
P2*	Port 2	АОН	A7	A 6	A 5	A4	АЗ	A2	A 1	AO	FFH
			B7	B6	B5	B4	В3	B2	B1	ВО	
P3*	Port 3	вон	_	-	-	_	INTO	To	INT1	_	FFH
PCON	Power control	87H	_	_	_	_	GF1	GF0	PD		0xxxxxxxB
			D7	D6	D5	D4	DЗ	D2	D1	D0	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	ΟV	_	Р	00Н
PWM0	Lo-res pulse width modulators	D4									
PWM1	Lo-res pulse width modulators	D5									
PWM2	Lo-res pulse width modulators	D6									
PWM3	Lo-res pulse width modulators	D7									
PWM4	Lo-res pulse width modulators	DC									
PWM5	Lo-res pulse width modulators	DD									
PWM6	Lo-res pulse width modulators	DE									
PWM7	Lo-res pulse width modulators	DF									
			DF	DE	DD	DC	DB	DA	D9	D8	
SAD*	D/A and voltage com- parator	D8	VHi	CH1	СНО	St	SAD3	SAD2	SAD1	SAD0	
SP	Stack pointer	81H									07H
TDACH	Hi-res pulse width modulators	D3									
TDACL	Hi-res pulse width modulators	D2									
	Į		8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
TH0	Timer high 0	8CH									00H
TH1	Timer high 1	8DH									00H
TLO	Timer low 0	8AH									00H
TL1	Timer low 1	8BH									00H
TMOD	Timer mode	89H	GATE	С/Т	M1	MO	GATE	C/T	M1	MO	00H

Bit addressable

Microcontroller for television and video (MTV)

83C053/83C054/87C054

DESCRIPTION

The Microcontroller for Television and Video (MTV) applications is a derivative of Philips' industry-standard 80C51 microcontroller that is intended for use as the central control mechanism in a television receiver or tuner. Providing tuner functions and an On Screen Display facility, it represents a next-generation replacement for the currently available parts.

The MTV is available in either an 8K masked ROM, 16K masked ROM, or 16K One Time Programmable (OTP) EPROM version. The only difference between these versions is the size or type of program memory.

FEATURES

- 8192 × 8 masked ROM (83C053), 16384 × 8 masked ROM (83C054), or 16384 × 8 OTP EPROM (87C054)
- 192×8 RAM
- On Screen Display (OSD) Controller
- Three digital video outputs
- Multiplexer/mixer and background intensity controls
- Flexible formatting with OSD New Line Option
- 128 × 10 display RAM

- 60 x 18 x 14 character generator ROM
- Eight text-shadowing modes
- Text color selectable per character
- · Background color selectable per word
- Background color vs. video selectable per character
- Eight 6-bit pulse width modulators for analog voltage integration
- One 14-bit PWM for high-precision voltage integration
- D/A converter and comparator with three-input multiplexer
- Nine dedicated I/Os plus 28 port bits
- 15 port bits have alternate uses
- · Four high-current open-drain port outputs
- 12 high-voltage (+12V) open drain outputs
- Programmable video input and output polarities
- 80C51 instruction set
- No external memory capability
- 42-pin shrink Dual In-Line Package (0.07-inch center pins)
- High-speed CMOS technology
- 5V ± 10% operation

PIN CONFIGURATION


1		1
Vpp/TDAC/P0.0 1		42 V _{CC}
PROG/PWM1/P0.1 2		41 P3.7
ASEL/PWM2/P0.2 3		40 P3.6
PWM3/P0.3 4		39 P3.5
PWM4/P0.4 5		38 P3.4
PWM5/P0.5 6		37 P3.3/INTO
PWM6/P0.6 7		36 P3.2/T0
PWM7/P0.7 8		35 P3.1/INT1
ADI0/P1.0 9		34 P3.0
ADI1/P1.1 10	DUAL IN-LINE	33 RST
ADI2/P1.2 11	PACKAGE	32 XTAL2
PWM0/P1.3 12		31 XTAL1
P2.7 13		30 BF
P2.6 14		29 VCLK2
P2.5 15		28 VCLK1
P2.4 16		27 VSYNC
P2.3 17		26 HSYNC
P2.2 18		25 VCTRL
P2.1 19		24 VID2
P2.0 20		23 VID1
V _{SS} 21		22 VID0
'		•

ORDERING INFORMATION

ROM	EPROM	TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY MHz	DRAWING NUMBER
P83C053BBP NB		0 to +70, 42-Pin Plastic Dual In-Line Package	3.5 to 12	1680
P83C054BBP NB	P87C054BBP NB	0 to +70, 42-Pin Plastic Dual In-Line Package	3.5 to 12	1680

83C053/83C054/87C054

BLOCK DIAGRAM



83C053/83C054/87C054

PIN DESCRIPTIONS

	PIN NO.		
MNEMONIC	DIP	TYPE	NAME AND FUNCTION
VCLK1	28	I	Video Clock 1: Input for the horizontal timing reference for the On Screen Display facility. VCLK1 and VCLK2 are intended to be used with an external LC circuit to provide an on-chip oscillator. The period of the video clock is determined such that the width of a pixel in the On Screen Display is equal to the inter-line separation of the raster.
VCLK2	29	0	Video Clock 2: Output from the on-chip video oscillator.
HSYNC	26	ı	Horizontal Sync: A dedicated input for a TTL-level version of the horizontal sync pulse. The polarity of this pulse is programmable; its trailing edge is used by the On Screen Display facility as the reference for horizontal positioning.
VSYNC	27	1	Vertical Sync: A dedicated input for a TTL-level version of the vertical sync pulse. The polarity of this pulse is programmable, and either edge can serve as the reference for vertical timing.
VID2:0	22–24	0	Digital Video bus: Three totem pole outputs comprising digital RGB (or other color encoding) from the On Screen Display facility. The polarity of these outputs is controlled by a programmable register bit.
VCTRL	25	0	Video Control: A totem-pole output indicating whether the On Screen Display facility is currently presenting active video on the VID2:0 outputs. This signal should be used to control an external multiplexer (mixer) between normal video and the video derived from VID2:0. The polarity of this outputs is controlled by a programmable register bit.
BF	30	0	Background/Foreground: A totem-pole output which, when VCTRL is active, indicates whether the current video data represents a foreground (low) or background (high) dot in a character. This signal can be used to reduce the intensity of the background color and thus emphasize the text. If a 40-pin version of this part is ever produced, BF will not be pinned out.
P0.0-P0.7	1–8	I/O	Port 0: An 8-bit open-drain bidirectional port. Port 0 pins that have ones written to them float, and in that state can be used as high-impedance inputs. The port 0 pins can also serve as outputs from the high-precision Pulse Width Modulator (TDAC) and seven of the eight lower-precision Pulse Width Modulator functions. For each PWM block, a register bit controls whether the corresponding pin is controlled by the block or by port 0; port 0 controls the pin immediately after a Reset. Regardless of how each pin is controlled, it can be externally pulled up as high as +12\psi_5\psi_8, and the state of the pin can be read from the Port 0 register by the program.
	1 2 3 1 2–8	 0 0	V _{PP} (P0.0) – This pin receives the 12V programming supply voltage during EPROM programming. PROG (P0.1) – This pin receives the programming pulses during EPROM programming. ASEL (P0.2) – Input which indicates which bits of the EPROM address are applied to port 2. TDAC (P0.0) – This is the output for the 14-bit high-precision PWM. PWM1–7 (P0.1–P0.7) – Outputs for the 6-bit PWMs 1 through 7.
P1.0-P1.3	9–12	1/0	Port 1: A 4-bit open-drain bidirection port. Port 1 pins that have ones written to them float, and in that state can be used as high-impedance inputs. P1.3 can also serve as the eighth lower-precision Pulse Width Modulator output (PWM0), and can be externally pulled up as high as +1245%. P1.2:0 have optional alternate use as AD12:0, inputs to the Software A/D conversion facility. If a 40-pin version of this part is ever produced, P1.3/PWM0 will not be pinned out.
	9–11 12	 	Any of the port 1 pins are driven low if the corresponding port register bit is written as 0, or, for P1.3 only, if the TDAC module presents a 0. The state of the pin can always be read from the port register by the program. ADI0-2 (P1.0-P1.2) – Inputs for the software A/D facility. PWM0 (P1.3) – Output for the PWM0 6-bit PWM.
P2.0-P2.7	20–13	I/O	Port 2: An 8-bit open-drain bidirectional port. Port 2 pins that have ones written to them float, and in that state can be used as high-impedance inputs. P2.3:0 have high current capability (10 mA at 0.5V) for LEDs.
			Any of the port 2 pins are driven low if the port register bit is written as 0. The state of the pin can always be read from the port register by the program.
P3.0-P3.7	34–42	1/0	Port 3: An 8-bit open-drain bidirectional port. Port 3 pins that have ones written to them float, and in that state can be used as high-impedance inputs. P3.0, P3.4, and P3.7 can be externally pulled up as high as +12V±5%, while P3.5 and P3.6 have 10mA drive capability. Some of the port 3 pins can also serve alternate functions, as follows:
I	35	1	INT1 (P3.1) – External Interrupt 1. T0 (P3.2) – Timer 0 external input.
1	36	1 1	

83C053/83C054/87C054

PIN DESCRIPTIONS (Continued)

	PIN NO.		
MNEMONIC	DIP	TYPE	NAME AND FUNCTION
RST	33	1	Reset: If this pin is high for two machine cycles (24 oscillator periods) while the oscillator is running, the MTV is reset. Also, this pin is used as a serial input to enter a test or EPROM programming mode, as on the 87C751.
XTAL1	31	ı	Crystal 1: Input to the inverting oscillator amplifier and clock generator circuit that provides the timing reference for all MTV logic other than the OSD facility. XTAL1 and XTAL2 can be used with a quartz crystal or ceramic resonator to provide an on-chip oscillator. Alternatively, XTAL1 can be connected to an external clock, and XTAL2 left unconnected.
XTAL2	32	0	Crystal 2: Output from the inverting oscillator amplifier.
V _{CC}		1	Power Supply: This is the power supply for normal and power-down modes.
V _{SS}		ı	Ground: 0V reference.

ROM CODE SUBMISSION

When submitting a ROM code for the 83C053 or 83C054, the following must be specified:

- The 8k byte (83C053), or 16k byte (83C054) user ROM program.
- 2. The OSD ROM space.

This information can be submitted in an 87C054, or in two EPROMs (2764), or electronically on the ROM Code Bulletin Board (see your local sales office for the number).

ROM CODE SUBMITTAL REQUIREMENTS

ADDRESS	CONTENT	COMMENT
0000H to 1FFFH (83C053) 000H to 3FFFH (83C054)	DATA	User ROM data
C000H to CFFFH	OSD	On-Screen Display character table

PROGRAMMING THE OSD EPROM

Overview

The OSD EPROM space starts at location C000H and ends at location CFFFH. However, not all locations within this space are used, due to the addressing scheme of the OSD.

The start location of the next character can be calculated by adding 40H to the start location of the previous character. For example, character #1 starts at C000H; then characters 2, 3, and 4 start at C040H, C080H, and C0C0H, respectively.

Character Description

Each character is 14 bits wide by 18 lines high.

A character is split about a vertical axis into two sections, UPPER and LOWER. Each section contains 7 bits of the character, such that the LOWER section contains 1–7 and the UPPER section contains bits 8–14.

NOTE: During programming and verification, each section is programmed using bytes of DATA. The MSB of the DATA is not used; however, the MSB location physically exists, and so will program and verify. The LOWER section of the character is programmed when the LSB of the program address equals 0, and the UPPER section when the LSB equals 1.

Character Programming

An example of an OSD character bit map, and the program DATA to obtain that character is shown in Table 1.

OSD EPROM Bit Map

The mapping for the full OSD EPROM is shown in Table 2.

Example

To program the character given above into the first character location of the OSD EPROM would require the following address/DATA sequence:

C000/00H;	C001/00H;	C002/00H;
C003/00H;	C004/0CH;	C005/1EH;
C006/0CH;	C007/1EH;	C008/0CH;
C009/1EH;	C00A/0CH;	C00B/1EH;
COOC/OCH;	C00D/1EH;	C00E/0CH;
C00F/1EH;	C010/7CH;	C011/1FH;
C012/7CH;	C013/1FH;	C014/7CH;
C015/1FH;	C016/0CH;	C017/1EH;
C018/0CH;	C019/1EH;	C01A/0CH;
C01B/1EH;	C01C/0CH;	C01D/1EH;
C01E/0CH;	C01F/1EH;	C020/00H;
C021/00H;	C022/00H;	C023/00H

83C053/83C054/87C054

Example of an OSD Character Bit Map Table 1.

CHARACTER BIT MAP	PROGRAM DATA		
UPPER LOWER ←— →←— →	UPPER LOWER		
11111 43210987654321			
Line 1 → 0000000000000	X0000000 X0000000		
Line 2 → 000000000000	X0000000 X0000000		
Line 3 → 00111100001100	X0011110 X0001100		
Line 5 00111100001100	X0011110 X0001100		
Line 6 → 00111100001100	X0011110 X0001100		
Line 7 —→ 00111100001100 Line 8 —→	X0011110 X0001100		
Line 9 00111100001100	X0011110 X0001100		
Line 10 → 00111100001100	X0011110 X0001100		
Line 11 → 0011111111100	X0011111 X1111101		
Line 12 → 0011111111100	X0011111 X1111101		
Line 14 → 0011111111100	X0011111 X1111101		
Line 15 → 00111100001100	X0011110 X0001100		
Line 16 → 00111100001100	X0011110 X0001100	ļ	
Line 18 00111100001100	X0011110 X0001100		
00111100001100	X0011110 X0001100		
00111100001100	X0011110 X0001100		
00000000000	X0000000 X0000000		
00000000000	X0000000 X0000000		

NOTE: X can be 0 or 1, and will program and verify correctly.

Table 2. OSD EPROM Bit Map

CHARACTER NO.	ADDRESS	CHARACTER LINE NO.	COMMENTS
1	C000 C001 C002 C003 • • • C022 C023 C024—C03F	1 1 2 2 • • • 18 18 Unused	Lower byte Upper byte Lower byte Upper byte
2	C040-C063 C064-C07F	1–18 Unused	
3	C080-C0A3 C0A4-C0BF	1–18 Unused	
•	•	:	•
62	CFC0-CFE3 CFE4-CFFF	1–18 Unused	NEWLINE
63	CFC0-CFE3 CFE4-CFFF	1–18 Unused	BSPACE
64	CFC0-CFE3 CFE4-CFFF	1–18 Unused	SPLITBSPACE

NOTE:

Locations 62, 63, and 64 should be programmed to 0's.

83C053/83C054/87C054

COMPARISON TO THE 80C51

The elements of the MTV are shown in the Block Diagram. The features of the MTV are identical to those of the 80C51, except as noted herein.

Pinout and Testing

Since neither data nor program memory is externally expandable on the MTV, the 80C51 pins ALE, EA, and PSEN are not implemented on the MTV.

I/O Ports

On both the 80C51 and the MTV, port 0 is open-drain, but on the 80C51 it can be used for external memory expansion while on the MTV its alternate use is for Pulse Width Modulated outputs.

On the 80C51, port 1 is 8 bits, is mostly unallocated (general purpose), and is quasi-bidirectional (that is, having a weak pullup transistor that can be overdriven). On the MTV it is a 4-bit open-drain port, and includes alternate uses for analog inputs and a PWM output.

On the 80C51, port 2 is quasi-bidirectional and can be used for external memory expansion; on the MTV, port 2 is open-drain and unallocated.

On the 80C51, port 3 is quasi-bidirectional and all eight bits have alternate uses. On the MTV, three port 3 bits have some of the same alternate uses as on the 80C51 but not necessarily on the same pins, while five pins are open-drain and unallocated.

Idle Mode

The idle mode is not implemented on the MTV

Power-Down Mode

The power-down mode is not implemented on the MTV. The PCON register has the following format:

PCON

7	6	5	4	3	2	1	0
-	-	-	-	GF1	GF0	-	-

Interrupts

The interrupt facilities of the MTV differ from those of the 80C51 as follows:

 Since there is not a serial port, there are no interrupts nor control bits relating to this interrupt. The interrupts and their vector addresses are as follows:

_	Program Memor
Event	Address
Reset	000
External INTO	003
Timer 0	00B
External INT1	013
Timer 1	01B
VSync Start	023

- The VSYNC input used by the On Screen Display facility can generate an interrupt. The active polarity of the pulse is programmable, as described in a later section. The interrupt occurs at the leading edge of the pulse.
- External Interrupt 1 is modified so that an interrupt is generated when the input switches in either direction (on the 8051, there is a programmable choice between interrupt on a negative edge or a low level on INT1). This facility allows for software pulse-width measurement handling of a remote control.
- The IP register is not used, and the IE register is similar to that on the 80C51:



Six-Bit PWM DACs

The structure of these modules is shown in Figure 2. First, the basic MCU clock is divided by 4 to get a waveform that clocks a 6-bit counter which is common to all the PWMs, including the 14-bit one. This divided clock is hereafter called the PWM counter clock.

Each PWM block has a special function register PWMn arranged as follows:

PWMO-PWM7

7	6	5	4	3	2	1	0
PWE	_	PV5	PV4	PV3	PV2	PV1	PVO

If the PWE bit for a particular PWM block is 1, the block is active and controls its assigned port pin; if PWE is 0 the corresponding port pin is controlled by the port. The "value" field (PV5... PV0) of each PWM register is compared to (the LS 6 bits of) the common counter. When the value matches, the output FF is cleared, so that the output pin is driven low. When the value rolls over to zero, the output FF is set, so that the output pin is released. Thus the output waveform has a fixed period of 64 PWM counter clocks; its duty cycle is determined by PWMn.5.0.

Three of the nine total PWMs operate as described above; for three others, both the rising and falling edges of the output are delayed by one PWM clock; for the remaining three, both edges are delayed by two PWM clocks. This feature reduces the radio-frequency emission that would otherwise occur when the counter rolled over to zero and all nine open-drain outputs were released.

14-Bit PWM DAC (TDAC)


This feature was partially described in the preceding section. As shown in Figure 3, the 6-bit counter used for the lower precision PWMs is in fact the least significant part of a 14-bit counter used for this facility. The nature of the counter is such that it can achieve a stable output value through its MSB, and the value can propagate through logic like that shown in Figure 3, and the logic output can be stable within one period of the PWM counter clock (e.g., 250 ns) if edge-triggered logic is used to capture the logic output, or within one phase of the PWM counter clock (e.g., 125 ns) if a phase of the PWM counter clock is used to capture the logic output. For cost and die-size reasons, it is preferable that the TDAC counter be a ripple counter.

This feature is controlled by two special function registers:

TDACL

7	6	5	4	3	2	1	0
TD7	TDO	TD1	TD2	TD3	TD4	TD5	TD6

TDACH



When software wishes to change the 14-bit value (TD0 – TD13), it should first write TDACL and then write TDACH. Alternatively, if the required precision of the duty cycle is satisfied by 6 bits or less, software can simply write TDACH. Note from Figure 3 that this block includes an "extra" 14-bit latch between TDACL/H and the comparator and other logic. The programmed value is clocked into the operative latch when the 7 low-order bits of the counter roll over to zero, provided that the software is not in the midst of loading a new 14-bit value (that is, it is not between writing TDACL and writing TDACH).

In a similar fashion to the lower-precision PWMs, this facility has an output FF that is set when the lower 7 bits of the counter overflow/wrap. The *more* significant 7 bits of the operative latch's programmed value are compared for equality against the *less* significant 7 bits of the counter, and the output FF is cleared when they match. Thus this output has a fixed period of 128 PWM counter clocks, and the duty cycle is determined by the programmed value.

For the higher-precision aspect of this feature, the 7 more-significant bits of the counter are used in a logic block with the 7 less-significant bits of the programmed value. The 7th LSB (binary value 64) of the programmed value is ANDed with the 7th MSB (128) of the counter, the 6th LSB of the value is ANDed with the counter's 6th and 7th MSBs being 10, and so on through the LSB

83C053/83C054/87C054

of the programmed value being ANDed with the counter's 7MSBs being 100000. Then these 7 ANDed terms are ORed. If the result is true/1 at the time the 7 LSBs of the counter match the MSBs of the programmed value, the output is forced high for 1 (additional) PWM counter clock.

The result is that, if the value-64 bit of the 14-bit value is programmed to 1, every other cycle of 128 PWM counter clocks has its duty cycle stretched by one counter clock; if the value-32 bit is programmed to 1, every 4th cycle is stretched, and so on through, if the value-1 bit is programmed to 1, one cycle out of each 128 is stretched.


Assuming the external integrator can handle all this, the net effect is a PWM DAC that has the period of a 7-bit design (which makes the integrator easier and more feasible to design) with the accuracy of a 14-bit one. There is some question whether all of the least significant bits can be effectively integrated, or whether they simply act as a source of ripple in the integrated voltage. An obvious prerequisite for such precision is that the load on the voltage must be very light, like a single op amp or comparator.

The TDAC feature differs from the corresponding features of predecessor parts in several ways:

- The 14-bit value is functionally composed of major and minor portions of 7 bits each.
- The 14-bit value is programmed as a contiguous multi-register value that can be manipulated straight-forwardly via arithmetic instructions.
- As discussed for the 6-bit DACs, both of the preceding parts had a feature whereby the PWM output could be inverted, redundantly with complementing the 14-bit value. This feature has been eliminated.

	AC	DRESS 1	YPE		İ
	DIRECT	BIT	REGISTER	USE	
DATA MEMORY	00-07 08-0F 10-17 18-1F 20 21-2E 2F 30-7F	07-00 77-08 7F-78	R0-R7 R0-R7 R0-R7 R0-R7	On-chip RAM (R0-7 if PSW.4-3 = 00) On-chip RAM (R0-7 if PSW.4-3 = 01). On-chip RAM (R0-7 if PSW.4-3 = 10) On-chip RAM (R0-7 if PSW.4-3 = 11) On-chip RAM On-chip RAM On-chip RAM On-chip RAM	†
SPECIAL FUNCTION REGISTERS	80 81 82 83 87 88 89 8A 8B 8C 8D 90 98 99 9A A0 A8 B0 C0 C1 C2 C3 C4 D0 D2 D3 D4-D7 D8 DC-DF E0 F0	87-80 8F-88 97-90 9F-98 A7-A0 AF-A8 B7-B0 C7-C0 D7-D0 DF-D8 E7-E0 F7-F0	PO SP DPL DPH PCON TCON TMOD TL1 TH0 TH1 OSAT OSDT OSAD P2 IE P3 OSCON OSMOD OSORG RAMATT PSW TDACL TD	Port 0 Stack Pointer Data Pointer LSBYTE Data Pointer MSBYTE Power Control Timer Control Timer Mode Timer 1 LSBYTE Timer 1 LSBYTE Timer 1 LSBYTE Timer 1 MSBYTE Timer 1 MSBYTE Timer 1 MSBYTE Toner 1 MSBYTE Toner 1 MSBYTE Toner 1 MSBYTE Port 1 On Screen Attributes On Screen Data On Screen Data On Screen Address Port 2 Interrupt Enable Port 3 On Screen Display Control On Screen Display Mode On Screen Display Origin For Test Use Only For Test Use Only Program Status Word Hi-Res Pulse Width Modulator Hi-Res Pulse Width Modulators D/A and Voltage Comparator Lo-Res Pulse Width Modulators B Register	ON-CHIP RAM IF ACCESSED INDIRECTLY
	Fi	gure 1.	Data Memory	and Special Function Registers on the MTV	

83C053/83C054/87C054



Software A/D Facility

This facility is shown in Figure 4. It represents an alternate use whereby any of the P1.0 through P1.2 pins can be selected as one input of a linear voltage comparator. The block includes one special function register:

SAD

	7	6	5	4	3	2	1	0	
ĺ	VHi	CH1	СНО	St	SAD3	SAD2	SAD1	SADO	ı

As shown in Figure 4 the other input of the comparator is connected to a 4-bit D/A that is controlled by the 4 LSBs of the SAD register, producing a reference voltage nominally 0.15625V to 4.84375V by steps of 0.3125V. The output of the comparator (high/low) can be read by the program as the MSB of the register, which is bit addressable.

The St bit should be written as 1 in order to initiate a voltage comparison. After writing St=1, the program should include intervening instructions totalling at least six machine cycles (72 CLK periods or 6 microseconds at

12MHz), before the instruction that accesses and tests VHi.

The chan field controls which pin, if any, is connected to this facility:

CH0	pin
0	none
1	P1.0
0	P1.1
1	P1.2
	1

Port 1 has open-drain drivers which will not materially affect an analog voltage as long as any and all pins used for software A/D measurement have corresponding ones in the port register.

On Screen Display (OSD) Module


This block is the largest of the additions that are specific to this product. Its basic function is to superimpose text on the television video image, to indicate various parameters and settings of the receiver or tuner. External circuitry handles the mixing (multiplexing) of the text and the TV video.


The overall OSD block has four input pins: two for a video clock, plus the horizontal and vertical sync signals. The video clock pins are used to connect an LC circuit to an on-chip video oscillator that is independent of the normal MCU clock. The L and C values are chosen so that a video pulse, of a duration equal to the VCLK period, will produce a more-or-less square dot on the screen, that is, a dot having a width approximately equal to the vertical distance between consecutive scan lines.

The video oscillator is stopped (with VCLK2 low) while horizontal sync is asserted, and is released to operate at the trailing edge of horizontal sync. This technique helps provide uniform horizontal positioning of characters/dots from one scan line to the next.

The block has four outputs, three color video signals, and a control signal. Since this block is the major feature of the part, its main inputs and outputs are dedicated pins, without alternate port bits.

83C053/83C054/87C054





83C053/83C054/87C054

Display RAM

The OSD of the MTV differs from that in preceding devices in one major way: It does not fix the number and size of displayed rows of text. Several predecessor parts allowed two displayed rows of 16 characters each. The MTV simply has 128 locations of display RAM, each of which can contain a displayed character or a New Line character that indicates the end of a row. A variant of the New Line character is used to indicate the end of displayed data.

The three major elements of the OSD facility are shown in the Block Diagram. Each display RAM location includes 6 data bits and 4 attribute bits. The 6 data bits from display RAM, along with a line-within-row count, act as addresses into the character generator ROM, which contains 60 displayable bit maps (64 minus one for each of New Line and three Space characters). Each bit map includes 18 scan lines by 14 dots. The character generator ROM is maskable or programmable along with the program ROM to allow for various character sets and languages.

The programming interface to display RAM is provided by three special function registers:

OSAD

7	6	5	4	3	2	1	0
E	OSAD6	OSAD5	OSAD4	OSAD3	OSAD2	OSAD1	OSADO

OSDT

7	6	5	4	3	2	1	0
-	-	OSDT5	OSDT4	OSDT3	OSDT2	OSDT1	OSDTO

OSAT (with OSDT = New Line)

7	6	5	4	3	2	1	0
	_	-	E	-	SR	D	Sh

OSAT (with OSDT = BSpace or SplitBSpace)

7	6	5	4	3	2	1	0
_	-	_	В	_	BC2	BC1	BCO

OSAT (with OSDT = any other)

7	6	5	4	3	2	1	0
-	-	-	В	-	FC2	FC1	FC0

OSAD ("On Screen ADress") contains the address at which data will next be written into display RAM, while the ten active bits in OSDT ("On Screen DaTa") plus OSAT ("On Screen ATtributes") correspond exactly to the 10 bits in each display RAM location. FColor indicates the color of foreground (1) pixels in the ROM bit map for this character, while B indicates whether background (0) pixels should show the current background color (B=1) or television video (B=0). Thus, for the 1 bits in a character's bit map, the VID2.0 pins are driven with (FColor) and VCTRL is driven active, while for 0 bits VID2:0 are driven with the background color (except for shadow bits) and VCTRL is driven with the B

Writing OSAT simply latches the attribute bits into a register, while writing OSDT causes the data bus information, plus the contents of the OSAT register, to be written into display RAM. Thus, for a given display RAM location, OSAT should be written before OSDT. If successive characters are to be written into display RAM with the same attributes, OSAT need not be rewritten for each character, only prior to writing OSDT for the first character with those particular attributes.

In reality, there is a potential conflict between the timing of a write to OSDT and an access to display RAM by the OSD logic for data display. This is resolved by the use of a true dual-ported RAM for display memory.

OSAD is automatically incremented by one after each time OSDT and display RAM are written. Except in special test modes that are beyond the scope of this spec release, display RAM cannot be read by the MCU program.

The OSAT attribute bits associated with the BSpace (data=11110), SplitBSpace (111111), and New Line (111101) characters are interpreted differently from those that accompany other data characters. With BSpace and SplitBSpace, B is interpreted as described above, but the 3 color bits specify the Background color (BColor) for subsequent characters. For BSpace, a change in B and BColor becomes effective at the left edge of the character's bit map. For SplitBSpace, a change in B and BColor

occurs halfway through the character horizontally. The normal Space character (111100) has no effect on the BColor value.

BColor values 000 and 111 minimize the occurrence of transient states among the VID2:0 outputs.

The background color defined by the most recently encountered BSpace or SplitBSpace character is maintained on the VID2:0 pins except at the following times:

- 1. During the active time of HSYNC,
- 2. During the active time of VSYNC,
- During those pixels of an active character that correspond to a 1 in the character's bit map.
- 4. During a "shadow" bit.

The BColor value is not cleared between vertical scans, so that if a single background color is all that is needed in an application, it can be set via a single BSpace character during program initialization, and never changed thereafter. In order for such a BSpace to actually affect the MTV's internal BColor register the Mode field of the OSMOD register must be set to 01 (or higher) so that the OSD hardware is operating.

With a New Line character, if the E bit is 1, no further rows are displayed on the screen. If E is 0 and D is 1, all of the characters in the following row are displayed with Double height and width. If E is 0 and Sh is 1, all of the characters in the following row are displayed with shadowing, as described in a later section. If E is 0 and SR is 1, the next row is a "short row": It is only 4 or 8 scan lines high rather than 18 or 36. Short rows can be used for underlined text.

The latches in which the E, D, Sh, and SR bits are captured are cleared to zero at the start of each vertical scan. This means that if the first text line on the screen is a short row, or if it contains either double size or shadowing, the text must be preceded by a New Line character. Like all such characters, this initial New Line advances the vertical screen position; the VStart value (see below) should take this fact into account.

83C053/83C054/87C054

Other OSD Registers

A number of changes in the OSD architecture have reduced the number of other special function registers involved in the feature, below the number needed with predecessor devices:

- The elimination of certain options such as 4, 6, or 8X character sizes and alternate use of two of the video outputs.
- The moving of certain other options from central registers to display RAM, such as foreground color codes and background selection.

OSCON

	7	6	5	4	3	2	1	0	
1	IV	Pv	Lv	Ph	Pc	Po	DH	BFe	

The IV bit is the interrupt flag for the OSD feature. It is set by the leading edge of the VSYNC pulse, and is cleared by the hardware when the VSYNC interrupt routine is vectored to. It can also be set or cleared by software writing a 1 or 0 to this bit.

NOTE

It is theoretically possible that a VSYNC interrupt could be missed, or an extra one generated, if OSCON is read, then modified internally (e.g., in Ac), and the result written back to OSCON. However, none of the other bits in OSCON are reasonable candidates for dynamic change. Special provisions are included in the MTV logic so that IV will not be changed by a single "read-modify-write" instruction such as SETB or CLR, unless the instruction specifically changes IV.

A 0 (1) in Pv designates that the VSYNC input is high-active (low-active). One effect of this bit is that the VID2:0 and VCTRL outputs are blocked (held at black/inactive) during the active time of VSYNC. The IV bit is set on the leading edge of the VSYNC pulse; thus Pv controls whether the OSD interrupt occurs in response to a high-to-low or low-to-high transition on VSYNC.

A 0 (1) in Lv designates that the leading edge (active level) of VSYNC, as defined by Pv, clears the state counter that is used to determine the vertical start of on-screen data. In effect, Lv=0(1) says that the leading (trailing) edge of VSYNC is the time reference for the video field

A 0 (1) in Ph designates that the HSYNC input is high-active (low-active).

A 0 (1) in Pc designates that a high (low) on the VCTRL output means "show the color on VID2:0".

A 0 (1) in Po designates that a 0 (1) internal to the MTV corresponds to a low on one of the VID2:0 pins. This control bit is needed only because the Shadowing feature needs to generate black pixels without reference to a register value: Internally, the 3-bit code 000 always designates black.

If DH is 1, character sizes are doubled vertically but not horizontally. This feature allows the MTV to be used in "improved definition" systems that are not interlaced. The vertical doubling imposed by DH does not affect the VStart logic described below: It operates in HSync units regardless of DH or D

If BFe is 1, the BF output tracks whether each bit in displayed characters is a foreground bit (low) or a background bit (high). If BFe is 0, the BF pin remains high.

OSORG

7	6	5	4	3	2	_1_	0	
HS4	HS3	HS2	HS1	HS0	VS2	VS1	VSO	l

The HStart field (HS4 – HS0) defines the left end (start) of all of the on-screen character rows, as a multiple of four VCLKs. Active display begins 4(HStart)+1 VCLKs plus one single-sized character width after the trailing edge of HSYNC. Counting variations in Wc, there may be 17 to 143 VCLKs from the end of HSYNC to the start of the first character of each row

The VStart field (VS2 – VS0) defines the top (start) of the first on-screen character row, as a multiple of four HSYNC pulses. Active display begins 4(VStart)-1 HSYNCs after the field's time reference point, a range of 3 to 31. Subsequent character rows occur directly below the first, such that the last scan line of one row is directly followed by the first scan line of the next row. Successive New Line characters (with or without the Short Row designation) can be used to vertically separate text rows on the screen.

Neither the HStart nor VStart parameter is affected by the D line attribute that is used to display double-sized characters.

OSMOD

7	6	5	4	3	2	1	0
Wc	-	Mode1	Mode0	_	SHM2	SHM1	SHMO

If the mode bits (Mode 1, Mode 0) are 00, the OSD feature is disabled. The VCLK oscillator is disabled, VID2:0 are set to black, and

VCTRL is held inactive. This is the mode to which the MTV OSD logic is reset. A direct transition from this mode to active display (1x) would result in undefined operation and visual effects for the duration of the current video field (until the next VSYNC).

If the mode is 01, the VCLK oscillator is enabled and the OSD logic operates normally internally, but VID2:0 are set to black and VCTRL is held inactive. The OSD feature can be toggled between this state and 1x as desired to achieve real-time special effects such as "vertical wiping."

Mode 10 represents normal OSD operation. Active characters can be shown against TV video (for characters with B=0) or (for characters with B=1) against a background of the color defined as an attribute of BSpace and SplitBSpace characters.

In mode 11, characters can be displayed but all of the receiver's normal video is inhibited by holding VCTRL asserted throughout the active portion of each scan line. Since VID2:0 are driven with the current background color during this time, except during the foreground portion of displayed characters, this produces text against a solid background. This mode is useful for extensive displays that require user concentration.

If Wc is 1, then each displayed character is horizontally terminated after 12 bits have been output, as opposed to after 14 bits if Wc is 0. This allows text to be "packed" more tightly so that more characters can be displayed per line. In effect, the 2 bits out of the display ROM, which would otherwise be the rightmost 2 of the 14, are ignored when Wc is 1. Clearly, if this feature is to be used, it must be accounted for in the design of the bit maps in the display ROM.

The 3-bit ShMode field (SHM2 – SHM0) determines how characters are shadowed in rows for which the SH row attribute is 1. As shown in Figure 5, the values 000-110 indicate an apparent light source position ranging from the lower left clockwise to the lower right, while the value 111 indicates full-surround shadowing.

Under some conditions writing to OSMOD while the display is active can cause a temporary flicker during that display field. This can be avoided by only writing to OSMOD during the vertical sync interval.

83C053/83C054/87C054

BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBBFFFFFFFBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	
BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	B is a background (video or BColor) pixel F is a foreground-color pixel * is a black pixel
ShMode=001 BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	ShMode=101 BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	
	Figure 5. Effect of Sha	dowing on the Letter "E"	

83C053/83C054/87C054

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to +70°C

		TEST	LIM	ITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT	NOTES
V _{IL}	Input low voltage		-0.5	0.2V _{CC} -0.1	V	
V _{IL1}	Input low voltage (VSYNC, HSYNC)		-0.5	0.16 × V _{CC}	٧	
V _{IH1}	Input high voltage (P1.2:0, P2.7:0, P3.6:5, P3.3:1, VSYNC, HSYNC)		0.2V _{CC} +0.9	V _{CC} +0.5	٧	
V _{IH2}	Input high voltage (port 0, P1.3, P3.7, P3.4, P3.0)		0.2V _{CC} +0.9	12.6	٧	
V _{IH3}	Input high voltage (VSYNC)		0.6 × V _{CC}	V _{CC} + 0.5V	٧	
V _{IH} – V _{CC}	Input high voltage (port 0, P1.3, P3.7, P3.4, P3.0) with respect to $\ensuremath{V_{CC}}$			8	٧	1
V _{IH}	Input high voltage (XTAL1, VCLK1, RST)		0.7V _{CC}	V _{CC} +0.5	V	
V _{OL1}	Output low voltage (P2.3:0, P3.6:5)	I _{OL} = 10mA		0.5	V	5
V _{OL2}	Output low voltage (TDAC, PWM0:7)	l _{OL} = 700μ A		0.5	٧	2
V _{OL3}	Output low voltage (all other outputs)	I _{OL} = 1.6mA		0.45	V	
V _{OH}	Output high voltage (port 1, VID2:0, VCTRL, BF)	I _{OH} =60μ A	2.4		٧	
R _{RST}	Reset pulldown resistor		50	300	kΩ	
C _{IO}	Pin capacitance	Test freq = 1 MHz, T _{amb} = 25°C		10	pF	4
I _{PD}	Power-down current	V _{CC} = 2 to 6V		5	mA	
Icc	Normal mode supply current	V _{CC} = 5.5V		30	mA	3
HYS	Hysteresis (VSYNC, HSYNC)	Either HSYNC polarity	0.8		V	

NOTES:

3. I_{CC} measured with OSD block initialized and Reset remaining low.

4. The capacitance of pins P0.0 and P0.7 for the 87C054 exceeds 10pF. P0.0 is 40pF maximum, while P0.7 is 20pF maximum.

This maximum applies at all times, including during power switching, and must be accounted for in power supply design. During a power-on
process, the +12 volt source used for external pullup resistors should not precede the V_{CC} of the MTV up their respective voltage ramps by
more than this margin, nor, during a power-down process, should V_{CC} precede +12V down their respective voltage ramps by more than this
margin.

^{2.} The specified current rating applies when any of these pins is used as a Pulse Width modulated output. For use as a port output, the rating is as given subsequently.

No more than 6 (any 6) of these 10 high current outputs may be used at the V_{OL1} (I_{OL} = 10mA) specification. The other 4 should comply with the V_{OL3} specification (I_{OL} = 1.6mA).

83C053/83C054/87C054

AC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0$ °C to +70°C

		TENTATI	VE LIMITS		
SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
1/t _{CLCL}	XTAL Frequency	6	12	MHz	1
tchcx	XTAL1 Clock high time	20		ns	2
tclcx	XTAL1 Clock low time	20		ns	2
t _{CLCH}	XTAL1 Clock rise time		20	ns	2
tclcl	XTAL1 Clock fall time	5	20	ns	2
1/t _{VCLCL}	VCLK Frequency	5	8	MHz	
tvcon-tvcol	Rise vs. fall time skew on any one of VID2:0, VCTRL, BF		40	ns	3
ItvcoH1-tvcoH2	Rise time skew between any two of VID2:0, VCTRL, BF		30	ns	3
tvcol1-tvcol2	Fall time skew between any two of VID2:0, VCTRL, BF		30	ns	3

NOTES:

- 1. The MTV is tested at its maximum XTAL frequency, but not at any other (lower) rate.
- 2. These parameters apply only when an external clock signal is used.
- These parameters assume equal loading at C_L = 100pF, for all the referenced outputs. These parameters are specified but not tested.

PROGRAMMING CONSIDERATIONS

EPROM Characteristics

The 87C054 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C51. It differs from these devices in that a serial data stream is used to place the 87C751 in the programming mode.

Figure 6 shows a block diagram of the programming configuration for the 87C054. Port pin P0.0 is used as the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used as the program (PGM/) signal. This pin is used for the 25 programming pulses.

Port 2 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 2 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally. The high address should remain on port 2 for at least two clock cycles after ASEL is driven low. Port 2 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 2 is held stable and ASEL is kept low. Note: ASEL needs to be

pulsed high only to change the high byte of the address.

Port 3 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 2.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C054 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

Programming Operation

Figures 7 and 8 show the timing diagrams for the program/verify cycle. RESET should initially be held high for at least two machine cycles. P0.1 (PGM/) and P0.0 (VPP) will be at VOH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C054 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the

time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low.

Next the address information for the location to be programmed is placed on port 2 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

A high voltage V_{PP} level is then applied to the V_{PP} input (P0.0). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 3. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high.

The V_{PP} signal may now be driven to the V_{OH} level, placing the 87C054 in the verify mode. (Port 3 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 3.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the V_{PP} pin to the V_{PP} voltage level, providing the byte to be programmed to Port 3 and issuing the 26 programming pulses on the PGM/ pin, bringing V_{PP} back down to the V_{OH} level and verifying the byte. (See Table 3.)

83C053/83C054/87C054

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent

erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flouriess part number 2345–5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537

angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000μW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.0 (V _{PP})
Program user EPROM	286H	_*	V _{PP}
Verify user EPROM	286H	V _{IH}	V _{IH}

NOTE:

EPROM PROGRAMMING AND VERIFICATION

 T_{amb} = 21°C to +27°C, V_{CC} = 5V ±10%, V_{SS} = 0V

SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator/clock frequency	1.2	6	MHz
t _{avgl} *	Address setup to P0.1 (PROG-) low	10μs + 24t _{CLCL}		
t _{GHAX}	Address hold after P0.1 (PROG-) high	48t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{GHDX}	Data hold after P0.1 (PROG-) high	36t _{CLCL}		
t _{SHGL}	V _{PP} setup to P0.1 (PROG-) iow	10		μѕ
t _{GHSL}	V _{PP} hold after P0.1 (PROG-)	10		μs
[‡] GLGH	P0.1 (PROG-) width	90	110	μѕ
tavqv**	V _{PP} low (V _{CC}) to data valid		48t _{CLCL}	
t _{GHGL}	P0.1 (PROG-) high to P0.1 (PROG-) low	10		μs
t _{SYNL}	P0.0 (sync pulse) low	4t _{CLCL}		
tsynh	P0.0 (sync pulse) high	8t _{CLCL}		
t _{MASEL}	ASEL high time	13t _{CLCL}		
t _{MAHLD}	Address hold time	2t _{CLCL}		
thaset	Address setup to ASEL	13t _{CLCL}		
t _{ADSTA}	Low address to address stable	13t _{CLCL}		


NOTES:


Pulsed from V_{IH} to V_{IL} and returned to V_{IH}.


Address should be valid at least 24t_{CLCL} before the rising edge of P0.0 (V_{PP}).

^{**} For a pure verify mode, i.e., no program mode in between, tavov is 14tclcl maximum.

83C053/83C054/87C054







83C055/87C055

DESCRIPTION

The Microcontroller for Television and Video (MTV) applications is a derivative of Philips' industry-standard 80C51 microcontroller that is intended for use as the central control mechanism in a television receiver or tuner. Providing tuner functions and an On Screen Display facility, it represents a next-generation replacement for the currently available parts.

The MTV is available in either a 16K masked ROM, or a 16K One Time Programmable (OTP) EPROM version.

FEATURES

- 16384 × 8 masked ROM (83C055), or 16384 × 8 OTP EPROM (87C055)
- 256 × 8 RAM
- On Screen Display (OSD) Controller
- Three digital video outputs
- Multiplexer/mixer and background intensity controls
- Flexible formatting with OSD New Line Option
- 128 × 10 display RAM
- Designed for reduced RFI (Radio Frequency Interference)

- 60 x 18 x 14 character generator ROM
- Eight text-shadowing modes
- · Text color selectable per character
- Background color selectable per word
- Background color vs. video selectable per character
- Eight 6-bit pulse width modulators for analog voltage integration
- One 14-bit PWM for high-precision voltage integration
- D/A converter and comparator with three-input multiplexer
- Nine dedicated I/Os plus 28 port bits
- 15 port bits have alternate uses
- Four high-current open-drain port outputs
- 12 high-voltage (+12V) open drain outputs
- Programmable video input and output polarities
- 80C51 instruction set
- No external memory capability
- 42-pin shrink Dual In-Line Package (0.07-inch center pins)
- High-speed CMOS technology
- 5V ± 10% operation

PIN CONFIGURATION


Vpp/TDAC/P0.0 1		42	v _{CC}
PROG/PWM1/P0.1 2		41	P3.7
ASEL/PWM2/P0.2 3		40	P3.6
PWM3/P0.3 4		39	P3.5
PWM4/P0.4 5		38	P3.4
PWM5/P0.5 6		37	P3.3/INTO
PWM6/P0.6 7		36	P3.2/T0
PWM7/P0.7 8		35	P3.1/INT1
ADIO/P1.0 9		34	P3.0
ADI1/P1.1 10	DUAL	33	RST
ADI2/P1.2 11	IN-LINE PACKAGE	32	XTAL2
PWM0/P1.3 12		31	XTAL1
P2.7 13		30	BF
P2.6 14		29	VCLK2
P2.5 15		28	VCLK1
P2.4 16		27	VSYNC
P2.3 17		26	HSYNC
P2.2 18		25	VCTRL
P2.1 19		24	VID2
P2.0 20		23	VID1
V _{SS} 21		22	VIDO
· ·		-	

ORDERING INFORMATION

ROM	EPROM	TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY MHz	DRAWING NUMBER
P83C055BBP NB	P87C055BBP NB	0 to +70, 42-Pin Plastic Dual In-Line Package	3.5 to 12	1680

83C055/87C055

BLOCK DIAGRAM



83C055/87C055

PIN DESCRIPTIONS

	PIN NO.		
MNEMONIC	DIP	TYPE	NAME AND FUNCTION
VCLK1	28	I	Video Clock 1: Input for the horizontal timing reference for the On Screen Display facility. VCLK1 and VCLK2 are intended to be used with an external LC circuit to provide an on-chip oscillator. The period of the video clock is determined such that the width of a pixel in the On Screen Display is equal to the inter-line separation of the raster.
VCLK2	29	0	Video Clock 2: Output from the on-chip video oscillator.
HSYNC	26	1	Horizontal Sync: A dedicated input for a TTL-level version of the horizontal sync pulse. The polarity of this pulse is programmable; its trailing edge is used by the On Screen Display facility as the reference for horizontal positioning.
VSYNC	27	I	Vertical Sync: A dedicated input for a TTL-level version of the vertical sync pulse. The polarity of this pulse is programmable, and either edge can serve as the reference for vertical timing.
VID2:0	22–24	0	Digital Video bus: Three totem pole outputs comprising digital RGB (or other color encoding) from the On Screen Display facility. The polarity of these outputs is controlled by a programmable register bit.
VCTRL	25	0	Video Control: A totem-pole output indicating whether the On Screen Display facility is currently presenting active video on the VID2:0 outputs. This signal should be used to control an external multiplexer (mixer) between normal video and the video derived from VID2:0. The polarity of this outputs is controlled by a programmable register bit.
BF	30	0	Background/Foreground: A totem-pole output which, when VCTRL is active, indicates whether the current video data represents a foreground (low) or background (high) dot in a character. This signal can be used to reduce the intensity of the background color and thus emphasize the text. If a 40-pin version of this part is ever produced, BF will not be pinned out.
P0.0-P0.7	1–8	1/0	Port 0: An 8-bit open-drain bidirectional port. Port 0 pins that have ones written to them float, and in that state can be used as high-impedance inputs. The port 0 pins can also serve as outputs from the high-precision Pulse Width Modulator (TDAC) and seven of the eight lower-precision Pulse Width Modulator functions. For each PWM block, a register bit controls whether the corresponding pin is controlled by the block or by port 0; port 0 controls the pin immediately after a Reset. Regardless of how each pin is controlled, it can be externally pulled up as high as +12V±5%, and the state of the pin can be read from the Port 0 register by the program.
	1 2 3 1 2–8	 - - - - - 	V _{PP} (P0.0) – This pin receives the 12V programming supply voltage during EPROM programming. PROG (P0.1) – This pin receives the programming pulses during EPROM programming. ASEL (P0.2) – Input which indicates which bits of the EPROM address are applied to port 2. TDAC (P0.0) – This is the output for the 14-bit high-precision PWM. PWM1–7 (P0.1–P0.7) – Outputs for the 6-bit PWMs 1 through 7.
P1.0-P1.3	9–12	I/O	Port 1: A 4-bit open-drain bidirection port. Port 1 pins that have ones written to them float, and in that state can be used as high-impedance inputs. P1.3 can also serve as the eighth lower-precision Pulse Width Modulator output (PWMO), and can be externally pulled up as high as +12V±5%. P1.2:0 have optional alternate use as ADI2:0, inputs to the Software A/D conversion facility. If a 40-pin version of this part is ever produced, P1.3/PWM0 will not be pinned out.
	9–11 12	l O	Any of the port 1 pins are driven low if the corresponding port register bit is written as 0, or, for P1.3 only, if the TDAC module presents a 0. The state of the pin can always be read from the port register by the program. ADI0-2 (P1.0-P1.2) – Inputs for the software A/D facility. PWM0 (P1.3) – Output for the PWM0 6-bit PWM.
P2.0-P2.7	20–13	1/0	Port 2: An 8-bit open-drain bidirectional port. Port 2 pins that have ones written to them float, and in that state can be used as high-impedance inputs. P2.3:0 have high current capability (10 mA at 0.5V) for LEDs. Any of the port 2 pins are driven low if the port register bit is written as 0. The state of the pin can
			always be read from the port register by the program.
P3.0-P3.7	34–42	I/O	Port 3: An 8-bit open-drain bidirectional port. Port 3 pins that have ones written to them float, and in that state can be used as high-impedance inputs. P3.0, P3.4, and P3.7 can be externally pulled up as high as +12V±5%, while P3.5 and P3.6 have 10mA drive capability. Some of the port 3 pins can also serve alternate functions, as follows:
,	35	1 1	INT1 (P3.1) – External Interrupt 1.
	36	1 ;	T0 (P3.2) – Timer 0 external input.

83C055/87C055

PIN DESCRIPTIONS (Continued)

	PIN NO.		
MNEMONIC	DIP	TYPE	NAME AND FUNCTION
RST	33	I	Reset: If this pin is high for two machine cycles (24 oscillator periods) while the oscillator is running, the MTV is reset. Also, this pin is used as a serial input to enter a test or EPROM programming mode, as on the 87C751.
XTAL1	31	I	Crystal 1: Input to the inverting oscillator amplifier and clock generator circuit that provides the timing reference for all MTV logic other than the OSD facility. XTAL1 and XTAL2 can be used with a quartz crystal or ceramic resonator to provide an on-chip oscillator. Alternatively, XTAL1 can be connected to an external clock, and XTAL2 left unconnected.
XTAL2	32	0	Crystal 2: Output from the inverting oscillator amplifier.
V _{CC}		I	Power Supply: This is the power supply for normal and power-down modes.
V _{SS}		1	Ground: 0V reference.

ROM CODE SUBMISSION

When submitting a ROM code for the 83C055, the following must be specified:

- 1. The 16k byte user ROM program.
- 2. The OSD ROM space.

This information can be submitted in an 87C055, or in two EPROMs (2764), or electronically on the ROM Code Bulletin Board (see your local sales office for the number).

ROM CODE SUBMITTAL REQUIREMENTS

ADDRESS	CONTENT	COMMENT
000H to 3FFFH (83C055)	DATA	User ROM data
C000H to CFFFH	OSD	On-Screen Display character table

PROGRAMMING THE OSD EPROM

Overview

The OSD EPROM space starts at location C000H and ends at location CFFFH. However, not all locations within this space are used, due to the addressing scheme of the OSD.

The start location of the next character can be calculated by adding 40H to the start location of the previous character. For example, character #1 starts at C000H; then characters 2, 3, and 4 start at C040H, C080H, and C0C0H, respectively.

Character Description

Each character is 14 bits wide by 18 lines high.

A character is split about a vertical axis into two sections, UPPER and LOWER. Each section contains 7 bits of the character, such that the LOWER section contains 1–7 and the UPPER section contains bits 8–14.

NOTE: During programming and verification, each section is programmed using bytes of DATA. The MSB of the DATA is not used; however, the MSB location physically exists, and so will program and verify. The LOWER section of the character is programmed when the LSB of the program address equals 0, and the UPPER section when the LSB equals 1.

Character Programming

An example of an OSD character bit map, and the program DATA to obtain that character is shown in Table 1.

OSD EPROM Bit Map

The mapping for the full OSD EPROM is shown in Table 2.

Example

To program the character given above into the first character location of the OSD EPROM would require the following address/DATA sequence:

C000/00H;	C001/00H;	C002/00H;
C003/00H;	C004/0CH;	C005/1EH;
C006/0CH;	C007/1EH;	C008/0CH;
C009/1EH;	C00A/0CH;	C00B/1EH;
C00C/0CH;	C00D/1EH;	C00E/0CH;
C00F/1EH;	C010/7CH;	C011/1FH;
C012/7CH;	C013/1FH;	C014/7CH;
C015/1FH;	C016/0CH;	C017/1EH;
C018/0CH;	C019/1EH;	C01A/0CH;
C01B/1EH;	C01C/0CH;	C01D/1EH;
C01E/0CH;	C01F/1EH;	C020/00H;
C021/00H;	C022/00H;	C023/00H

83C055/87C055

Table 1. Example of an OSD Character Bit Map

CHARACTER BIT MA	P	PROGRAM	M DATA
UPPER ←	LOWER →← →	UPPER	LOWER
11111 432109	87654321		
Line 1 → 000000	00000000	X000000	X000000
Line 2 → 000000	00000000	X000000	X000000
$ \begin{array}{ccc} \text{Line 3} & \longrightarrow & 001111 \\ \text{Line 4} & \longrightarrow & 001111 \end{array} $	00001100	X0011110	X0001100
	00001100	X0011110	X0001100
	00001100	X0011110	X0001100
Line 7→ 001111 Line 8→ 001111	00001100	X0011110	X0001100
Line 9 → 001111	00001100	X0011110	X0001100
	00001100	X0011110	X0001100
	11111100	X0011111	X1111101
Line 12 → 001111	11111100	X0011111	X1111101
	11111100	X0011111	X1111101
Line 15 → 001111	00001100	X0011110	X0001100
Line 16 → 001111 Line 17 → 001111	00001100	X0011110	X0001100
	00001100	X0011110	X0001100
001111	00001100	X0011110	X0001100
001111	00001100	X0011110	X0001100
000000	00000000	X000000	X000000
000000	00000000	X000000	X000000

NOTE:

X can be 0 or 1, and will program and verify correctly.

Table 2. OSD EPROM Bit Map

CHARACTER NO.	ADDRESS	CHARACTER LINE NO.	COMMENTS
1	C000 C001 C002 C003 • • • C022 C023 C024–C03F	1 1 2 2 • • • 18 18 Unused	Lower byte Upper byte Lower byte Upper byte • • Lower byte Upper byte
2	C040-C063 C064-C07F	1–18 Unused	
3	C080-C0A3 C0A4-C0BF	1–18 Unused	
•	•	:	•
62	CFCO-CFE3 CFE4-CFFF	1–18 Unused	NEWLINE
63	CFC0-CFE3 CFE4-CFFF	1–18 Unused	BSPACE
64	CFC0-CFE3 CFE4-CFFF	1–18 Unused	SPLITBSPACE

NOTE:

Locations 62, 63, and 64 should be programmed to 0's.

83C055/87C055

COMPARISON TO THE 80C51

The elements of the MTV are shown in the Block Diagram. The features of the MTV are identical to those of the 80C51, except as noted herein.

Pinout and Testing

Since neither data nor program memory is externally expandable on the MTV, the 80C51 pins ALE, EA, and PSEN are not implemented on the MTV.

I/O Ports

On both the 80C51 and the MTV, port 0 is open-drain, but on the 80C51 it can be used for external memory expansion while on the MTV its alternate use is for Pulse Width Modulated outputs.

On the 80C51, port 1 is 8 bits, is mostly unallocated (general purpose), and is quasi-bidirectional (that is, having a weak pullup transistor that can be overdriven). On the MTV it is a 4-bit open-drain port, and includes alternate uses for analog inputs and a PWM output.

On the 80C51, port 2 is quasi-bidirectional and can be used for external memory expansion; on the MTV, port 2 is open-drain and unallocated.

On the 80C51, port 3 is quasi-bidirectional and all eight bits have alternate uses. On the MTV, three port 3 bits have some of the same alternate uses as on the 80C51 but not necessarily on the same pins, while five pins are open-drain and unallocated.

Idle Mode

The idle mode is not implemented on the MTV.

Power-Down Mode

The power-down mode is not implemented on the MTV. The PCON register has the following format:

PCON

7	6	5	4	3	2	1	0	
-	-	-	-	GF1	GF0	-	_	l

Interrupts

The interrupt facilities of the MTV differ from those of the 80C51 as follows:

 Since there is no serial port, there are no interrupts nor control bits relating to this interrupt. The interrupts and their vector addresses are as follows:

Event	Program Memory Address
Reset	000
External INT0	003
Timer 0	00B
External INT1	013
Timer 1	01B
VSync Start	023

The VSYNC input used by the On Screen Display facility can generate an interrupt. The active polarity of the pulse is programmable, as described in a later section. The interrupt occurs at the leading edge of the pulse.

- External Interrupt 1 is modified so that an interrupt is generated when the input switches in either direction (on the 8051, there is a programmable choice between interrupt on a negative edge or a low level on INT1). This facility allows for software pulse-width measurement handling of a remote control.
- The IP register is not used, and the IE register is similar to that on the 80C51;

ΙE								
7	6	5	4	3	2	1	0	
EA	-	-	EVS	ET1	EX1	ETO	EX0	

Six-Bit PWM DACs

The structure of these modules is shown in Figure 2. First, the basic MCU clock is divided by 4 to get a waveform that clocks a 6-bit counter which is common to all the PWMs, including the 14-bit one. This divided clock is hereafter called the PWM counter clock

Each PWM block has a special function register PWMn arranged as follows:

PWM0-PWM7 7 6 5 4 3 2 1 0 PWE - PV5 PV4 PV3 PV2 PV1 PV0

If the PWE bit for a particular PWM block is 1, the block is active and controls its assigned port pin; if PWE is 0 the corresponding port pin is controlled by the port. The "value" field (PV5... PV0) of each PWM register is compared to (the LS 6 bits of) the common counter. When the value matches, the output FF is cleared, so that the output pin is driven low. When the value rolls over to zero, the output FF is set, so that the output pin is released. Thus the output waveform has a fixed period of 64 PWM counter clocks; its duty cycle is determined by PWMn.5.0.

Three of the nine total PWMs operate as described above; for three others, both the rising and falling edges of the output are delayed by one PWM clock; for the remaining three, both edges are delayed by two PWM clocks. This feature reduces the radio-frequency emission that would otherwise occur when the counter rolled over to zero and all nine open-drain outputs were released.

14-Bit PWM DAC (TDAC)


This feature was partially described in the preceding section. As shown in Figure 3, the 6-bit counter used for the lower precision PWMs is in fact the least significant part of a 14-bit counter used for this facility. The nature of the counter is such that it can achieve a stable output value through its MSB, and the value can propagate through logic like that shown in Figure 3, and the logic output can be stable within one period of the PWM counter clock (e.g., 250 ns) if edge-triggered logic is used to capture the logic output, or within one phase of the PWM counter clock (e.g., 125 ns) if a phase of the PWM counter clock is used to capture the logic output. For cost and die-size reasons, it is preferable that the TDAC counter be a ripple counter.

This feature is controlled by two special function registers:

TDACL

7	6	5	4	3	2	1	0
TD7	TDO	TD1	TD2	TD3	TD4	TD5	TD6

TDACH



When software wishes to change the 14-bit value (TD0 – TD13), it should first write TDACL and then write TDACH. Alternatively, if the required precision of the duty cycle is satisfied by 6 bits or less, software can simply write TDACH. Note from Figure 3 that this block includes an "extra" 14-bit latch between TDACL/H and the comparator and other logic. The programmed value is clocked into the operative latch when the 7 low-order bits of the counter roll over to zero, provided that the software is not in the midst of loading a new 14-bit value (that is, it is not between writing TDACL and writing TDACH).

In a similar fashion to the lower-precision PWMs, this facility has an output FF that is set when the lower 7 bits of the counter overflow/wrap. The *more* significant 7 bits of the operative latch's programmed value are compared for equality against the *less* significant 7 bits of the counter, and the output FF is cleared when they match. Thus this output has a fixed period of 128 PWM counter clocks, and the duty cycle is determined by the programmed value.

For the higher-precision aspect of this feature, the 7 more-significant bits of the counter are used in a logic block with the 7 less-significant bits of the programmed value. The 7th LSB (binary value 64) of the programmed value is ANDed with the 7th MSB (128) of the counter, the 6th LSB of the value is ANDed with the counter's 6th and 7th MSBs being 10, and so on through the LSB

83C055/87C055

of the programmed value being ANDed with the counter's 7MSBs being 100000. Then these 7 ANDed terms are ORed. If the result is true/1 at the time the 7 LSBs of the countermatch the MSBs of the programmed value, the output is forced high for 1 (additional) PWM counter clock.

The result is that, if the value-64 bit of the 14-bit value is programmed to 1, every other cycle of 128 PWM counter clocks has its duty cycle stretched by one counter clock; if the value-32 bit is programmed to 1, every 4th cycle is stretched, and so on through, if the value-1 bit is programmed to 1, one cycle out of each 128 is stretched.


Assuming the external integrator can handle all this, the net effect is a PWM DAC that has the period of a 7-bit design (which makes the integrator easier and more feasible to design) with the accuracy of a 14-bit one. There is some question whether all of the least significant bits can be effectively integrated, or whether they simply act as a source of ripple in the integrated voltage. An obvious prerequisite for such precision is that the load on the voltage must be very light, like a single op amp or comparator.

The TDAC feature differs from the corresponding features of predecessor parts in several ways:

- The 14-bit value is functionally composed of major and minor portions of 7 bits each.
- The 14-bit value is programmed as a contiguous multi-register value that can be manipulated straight-forwardly via arithmetic instructions.
- As discussed for the 6-bit DACs, both of the preceding parts had a feature whereby the PWM output could be inverted, redundantly with complementing the 14-bit value. This feature has been eliminated.

	ADDRESS TYPE		YPE		
	DIRECT BIT REGISTER		REGISTER	USE	
DATA MEMORY 00-07 08-0F 10-17 18-1F 20 21-2E 2F 30-7F		07-00 77-08 7F-78	R0-R7 R0-R7 R0-R7 R0-R7	On-chip RAM (R0-7 if PSW.4-3 = 00) On-chip RAM (R0-7 if PSW.4-3 = 01) On-chip RAM (R0-7 if PSW.4-3 = 10) On-chip RAM (R0-7 if PSW.4-3 = 11) On-chip RAM On-chip RAM On-chip RAM On-chip RAM	1
SPECIAL FUNCTION REGISTERS	80 81 82 83 87 88 89 8A 8B 8C 8D 90 98 99 9A AO AB BO CO C1 C2 C3	87-80 8F-88 97-90 9F-98 A7-A0 AF-A8 B7-B0 C7-C0	PO SP DPL DPH PCON TCON TMOD TL0 TH1 TH0 TH1 OSAT OSAT OSAT OSAD P2 IE P3 OSCON OSMOD OSONG OSONG	Port 0 Stack Pointer Data Pointer LSBYTE Data Pointer MSBYTE Power Control Timer Control Timer Mode Timer 0 LSBYTE Timer 1 LSBYTE Timer 1 MSBYTE Timer 1 MSBYTE Timer 1 MSBYTE Toner 1 MSBYTE Toner 1 MSBYTE Toner 1 MSBYTE Toner 1 MSBYTE Port 1 On Screen Attributes On Screen Attributes On Screen Address Port 2 Interrupt Enable Port 3 On Screen Display Control On Screen Display Mode On Screen Display Mode On Screen Display Origin	ON-CHIP RAM IF ACCESSED INDIRECTLY
	C3 C4 D0 D2 D3 D4-D7 D8 DC-DF E0 F0	D7-D0 DF-D8 E7-E0 F7-F0	RAMCHR RAMATT PSW TDACL TDACH PWM0-3 SAD PWM4-7 A B	For Test Use Only For Test Use Only For Test Use Only Program Status Word Hi-Res Pulse Width Modulator Hi-Res Pulse Width Modulator Lo-Res Pulse Width Modulators D/A and Voltage Comparator Lo-Res Pulse Width Modulators Accumulator B Register	'

83C055/87C055



Software A/D Facility

This facility is shown in Figure 4. It represents an alternate use whereby any of the P1.0 through P1.2 pins can be selected as one input of a linear voltage comparator. The block includes one special function register:

SAD

7	6	5	4	3	2	1	0	
VHi	CH1	СНО	St	SAD3	SAD2	SAD1	SADO	l

As shown in Figure 4 the other input of the comparator is connected to a 4-bit D/A that is controlled by the 4 LSBs of the SAD register, producing a reference voltage nominally 0.15625V to 4.84375V by steps of 0.3125V. The output of the comparator (high/low) can be read by the program as the MSB of the register, which is bit addressable.

The St bit should be written as 1 in order to initiate a voltage comparison. After writing St=1, the program should include intervening instructions totalling at least six machine cycles (72 CLK periods or 6 microseconds at

12MHz), before the instruction that accesses and tests VHi.

The chan field controls which pin, if any, is connected to this facility:

CH1	CH0	piń
0	0	none
0	1	P1.0
1	0	P1.1
1	1	P1.2

Port 1 has open-drain drivers which will not materially affect an analog voltage as long as any and all pins used for software A/D measurement have corresponding ones in the port register.

On Screen Display (OSD) Module


This block is the largest of the additions that are specific to this product. Its basic function is to superimpose text on the television video image, to indicate various parameters and settings of the receiver or tuner. External circuitry handles the mixing (multiplexing) of the text and the TV video.


The overall OSD block has four input pins: two for a video clock, plus the horizontal and vertical sync signals. The video clock pins are used to connect an LC circuit to an on-chip video oscillator that is independent of the normal MCU clock. The L and C values are chosen so that a video pulse, of a duration equal to the VCLK period, will produce a more-or-less square dot on the screen, that is, a dot having a width approximately equal to the vertical distance between consecutive scan lines

The video oscillator is stopped (with VCLK2 low) while horizontal sync is asserted, and is released to operate at the trailing edge of horizontal sync. This technique helps provide uniform horizontal positioning of characters/dots from one scan line to the

The block has four outputs, three color video signals, and a control signal. Since this block is the major feature of the part, its main inputs and outputs are dedicated pins, without alternate port bits.

83C055/87C055





609

83C055/87C055

Display RAM

The OSD of the MTV differs from that in preceding devices in one major way: It does not fix the number and size of displayed rows of text. Several predecessor parts allowed two displayed rows of 16 characters each. The MTV simply has 128 locations of display RAM, each of which can contain a displayed character or a New Line character that indicates the end of a row. A variant of the New Line character is used to indicate the end of displayed data.

The three major elements of the OSD facility are shown in the Block Diagram. Each display RAM location includes 6 data bits and 4 attribute bits. The 6 data bits from display RAM, along with a line-within-row count, act as addresses into the character generator ROM, which contains 60 displayable bit maps (64 minus one for each of New Line and three Space characters). Each bit map includes 18 scan lines by 14 dots. The character generator ROM is maskable or programmable along with the program ROM to allow for various character sets and languages.

The programming interface to display RAM is provided by three special function registers:

OSAD

7	6	5	4	3	2	1	0
- c	SAD6	OSAD5	CSAD4	OSAD3	OSAD2	OSAD1	OSAD0

OSDT

7	6	5	4	3	2	1	0
	-	OSDT5	OSDT4	OSDT3	OSDT2	OSDT1	OSDTO

OSAT (with OSDT = New Line)

7	6	5	4	3	2	1	0
_	-	-	E	-	SR	D	Sh

OSAT (with OSDT = BSpace or SplitBSpace)

7	6	5	4	3	2	1	0
-	T -	_	В	_	BC2	BC1	BC0

OSAT (with OSDT = any other)

7	6	5	4	3	2	1	0
-	-	-	В	-	FC2	FC1	FC0

OSAD ("On Screen ADress") contains the address at which data will next be written into display RAM, while the ten active bits in OSDT ("On Screen DaTa") plus OSAT ("On Screen ATtributes") correspond exactly to the 10 bits in each display RAM location. FColor indicates the color of foreground (1) pixels in the ROM bit map for this character, while B indicates whether background (0) pixels should show the current background color (B=1) or television video (B=0). Thus, for the 1 bits in a character's bit map, the VID2:0 pins are driven with (FColor) and VCTRL is driven active, while for 0 bits VID2:0 are driven with the background color (except for shadow bits) and VCTRL is driven with the B

Writing OSAT simply latches the attribute bits into a register, while writing OSDT causes the data bus information, plus the contents of the OSAT register, to be written into display RAM. Thus, for a given display RAM location, OSAT should be written before OSDT. If successive characters are to be written into display RAM with the same attributes, OSAT need not be rewritten for each character, only prior to writing OSDT for the first character with those particular attributes.

In reality, there is a potential conflict between the timing of a write to OSDT and an access to display RAM by the OSD logic for data display. This is resolved by the use of a true dual-ported RAM for display memory.

OSAD is automatically incremented by one after each time OSDT and display RAM are written. Except in special test modes that are beyond the scope of this spec release, display RAM cannot be read by the MCU program.

The OSAT attribute bits associated with the BSpace (data=11110), SplitBSpace (111111), and New Line (111101) characters are interpreted differently from those that accompany other data characters. With BSpace and SplitBSpace, B is interpreted as described above, but the 3 color bits specify the Background color (BColor) for subsequent characters. For BSpace, a change in B and BColor becomes effective at the left edge of the character's bit map. For SplitBSpace, a change in B and BColor

occurs halfway through the character horizontally. The normal Space character (111100) has no effect on the BColor value.

BColor values 000 and 111 minimize the occurrence of transient states among the VID2:0 outputs.

The background color defined by the most recently encountered BSpace or SplitBSpace character is maintained on the VID2:0 pins except at the following times:

- 1. During the active time of HSYNC,
- 2. During the active time of VSYNC,
- During those pixels of an active character that correspond to a 1 in the character's bit map,
- 4. During a "shadow" bit.

The BColor value is not cleared between vertical scans, so that if a single background color is all that is needed in an application, it can be set via a single BSpace character during program initialization, and never changed thereafter. In order for such a BSpace to actually affect the MTV's internal BColor register the Mode field of the OSMOD register must be set to 01 (or higher) so that the OSD hardware is operating.

With a New Line character, if the E bit is 1, no further rows are displayed on the screen. If E is 0 and D is 1, all of the characters in the following row are displayed with Double height and width. If E is 0 and Sh is 1, all of the characters in the following row are displayed with shadowing, as described in a later section. If E is 0 and SR is 1, the next row is a "short row": It is only 4 or 8 scan lines high rather than 18 or 36. Short rows can be used for underlined text.

The latches in which the E, D, Sh, and SR bits are captured are cleared to zero at the start of each vertical scan. This means that if the first text line on the screen is a short row, or if it contains either double size or shadowing, the text must be preceded by a New Line character. Like all such characters, this initial New Line advances the vertical screen position; the VStart value (see below) should take this fact into account.

83C055/87C055

Other OSD Registers

A number of changes in the OSD architecture have reduced the number of other special function registers involved in the feature, below the number needed with predecessor devices:

- The elimination of certain options such as 4, 6, or 8X character sizes and alternate use of two of the video outputs.
- The moving of certain other options from central registers to display RAM, such as foreground color codes and background selection.

OSCON

7	6	5	4	3	2	1	0
IV	Pv	Lv	Ph	Pc	Po	DH	BFe

The IV bit is the interrupt flag for the OSD feature. It is set by the leading edge of the VSYNC pulse, and is cleared by the hardware when the VSYNC interrupt routine is vectored to. It can also be set or cleared by software writing a 1 or 0 to this bit.

NOTE

It is theoretically possible that a VSYNC interrupt could be missed, or an extra one generated, if OSCON is read, then modified internally (e.g., in Ac), and the result written back to OSCON. However, none of the other bits in OSCON are reasonable candidates for dynamic change. Special provisions are included in the MTV logic so that IV will not be changed by a single "read-modify-write" instruction such as SETB or CLR, unless the instruction specifically changes IV.

A 0 (1) in Pv designates that the VSYNC input is high-active (low-active). One effect of this bit is that the VID2:0 and VCTRL outputs are blocked (held at black/inactive) during the active time of VSYNC. The IV bit is set on the leading edge of the VSYNC pulse; thus Pv controls whether the OSD interrupt occurs in response to a high-to-low or low-to-high transition on VSYNC.

A 0 (1) in Lv designates that the leading edge (active level) of VSYNC, as defined by Pv, clears the state counter that is used to determine the vertical start of on-screen data. In effect, Lv=0(1) says that the leading (trailing) edge of VSYNC is the time reference for the video field.

A 0 (1) in Ph designates that the HSYNC input is high-active (low-active).

A 0 (1) in Pc designates that a high (low) on the VCTRL output means "show the color on VID2:0".

A 0 (1) in Po designates that a 0 (1) internal to the MTV corresponds to a low on one of the VID2:0 pins. This control bit is needed only because the Shadowing feature needs to generate black pixels without reference to a register value: Internally, the 3-bit code 000 always designates black.

If DH is 1, character sizes are doubled vertically but not horizontally. This feature allows the MTV to be used in "improved definition" systems that are not interlaced. The vertical doubling imposed by DH does not affect the VStart logic described below: It operates in HSync units regardless of DH or D.

If BFe is 1, the BF output tracks whether each bit in displayed characters is a foreground bit (low) or a background bit (high). If BFe is 0, the BF pin remains high.

OSORG

7	6	5	4	3	2	1	0
HS4	HS3	HS2	HS1	HS0	VS2	VS1	VS0

The HStart field (HS4 – HS0) defines the left end (start) of all of the on-screen character rows, as a multiple of four VCLKs. Active display begins 4(HStart)+1 VCLKs plus one single-sized character width after the trailing edge of HSYNC. Counting variations in Wc, there may be 17 to 143 VCLKs from the end of HSYNC to the start of the first character of each row.

The VStart field (VS2 – VS0) defines the top (start) of the first on-screen character row, as a multiple of four HSYNC pulses. Active display begins 4(VStart)-1 HSYNCs after the field's time reference point, a range of 3 to 31. Subsequent character rows occur directly below the first, such that the last scan line of one row is directly followed by the first scan line of the next row. Successive New Line characters (with or without the Short Row designation) can be used to vertically separate text rows on the screen.

Neither the HStart nor VStart parameter is affected by the D line attribute that is used to display double-sized characters.

OSMOD

76	5	4	3	2	1	0
Wc -	Mode1	Mode0	-	SHM2	SHM1	SHMO

If the mode bits (Mode 1, Mode 0) are 00, the OSD feature is disabled. The VCLK oscillator is disabled, VID2:0 are set to black, and

VCTRL is held inactive. This is the mode to which the MTV OSD logic is reset. A direct transition from this mode to active display (1x) would result in undefined operation and visual effects for the duration of the current video field (until the next VSYNC).

If the mode is 01, the VCLK oscillator is enabled and the OSD logic operates normally internally, but VID2:0 are set to black and VCTRL is held inactive. The OSD feature can be toggled between this state and 1x as desired to achieve real-time special effects such as "vertical wiping."

Mode 10 represents normal OSD operation. Active characters can be shown against TV video (for characters with B=0) or (for characters with B=1) against a background of the color defined as an attribute of BSpace and SplitBSpace characters.

In mode 11, characters can be displayed but all of the receiver's normal video is inhibited by holding VCTRL asserted throughout the active portion of each scan line. Since VID2:0 are driven with the current background color during this time, except during the foreground portion of displayed characters, this produces text against a solid background. This mode is useful for extensive displays that require user concentration

If Wc is 1, then each displayed character is horizontally terminated after 12 bits have been output, as opposed to after 14 bits if Wc is 0. This allows text to be "packed" more tightly so that more characters can be displayed per line. In effect, the 2 bits out of the display ROM, which would otherwise be the rightmost 2 of the 14, are ignored when Wc is 1. Clearly, if this feature is to be used, it must be accounted for in the design of the bit maps in the display ROM.

The 3-bit ShMode field (SHM2 – SHM0) determines how characters are shadowed in rows for which the SH row attribute is 1. As shown in Figure 5, the values 000-110 indicate an apparent light source position ranging from the lower left clockwise to the lower right, while the value 111 indicates full-surround shadowing.

Under some conditions writing to OSMOD while the display is active can cause a temporary flicker during that display field. This can be avoided by only writing to OSMOD during the vertical sync interval.

83C055/87C055

	_		
BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBFFFFFFFFFFFFFFBBBBBB	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	
88888888888888888888888888888888888888	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	B is a background (video or BColor) pixel F is a foreground-color pixel * is a black pixel
BBFF*BBBBBBBBBBBBBBBF*BBBBBBBBBBBBBBBB	BBFFBBBBBBBBBBBBBBBFFBBBBBBBBBBBBBBBBB	B*FFBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	
BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	
BBFFFFFFFFF*BB BBFFFFFFFFFBB BBBBBBBBBB	B* FFFFFFFFF* B B* FFFFFFFFF* B B* * * * * * * * * B BBBBBBBBBB	B* FFFFFFFFFBB B* FFFFFFFFFBB BBBBBBBBBB	

83C055/87C055

DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0$ °C to +70°C

		TEST	LIM	LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT	NOTES
V _{IL}	Input low voltage		-0.5	0.2V _{CC} -0.1	٧	
V _{IL1}	Input low voltage (VSYNC, HSYNC)		-0.5	0.15 × V _{CC}	٧	
V _{IH1}	Input high voltage (P1.2:0, P2.7:0, P3.6:5, P3.3:1)		0.2V _{CC} +0.9	V _{CC} +0.5	٧	
V _{IH2}	Input high voltage (port 0, P1.3, P3.7, P3.4, P3.0)		0.2V _{CC} +0.9	12.6	٧	
V _{IH3}	Input high voltage (VSYNC, HSYNC)		0.67 × V _{CC}	V _{CC} + 0.5V	٧	
V _{IH} - V _{CC}	Input high voltage (port 0, P1.3, P3.7, P3.4, P3.0) with respect to V _{CC}			8	٧	1
VIH	Input high voltage (XTAL1, VCLK1, RST)		0.7V _{CC}	V _{CC} +0.5	٧	
V _{OL1}	Output low voltage (P2.7:0, P3.6:5)	I _{OL} = 10mA		0.5	٧	5
V _{OL2}	Output low voltage (TDAC, PWM0:7)	I _{OL} = 700μA		0.5	٧	2
V _{OL3}	Output low voltage (all other outputs)	I _{OL} = 1.6mA		0.45	٧	
V _{OH}	Output high voltage (port 1, VID2:0, VCTRL, BF)	I _{OH} = -60μA	2.4		٧	
R _{RST}	Reset pulldown resistor		50	300	kΩ	
C _{IO}	Pin capacitance (except P0.0 and P0.7)	Test freq = 1MHz, T _{amb} = 25°C		10	pF	4
lcc	Normal mode supply current	V _{CC} = 5.5V		30	mA	3
HYS	Hysteresis (VSYNC, HSYNC)		0.8		٧	

NOTES:

- 1. This maximum applies at all times, including during power switching, and must be accounted for in power supply design. During a power-on process, the +12 volt source used for external pullup resistors should not precede the V_{CC} of the MTV up their respective voltage ramps by more than this margin, nor, during a power-down process, should V_{CC} precede +12V down their respective voltage ramps by more than this
- 2. The specified current rating applies when any of these pins is used as a Pulse Width modulated output. For use as a port output, the rating is as given subsequently.

 loc measured with OSD block initialized and Reset remaining low.

 The capacitance of pins P0.0 and P0.7 for the 87C055 exceeds 10pF. P0.0 is 40pF maximum, while P0.7 is 20pF maximum.

- 5. No more than 6 (any 6) of these 10 high current outputs may be used at the V_{OL1} (I_{OL} = 10mA) specification. The other 4 should comply with the V_{OL3} specification ($I_{OL} = 1.6 \text{mA}$).

June 18, 1992 613

83C055/87C055

AC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0$ °C to +70°C

		TENTATI			
SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
1/t _{CLCL}	XTAL Frequency	6	12	MHz	1
tchcx	XTAL1 Clock high time	20		ns	2
tclcx	XTAL1 Clock low time	20		ns	2
t _{CLCH}	XTAL1 Clock rise time		20	ns	2
tclcl	XTAL1 Clock fall time	5	20	ns	2
1/t _{VCLCL}	VCLK Frequency	5	8	MHz	
tvcoH-tvcoL	Rise vs. fall time skew on any one of VID2:0, VCTRL, BF		40	ns	3
tvcoH1-tvcOH2	Rise time skew between any two of VID2:0, VCTRL, BF		30	ns	3
tvcol1-tvcol2	Fall time skew between any two of VID2:0, VCTRL, BF		30	ns	3

NOTES:

- 1. The MTV is tested at its maximum XTAL frequency, but not at any other (lower) rate.
- 2. These parameters apply only when an external clock signal is used.
- 3. These parameters assume equal loading at C_L = 100pF, for all the referenced outputs. These parameters are specified but not tested.

PROGRAMMING CONSIDERATIONS

EPROM Characteristics

The 87C055 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C51. It differs from these devices in that a serial data stream is used to place the 87C751 in the programming mode.

Figure 6 shows a block diagram of the programming configuration for the 87C055. Port pin P0.0 is used as the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used as the program (PGM/) signal. This pin is used for the 25 programming pulses.

Port 2 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 2 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally. The high address should remain on port 2 for at least two clock cycles after ASEL is driven low. Port 2 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 2 is held stable and ASEL is kept low. Note: ASEL needs to be

pulsed high only to change the high byte of the address.

Port 3 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 2.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C055 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

Programming Operation

Figures 7 and 8 show the timing diagrams for the program/verify cycle. RESET should initially be held high for at least two machine cycles. P0.1 (PGM/) and P0.0 (VPP) will be at VOH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C055 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the

time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low.

Next the address information for the location to be programmed is placed on port 2 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

A high voltage V_{PP} level is then applied to the V_{PP} input (P0.0). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 3. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high.

The V_{PP} signal may now be driven to the V_{OH} level, placing the 87C055 in the verify mode. (Port 3 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 3.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the V_{PP} pin to the V_{PP} voltage level, providing the byte to be programmed to Port 3 and issuing the 26 programming pulses on the PGM/ pin, bringing V_{PP} back down to the V_{OH} level and verifying the byte. (See Table 3.)

83C055/87C055

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be

placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flourless part number 2345–5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Reading Signature Bites

The signature bytes are read by the same procedure as a normal verify of locations 30H and 31H, except that the serial code indicated in Table 3 for reading signature bytes should be used. The values are:

30H = 15H indicates manufactured by Philips

31H = 4BH indicates 87C055

Table 3. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.0 (V _{PP})
Program user EPROM	286H	_*	V _{PP}
Verify user EPROM	286H	V _{IH}	V_{IH}
Read Signature Bytes	280H	V _{IH}	V _{IH}

NOTE:

EPROM PROGRAMMING AND VERIFICATION

 T_{amb} = 21°C to +27°C, V_{CC} = 5V ±10%, V_{SS} = 0V


SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator/clock frequency	1.2	6	MHz
t _{avgl} *	Address setup to P0.1 (PROG-) low	10μs + 24t _{CLCL}		
t _{GHAX}	Address hold after P0.1 (PROG-) high	48t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{GHDX}	Data hold after P0.1 (PROG-) high	36t _{CLCL}		
t _{SHGL}	V _{PP} setup to P0.1 (PROG-) low	10		μs
t _{GHSL}	V _{PP} hold after P0.1 (PROG-)	10		μѕ
[‡] GLGH	P0.1 (PROG-) width	90	110	μs
t _{AVQV} **	V _{PP} low (V _{CC}) to data valid		48t _{CLCL}	
t _{GHGL}	P0.1 (PROG-) high to P0.1 (PROG-) low	10		μs
t _{SYNL}	P0.0 (sync pulse) low	4t _{CLCL}		
tsynh	P0.0 (sync pulse) high	8t _{CLCL}		
t _{MASEL}	ASEL high time	13t _{CLCL}		
t _{MAHLD}	Address hold time	2t _{CLCL}		
HASET	Address setup to ASEL	13t _{CLCL}		
t _{ADSTA}	Low address to address stable	13t _{CLCL}		


NOTES:


^{*} Pulsed from V_{IH} to V_{IL} and returned to V_{IH} .

^{*} Address should be valid at least 24t_{CLCL} before the rising edge of P0.0 (V_{PP}).

83C055/87C055







80C51 Family Derivatives

8XC451 overview

8XC451 OVERVIEW

The 80C451, the 83C451, and the 87C451 (hereafter referred to collectively as the 8XC451) are I/O expanded versions of the 80C51. Three I/O ports have been added to the basic 80C51 architecture for a total of 7 on-chip I/O ports. The LCC version has a total of 68 pins. The DIP version has 64 pins. Port 6 has 4 control lines to facilitate high-speed asynchronous I/O functions.

The 83C451/87C451 includes a $4k \times 8$ ROMEPROM, a 128×8 RAM, 56 (LCC) or 52 (DIP) I/O lines, two 16-bit timer/counters, a five source, two priority, level nested interrupt structure, a serial I/O port for either full duplex UART, I/O expansion, or multiprocessor communications, and an on-chip oscillator and clock circuits. The 80C451 includes all of the 83C451 features except the on-board $4k \times 8$ ROM.

The 8XC451 has two software selectable modes of reduced activity for further power reduction: idle mode and power-down mode. Idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. Power-down mode freezes the oscillator, causing all other chip functions to be inoperative while maintaining the RAM contents.

The 8XC451 features include:

- 80C51 based architecture
- 68-pin LCC and 64-pin DIP packages
- Seven 8-bit I/O ports (LCC version)
- Six 8-bit ports and one 4-bit port (DIP version)
- 4k × 8 ROM or EPROM
- 128 × 8 RAM
- Two 16-bit counter/timers
- Two external interrupts
- External memory addressing capability
 - 64k ROM and 64k RAM
- Low power consumption
 - Idle mode
 - Power-down mode

Differences From the 80C51

Special Function Registers

The SFRs are identical to those of the standard 80C51 with the exception of four registers that have been added to allow control of the three additional I/O ports P4, P5, and P6. The additional registers are P4, P5, P6, and CSR. Registers P4, P5, and P6 function as port latches for ports 4, 5, and 6, respectively. These registers operate identically to those for ports 0 through 3 of the 80C51.

The Control Status Register (CSR) is used to control the mode of operation of port 6 and indicates the current status of port 6. All control status register bits can be read and written by the CPU except bits 0 and 1, which are read only. A Reset writes ones to bits 2-7 and zeros to bits 0 and 1. See Table 1 for the specific function of each bit in the Control Status register.

I/O Port Structure

The 8XC451 has a total of seven parallel I/O ports. The first four ports, P0 through P3, are identical in function to those present on the 80C51 family. The added ports 4 and 5 are identical in function to port 1; that is, they are standard quasi-bidirectional ports with no alternate functions and the standard output drive characteristics. Note that on the 68-pin LCC packages, port 4 is an 8-bit port, while on the 64-pin DIP packages, only the lower four bits of port 4 are available. Port 6 is a specialized 8-bit bidirectional I/O port with internal pullups. This special port can sink/source three LS TTL inputs and drive CMOS inputs without external pullups. The flexibility of this port facilitates high-speed parallel data communications. Port 6 operating modes are controlled by the port 6 Control Status Register (CSR). Port 6 and the CSR are addressed at the Special Function Addresses shown in Table 2. Port 6 can be used as a standard I/O port, or in strobed modes of operation in conjunction with the four port 6 control lines listed below:

ODS	Output data strobe (active low)
IDS	Input data strobe (active low)
BFLAG	Bidirectional I/O pin. Can be programmed to output the Inpu Buffer Full flag (IBF), input an active low Port Enable (PE) signal, or output a high or low logic level.
AFLAG	Ridirectional I/O nin, Can be

AFLAG Bidirectional I/O pin. Can be programmed to output the Output Buffer Full (OBF) flag, input a register select signal (SEL), or output a high or low logic level.

Port 6 can be used in a number of different ways to facilitate data communication. It can be used as a processor bus interface, as a standard quasi-bidirectional I/O port, or as a parallel printer port (either polled or interrupt driven).

Processor Bus Interface

Port 6 allows the use of an 8XC451 as an element on a microprocessor type bus. The host processor could be a general purpose MPU or the data bus of a microcontroller like the 8XC451 itself. Setting up the 8XC451 as a processor bus interface allows single or multiple microcontrollers to be used on a bus as flexible peripheral processing elements. Applications can include: keyboard scanners, serial I/O controllers, servo controllers, etc.

On reset, port 6 is programmed correctly (that is, Special Function registers CSR and P6) for use as a bus interface. This prevents the interface from disrupting data on the bus of a host processor during power-up.

Standard Quasi-bidirectional I/O Port

To use port 6 as a common I/O port, all of the control pins should be tied to ground. On hardware reset, bits 2-7 of the CSR are set to one. With the control pins grounded, the port's operation and electrical characteristics will be identical to port 1 on the 80C51. No further software initialization is required.

Parallel Printer Port

The 8XC451 has the capacity to permit all of the intelligent features of a common printer to be handled by a single chip. The features of port 6 allow a parallel port to be designed with only line driving and receiving chips required as additional hardware. The onboard UART allows RS232 interfacing with only level shifting chips added. The 8-bit parallel ports 0 to 6 are ample to drive onboard control functions, even when ports are used for external memory access, interrupts, and other functions. The RAM addressing ability of ports 0 to 2 can be used to address up to 64k bytes of a hardware buffer/spooler.

In addition, either end of a parallel interface can be implemented using port 6, and the interfaces can be interrupt driven or polled in either case. For more detailed information on port 6 usage, refer to the application notes contained in Section 4, entitled "80C451 Operation of Port 6" and "256k Centronics Printer Buffer Using the SC87C451 Microcontroller."

March 1993 617

80C51 Family Derivatives

8XC451 overview

Table 1. Control Status Register (CSR)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
MB1	MBO	MA1	MAO	OBFC	IDSM	OBF	IBF
BFLAG Mode S	Select	AFLAG N	lode Select	Output Buffer Flag Clear Mode	Input Data Strobe Mode	Output Buffer Full Flag	Input Buffer Full Flag
0/0 = Logic 0 or 0/1 = Logic 1 or 1/0 = IBF output 1/1 = PE input (0 = Select) (1 = Disable	utput* It	0/1 = Log 1/0 = OE 1/1 = S (0 =	ic 0 output ic 1 output 3F output* EL input Data) trol/status)	0 = Negative edge of ODS 1 = Positive edge of ODS	0 = Positive edge of IDS 1 = Low level of IDS	0 = Output data buffer empty 1 = Output data buffer full	0 = Input data buffer empty 1 = Input data buffer full

NOTE:

Table 2. Special Function Register Addresses

REGISTER ADDRESS			BIT ADDRESS							
NAME	SYMBOL	ADDRESS	MSB							LSB
Port 4	P4	CO	C7	C6	C5	C4	СЗ	C2	C1	CO
Port 5	P5	C8	CF	CE	CD	СС	СВ	CA	C9	C8
Port 6 data	P6	D8	DF	DE	DD	DC	DB	DA	D9	D8
Port 6 control status	CSR	E8	EF	EE	ED	EC	EB	EA	E9	E8

March 1993 618

Output-always mode: MB1 = 0, MA1 = 1, AND MA0 = 0. In this mode, port 6 is always enabled for output. ODS only clears the OBF flag.

80C51 Family Derivatives

Table 3. 8X451 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	MSB	Bi	TNAMES	AND A	DDRESSI	ES		LSB	RESET VALUE
ACC*	Accumulator	EOH	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00Н
			EF	EE	ED	EC	EB	EA	E9	E8	
CSR*#	Port 6 command/status	E8H	MB1	MB0	MA1	MAO	OBFC	IDSM	OBF	IBF	FCH
DPTR	Data pointer (2 bytes)									•	
DPH	Data pointer high	83H									00Н
DPL	Data pointer low	82H									00Н
		}	BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt priority	В8Н	-		_	PS	PT1	PX1	PT0	PX0	xxx00000B
			AF	ΑE	AD	AC	AB	AA	A 9	A 8	
IE*	Interrupt enable	A8H	EA	_	_	ES	ET1	EX1	ET0	EX0	0xx00000B
P0*	Port 0	80H	87	B6	85	84	83	82	81	80	FFH
P1*	Port 1	90H	97	96	95	94	93	92	91	90	FFH
P2*	Port 2	AOH	A7	A 6	A 5	A4	A 3	A 2	A 1	AO	FFH
P3*	Port 3	вон	B7	B6	B5	B4	Вз	B2	B1	ВО	FFH
P4*#	Port 4	СОН	C7	C6	C5	C4	СЗ	C2	C1	C0	FFH
P5*#	Port 5	C8H	CF	CE	CD	СС	СВ	CA	C9	C8	FFH
P6*#	Port 6	D8H	DF	DE	DD	DC	DB	DA	D9	D8	FFH
PCON	Power control	87H	SMOD	_	-	_	GF1	GF0	PD	IDL	0xxx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	ΟV	_	Р	00H
SBUF	Serial data buffer	99H							***************************************	L	xxxxxxxxB
			9F	9E	9D	9C	9B	9 A	99	98	
SCON*	Serial port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00Н
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8 A	89	88	
TCON*	Timer/counter control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
TMOD	Timer/counter mode	89H	GATE	C/T	M1	Mo	GATE	с/т	M1	МО	00H
TH0	Timer 0 high byte	8CH			L		1	<u> </u>	I	L	00H
TH1	Timer 1 high byte	8DH									00H
TLO	Timer 0 low byte	8AH									00Н
TL1	Timer 1 low byte	8BH									00Н

^{*} SFRs are bit addressable.

March 1993 619

[#] SFRs are modified from or added to the 80C51 SFRs.

CMOS single-chip 8-bit microcontroller

80C451/83C451/87C451

DESCRIPTION

The Philips 8XC451 is an I/O expanded single-chip microcontroller fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes latch-up sensitivity.

The 8XC451 is a functional extension of the 87C51 microcontroller with three additional I/O ports and four I/O control lines. The LCC version has a total of 68 pins. Four control lines associated with port 6 facilitate high-speed asynchronous I/O functions.

The 8XC451 includes a $4k \times 8$ ROM (83C451) EPROM (87C451), a 128×8 RAM, 56 (LCC) or 52 (DIP) I/O lines, two 16-bit timer/counters, a five source, two priority level, nested interrupt structure, a serial I/O port for either a full duplex UART, I/O expansion, or muti-processor communications, and on-chip oscillator and clock circuits. The 80C451 includes all of the 83C451 features except the on-board $4k \times 8$ ROM.


The 87C451 has 4k of EPROM on-chip as program memory and is otherwise identical to the 83C451.

The 8XC451 has two software selectable modes of reduced activity for further power reduction; idle mode and power-down mode. Idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. Power-down mode freezes the oscillator, causing all other chip functions to be inoperative while maintaining the RAM contents.

FEATURES

- 80C51 based architecture
- 68-pin LCC and 64-pin DIP packages:
- Seven 8-bit I/O ports (LCC version)
- Six 8-bit ports and one 4-bit port (DIP version)
- Port 6 features:
 - Eight data pins
 - Four control pins
- Direct MPU bus interface
- Parallel printer interface
- On the microcontroller:
 - 4k × 8 ROM (83C451) 4k × 8 EPROM (87C451) ROMless version (80C451)
 - 128 × 8 RAM
- Two 16-bit counter/timers
- Two external interrupts
- External memory addressing capability
- 64k ROM and 64k RAM
- Low power consumption:
 - Normal operation: less than 24mA at 5V, 12MHz
 - Idle mode
 - Power-down mode

PIN CONFIGURATIONS



CMOS single-chip 8-bit microcontroller


80C451/83C451/87C451

ORDERING INFORMATION


ROMIess	ROM	EPROM	TEMPERATURE RANGE °C AND PACKAGE ¹	FREQ MHz	DRAWING NUMBER
SC80C451CCN64	SC83C451CCN64	SC87C451CCN64	0 to +70, Plastic Dual In-line Package, OTP	3.5 to 12	0414B
SC80C451CGN64	SC83C451CGN64	SC87C451CGN64	0 to +70, Plastic Dual In-line Package, OTP	3.5 to 16	0414B
SC80C451CCA68	SC83C451CCA68	SC87C451CCA68	0 to +70, Plastic Leaded Chip Carrier, OTP	3.5 to 12	0398E
SC80C451CGA68	SC83C451CGA68	SC87C451CGA68	0 to +70, Plastic Leaded Chip Carrier, OTP	3.5 to 16	0398E
SC80C451ACN64	SC83C451ACN64	SC87C451ACN64	-40 to +85, Plastic Dual In-line Package, OTP	3.5 to 12	0414B
SC80C451AGN64	SC83C451AGN64	SC87C451AGN64	-40 to +85, Plastic Dual In-line Package, OTP	3.5 to 16	0414B
SC80C451ACA68	SC83C451ACA68	SC87C451ACA68	-40 to +85, Plastic Leaded Chip Carrier, OTP	3.5 to 12	0398E
SC80C451AGA68	SC83C451AGA68	SC87C451AGA68	-40 to +85, Plastic Leaded Chip Carrier, OTP	3.5 to 16	0398E

^{1.} OTP = One Time Programmable

PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS




LOGIC SYMBOL



80C451/83C451/87C451

BLOCK DIAGRAM



80C451/83C451/87C451

PIN DESCRIPTION

	PIN NO.							
MNEMONIC	DIP	LCC	TYPE	NAME AND FUNCTION				
V _{SS}	50	54	١ ١	Ground: 0V reference.				
V _{CC}	18	18	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.				
P0.0–0.7	17-10	17-10	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 is also the multiplexed data and low-order address bus during accesses to external memory. External pull-ups are required during program verification. Port 0 can sink/source eight LS TTL inputs.				
P1.0-P1.7	23-30	27-34	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 receives the low-order address bytes during program memory verification. Port 1 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups.				
P2.0-P2.7	2-9	2-9	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 emits the high-order address bytes during access to external memory and receives the high-order address bits and control signals during program verification. Port 2 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups.				
P3.0-P3.7	32-39	36-43	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups. Port 3 also serves the special functions listed below:				
	32 33 34 35 36 37 38 39	36 37 38 39 40 41 42 43	1 0 1 1 0 0	RxD (P3.0): Serial input port TxD (P3.1): Serial output port INTO (P3.2): External interrupt INT1 (P3.3): External interrupt T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe				
P4.0-P4.3 P4.0-P4.7	22-19	26-19	1/O 1/O	Port 4: Port 4 is a 4/8-bit (DIP/LCC) bidirectional I/O port with internal pull-ups. Port 4 can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups.				
P5.0-P5.7	40-47	44-51	1/0	Port 5: Port 5 is a 4/8-bit (DIP/LCC) bidirectional I/O port with internal pull-ups. Port 5 can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups.				
P6.o-P6.7	55-62	59-66	I/O	Port 6: Port 6 is a specialized 8-bit bidirectional I/O port with internal pull-ups. This special port can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups. Port 6 can be used in a strobed or non-strobed mode of operation. Port 6 works in conjunction with four control pins that serve the functions listed below:				
ODS	51	55	ı	ODS: Output data strobe				
IDS	52	56	1	IDS: Input data strobe				
BFLAG	53	57	1/0	BFLAG: Bidirectional I/O pin with internal pull-ups				
AFLAG	54	58	1/0	AFLAG: Bidirectional I/O pin with internal pull-ups				
RST	31	35	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal pull-down resistor permits a power-on reset using only an external capacitor connected to V_{CC} .				
ALE/PROG	64	68	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. ALE is activated at a constant rate of 1/6 the oscillator frequency except during an external data memory access, at which time one ALE is skipped. ALE can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups. This pin is also the program pulse during EPROM programming.				
PSEN	63	67	0	Program Store Enable: The read strobe to external program memory. PSEN is activated twice each machine cycle during fetches from external program memory. However, when executing out of external program memory, two activations of PSEN are skipped during each access to external program memory. PSEN is not activated during fetches from internal program memory. PSEN can sink/source eight LS TTL inputs and drive CMOS inputs without an external pull-up. This pin should be tied low during programming.				
EĀ/V _{PP}	1	1	1	Instruction Execution Control/Programming Supply Voltage: When EA is held high, the CPU executes out of internal program memory, unless the program counter exceeds 0FFFH. When EA is held low, the CPU executes out of external program memory. EA must never be allowed to float. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.				
XTAL1	49	53		Crystal 1: Input to the inverting oscillator amplifier that forms the oscillator. This input receives the external oscillator when an external oscillator is used.				
XTAL2	48	52	0	Crystal 2: An output of the inverting amplifier that forms the oscillator. This pin should be floated when an external oscillator is used.				

80C451/83C451/87C451

PORTS 4 AND 5

Ports 4 and 5 are bidirectional I/O ports with internal pull-ups. Port 4 is an 8-bit port (LCC version) or a 4-bit port (DIP version). Port 4 and port 5 pins with ones written to them, are pulled high by the internal pull-ups, and in that state can be used as inputs. Port 4 and 5 are addressed at the special function register addresses shown in Table 1.

PORT 6

Port 6 is a special 8-bit bidirectional I/O port with internal pull-ups (see Figure 1). This port can be used as a standard I/O port, or in strobed modes of operation in conjunction with four special control lines: ODS, IDS, AFLAG, and BFLAG. Port 6 operating modes are controlled by the port 6 control status register (CSR). Port 6 and the CSR are addressed at the special function register addresses shown in Table 1. The following four control pins are used in conjunction with port 6:

ODS – Output data strobe for port 6. ODS can be programmed to control the port 6 output drivers and the output buffer full flag (OBF), or to clear only the OBF flag bit in the CSR (output-always mode). ODS is active low for output driver control. the OBF flag can be programmed to be cleared on the negative or positive edge of ODS.

IDS – Input data strobe for port 6. IDS is used to control the port 6 input latch and input buffer full flag (IBF) bit in the CSR. The input data latch can be programmed to be transparent when IDS is low and latched on the positive transition of IDS, or to latch only on the positive transition of IDS.

Correspondingly, the IBF flag is set on the negative or positive transition of IDS.

AFLAG – AFLAG is a bidirectional I/O pin which can be programmed to be an output set high or low under program control, or to output the state of the output buffer full flag. AFLAG can also be programmed to be an input which selects whether the contents of

the output buffer, or the contents of the port 6 control status register will output on port 6. This feature grants complete port 6 status to external devices.

BFLAG – BFLAG is a bidirectional I/O pin which can be programmed to be an output, set high or low under program control, or to output the state of the input buffer full flag. BFLAG can also be programmed to input an enable signal for port 6. When BFLAG is used as an enable input, port 6 output drivers are in the high-impedance state, and the input latch does not respond to the IDS strobe when BFLAG is high. Both features are enabled when BFLAG is low. This feature facilitates the use of the SC8XC451 in bused multiprocessor systems.

CONTROL STATUS REGISTER

The control status register (CSR) establishes the mode of operation for port 6 and indicates the current status of port 6 I/O registers. All control status register bits can be read and written by the CPU, except bits 0 and 1, which are read only. Reset writes ones to bits 2 through 7, and writes zeros to bits 0 and 1 (see Table 2).

CSR.0 Input Buffer Full Flag (IBF) (Read Only) – The IBF bit is set to a logic 1 when port 6 data is loaded into the input buffer under control of IDS. This can occur on the negative or positive edge of IDS, as determined by CSR.2 IBF is cleared when the CPU reads the input buffer register.

CSR.1 Output Buffer Full Flag (OBF)
(Read Only) – The OBF flag is set to a logic
1 when the CPU writes to the port 6 output
data buffer. OBF is cleared by the positive or
negative edge of ODS, as determined by
CSR.3.

CSR.2 IDS Mode Select (IDSM) – When CSR.2 = 0, a low-to-high transition on the IDS pin sets the IBF flag. The Port 6 input buffer is loaded on the IDS positive edge. When CSR.2 = 1, a high-to-low transition on the IDS pin sets the IBF flag. Port 6 input

buffer is transparent when IDS is low, and latched when IDS is high.

CSR.3 Output Buffer Full Flag Clear Mode (OBFC) – When CSR.3 = 1, the positive edge of the ODS input clears the OBF flag. When CSR.3 = 0, the negative edge of the ODS input clears the OBF flag.

CSR.4, CSR.5 AFLAG Mode Select (MA0, MA1) – Bits 4 and 5 select the mode of operation for the AFLAG pin as follows:

MA1	MAO	AFLAG Function
0	0	Logic 0 output
0	1	Logic 1 output
1	0	OBF flag output (CSR.1)
1	1	Select (SEL) input mode

The select (SEL) input mode is used to determine whether the port 6 data register or the control status register is output on port 6. When the select feature is enabled, the AFLAG input controls the source of port 6 output data. A logic 0 on AFLAG input selects the port 6 data register, and a logic 1 on AFLAG input selects the control status register.

CSR.6, CSR.7 BFLAG Mode Select (MB0, MB1) – Bits 6 and 7 select the mode operation as follows:

MB1	MBO	BFLAG Function
0	0	Logic 0 output
0	1	Logic 1 output
1	0	IBF flag output (CSR.0)
1	1	Port enable (PE)

In the port enable mode, IDS and ODS inputs are disabled when BFLAG input is high. When the BFLAG input is low, the port is enabled for I/O.

SPECIAL FUNCTION REGISTER ADDRESSES

Special function register addresses for the device are identical to those of the 80C51, except for the additional registers listed in Table 1.

Table 1. Special Function Register Addresses

RE	BIT ADDRESS									
NAME	SYMBOL	AADDRESS	MSE	3						LSB
Port 4	P4	CO	C7	C6	C5	C4	СЗ	C2	C1	CO
Port 5	P5	C8	CF	CE	CD	CC	CB	CA	C9	C8
Port 6 data	P6	D8	DF	DE	DD	DC	DB	DA	D9	D8
Port 6 control status	CSR	E8	EF	EE	ED	EC	EB	EA	E9	E8

80C451/83C451/87C451




Table 2. Control Status Register (CSR)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MB1	MB0	MA1	MAO	OBFC	IDSM	OBF	IBF
BFLAG N	BFLAG Mode Select		AFLAG Mode Select		Input Data Strobe Mode	Output Buffer Flag Full	Input Buffer Flag Full
0/1 = Log 1/0 = IBF 1/1 = PE (0 = Sele	0/0 = Logic 0 output* 0/1 = Logic 1 output* 1/0 = IBF output 1/1 = PE input (0 = Select) (1 = Disable I/O)		c 0 output* c 1 output* Foutput input ct) col/status)	0 = Negative edge of ODS 1 = Positive edge o ODS	0 = Positive edge of IDS 1 = Low level of IDS	0 = Output data buffer empty 1 = Output data buffer full	0 = Input data buffer empty 1 = Input data buffer full

NOTE:

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

^{*} Output-always mode: MB1 = 0, MA1 = 1, and MA0 = 0. In this mode, port 6 is always enabled for output. ODS only clears the OBF flag.

80C451/83C451/87C451

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 20\%$, $V_{SS} = 0V (80C451, 83C451)$ $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10$ %, $V_{SS} = 0V$ (87C451)

		TEST		LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYPICAL1	MAX	UNIT
V _{IL}	Input low voltage; except EA		-0.5		0.2V _{CC} -0.1	٧
V _{IL1}	Input low voltage to EA		0		0.2V _{CC} -0.3	٧
V _{IH}	Input high voltage; except XTAL1, RST		0.2V _{CC} +0.9		V _{CC} +0.5	٧
V _{IH1}	Input high voltage; XTAL1, RST		0.7V _{CC}		V _{CC} +0.5	٧
V _{OL}	Output low voltage; ports 1, 2, 3	$I_{OL} = 1.6 \text{mA}^2$			0.45	V
V _{OL1}	Output low voltage; port 0, ALE, PSEN	$I_{OL} = 3.2 \text{mA}^2$			0.45	٧
V _{OH}	Output high voltage; ports 1, 2, 3, 4, 5, 6	I _{OH} = -60μ Α , I _{OH} = -25μ Α I _{OH} = -10μ Α	2.4 0.75V _{CC} 0.9V _{CC}			V V V
V _{OH1}	Output high voltage (port 0 in external bus mode, ALE, PSEN) ³	I _{OH} = -800μA, I _{OH} = -300μA I _{OH} = -80μA	2.4 0.75V _{CC} 0.9V _{CC}			V V V
I _{IL}	Logical 0 input current,; ports 1, 2, 3, 4, 5, 6	V _{IN} = 0.45V			-50	μА
I _{TL}	Logical 1-to-0 transition current; ports 1, 2, 3	See note 4			650	μА
l _{LI}	Input leakage current; port 0	$V_{IN} = V_{IL} \text{ or } V_{IH}$			±10	μА
lcc	Power supply current: Active mode @ 12MHz ⁵ Idle mode @ 12MHz ⁵ Power down mode	See note 6		11.5 1.3 3	25 4 50	mA mA μA
R _{RST}	Internal reset pull-down resistor		50		300	kΩ
C _{IO}	Pin capacitance ⁷ – DIP package – PLCC package				15 10	pF pF

NOTES:

- Typical ratings are based on a limited number of samples taken from early manufacturing lots and are not guaranteed. The values listed are at room temperature, 5V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE
- with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

 3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the address bits are stabilizing
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.

IccMAX at other frequencies is given by:
 Active mode: IccMAX = 0.94 X FREQ + 13.71
 Idle mode: IccMAX = 0.14 X FREQ +2.31

where FREQ is the external oscillator frequency in MHz. IccMAX is given in mA. See Figure 13.

- See Figures 14 through 17 for I_{CC} test conditions.
 C_{IO} applies to ports 1 through 6, AFLAG, BFLAG, XTAL1, XTAL2.

80C451/83C451/87C451

AC ELECTRICAL CHARACTERISTICS

 $\begin{array}{l} T_{amb} = 0 ^{\circ} \! \text{C to } + 70 ^{\circ} \! \text{C or } - 40 ^{\circ} \! \text{C to } + 85 ^{\circ} \! \text{C}, \ V_{CC} = 5 \text{V} \pm 20 \%, \ V_{SS} = 0 \text{V } (80\text{C451}, 83\text{C451})^{1,2} \\ T_{amb} = 0 ^{\circ} \! \text{C to } + 70 ^{\circ} \! \text{C or } - 40 ^{\circ} \! \text{C to } + 85 ^{\circ} \! \text{C}, \ V_{CC} = 5 \text{V} \pm 10 \%, \ V_{SS} = 0 \text{V } (87\text{C451}) \end{array}$

			12MHz	CLOCK	VARIABL	E CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
1/t _{CLCL}		Oscillator frequency: Speed Versions SC8XC451 B SC8XC451 C SC8XC451 G			0.5 3.5 3.5	12 12 16	MHz MHz MHz	
t _{LHLL}	2	ALE pulse width	127		2t _{CLCL} -40		ns	
t _{AVLL}	2	Address valid to ALE low	28		t _{CLCL} -55		ns	
t _{LLAX}	2	Address hold after ALE low	48		t _{CLCL} -35		ns	
t _{LLIV}	2	ALE low to valid instruction in		234		4t _{CLCL} -100	ns	
t _{LLPL}	2	ALE low to PSEN low	43		t _{CLCL} -40		ns	
t _{PLPH}	2	PSEN pulse width	205		3t _{CLCL} -45		ns	
t _{PLIV}	2	PSEN low to valid instruction in		145		3t _{CLCL} -105	ns	
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns	
t _{PXIZ}	2	Input instruction float after PSEN		59		t _{CLCL} 25	ns	
t _{AVIV}	2	Address to valid instruction in		312		5t _{CLCL} -105	ns	
t _{PLAZ}	2	PSEN low to address float		10		10	ns	
Data Memo	ry							
t _{RLRH}	3, 4	RD pulse width	400		6t _{CLCL} -100		ns	
twLwH	3, 4	WR pulse width	400		6t _{CLCL} -100		ns	
t _{RLDV}	3, 4	RD low to valid data in		252		5t _{CLCL} -165	ns	
t _{RHDX}	3, 4	Data hold after RD	0		0		ns	
t _{RHDZ}	3, 4	Data float after RD		97		2t _{CLCL} -70	ns	
t _{LLDV}	3, 4	ALE low to valid data in		517		8t _{CLCL} -150	ns	
t _{AVDV}	3, 4	Address to valid data in		585		9t _{CLCL} -165	ns	
t _{LLWL}	3, 4	ALE low to RD or WR low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns	
t _{AVWL}	3, 4	Address valid to WR low or RD low	203		4t _{CLCL} -130		ns	
tavwx	3, 4	Data valid to WR transition	23		t _{CLCL} -60		ns	
twHQX	3, 4	Data hold after WR	33		t _{CLCL} -50		ns	
t _{RLAZ}	3, 4	RD low to address float		0		0	ns	
twhLH	3, 4	RD or WR high to ALE high	43	123	t _{CLCL} -40	t _{CLCL} +40	ns	
Shift Regis	ter							
t _{XLXL}	5	Serial port clock cycle time	1.0		12t _{CLCL}		μs	
tavxн	5	Output data setup to clock rising edge	700		10t _{CLCL} -133		ns	
t _{XHQX}	5	Output data hold after clock rising edge	50		2t _{CLCL} -117		ns	
t _{XHDX}	5	Input data hold after clock rising edge	0		0		ns	
t _{XHDV}	5	Clock rising edge to input data valid		700		10t _{CLCL} -133	ns	

NOTES: SEE NEXT PAGE

80C451/83C451/87C451

AC ELECTRICAL CHARACTERISTICS (Continued)

 $\begin{array}{l} T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5V \pm 20\%, \ V_{SS} = 0V \ (80\text{C451, } 83\text{C451})^{1\cdot2} \\ T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5V \pm 10\%, \ V_{SS} = 0V \ (87\text{C451}) \end{array}$

			12MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
Port 6 inpu	(input rise	and fall times = 5ns)					
t _{FLFH}	8	PE width	270		3t _{CLCL} +20		ns
t _{ILIH}	8	IDS width	270		3t _{CLCL} +20		ns
t _{DVIH}	8	Data setup to IDS high or PE high	0		0		ns
t _{iHDX}	8	Data hold after IDS high or PE high	30		30		ns
t _{IVFV}	9	IDS to BFLAG (IBF) delay		130		130	ns
Port 6 outp	ut						
^t огон	6	ODS width	270		3t _{CLCL} +20		ns
t _{FVDV}	7	SEL to data out delay		85		85	ns
t _{OLDV}	6	ODS to data out delay		80		80	ns
t _{OHDZ}	6	ODS to data float delay		35		35	ns
tovev	6	ODS to AFLAG (OBF) delay		100		100	ns
t _{FLDV}	6	PE to data out delay		120		120	ns
t _{OHFH}	7	ODS to AFLAG (SEL) delay	100		100		ns
External Cl	ock						
tchcx	10	High time	20		20		ns
tclcx	10	Low time	20		20		ns
t _{CLCH}	10	Rise time		20		20	ns
tchcl	10	Fall time		20		20	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

80C451/83C451/87C451

EXPLANATION OF THE AC SYMBOLS

P - PSEN Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

W - WR signal A - Address C - Clock D - Input data

H - Logic level high

1 - Instruction (program memory contents)

L - Logic level low, or ALE

Q - Output data R - RD signal t - Time V - Valid

X - No longer a valid logic level


Z - Float


Examples: t_{AVLL} = Time for address valid


to ALE low.


t_{LLPL} = Time for ALE low to


PSEN low.












































80C451/83C451/87C451

EPROM CHARACTERISTICS

The 87C451 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C451 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C451 manufactured by Philips Semiconductors.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 18 and 19. Figure 20 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 18. Note that the 87C451 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 18. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 19.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, turther programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 20. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 90H indicates 87C451

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. EPROM Programming Modes


		9						
MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0


NOTES:


- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$
- V_{CC} = 5V ±10% during programming and verification.
- ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

[™]Trademark phrase of Intel Corporation.

80C451/83C451/87C451








635

80C451/83C451/87C451

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 21)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
Ірр	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		T
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μѕ
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	T
t _{GHGL}	PROG high to PROG low	10		μs



80C51 Family Derivatives

8XC524/8XC528 overview

8XC524/8XC528 OVERVIEW

The 8XC524/8XC528 are high-performance single-chip microcontrollers manufactured in an advanced CMOS process and are derivatives of the 80C51 microcontroller family. With the exception of open-drain outputs on two port pins, they are fully compatible with the industry standard 80C51 and include a number of additional enhancements. They are well suited for applications requiring large amounts of on-chip ROM and RAM. Additional special function registers are incorporated to control the on-chip peripherals.

The 8XC524/8XC528 contains a non-volatile 16k (8XC524) or 32k (8XC528) × 8 read-only program memory, a volatile 512 × 8 read-write data memory, four 8-bit I/O ports, two 16-bit timer/counters (identical to those in the 80C51), a 16-bit timer coupled to capture and compare registers (identical to T2 of the 80C52), a multisource two-priority level nested interrupt structure, two serial interfaces (a standard UART and I²C bus), a watchdog timer with separate oscillator, and a master oscillator. The 8XC524/8XC528 also include ROM code protection and enhanced recovery from power-down mode.

Differences from the 80C51

The 8XC524/8XC528 contains 16 (8XC524) or 32 (8XC528) kbytes of on-chip program memory which can be extended to 64 kbytes with external memories (see Figure 1).

When the EA pin is held high, the 8XC524/8XC528 fetches instructions from internal ROM unless the address exceeds 7FFFH. Locations 8000H to FFFFH are fetched from external program memory. When the EA pin is held low, all instruction fetches are from external memory. The 80/83C528 latches the EA pin during RESET.

By setting a mask programmable security bit, the internal ROM contents are protected and cannot be read with the help of test modes or by execution of MOVC instructions from external program memory. The operation of the MOVC instructions in internal and external program memory with the security bit is as follows:

FUNCTION	ACCESS TO INTERNAL PROGRAM MEMORY	ACCESS TO EXTERNAL PROGRAM MEMORY
MOVC in internal program memory	Yes	Yes
MOVC in external program memory	No	Yes

There are no restrictions on the operation of MOVC instructions if the security bit is cleared (logic zero). The state of the EA pin is latched during reset, and its status following reset is ignored. This prevents reading from internal program memory by switching from external to internal mode during the execution of a MOVC instruction.

Data Memory

The internal data memory is divided into four physically separate sections: the lower 128


bytes of RAM, a second 128 bytes of RAM, a 256-byte auxiliary RAM (AUX-RAM), and the 128-byte special function register (SFR) space.

The lower 128 bytes of RAM (addresses 0 to 7FH) are directly and indirectly addressable and correspond to the 128 bytes of RAM in the 80C51. The second 128 bytes of RAM and the special function registers share the same address space but are accessed through different addressing modes.

RAM locations 80H to FFH are only indirectly addressable while the special function registers are only directly addressable. This is the same addressing method used in the 80C52

The 256-byte AUX-RAM, while physically located on-chip, logically occupies the first 256 bytes of external data memory. As such, it is indirectly addressed in the same way as external data memory using the MOVX instructions in combination with any of the registers RO, R1, or DPTR. Accesses to AUX-RAM locations (0 to FFH) will not affect ports P0, P2, or pins P3.6 or P3.7.

Access to external data memory locations 100H to FFFFH will perform normally. The stack may be located anywhere in the internal data memory by loading the 8-bit stack pointer and has a maximum depth of 256 bytes. The stack may not be located in AUX-RAM. Figure 16 shows the data memory map of the 8XC528 along with a summary of accessing modes.



80C51 Family Derivatives

8XC524/8XC528 overview

Special Function Registers

The special function registers contain all of the 8XC524/8XC528 registers except the program counter and the four register banks. Most of the 31 special function registers are used to control on-chip peripheral hardware. Other registers include arithmetic registers (ACC, B, PSW), stack pointer (SP), and data pointer registers (DPH, DPL). Thirteen of the SFRs are bit addressable. Table 1 lists the 8XC524/8XC528 special function registers.

The standard 80C52 SFRs are present and function identically in the 8XC524/8XC528. SFRs SCON and SBUF of the 80C51 have been renamed S0CON and S0BUF, respectively.

Watchdog Timer

In addition to timers T0, T1, and T2, the 8XC524/8XC528 also includes a watchdog timer, T3. The purpose of a watchdog timer is to reset the microcontroller within a reasonable time should it enter an erroneous processor state (possibly caused by electrical

noise or RFI). When enabled, the watchdog circuitry will generate a system reset if the user program fails to reload the watchdog timer prior to the timer overflowing.

The watchdog timer consists of an 11-bit prescaler and an 8-bit timer, T3, shown in Figure 3. The prescaler is incremented by a dedicated on-chip oscillator with a fixed frequency of 1MHz with a tolerance of +100% and –50%. The 8-bit timer, T3, increments every 2048 cycles of this dedicated oscillator.

When a timer overflow occurs, the 8XC524/8XC528 is reset, and a reset pulse of 16 × 2048 cycles of the dedicated oscillator is generated at the reset pin.


The internal reset signal is not inhibited when the external reset pin is held low by an external circuit. The watchdog timer is controlled by the special function register WDCON. After a reset signal, WDCON will contain the value A5H, which halts the dedicated oscillator and clears both the

prescaler and timer T3. Any value stored in WDCON other than A5H will enable the watchdog timer.

Timer T3 can be read on the fly. Timer T3 can only be written if WDCON contains the value 5AH. A successful write operation to T3 will clear the prescaler and WDCON, leaving the watchdog enabled and preventing inadvertent changes of T3.

During a read or write operation to T3, the output of the dedicated oscillator is inhibited to prevent timing problems due to asynchronous increments of T3. To prevent an overflow of the watchdog timer, the user program has to reload the watchdog timer within periods that are shorter than the programmed watchdog interval. This time interval is determined by the 8-bit value loaded into T3.

Watchdog interval = $\frac{[256 - (T3)] \times 2048}{\text{dedicated osc freq}}$



80C51 Family Derivatives


Table 1. 8XC524/8XC528 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	ADDRE	SS, SYMB	OL, OR A	LTERNAT	IVE PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	EOH	E7	E6	E5	E4	E3	E2	E1	EO	00H
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR: DPH DPL	Data pointer (2 bytes): Data pointer high Data pointer low	83H 82H									00H
		İ	AF	AE	AD	AC	AB	AA	A9	8A	ļ
IE*#	Interrupt enable	A8H	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0	00Н
			BF	BE	BD	BC	BB	BA	B9	B8	1
IP*#	Interrupt priority	B8H		PS1	PT2	PS0	PT1	PX1	PT0	PX0	x0000000B
			87	86	85	84	83	82	81	80	
Po*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	,
P1*	Port 1	90H	SDA	SEL		<u> </u>			T2EX	T2	FFH
			A 7	A 6	A 5	A4	А3	A2	A1	AO	
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	AB	FFH
			B7	B6	B5	B4	В3	B2	B1	В0	
P3*	Port 3	Вон	RD	WR	T1	T0	INT1	INT0	TxD	RxD	FFH
PCON	Power control	87H	SMOD	-			GF1	GF0	PD	IDL	0xxx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	OV	F1	P	00H
RCAP2H# RCAP2L# SBUF	Capture high Capture low Serial data buffer	CBH CAH 99H									00H 00H xxxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98]
SCON*	Serial controller	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00Н
S1BIT#	Serial I ² C data	D9H/RD	SDI	0	0	0	0	0	0	0	x0000000B
		WR	SD0	Х	X	X	X	Х	X	X	0xxxxxxxB
S1INT#	Serial I ² C interrupt	DAH	INT	Х	Х	X	Х	Х	X	Х	0xxxxxxxB
			DF	DE	DD	DC	DB	DA	D9	D8	ĺ
S1SCS*#	Serial I ² C control	D8H/RD	SDI	SCI	CLH	BB	RBF	WBF	STR	ENS	xxxx00000B
		WR	SD0	SC0	CLH	X	X	Х	STR	ENS	00xxxx00B
SP	Stack pointer	81H	1								07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8	
T2CON*#	Timer 2 control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
TH0 TH1 TH2# TL0 TL1 TL2# T3#	Timer high 0 Timer high 1 Timer high 2 Timer low 0 Timer low 1 Timer low 2 Watchdog timer	8CH 8DH CDH 8AH 8BH CCH FFH									00H 00H 00H 00H 00H 00H
TMOD	Timer mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	Mo	00Н
WDCON#	Watchdog control	A5H									A5H

^{*} SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

8XC524/8XC528 overview



I²C Interface

Support of the I2C bus on the 8XC524/ 8XC528 is provided by a bit-level serial interface. This interface is supported by registers S1INT, S1BIT, and S1SCS in conjunction with pins P1.6/SCL and P1.7/SDA. These latter two pins meet the I2C bus specifications for input and output drive levels and consequently have open drain outputs. All four modes of the I2C bus are supported: master transmitter, master receiver, slave transmitter, and slave receiver. A 100kbps data rate can be achieved in slave mode with a master oscillator frequency of 12MHz. In Master mode with a 12MHz clock a muximum data rate of 70k bps can be achieved.

The I²C interface on the 8XC524/8XC528 performs the following functions:

- Generates an interrupt on reception of a START condition
- Recognizes a STOP condition and indicates busy or free status of bus
- · Latches a received serial bit
- Generates a single serial clock pulse on SCL pin
- Performs serial clock synchronization
- Detects bit-level arbitration loss

The three SFRs used for I2C are:

S1INT

7	6	5	4	3	2	1	0	
INT	х	X	х	X	X	X	x	I


S1BIT (READJ)

7	6	5	4	3	2	1	0
SDI	0	0	0	0	0	0	0

(WRITE)

7	6	5	4	3	2	1	0
SD0	X	X	X	x	Х	х	X

S1SCS (READ)



(WRITE)



8XC524/8XC528 overview

80C51 Family Derivatives

Interrupts

The interrupt structure of the 8XC524/8XC528 is the same as that used in the 80C51 but includes two additional interrupt sources: one for the third timer/counter, T2, and one for the I²C interface. The interrupt enable and interrupt priority registers are IE and IP.

IE (A8H)

7	6	5	4	3	2	1	0
EA	ES1	ET2	ES0	ET1	EX1	ЕТО	EXO

Symbol	Position	Function
EA	IE.7	General
		enable/disable control
		0 - No interrupt is
		enabled
		1 – Any individually
		enabled interrupt
		will be accepted
ES1	IE.6	Enable bit-level I ² C I/O
		interrupt
ET2	IE.5	Enable timer 2 interrupt
ES0	IE.4	Enable serial port
		interrupt
ET1	IE.3	Enable timer 1 interrupt
EX1	IE.2	Enable external 1
		interrupt
ET0	IE.1	Enable timer 0 interrupt
EX0	IE.0	Enable external 0
		interrupt

IP (B8H)

7	6	5	4	3	2	1	0
-	PS1	PT2	PS0	PT1	PX1	PT0	PXO

Symbol	Position	Function
_	IP.7	Reserved
PS1	IP.6	Bit-level I ² C interrupt priority level
PT2	IP.5	Timer 2 interrupt priority level
PS0	IP.4	Serial port interrupt priority level
PT1	IP.3	Timer 1 interrupt priority level
PX1	IP.2	External interrupt 1 priority level
PT0	IP.1	Enable timer 0 interrupt
PX0	IP.0	External interrupt 0 priority level

The interrupt vector locations and the interrupt priorities are:

Priority within Leve
Highest
Lowest

Idle Mode

Idle and power-down operation is similar to that used in the 80C51. Idle mode permits the interrupts, serial ports, and timers to function while the CPU operation is halted. During idle mode, the following functions remain active and may generate an interrupt or reset ending the idle mode:

- Timer 0, 1, 2, or 3 (watchdog)
- Standard async UART
- I²C interface
- External interrupts

Idle mode is entered by setting bit PCON.0. Once in the idle mode the CPU status is preserved, and all registers and RAM maintain their data. The status of device pins during idle mode is shown in Table 2. Idle mode is terminated by the activation of any enabled interrupt or by the occurrence of a reset signal (including the watchdog timer overflow).

Power-Down Mode

During power-down mode, the master oscillator is stopped, CPU status is preserved, and all registers and RAM retain their data. The status of device pins during power down is the same as with the idle mode and is shown in Table 2. The power-down mode is terminated by a reset signal (including a watchdog timer overflow), or by the occurrence of either of the two external interrupts.

To terminate power-down mode with the external interrupts, the given interrupt must be programmed to be level-sensitive and must be enabled. The interrupt pin must be held low until the master oscillator has restarted and is stabilized.

Table 2. Status of the External Pins During Idle and Power-Down Modes

MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	internal	1	1	Port data	Port data	Port data	Port data
Idle	External	1	1	Floating	Port data	Address	Port data
Power-down	Internal	0	0	Port data	Port data	Port data	Port data
Power-down	External	0	0	Floating	Port data	Port data	Port data

87C524

DESCRIPTION

The 87C524 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C524 has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications in consumer, telecom and general control systems, especially in those systems which need large ROM and RAM capacity on-chip.


The 87C524 contains a 16k \times 8 EPROM, a 512 \times 8 RAM, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a 16-bit timer (identical to the timer 2 of the 80C52), a watchdog timer with a separate oscillator, a multi-source, two-priority-level, nested interrupt structure, two serial interfaces (UART and I²C-bus), and on-chip oscillator and timing circuits.

In addition, the 87C524 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.





FEATURES


- 80C51 instruction set
 - 16k×8 EPROM
- 512×8 RAM
- Memory addressing capability
 64k ROM and 64k RAM
- Three 16-bit counter/timers
- On-chip watchdog timer with oscillator
- Full duplex UART
- I2C serial interface
- Power control modes:
 - Idle mode
 - Power-down mode
- Warm start from power-down
- CMOS and TTL compatible
- Two speed ranges at V_{CC} = 5V ±10%
 - 3.5 to 16MHz
 - 3.5 to 20MHz
- Extended temperature ranges
- OTP package available
- EPROM code protection



PIN CONFIGURATIONS








87C524


ORDERING INFORMATION

EPROM	TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY	DRAWING NUMBER
P87C524EBP N	0 to +70, Plastic Dual In-line Package	16MHz	0415C
P87C524EBF FA	0 to +70, Ceramic Dual In-line Package w/Window	16MHz	0590B
P87C524EBA A	0 to +70, Plastic Leaded Chip Carrier	16MHz	0403G
P87C524EBL KA	0 to +70, Ceramic Leaded Chip Carrier w/Window	16MHz	1472A
P87C524EBB B	0 to +70, Plastic Quad Flat Pack	16MHz	SOT311
P87C524GFP N	-40 to +85, Plastic Dual In-line Package	20MHz	0415C
P87C524GFF FA	-40 to +85, Ceramic Dual In-line Package w/Window	20MHz	0590B
P87C524GFA A —40 to +85, Plastic Leaded Chip Carrier		20MHz	0403G
P87C524GFL KA	-40 to +85, Ceramic Leaded Chip Carrier w/Window	20MHz	1472A

CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



21

XTAL1

 v_{SS}


43

P0.0/AD0

VCC

87C524

BLOCK DIAGRAM



87C524

PIN DESCRIPTION

	PIN NO.		PIN NO.		PIN NO.		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION		
V _{SS}	20	22	16	1	Ground: 0V reference.		
Vcc	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.		
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the P87C524. External pull-ups are required during program verification.		
P1.0-P1.7	1–8 1	2 -9 2	40–44, 1–3 40	I/O I	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{II}). Port 1 can sink/source one TTL (4LSTTL) inputs. Port 1 receives the low-order address byte during program memory verification. Port 1 also serves alternate functions for timer 2: T2 (P1.0): Timer/counter 2 external count input.		
	2	3	41	1	T2EX (P1.1): Timer/counter 2 trigger input.		
	7 8	8 9	2 3	I/O I/O	SCL (P1.6): I ² C serial port clock line. SDA (P1.7): I ² C serial port data line.		
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I ₁). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.		
P3.0-P3.7	10–17	11, 13–19	5, 7–13	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the SC80C51 family, as listed below:		
	10	11	5	1	RxD (P3.0): Serial input port		
	11	13	7	0	TxD (P3.1): Serial output port		
	12 13	14 15	8 9		INTO (P3.2): External interrupt INTT (P3.3): External interrupt		
	14	16	10	i	T0 (P3.4): Timer 0 external input		
	15	17	11	1	T1 (P3.5): Timer 1 external input		
	16 17	18 19	12 13	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe		
RST	9	10	4	1/0	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} . After a watchdog timer overflow, this pin is pulled high while the internal reset signal is active.		
ALE/PROG	30	33	27	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.		
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.		
EA/V _{PP}	31	35	29	Į	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.		
XTAL1	19	21	15	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.		

87C524

Table 1. Internal and External Program Memory Access with Security Bit Set

INSTRUCTION	ACCESS TO INTERNAL PROGRAM MEMORY	ACCESS TO EXTERNAL PROGRAM MEMORY
MOVC in internal program memory	YES	YES
MOVC in external program memory	NO	YES

INTERNAL DATA MEMORY

The internal data memory is divided into three physically separated segments: 256 bytes of RAM, 256 bytes of AUX-RAM, and a 128 bytes special function area. These can be addressed each in a different way.

- RAM 0 to 127 can be addressed directly and indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- RAM 128 to 255 can only be addressed indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- AUX-RAM 0 to 255 is indirectly addressed in the same way as external data memory with the MOVX instructions. Address pointers are R0, R1 of the selected register bank and DPTR. An access to AUX-RAM 0 to 255 will not affect ports P0, P2, P3.6 and P3.7.

An access to external data memory locations higher than 255 will be performed with the MOVX DPTR instructions in the same way as in the 8051 structure, so with P0 and P2 as data/address bus and P3.6 and P3.7 as write and read timing signals. Note that these external data memory cannot be accessed with R0 and R1 as address pointer.

TIMER 2

Timer 2 is functionally equal to the Timer 2 of the 8052AH. Timer 2 is a 16-bit timer/counter. These 16 bits are formed by two special function registers TL2 and TH2. Another pair of special function register RCAP2L and RCAP2H form a 16-bit capture register or a 16-bit reload register. Like Timer 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2N in the special function register T2CON. It has three operating modes: capture, autoload, and baud rate generator mode which are selected by bits in T2CON.

WATCHDOG TIMER T3

The watchdog timer consists of an 11-bit prescaler and an 8-bit timer formed by special function register T3. The prescaler is incremented by an on-chip oscillator with a fixed frequency of 1MHz. The maximum tolerance on this frequency is –50% and +100%. The 8-bit timer increments every 2048 cycles of the on-chip oscillator. When a timer overflow occurs, the microcontroller is

reset and a reset output pulse of 16×2048 cycles of the on-chip oscillator is generated at pin RST. The internal RESET signal is not inhibited when the external RST pin is kept low by, for example, an external reset circuit. The RESET signal drives port 1, 2, 3 into the high state and port 0 into the high impedance state.

The watchdog timer is controlled by one special function register WDCON with the direct address location A5H. WDCON can be read and written by software. A value of A5H in WDCON halts the on-chip oscillator and clears both the prescaler and timer T3. After the RESET signal, WDCON contains A5H. Every value other than A5H in WDCON enables the watchdog timer is enabled, it runs independently of the XTAL-clock.

Timer T3 can be read on the fly. Timer T3 can only be written if WDCON contains the value 5AH. A successful write operation to T3 will clear the prescaler and WDCON, leaving the watchdog enabled and preventing inadvertent changes of T3. To prevent an overflow of the watchdog timer, the user program has to reload the watchdog timer within periods that are shorter than the programmed watchdog timer internal. This time interval is determined by an 8-bit value that has to be loaded in register T3 while at the same time the prescaler is cleared by hardware.

Watchdog timer interval =

 $[256 - (T3)] \times 2048$

on - chip oscillator frequency

BIT-LEVEL I2C INTERFACE

This bit-level serial I/O interface supports the I²C-bus. P1.6/SCL and P1.7/SDA are the serial I/O pins. These two pins meet the I²C specification concerning the input levels and output drive capability. Consequently, these pins have an open drain output configuration. All the four modes of the I²C-bus are supported:

- master transmitter
- master receiver
- slave transmitter
- slave receiver

The advantages of the bit-level I²C hardware compared with a full software I²C implementation are:

- the hardware can generate the SCL pulse

 Testing a single bit (RBF respectively, WBF) is sufficient as a check for error free transmission

The bit-level I²C hardware operates on serial bit level and performs the following functions:

- filtering the incoming serial data and clock signals
- recognizing the START condition
- generating a serial interrupt request SI after reception of a START condition and the first falling edge of the serial clock
- recognizing the STOP condition
- recognizing a serial clock pulse on the SCL line
- latching a serial bit on the SDA line (SDI)
- stretching the SCL LOW period of the serial clock to suspend the transfer of the next serial data bit
- setting Read Bit Finished (RBF) when the SCL clock pulse has finished and Write Bit Finished (WBF) if there is no arbitration loss detected (i.e., SDA = 0 while SDO = 1)
- setting a serial clock Low-to-High detected (CLH) flag
- setting a Bus Busy (BB) flag on a START condition and clearing this flag on a STOP condition
- releasing the SCL line and clearing the CLH, RBF and WBF flags to resume transfer of the next serial data bit
- generating an automatic clock if the single bit data register S1BIT is used in master mode

The following functions must be done in software:

- handling the I2C START interrupts
- converting serial to parallel data when receiving
- converting parallel to serial data when transmitting
- comparing the received slave address with its own
- interpreting the acknowledge information
- quarding the I2C status if RBF or WBF = 0.

Additionally, if acting as master:

- generating START and STOP conditions
- handling bus arbitration
- generating serial clock pulses if S1BIT is not used.

Three SFRs control the bit-level I²C interface: S1INT, S1BIT and S1SCS.

87C524

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 642.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. The power-down mode can be terminated by a RESET in the same way as in the 80C51 or in addition by one of two external interrupts, INTO or INT1. A termination with an external interrupt does not affect the internal data memory and does not affect the special function registers. This makes it possible to exit power-down without changing the port output levels. To terminate the power-down mode with an external interrupt INTO or INT1 must be switched to level-sensitive and must be enabled. The external interrupt input

signal INTO and INTT must be kept low until the oscillator has restarted and stabilized. An instruction following the instruction that puts the device in the power-down mode will be executed. A reset generated by the watchdog timer terminates the power-down mode in the same way as an external RESET, and only the contents of the on-chip RAM are preserved. The control bits for the reduced power modes are in the special function register PCON.

DESIGN CONSIDERATIONS

At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when idle is terminated by reset, the instruction following the one that invokes idle should not be one that writes to a port pin or to external memory.

Table 2 shows the state of I/O ports during low current operating modes.

Table 2. External Pin Status During Idle and Power-Down Modes

	•						
MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	∘c
Storage temperature range	-65 to +150	°C
Voltage on EAV _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to V _{CC} +0.5	V
Input, output current on any two pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- 3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise

87C524

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$

		PART	TEST	LIN		
SYMBOL	PARAMETER	TYPE	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C		−0.5 −0.5	0.2V _{CC} -0.1 0.2V _{CC} -0.15	V V
V _{IL1}	Input low voltage to EA	0 to +70°C -40 to +85°C		0 0	0.2V _{CC} -0.3 0.2V _{CC} -0.35	V V
V _{IL2}	Input low voltage to P1.6/SCL, P1.7SDA ⁵			-0.5	1.5	٧
V _{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C		0.2V _{CC} +0.9 0.2V _{CC} +1	V _{CC} +0.5 V _{CC} +0.5	V V
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C -40 to +85°C		0.7V _{CC} 0.7V _{CC} +0.1	V _{CC} +0.5 V _{CC} +0.5	V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁵			3.0	6.0	٧
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		1 _{OL} = 1.6mA ¹		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN		$I_{OL} = 3.2 \text{mA}^1$		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		I _{OL} = 3.0mA ¹		0.4	٧
V _{OH}	Output high voltage, ports 1, 2, 3 ²		I _{OH} = -60μΑ I _{OH} = -25μΑ I _{OH} = -10μΑ	2.4 0.75V _{CC} 0.9V _{CC}		V V
V _{OH1}	Output high voltage, Port 0 in external bus mode, ALE, PSEN, RST		I _{OH} = -800μA I _{OH} = -300μA I _{OH} = -80μA	2.4 0.75V _{CC} 0.9V _{CC}		V V V
I _{IL}	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7SDA	0 to +70°C -40 to +85°C	V _{IN} = 0.45V		–50 –75	μ Α μ Α
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C	See Note 3		-650 -750	μ Α μ Α
I _{L1}	Input leakage current, port 0		$V_{IN} = V_{IL}$ or V_{IH}		±10	μΑ
l _{L2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V _i < 6V 0V < V _{CC} < 5.5V		±10	μA
Icc	Power supply current: Active mode @ 16MHz Idle mode @ 16MHz	0 to +70°C -40 to +85°C 0 to +70°C	See Note 4		25 35 5	mA mA mA
	Power down mode	-40 to +85°C			6 50	mA μA
R _{RST}	Internal reset pull-down resistor			50	300	kΩ
C _{IO}	Pin capacitance				10	pF

address bits are stabilizing.

^{1.} Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitative discribing into the port of an port 2 pins when these pins make 10-0 transitions outing but operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. Under steady state (non-transient) conditions, IoL must be externally limited as follows: 10mA per port pin, port 0 total (all bits) 26mA, ports 1, 2, and total each (all bits) 15mA.

2. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the

^{3.} Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.

See Figures 10 through 13 for I_{CC} test conditions.
 The input threshold voltage of P1.6 and P1.7 (SI01) meets the I²C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.

87C524

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V ±10%, V_{SS} = 0V1.2

			16MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	1	Oscillator frequency: Speed Versions 87C524 E 87C524 G			3.5 3.5	16 20	MHz MHz
t _{LHLL}	1	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	1	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	1	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	1	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	1	ALE low to PSEN low	23		t _{CLCL} -40		ns
t PLPH	1	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	1	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	1	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	1	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	1	PSEN low to address float		10		10	ns
Data Memo	ry			1		•	
t _{RLRH}	2, 3	RD pulse width	275		6t _{CLCL} -100		ns
twlwh	2, 3	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	2, 3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	2, 3	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	2, 3	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	2, 3	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tavwx	2, 3	Data valid to WR transition	3		t _{CLCL} -60		ns
twhax	2, 3	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	2, 3	RD low to address float		0		0	ns
twhLH	2, 3	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External Cl	ock					1	
tchcx	6	High time	20		20		ns
tclcx	6	Low time	20	<u> </u>	20		ns
t _{CLCH}	6	Rise time		20		20	ns
tchcl	6	Fall time		20		20	ns
Shift Regis	ter			1		1	
t _{XLXL}	4	Serial port clock cycle time	750	T	12t _{CLCL}		ns
t _{QVXH}	4	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
txHax	4	Output data hold after clock rising edge	8	†	2t _{CLCL} -117		ns
txHDX	4	Input data hold after clock rising edge	0		0		ns
txHDV	4	Clock rising edge to input data valid	+	492	-	10t _{CLCL} -133	ns
YHUV		Olook Hairly edge to input data valld		432		1010[0[-100	113

January 7, 1993

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

87C524

AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	OUTPUT	I ² C SPECIFICATION
SCL Timin	g Characteristics			
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL} ¹	Note 2	≥ 4.0µs
t _{LOW}	SCL LOW time	≥ 16 t _{CLCL}	Note 2	≥ 4.7µs
thigh	SCL HIGH time	≥ 14 t _{CLCL} ¹	≥ 80 t _{CLCL} 3	≥ 4.0µs
t _{RC}	SCL rise time	≤ 1μs ⁴	Note 5	≤ 1.0μs
t _{FC}	SCL fall time	≤ 0.3μs ⁴	≤ 0.3μs ⁶	≤ 0.3μs
SDA Timin	g Characteristics			
t _{SU} ; DAT	Data set-up time	≥ 250ns	Note 2	≥ 250ns
t _{HD} ; DAT	Data hold time	≥ Ons	Note 2	≥ Ons
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL} 1	Note 2	≥ 4.7µs
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL} ¹	Note 2	≥ 4.0µs
t _{BUF}	Bus free time	≥ 14 t _{CLCL} ¹	Note 2	≥ 4.7µs
t _{RD}	SDA rise time	≤ 1μs ⁴	Note 5	≤ 1.0μs
t _{FD}	SDA fall time	≤ 0.3μs⁴	≤ 0.3μs ⁶	≤ 0.3μs

NOTES:

- At f_{CLK} = 3.5MHz, this evaluates to 14 × 286ns = 4µs, i.e., the bit-level I²C interface can respond to the I²C protocol for f_{CLK} ≥ 3.5MHz.
- 2. This parameter is determined by the user software, it has to comply with the I²C specification.

 3. This value gives the autoclock pulse length which meets the I²C specification for the specified XTAL clock frequency range. Alternatively, the SCL pulse may be timed by software.
- Spikes on SDA and SCL lines with a duration of less than 4 × f_{CLK} will be filtered out.
 The rise time is determined by the external bus line capacitance and pull-up resistor, it must be ≤ 1μs.
 The maximum capacitance on bus lines SDA and SCL is 400pF.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input data H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data
R - RD signal
t - Time
V - Valid
W- WR signal

X - No longer a valid logic level


Z - Float


Examples: t_{AVLL} = Time for address valid

to ALE low.


t_{LLPL} = Time for ALE low to


PSEN low.







87C524







87C524









Figure 7. AC Testing Input/Output








January 7, 1993

87C524









NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not
exceed the I_{OL1} specification.

87C524

EPROM CHARACTERISTICS

The 87C524 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C524 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C524 manufactured by Philips.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 14 and 15. Figure 16 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 14. Note that the 87C524 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1, 2 and 3, as shown in Figure 14. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 15.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 3FH, using the 'Pgm

Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, turther programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1, 2 and 3 as shown in Figure 16. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Program Lock Bits

The 87C524 has 3 programmable lock bits that will provide different levels of protection for the on-chip code and data. (See Table 4.)

655

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 9DH indicates 87C524

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

January 7, 1993

[™]Trademark phrase of Intel Corporation.

87C524

Table 3. **EPROM Progamming Modes**

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	. 1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0
Pgm lock bit 3	1	0	0*	V _{PP}	0	1	0	1

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.

- Vop = 12.75V ±0.25V.
 V_{CC} = 5V±10% during programming and verification.
 ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a


Table 4.


PR	PROGRAM LOCK BITS ^{1, 2}		31, 2	
	LB1	LB2	LB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	P	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessable.


NOTES:

- 1. P programmed. U unprogrammed.
- 2. Any other combination of the lock bits is not defined.

87C524








87C524

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}\text{C to } +27^{\circ}\text{C}, V_{CC} = 5V\pm10\%, V_{SS} = 0V \text{ (See Figure 17)}$

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
Ірр	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

80C528/83C528

DESCRIPTION

The 8XC528 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC528 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83C528 32k bytes mask programmable ROM
- 80C528 ROMless version of the 83C528
- 87C528 32k bytes EPROM (described in a separate chapter)

This device provides architectural enhancements that make it applicable in a variety of applications in consumer, telecom and general control systems, especially in those systems which need large ROM and RAM capacity on-chip.

The 8XC528 contains a 32k \times 8 ROM (83C528), a 512 \times 8 RAM, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a 16-bit timer (identical to the timer 2 of the 80C52), a watchdog timer with a separate oscillator, a multi-source, two-priority-level, nested interrupt structure, two serial interfaces (UART and I²C-bus), and on-chip oscillator and timing circuits.


In addition, the 8XC528 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.





FEATURES

- 80C51 instruction set
 - 32k × 8 ROM (83C528)
 - ROMless (80C528)
 - 512 × 8 RAM
 - Memory addressing capability
 64k ROM and 64k RAM
 - Three 16-bit counter/timers
- On-chip watchdog timer with oscillator
- Full duplex UART
- I2C serial interface
- Four 8-bit I/O ports
- Power control modes:
- Idle mode
- Power-down mode
- Warm start from power-down
- CMOS and TTL compatible
- Extended temperature ranges
- ROM code protection
- 7-source and 7-vector interrupt structure with 2 priority levels
- Up to 3 external interrupt request inputs
- Two programmable power reduction modes (Idle and Power-down)
- Termination of Idle mode by any interrupt, external or WDT (watchdog) reset
- XTAL frequency range: 1.2 MHz to 16 MHz

PIN CONFIGURATIONS







80C528/83C528

ORDERING INFORMATION

PHILIPS PART ORDER NUMBER PART MARKING		PART C	TH AMERICA ORDER IBER			
ROMIess	ROM	ROMless	ROM	Drawing Number	TEMPERATURE °C RANGE AND PACKAGE	FREQ MHz
P80C528FBP	P83C528FBP/xxx	P80C528FBP N	P83C528FBP N	SOT129	0 to +70, Plastic Dual In-line Package	16
P80C528FBA	P83C528FBA/xxx	P80C528FBA A	P83C528FBA A	SOT187	0 to +70, Plastic Leaded Chip Carrier	16
P80C528FBB	P83C528FBB/xxx	P80C528FBB B	P83C528FBB B	SOT311	0 to +70, Plastic Quad Flat Pack	16
P80C528FFP	P83C528FFP/xxx	P80C528FFP N	P83C528FFP N	SOT129	-40 to +85, Plastic Dual In-line Package	16
P80C528FFA	P83C528FFA/xxx	P80C528FFA A	P83C528FFA A	SOT187	-40 to +85, Plastic Leaded Chip Carrier	16
P80C528FFB	P83C528FFB/xxx	P80C528FFB B	P83C528FFB B	SOT311	-40 to +85, Plastic Quad Flat Pack	16
P80C528FHP	P83C528FHP/xxx	P80C528FHP N	P83C528FHP N	SOT129	-40 to +125, Plastic Dual In-line Package	16
P80C528FHA	P83C528FHA/xxx	P80C528FHA A	P83C528FHA A	SOT187	-40 to +125, Plastic Leaded Chip Carrier	16
P80C528FHB	P83C528FHB/xxx	P80C528FHB B	P83C528FHB B	SOT311	-40 to +125, Plastic Quad Flat Pack	16
·						


NOTE:

xxx denotes the ROM code number.


80C528/83C528

EPROM	Drawing Number	TEMPERATURE °C RANGE AND PACKAGE	FREQ MHz
P87C528EBP N	0415C	0 to +70, Plastic Dual In-line Package	16
P87C528EBF FA	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
P87C528EBA AA	0403G	0 to +70, Plastic Leaded Chip Carrier	16
P87C528EBL KA	1472 A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
P87C528EBB B	SOT311	0 to +70, Plastic Quad Flat Pack	16
P87C528EFP N	0415C	-40 to +85, Plastic Dual In-line Package	16
P87C528EFF FA	0590B	–40 to +85, Ceramic Dual In-line Package w/Window	16
P87C528EFF FA	0403G	-40 to +85, Plastic Leaded Chip Carrier	16
P87C528EFL KA	1472A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
P87C528EFB B	SOT311	-40 to +85, Plastic Quad Flat Pack	16
P87C528GBP N	0415C	0 to +70, Plastic Dual In-line Package	20
P87C528GBF FA	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
P87C528GBA A	0403G	0 to +70, Plastic Leaded Chip Carrier	20
P87C528GBL KA	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
P87C52GFP N	0415C	40 to +85, Plastic Dual In-line Package	20
P87C52GFF FA	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
P87C52GFA A	0403G	0 to +70, Plastic Leaded Chip Carrier	20
P87C52GFL KA	1472 A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20


CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS




LOGIC SYMBOL



80C528/83C528

BLOCK DIAGRAM



80C528/83C528

PIN DESCRIPTION

	I	PIN NO.			
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	1	Ground: circuit ground potential.
V _{DD}	40	44	38	1	Power Supply: +5V power supply pin during normal operation, Idle mode and Power-down mode.
P0.0-0.7	39–32	43–36	37–30	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	1–8	2–9	40–44 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which have open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 can sink/source one TTL (4 LSTTL) inputs.
1	1	2	40	ı	T2 (P1.0): Timer/counter 2 external count input (following edge triggered).
	2	3	41	- 1	T2EX (P1.1): Timer/counter 2 trigger input.
Ì	7	8	2	1/0	SCL (P1.6): I ² C serial port clock line.
l	8	9	3	1/0	SDA (P1.7): I ² C serial port data line.
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the SC80C51 family, as listed below:
	10	11	5	- 1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	1	INTO (P3.2): External interrupt
	13	15	9	!	INT1 (P3.3): External interrupt
	14 15	16 17	10 11	l I	T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input
ĺ	16	18	12	o	WR (P3.6): External data memory write strobe
,	17	19	13	o	RD (P3.7): External data memory read strobe
RST	9	10	4	I/O	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{DD} . After a watchdog timer overflow, this pin is pulled high while the internal reset signal is active.
ALE	30	33	27	1/0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA	31	35	29	I	External Access Enable: EA must be externally held low during RESET to enable the device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high during RESET, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. EA is don't care after RESET.
XTAL1	19	21	15	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

80C528/83C528

Table 1. Internal and External Program Memory Access with Security Bit Set

INSTRUCTION	ACCESS TO INTERNAL PROGRAM MEMORY	ACCESS TO EXTERNAL PROGRAM MEMORY
MOVC in internal program memory	YES	YES
MOVC in external program memory	NO	YES

ROM CODE PROTECTION

By setting a mask programmable security bit, the ROM content in the 83C528 is protected, i.e., it cannot be read out by any test mode or by any instruction in the external program memory space. The MOVC instructions are the only ones which have access to program code in the internal or external program memory. The EA input is latched during RESET and is 'don't care' after RESET (also if security bit is not set). This implementation prevents reading from internal program code by switching from external program memory to internal program memory during MOVC instruction or an instruction that handles immediate data. Table 1 lists the access to the internal and external program memory by the MOVC instructions when the security bit has been set to logical one. If the security bit has been set to a logical 0 there are no restrictions for the MOVC instructions.

INTERNAL DATA MEMORY

The internal data memory is divided into three physically separated segments: 256 bytes of RAM, 256 bytes of AUX-RAM, and a 128 bytes special function area. These can be addressed each in a different way.

- RAM 0 to 127 can be addressed directly and indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- RAM 128 to 255 can only be addressed indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- AUX-RAM 0 to 255 is indirectly addressed in the same way as external data memory with the MOVX instructions. Address pointers are R0, R1 of the selected register bank and DPTR. An access to AUX-RAM 0 to 255 will not affect ports P0, P2, P3.6 and P3.7.

An access to external data memory locations higher than 255 will be performed with the MOVX DPTR instructions in the same way as in the 8051 structure, so with P0 and P2 as data/address bus and P3.6 and P3.7 as write and read timing signals. Note that these external data memory cannot be accessed with R0 and R1 as address pointer.

TIMER 2

Timer 2 is functionally equal to the Timer 2 of the 8052AH. Timer 2 is a 16-bit timer/counter. These 16 bits are formed by two special function registers TL2 and TH2. Another pair of special function register RCAP2L and RCAP2H form a 16-bit capture register or a 16-bit reload register. Like Timer 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2N in the special function register T2CON. It has three operating modes: capture, autoload, and baud rate generator mode which are selected by bits in T2CON.

WATCHDOG TIMER T3

The watchdog timer consists of an 11-bit prescaler and an 8-bit timer formed by special function register T3. The prescaler is incremented by an on-chip oscillator with a fixed frequency of 1MHz. The maximum tolerance on this frequency is -50% and +100%. The 8-bit timer increments every 2048 cycles of the on-chip oscillator. When a timer overflow occurs, the microcontroller is reset and a reset output pulse of 16 × 2048 cycles of the on-chip oscillator is generated at pin RST. The internal RESET signal is not inhibited when the external RST pin is kept low by, for example, an external reset circuit. The RESET signal drives port 1, 2, 3 into the high state and port 0 into the high impedance

The watchdog timer is controlled by one special function register WDCON with the direct address location A5H. WDCON can be read and written by software. A value of A5H in WDCON halts the on-chip oscillator and clears both the prescaler and timer T3. After the RESET signal, WDCON contains A5H. Every value other than A5H in WDCON enables the watchdog timer. When the watchdog timer is enabled, it runs independently of the XTAL-clock.

Timer T3 can be read on the fly. Timer T3 can only be written if WDCON contains the value 5AH. A successful write operation to T3 will clear the prescaler and WDCON, leaving the watchdog enabled and preventing inadvertent changes of T3. To prevent an overflow of the watchdog timer, the user

program has to reload the watchdog timer within periods that are shorter than the programmed watchdog timer internal. This time interval is determined by an 8-bit value that has to be loaded in register T3 while at the same time the prescaler is cleared by hardware.

Watchdog timer interval =

[256 – (T3)] × 2048 on – chip oscillator frequency

BIT-LEVEL I²C INTERFACE

This bit-level serial I/O interface supports the I²C-bus. P1.6/SCL and P1.7/SDA are the serial I/O pins. These two pins meet the I²C specification concerning the input levels and output drive capability. Consequently, these pins have an open drain output configuration. All the four modes of the I²C-bus are supported:

- master transmitter
- master receiver
- slave transmitter
- slave receiver

The advantages of the bit-level I²C hardware compared with a full software I²C implementation are:

- the hardware can generate the SCL pulse
- Testing a single bit (RBF respectively, WBF) is sufficient as a check for error free transmission

The bit-level I²C hardware operates on serial bit level and performs the following functions:

- filtering the incoming serial data and clock
- recognizing the START condition
- generating a serial interrupt request SI after reception of a START condition and the first falling edge of the serial clock
- recognizing the STOP condition
- recognizing a serial clock pulse on the SCL
- latching a serial bit on the SDA line (SDI)
- stretching the SCL LOW period of the serial clock to suspend the transfer of the next serial data bit
- setting Read Bit Finished (RBF) when the SCL clock pulse has finished and Write Bit

80C528/83C528

Finished (WBF) if there is no arbitration loss detected (i.e., SDA = 0 while SDO = 1)

- setting a serial clock Low-to-High detected (CLH) flag
- setting a Bus Busy (BB) flag on a START condition and clearing this flag on a STOP condition
- releasing the SCL line and clearing the CLH, RBF and WBF flags to resume transfer of the next serial data bit
- generating an automatic clock if the single bit data register S1BIT is used in master mode.

The following functions must be done in software:

- handling the I²C START interrupts
- converting serial to parallel data when receiving
- converting parallel to serial data when transmitting
- comparing the received slave address with its own
- interpreting the acknowledge information
 guarding the I²C status if RBF or WBF = 0.

Additionally, if acting as master:

- generating START and STOP conditions
- handling bus arbitration
- generating serial clock pulses if S1BIT is not used

Three SFRs control the bit-level I²C interface: S1INT, S1BIT and S1SCS.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2

is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. The power-down mode can be terminated by

a RESET in the same way as in the 80C51 or in addition by one of two external interrupts, INTO or INT1. A termination with an external interrupt does not affect the internal data memory and does not affect the special function registers. This makes it possible to exit power-down without changing the port output levels. To terminate the power-down mode with an external interrupt INTO or INT1 must be switched to level-sensitive and must be enabled. The external interrupt input signal INTO and INT1 must be kept low until the oscillator has restarted and stabilized. An instruction following the instruction that puts the device in the power-down mode will be executed. A reset generated by the watchdog timer terminates the power-down mode in the same way as an external RESET, and only the contents of the on-chip RAM are preserved. The control bits for the reduced power modes are in the special function register PCON.

DESIGN CONSIDERATIONS

At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when idle is terminated by reset, the instruction following the one that invokes idle should not be one that writes to a port pin or to external memory.

Table 2 shows the state of I/O ports during low current operating modes.

Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

80C528/83C528

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70, or -40 to +85, or -40 to +125	°c
Storage temperature range	-65 to +150	°c
Voltage on any other pin to V _{SS}	-0.5 to V _{DD} +0.5	V
Input, output current on any two pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

NOTES:

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
 3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C ($V_{DD} = 5V \pm 20\%)}, \\ -40^{\circ}\text{C to } + 85^{\circ}\text{C ($V_{DD} = 5V \pm 20\%)}, \\ \text{or } -40^{\circ}\text{C to } + 125^{\circ}\text{C ($V_{DD} = 5V \pm 10\%)}, \\ V_{SS} = 0.5^{\circ}\text{C ($V_$

			TEST	LIMITS		
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C -40°C to +125°C		-0.5 -0.5 -0.5	0.2V _{DD} -0.1 0.2V _{DD} -0.15 0.2V _{DD} -0.25	>>>
V _{IL1}	Input low voltage to EA	0°C to 70°C -40°C to +85°C -40°C to +125°C		-0.5 -0.5 -0.5	0.2V _{DD} -0.3 0.2V _{DD} -0.35 0.2V _{DD} -0.45	>>>
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ³			-0.5	0.3V _{DD}	V
V _{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C -40°C to +125°C		0.2V _{DD} +0.9 0.2V _{DD} +1.0 0.2V _{DD} +1.0	V _{DD} +0.5 V _{DD} +0.5 V _{DD} +0.5	>>>
V _{IH1}	Input high voltage, XTAL1, RST	0°C to 70°C -40°C to +85°C -40°C to +125°C		0.7V _{DD} 0.7V _{DD} +0.1 0.7V _{DD} +0.1	V _{DD} +0.5 V _{DD} +0.5 V _{DD} +0.5	<<<
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ³			0.7V _{DD}	6.0	٧
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA1		I _{OL} = 1.6mA ⁴		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN1		$I_{OL} = 3.2 \text{mA}^4$		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		$l_{OL} = 3.0 \text{mA}^4$		0.4	٧
V _{OH}	Output high voltage, ports 1, 2, 3		$V_{DD} = 5V \pm 10\%,$ $I_{OH} = -60\mu A$ $I_{OH} = -25\mu A$ $I_{OH} = -10\mu A$	2.4 0.75V _{DD} 0.9V _{DD}		< < <
V _{OH1}	Output high voltage, Port 0 in external bus mode, ALE, PSEN, RST ²		V _{DD} = 5V ±10%, I _{OH} = -800μA I _{OH} = -300μA	2.4 0.75V _{DD}		v v
			l _{OH} = -80μA	0.9V _{DD}		V

80C528/83C528

DC ELECTRICAL CHARACTERISTICS (Continued)

 $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ ($V_{DD} = 5V \pm 20\%$), $-40^{\circ}C$ to $+85^{\circ}C$ ($V_{DD} = 5V \pm 20\%$), or $-40^{\circ}C$ to $+125^{\circ}C$ ($V_{DD} = 5V \pm 10\%$), $V_{SS} = 0V$

			TEST	LIN		
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN	MAX	UNIT
I _{IL}	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C -40°C to +125°C	$V_{IN} = 0.45V$		-50 -75 -75	μΑ μΑ μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C -40°C to +125°C	See note 5		-650 -750 -750	μΑ μΑ μΑ
I _{IL1}	Input leakage current, port 0, EA		0.45 <vi<v<sub>DD</vi<v<sub>		±10	μА
I _{IL2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V <vi<6.0v 0V<v<sub>DD<6.0V</v<sub></vi<6.0v 		±10	μ Α μ Α
I _{DD}	Power supply current: Active mode Idle mode Power down mode Power down mode	-40°C to +125°C	See notes 6, 7		35 6 100 150	mA mA μA μA
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
C _{IO}	Capacitance of I/O buffer		Freq.=1MHz T _{amb} = 25°C		10	pF

NOTES:

- 1. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level outut voltage of ALE, Port 1 and Port 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make a 1-to-0 transition during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.

 Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9V_{DD}
- specification when the address bits are stabilizing.
- The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so a voltage below 0.3V_{DD} will be recognized as a logic 0 while an input above 0.7VDD will be recognized as a logic 1.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: 10mA

Maximum IOL per port pin:

Maximum IoL per 8-bit port: -


Port 0: 26mA 15mA

Ports 1, 2, & 3: Maximum total Ioi for all output pins: 71mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 5. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- See Figures 9 through 12 for I_{DD} test conditions.
- IDDMAX at other frequencies can be derived from the figure below, where FREQ is the external oscillator frequency in MHz. IDDMAX is given in mA.

80C528/83C528



80C528/83C528

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			16MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	1	Oscillator frequency			1.2	16	MHz
t _{LHLL}	1	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	1	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	1	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	1	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	1	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	1	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	1	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	1	Input instruction float after PSEN		38	1	t _{CLCL} -25	ns
t _{AVIV}	1	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	1	PSEN low to address float		10		10	ns
Data Memo	ry	Language and the second		.l		<u> </u>	
t _{RLRH}	2,3	RD pulse width	275		6t _{CLCL} -100		ns
twlwh	2,3	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	2,3	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	2,3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDZ}	2,3	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	2,3	Address to valid data in		398		9t _{CLCL} -165	ns
tLLWL	2,3	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
tavwl	2,3	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tovwx	2,3	Data valid to WR transition	3		t _{CLCL} -60		ns
twhax	2,3	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	2, 3	RD low to address float		0		0	ns
twhLH	2,3	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External CI	ock			<u> </u>			
t _{CHCX}	6	High time	20	1	20		ns
tclcx	6	Low time	20	1	20		ns
t _{CLCH}	6	Rise time		20		20	ns
t _{CHCL}	6	Fall time		20	t	20	ns
Shift Regis	ter			L	L	L	L
t _{XLXL}	4	Serial port clock cycle time	750	1	12t _{CLCL}		ns
tavxh	4	Output data setup to clock rising edge	492	 	10t _{CLCL} -133		ns
txHQX	4	Output data hold after clock rising edge	8	†	2t _{CLCL} -117		ns
t _{XHDX}	4	Input data hold after clock rising edge	0	†	0		ns
t _{XHDV}	4	Clock rising edge to input data valid		492	 	10t _{CLCL} -133	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

80C528/83C528

AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	OUTPUT	I ² C SPECIFICATION
SCL TIMIN	G CHARACTERISTICS			
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL} 1	Note 2	≥ 4.0µs
t _{LOW}	SCL LOW time	≥ 16 t _{CLCL}	Note 2	≥ 4.7µs
t _{HIGH}	SCL HIGH time	≥ 14 t _{CLCL} 1	≥ 80 t _{CLCL} ³	≥ 4.0µs
t _{RC}	SCL rise time	≤ 1μs ⁴	Note 5	≤1.0μs
t _{FC}	SCL fall time	≤ 0.3μs ⁴	≤ 0.3μs ⁶	≤ 0.3μs
SDA TIMIN	G CHARACTERISTICS			
t _{SU} ; DAT1	Data set-up time	≥ 250ns	Note 2	≥ 250ns
t _{HD} ; DAT	Data hold time	≥ Ons	Note 2	≥ Ons
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL} ¹	Note 2	≥ 4.7µs
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL} 1	Note 2	≥ 4.0µs
t _{BUF}	Bus free time	≥ 14 t _{CLCL} 1	Note 2	≥ 4.7µs
t _{RD}	SDA rise time	≤ 1µs ⁴	Note 5	≤ 1.0µs
t _{FD}	SDA fall time	≤ 0.3μs ⁴	≤ 0.3μs ⁶	≤ 0.3μs

NOTES:

- 1. At f_{CLK} = 3.5MHz, this evaluates to 14×286 ns = $4\mu s$, i.e., the bit-level I²C interface can respond to the I²C protocol for $f_{CLK} \ge 3.5$ MHz.
- This parameter is determined by the user software, it has to comply with the I²C.
 This value gives the autoclock pulse length which meets the I²C specification for the specified XTAL clock frequency range. Alternatively, the SCL pulse may be timed by software.
- 4. Spikes on SDA and SCL lines with a duration of less than $4 \times f_{CLK}$ will be filtered out.
- 5. The rise time is determined by the external bus line capacitance and pull-up resistor, it must be $\leq 1 \mu s$.
- 6. The maximum capacitance on bus lines SDA and SCL is 400pF.

80C528/83C528

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are: A – Address

Q - Output data
R - RD signal
t - Time
V - Valid
W- WR signal

X – No longer a valid logic levelZ – Float


 $\begin{array}{lll} \textbf{Examples: } t_{\text{AVLL}} & = & \text{Time for address valid} \\ & & \text{to ALE low.} \\ & t_{\text{LLPL}} & = & \text{Time for ALE low to} \\ & & \text{PSEN low.} \end{array}$


I – Instruction (program memory contents)
 L – Logic level low, or ALE

P - PSEN


C - Clock


D - Input data H - Logic level high







80C528/83C528










80C528/83C528










80C528/83C528









NOTE:

Ports 1.6 and 1.6 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins does not
exceed the I_{OL1} specifications.



Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

87C528

DESCRIPTION

The 87C528 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C528 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83C528 32k bytes mask programmable ROM
- 80C528 ROMless version of the 83C528
- 87C528 32k bytes EPROM

This device provides architectural enhancements that make it applicable in a variety of applications in consumer, telecom and general control systems, especially in those systems which need large ROM and RAM capacity on-chip.

The 87C528 contains a 32k \times 8 EPROM, a 512 \times 8 RAM, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a 16-bit timer (identical to the timer 2 of the 80C52), a watchdog timer with a separate oscillator, a multi-source, two-priority-level, nested interrupt structure, two serial interfaces (UART and I²C-bus), and on-chip oscillator and timing circuits.


In addition, the 87C528 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.




FEATURES


- 80C51 instruction set
- 32k×8 EPROM
- 512×8 RAM
- Memory addressing capability
 64k ROM and 64k RAM
- Three 16-bit counter/timers
- On-chip watchdog timer with oscillator
- Full duplex UART
- I²C serial interface
- Power control modes:
 - Idle mode
 - Power-down mode
 - Warm start from power-down
- CMOS and TTL compatible
- Extended temperature ranges
- EPROM code protection
- OTP package available
 Two speed ranges at V_{CC} = 5V
 - 16MHz
- 20MHz

PIN CONFIGURATIONS







CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



LOGIC SYMBOL



87C528

ORDERING INFORMATION

PHILIPS PART ORDER NUMBER PART MARKING		PART	TH AMERICA ORDER IBER			
ROMIess	ROM	ROMiess	ROM	Drawing Number	TEMPERATURE °C RANGE AND PACKAGE	FREQ MHz
P80C528FBP	P83C528FBP/xxx	P80C528FBP N	P83C528FBP N	SOT129	0 to +70, Plastic Dual In-line Package	16
P80C528FBA	P83C528FBA/xxx	P80C528FBA A	P83C528FBA A	SOT187	0 to +70, Plastic Leaded Chip Carrier	16
P80C528FBB	P83C528FBB/xxx	P80C528FBB B	P83C528FBB B	SOT311	0 to +70, Plastic Quad Flat Pack	16
P80C528FFP	P83C528FFP/xxx	P80C528FFP N	P83C528FFP N	SOT129	-40 to +85, Plastic Dual In-line Package	16
P80C528FFA	P83C528FFA/xxx	P80C528FFA A	P83C528FFA A	SOT187	-40 to +85, Plastic Leaded Chip Carrier	16
P80C528FFB	P83C528FFB/xxx	P80C528FFB B	P83C528FFB B	SOT311	-40 to +85, Plastic Quad Flat Pack	16
P80C528FHP	P83C528FHP/xxx	P80C528FHP N	P83C528FHP N	SOT129	-40 to +125, Plastic Dual In-line Package	16
P80C528FHA	P83C528FHA/xxx	P80C528FHA A	P83C528FHA A	SOT187	-40 to +125, Plastic Leaded Chip Carrier	16
P80C528FHB	P83C528FHB/xxx	P80C528FHB B	P83C528FHB B	SOT311	-40 to +125, Plastic Quad Flat Pack	16
W <u>=</u>						
						-
						1

NOTE:


^{1.} xxx denotes the ROM code number.

87C528

EPROM	Drawing Number	TEMPERATURE °C RANGE AND PACKAGE	FREQ MHz
P87C528EBP N	0415C	0 to +70, Plastic Dual In-line Package	16
P87C528EBF FA	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
P87C528EBA AA	0403G	0 to +70, Plastic Leaded Chip Carrier	16
P87C528EBL KA	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
P87C528EBB B	SOT311	0 to +70, Plastic Quad Flat Pack	16
P87C528EFP N	0415C	-40 to +85, Plastic Dual In-line Package	16
P87C528EFF FA	0590B	–40 to +85, Ceramic Dual In-line Package w/Window	16
P87C528EFF FA	0403G	-40 to +85, Plastic Leaded Chip Carrier	16
P87C528EFL KA	1472A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
P87C528EFB B	SOT311	-40 to +85, Plastic Quad Flat Pack	16
P87C528GBP N	0415C	0 to +70, Plastic Dual In-line Package	20
P87C528GBF FA	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
P87C528GBA A	0403G	0 to +70, Plastic Leaded Chip Carrier	20
P87C528GBL KA	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
P87C52GFP N	0415C	-40 to +85, Plastic Dual In-line Package	20
P87C52GFF FA	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
P87C52GFA A	0403G	0 to +70, Plastic Leaded Chip Carrier	20
P87C52GFL KA	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20

87C528

BLOCK DIAGRAM



87C528

PIN DESCRIPTION

P1.0-P1.7 1-8 2-9 40-44 1-3 100 10		PIN NO.		PIN NO.		PIN NO.		
Power Supply: +5V power supply pin during normal operation, Idle mode and Power-down mode.	MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION		
Power Supply: +5V power supply pin during normal operation, Idle mode and Power-down mode.	V _{SS}	20	22	16	1	Ground: circuit ground potential.		
P1.0-P1.7 1-8 2-9 40-44 1-3 1-		40	44	38	ı			
which have opon drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: 1, 1), Port 1 can sink/source one TTL (4 LSTTL) inputs. Port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: 1, 1), Port 2 can sink/source one TTL (4 LSTTL) inputs. Port 1 pins that are externally pulled low will source current because the two-order address byte during program memory verification. Port 1 also serves alternate functions for timer 2: 172 (PI-I); Timer/counter 2 trigger input. P2.0-P2.7 21-28 24-31 18-25 I/O SCL (P1.6): I/C serial port clock line. SDA (P1.7): I/C serial port data line. Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups. Port 2 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I ₁). Port 3 also serves the special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal of III pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal of III pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups. Po	P0.0-0.7	39–32	43–36	37–30	1/0	address and data bus during accesses to external program and data memory. In this		
P2.0-P2.7 21-28 24-31 18-25 I/O SCL (P1.6): IPC serial port clock line. SDA (P1.7): IPC serial port data line. P2.0-P2.7 21-28 24-31 18-25 I/O SDA (P1.7): IPC serial port data line. SDA (P1.7): IPC serial port data line. Port 2: san 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _L). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOV @PI). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @PI), port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 8-bit addresses (MOV @PI), port 2 emits the tochents of the P2 special function register. P3.0-P3.7 10-17 11,	P1.0-P1.7	1–8	2–9		I/O	which have open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$). Port 1 can sink/source one TTL (4 LSTTL) inputs. Port 1 receives the low-order address		
P2.0-P2.7 21-28 24-31 18-25 I/O SCL (P1.6): I ^C C serial port data line.	1		_			, , , , , , , , , , , , , , , , , , , ,		
P2.0-P2.7 21-28 24-31 18-25 I/O Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _L). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOV & OPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 48-bit addresses (MOV & OPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 48-bit addresses (MOV & OPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 48-bit addresses (MOV & OPTR). In this pull-ups and can be used as inputs. As inputs, or 13 million addresses (MOV & OPTR). In this port 3 million addresses (MOV & OPTR). In the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, or 13 million addresses (MOV & OPTR). In the 14 million addresses (MOV & OPTR). In the 15 million and 10 million addresses to external pull-ups. (See DC Electrical Characteristics: I _L). Port 3 also serves the special features of the Scaoos (See DC Electrical Characteristics: I _L). Port 3 also serves the special features of the 15 million and			_					
P2.0-P2.7 21-28 24-31 18-25 I/O Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, 2 port 2 pins that are externally being pulled low will sucree current because of the internal pull-ups. (See DC Electrical Characteristics: I ₁). Port 2 emits the high-order address byte during fetches from external poteng pulled low will source current because of the internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @DPTR). Port 2 penis that have 1s written to them are pulled high by the internal pull-ups penis pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, See DC Electrical Characteristics: I ₁). Port 3 pins that have 1s written to them are pulled high by the internal pull-ups penis penis pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I ₁). Port 3 also serves the special features of the Scoots I family, as listed below. Rato (P3.0): Serial input port TxD (P3.1): Serial input port TxD (P3.2): External interrupt TxD (P3.2): External interrupt TxD (P3.2): External interrupt TxD (P3.4): Timer 0 external input Wirth (P3.6): External data memory write strobe Wirth (P3.6): External data memory write strobe Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V ₂₅ . After a watchdog timer overflow, this pin is pin is pulled high while the internal reset signal is active. Address Latch Enable: Output pulse for latching the low byte of the address during an access to external adata memory. PSEN is not activated during each access to external data memory. PSEN is not activated during each access to external data memory. PSEN is not activated during fetches from each machine cycle, except that two PSEN activations are		l						
written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 prins that are externally being pulled low will compare cause of the internal pull-ups. (See DC Electrical Characteristics: I ₁). Port 2 emits the high-order address byte during fetches from external potengram memory and uring accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 11, During accesses to external data memory that use 15-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 11, During accesses to external data memory that use 4-bit addresses (MOVX @PR)), port 2 emits the contents of the P2 special function register. Port 3: Port 3: s an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that have 1s written 4 pins and 1 pins	D2 0 D2 7	1	_	-		l · · ·		
written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the SC80CS1 family, as listed below: 10	P2.0-P2.7	21-28	24–31	18-25	1/0	written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit		
11	P3.0-P3.7	10–17			I/O	written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the		
12								
13	1				_	1 , , ,		
14		L				l		
15 17 11 1 T1 (P3.5): Timer 1 external input				- 1		ł , , , , , , , , , , , , , , , , , , ,		
RST 9 10 4 1/0 Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-or reset using only an external capacitor to V _{DD} . After a watchdog timer overflow, this pin is pulled high while the internal reset signal is active. ALE 30 33 27 1/0 Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external amemory. PSEN 29 32 26 O Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. EXTERNIAL 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	ļ	1	•			1 , ,		
RST 9 10 4 I/O Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} . After a watchdog timer overflow, this pin is pulled high while the internal reset signal is active. ALE 30 33 27 I/O Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. PSEN 29 32 26 O Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. EXEMPLIANCE ACCESS Enable: EA must be externally held low during RESET to enable the device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high during RESET, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. EA is don't care after RESET. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		16	18	12	0	, , , , , , , , , , , , , , , , , , ,		
device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} . After a watchdog timer overflow, this pin is pulled high while the internal reset signal is active. Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. PSEN 29 32 26 O Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. EXEMPLIANCES Enable: EA must be externally held low during RESET to enable the device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high during RESET, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. EA is don't care after RESET. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.		17	19	13	0	RD (P3.7): External data memory read strobe		
access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. PSEN 29 32 26 O Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. External Access Enable: EA must be externally held low during RESET to enable the device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high during RESET, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. EA is don't care after RESET. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	RST	9	10	4	I/O	device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} . After a watchdog timer overflow, this pin is pulled high while the internal		
executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. PSEN is not activated during fetches from internal program memory. PSEN is not activated during fetches from internal program memory. PSEN is not activated during fetches from internal program memory. PSEN is not activated during RESET to enable the device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high during RESET, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. EA is don't care after RESET. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	ALE	30	33	27	1/0	access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE		
device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high during RESET, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. EA is don't care after RESET. XTAL1 19 21 15 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	PSEN	29	32	26	0	executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data		
circuits.	EA	31	35	29	ı	device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high during RESET, the device executes from internal program memory unless the program		
XTAL2 18 20 14 O Crystal 2: Output from the inverting oscillator amplifier.	XTAL1	19	21	15	I			
	XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.		

681

January 7, 1993

87C528

Table 1. Internal and External Program Memory Access with Security Bit Set

INSTRUCTION	ACCESS TO INTERNAL PROGRAM MEMORY	ACCESS TO EXTERNAL PROGRAM MEMORY
MOVC in internal program memory	YES	YES
MOVC in external program memory	NO	YES

INTERNAL DATA MEMORY

The internal data memory is divided into three physically separated segments: 256 bytes of RAM, 256 bytes of AUX-RAM, and a 128 bytes special function area. These can be addressed each in a different way.

- RAM 0 to 127 can be addressed directly and indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- RAM 128 to 255 can only be addressed indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- AUX-RAM 0 to 255 is indirectly addressed in the same way as external data memory with the MOVX instructions. Address pointers are R0, R1 of the selected register bank and DPTR. An access to AUX-RAM 0 to 255 will not affect ports P0, P2, P3.6 and P3.7.

An access to external data memory locations higher than 255 will be performed with the MOVX DPTR instructions in the same way as in the 8051 structure, so with P0 and P2 as data/address bus and P3.6 and P3.7 as write and read timing signals. Note that these external data memory cannot be accessed with R0 and R1 as address pointer.

TIMER 2

Timer 2 is functionally equal to the Timer 2 of the 8052AH. Timer 2 is a 16-bit timer/counter. These 16 bits are formed by two special function registers TL2 and TH2. Another pair of special function register RCAP2L and RCAP2H form a 16-bit capture register or a 16-bit reload register. Like Timer 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2N in the special function register T2CON. It has three operating modes: capture, autoload, and baud rate generator mode which are selected by bits in T2CON.

WATCHDOG TIMER T3

The watchdog timer consists of an 11-bit prescaler and an 8-bit timer formed by special function register T3. The prescaler is incremented by an on-chip oscillator with a fixed frequency of 1MHz. The maximum tolerance on this frequency is –50% and +100%. The 8-bit timer increments every 2048 cycles of the on-chip oscillator. When a timer overflow occurs, the microcontroller is

reset and a reset output pulse of 16×2048 cycles of the on-chip oscillator is generated at pin RST. The internal RESET signal is not inhibited when the external RST pin is kept low by, for example, an external reset circuit. The RESET signal drives port 1, 2, 3 into the high state and port 0 into the high impedance state.

The watchdog timer is controlled by one special function register WDCON with the direct address location ASH. WDCON can be read and written by software. A value of A5H in WDCON halts the on-chip oscillator and clears both the prescaler and timer T3. After the RESET signal, WDCON contains A5H. Every value other than A5H in WDCON enables the watchdog timer. When the watchdog timer is enabled, it runs independently of the XTAL-clock.

Timer T3 can be read on the fly. Timer T3 can only be written if WDCON contains the value 5AH. A successful write operation to T3 will clear the prescaler and WDCON, leaving the watchdog enabled and preventing inadvertent changes of T3. To prevent an overflow of the watchdog timer, the user program has to reload the watchdog timer within periods that are shorter than the programmed watchdog timer internal. This time interval is determined by an 8-bit value that has to be loaded in register T3 while at the same time the prescaler is cleared by hardware.

Watchdog timer interval =

[256 – (T3)] × 2048 on – chip oscillator frequency

BIT-LEVEL I2C INTERFACE

This bit-level serial I/O interface supports the I²C-bus. P1.6/SCL and P1.7/SDA are the serial I/O pins. These two pins meet the I²C specification concerning the input levels and output drive capability. Consequently, these pins have an open drain output configuration. All the four modes of the I²C-bus are supported:

- master transmitter
- master receiver
- slave transmitter
- slave receiver

The advantages of the bit-level I²C hardware compared with a full software I²C implementation are:

- the hardware can generate the SCL pulse
- Testing a single bit (RBF respectively, WBF) is sufficient as a check for error free transmission.

The bit-level I²C hardware operates on serial bit level and performs the following functions:

- filtering the incoming serial data and clock signals
- recognizing the START condition
- generating a serial interrupt request SI after reception of a START condition and the first falling edge of the serial clock
- recognizing the STOP condition
- recognizing a serial clock pulse on the SCL line
- latching a serial bit on the SDA line (SDI)
- stretching the SCL LOW period of the serial clock to suspend the transfer of the next serial data bit
- setting Read Bit Finished (RBF) when the SCL clock pulse has finished and Write Bit Finished (WBF) if there is no arbitration loss detected (i.e., SDA = 0 while SDO = 1)
- setting a serial clock Low-to-High detected (CLH) flag
- setting a Bus Busy (BB) flag on a START condition and clearing this flag on a STOP condition
- releasing the SCL line and clearing the CLH, RBF and WBF flags to resume transfer of the next serial data bit
- generating an automatic clock if the single bit data register S1BIT is used in master mode

The following functions must be done in software:

- handling the I2C START interrupts
- converting serial to parallel data when receiving
- converting parallel to serial data when transmitting
- comparing the received slave address with its own
- interpreting the acknowledge information
- guarding the I²C status if RBF or WBF = 0.

Additionally, if acting as master:

- generating START and STOP conditions
- handling bus arbitration
- generating serial clock pulses if S1BIT is not used

January 7, 1993

87C528

Three SFRs control the bit-level I²C interface: S1INT, S1BIT and S1SCS.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. The power-down mode can be terminated by a RESET in the same way as in the 80C51 or in addition by one of two external interrupts, INTO or INT1. A termination with an external interrupt does not affect the internal data memory and does not affect the special function registers. This makes it possible to exit power-down without changing the port output levels. To terminate the power-down mode with an external interrupt INTO or INT1 must be switched to level-sensitive and must be enabled. The external interrupt input

signal INTO and INTT must be kept low until the oscillator has restarted and stabilized. An instruction following the instruction that puts the device in the power-down mode will be executed. A reset generated by the watchdog timer terminates the power-down mode in the same way as an external RESET, and only the contents of the on-chip RAM are preserved. The control bits for the reduced power modes are in the special function register PCON.

DESIGN CONSIDERATIONS

At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when idle is terminated by reset, the instruction following the one that invokes idle should not be one that writes to a port pin or to external memory.

Table 2 shows the state of I/O ports during low current operating modes.

Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70, or -40 to +85, or -40 to +125	°c
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to V _{DD} +0.5	V
Input, output current on any two pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

87C528

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ ($V_{DD} = 5V \pm 20\%$), $-40^{\circ}C$ to $+85^{\circ}C$ ($V_{DD} = 5V \pm 20\%$), or $-40^{\circ}C$ to $+125^{\circ}C$ ($V_{DD} = 5V \pm 10\%$), $V_{SS} = 0V$

		}	TEST	LIN	IITS	
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C		-0.5 -0.5	0.2V _{CC} -0.1 0.2V _{CC} -0.15	V
V _{IL1}	Input low voltage to EA	0°C to 70°C -40°C to +85°C		0	0.2V _{CC} -0.3 0.2V _{CC} -0.35	V
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁵			-0.5	0.3V	V
VIH	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C		0.2V _{CC} +0.9 0.2V _{CC} +1.0	V _{CC} +0.5 V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST	0°C to 70°C -40°C to +85°C		0.7V _{CC} 0.7V _{CC} +0.1	V _{CC} +0.5 V _{CC} +0.5	V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁵			3.0	6.0	V
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA1		I _{OL} = 1.6mA ¹		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN1		$I_{OL} = 3.2 \text{mA}^1$		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		$I_{OL} = 3.0 \text{mA}^1$		0.4	٧
V _{OH}	Output high voltage, ports 1, 2, 3		I _{OH} = -60μ A I _{OH} = -25μ A	2.4 0.75V _{CC}		V V
V _{OH1}	Output high voltage, Port 0 in external bus mode, ALE, PSEN, RST		I _{OH} = -800μA I _{OH} = -300μA	2.4 0.75V _{CC}		V
I _{IL}	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C	$V_{IN} = 0.45V$		–50 –75	μ Α μ Α
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to 70°C -40°C to +85°C	See note 3		-650 -750	μ Α μ Α
I _{IL1}	Input leakage current, port 0		V _{IN} = V _{IL} or V _{IH}		±10	μА
I _{IL2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V <vi<6.0v 0V<v<sub>CC<6.0V</v<sub></vi<6.0v 		±10	μ Α μ Α
Icc	Power supply current:		See note 4			
	Active mode @ 16MHz	0°C to 70°C -40°C to +85°C			25 35	mA
	Idle mode @ 16MHz	0°C to 70°C -40°C to +85°C			5 6	mA
	Power down mode				50	μА
R _{RST}	Internal reset pull-down resistor			50	300	kΩ
C _{IO}	Pin Capacitance				10	pF

- 1. Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port and port 2 pins when these pins make 1-to-0 transactions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. Under steady state (non-transient) conditions, IOL must be externally limited as follows: 10mA per port pin, port 0 total (all bits) 26mA, ports 1, 2, and total each (all bits) 15mA
- 2. Capacitive loading on Ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the address bits are stabilizing.
- 3. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- See Figures 10 through 13 for I_{CC} test conditions.
- The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I2C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.

87C528

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			16MHz	CLOCK	VARIABL		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	1	Oscillator frequency: Speed Versions 87C528 P878C528EXX P878C528GXX			3.5 3.5	16 20	MHz MHz
t _{LHLL}	1	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	1	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	1	Address hold after ALE low	28		t _{CLCL} -35		ns
t LLIV	1	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	1	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	1	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	1	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
tрхіх	1	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	1	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	1	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	1	PSEN low to address float		10		10	ns
Data Memo	ry		•				
t _{RLRH}	2, 3	RD pulse width	275		6t _{CLCL} -100		ns
twlwh	2, 3	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	2, 3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDZ}	2, 3	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	2, 3	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	2,3	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tovwx	2, 3	Data valid to WR transition	3		t _{CLCL} -60		ns
twHQX	2, 3	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	2, 3	RD low to address float		0		0	ns
twhLH	2, 3	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External Cl	ock	•		*	•	•	•
t _{CHCX}	6	High time	20		20		ns
tclcx	6	Low time	20		20		ns
t _{CLCH}	6	Rise time		20		20	ns
t _{CHCL}	6	Fall time		20		20	ns
Shift Regis	ter	•		•	•		•
t _{XLXL}	4	Serial port clock cycle time	750		12t _{CLCL}		ns
tovxH	4	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
t _{XHQX}	4	Output data hold after clock rising edge	8		2t _{CLCL} -117		ns
t _{XHDX}	4	Input data hold after clock rising edge	0		0		ns
txHDV	4	Clock rising edge to input data valid		492		10t _{CLCL} -133	ns

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

87C528

AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	OUTPUT	I ² C SPECIFICATION
SCL TIMIN	G CHARACTERISTICS			
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL} 1	Note 2	≥ 4.0µs
t _{LOW}	SCL LOW time	≥ 16 t _{CLCL}	Note 2	≥ 4.7µs
t _{HIGH}	SCL HIGH time	≥ 14 t _{CLCL} 1	≥ 80 t _{CLCL} ³	≥ 4.0µs
t _{RC}	SCL rise time	≤ 1μs ⁴	Note 5	≤ 1.0μs
t _{FC}	SCL fall time	≤ 0.3μs ⁴	≤ 0.3μs ⁶	≤ 0.3μs
SDA TIMIN	IG CHARACTERISTICS			
t _{SU} ; DAT1	Data set-up time	≥ 250ns	Note 2	≥ 250ns
t _{HD} ; DAT	Data hold time	≥ Ons	Note 2	≥ Ons
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL} 1	Note 2	≥ 4.7µs
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL} 1	Note 2	≥ 4.0µs
t _{BUF}	Bus free time	≥ 14 t _{CLCL} 1	Note 2	≥ 4.7µs
t _{RD}	SDA rise time	≤ 1μs ⁴	Note 5	≤ 1.0μs
t _{FD}	SDA fall time	≤ 0.3μs ⁴	≤ 0.3μs ⁶	≤ 0.3μs

NOTES:

- At f_{CLK} = 3.5MHz, this evaluates to 14 × 286ns = 4µs, i.e., the bit-level I²C interface can respond to the I²C protocol for f_{CLK} ≥ 3.5MHz.
- 2. This parameter is determined by the user software, it has to comply with the I2C.
- This value gives the autoclock pulse length which meets the I²C specification for the specified XTAL clock frequency range. Alternatively, the SCL pulse may be timed by software.
- 4. Spikes on SDA and SCL lines with a duration of less than $4 \times f_{CLK}$ will be filtered out.
- 5. The rise time is determined by the external bus line capacitance and pull-up resistor, it must be $\leq 1 \mu s$.
- 6. The maximum capacitance on bus lines SDA and SCL is 400pF.

87C528

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level


Z - Float


Examples: t_{AVLL} = Time for address valid

to ALE low.


 t_{LLPL} = Time for ALE low to


PSEN low.







87C528








87C528










Figure 8. Float Waveform





689


January 7, 1993

87C528









NOTE:

 *Ports 1.6 and 1.6 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins does not exceed the I_{OL1} specifications.

EPROM CHARACTERISTICS

The 87C528 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C528 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C528 manufactured by Philips.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and

the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 14 and 15. Figure 16 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 14. Note that the 87C528 is running with a 4 to 6MHz oscillator The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1, 2 and 3, as shown in Figure 14. The code byte to be

programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 15.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 3FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock

87C528

Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to 90 above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1, 2 and 3 as shown in Figure 16. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emined on port 0. External pull ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to

know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031 H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031 H) = 97H indicates 87C528;

Program Lock Bits

The 87C528 has 3 programmable lock bits that will provide different levels of protection for the on-chip code and data (see Table 4).

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended lhal an opaque label be placed over lhe window. For elevated temperature or environments where solvents are oeing used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm2. Exposing the EPROM to an ultraviolet lamp of 1 2,000uW/cm2 rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1 s state. Signetics Microcontroller Products CMOS single-chip 8-bit microcontroller

TABLE 3. EPROM PROGAMMING MODES

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0
Pgm lock bit 3	1	0	0*	V _{PP}	0	1	0	1

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. $Vcc = 5V \pm 10\%$ during programming and verification.
- * ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

TABLE 4.


l l	PROGRAM L	OCK BITS	,2	
	LB1	LB2	LB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from Internal memory, EA is jumped and latched on Reset, and further programming of the EPROM Is disabled.
3	Р	Р	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessable.


NOTES:

1. P - programmed. U - unprogrammed.


87C528

2. Any other combination of the lock bits is not defined.





87C528




EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$ to +27°C, Vcc = 5V±10%, V_{SS} = OV (See Figure 17)

SYMBOL	PARAMETER	MIN	MAX	UNIT	
V _{PP}	Programming supply voltage	12.5	13.0	٧	
Ірр	Programming supply current		50	mA	
1/t _{CLCL}	Oscillator frequency	4	6	MHz	
tavgl	Address setup to PROG low	48t _{CLCL}			
t _{GHAX}	Address hold after PROG	48t _{CLCL}			
t _{DVGL}	Data setup to PROG low	48t _{CLCL}			
t _{GHDX}	Data hold after PROG	48t _{CLCL}			
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}			
t _{SHGL}	V _{PP} setup to PROG low	10		μs	
[‡] GHSL	V _{PP} hold after PROG	10		μs	
^t GLGH	PROG width	90	110	μs	
t _{AVQV}	Address to data valid		48t _{CLCL}		
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}		
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}		
t _{GHGL}	PROG high to PROG low	10		μs	

CMOS single-chip 8-bit microcontroller

87C528





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

8XC550 Overview

8XC550 OVERVIEW

The 8XC550 is a single-chip control oriented microcontroller in the 80C51 family. The 8XC550 has the same basic architecture and instruction set as the industry standard 80C51, with the addition of an eight-channel multiplexed 8-bit A/D converter and a versatile watchdog timer.

The part is available in three versions. collectively referred to as the 8XC550: the 83C550 with 4k bytes of masked ROM program memory; the 87C550 with 4k bytes of EPROM program memory; and the 80C550 with no on-chip program memory. The EPROM version of this device is available in both quartz-lid erasable and one-time programmable (OTP) packages. Once the EPROM array of the 87C550 is programmed, the part will generally be functionally equivalent to the masked ROM 83C550. The watchdog timer setup, however, is accomplished in a different manner on the ROM part than it is on the EPROM and ROMless parts. Refer to the description of the watchdog timer for details.

The 8XC550 supports two power reduction modes of operation referred to as the idle mode and the power-down mode. The 8XC550 features include:

- 80C51 based architecture
- Eight-channel multiplexed 8-bit A/D converter in the LCC package (six channels on the DIP package)
- 40-microsecond A/D conversion time (when used with a 12MHz oscillator)
- Separate A/D power supply and references (LCC part only)
- Watchdog timer
- 4k byte ROM or EPROM program memory
- 128-byte RAM
- 40-pin DIP and 44-pin LCC packages
- 24 I/O lines + 8 input only lines on the LCC package (24 I/O lines + 6 input only lines on the DIP package), port 1 is input only
- Two 16-bit counter/timers
- Two external interrupts
- External memory addressing capability of 64k program memory and 64k data memory
- Full duplex UART

- Low power consumption
 - Idle mode
 - Power-down mode

Differences From the 80C51

Special Function Registers

The 8XC550 contains all of the special function registers (SFRs) that are present on the standard 80C51. There are several SFRs that have been added as well as several others that have been modified somewhat in order to accommodate the additional functions of this chip.

Table 1 contains a summary of all of the SFRs and their addresses.

The A/D control register (ADCON) and the A/D data register (ADAT) have been added to allow access to the on-chip A/D converter. ADCON contains all of the control and status bits required to operate the A/D converter.

Four other registers have been added to allow control of the watchdog timer function. The WDCON register controls watchdog timer operation, and WDL holds the watchdog timer reload value. The WFEED1 and WFEED2 registers, when properly manipulated, cause the watchdog timer to be reloaded from WDL. The current watchdog counter value may also be read back from the WDL register address.

I/O Port Structure

The 8XC550 has the same I/O ports as the standard 80C51 with the following exceptions: the port 1 pins are shared with the A/D converter inputs and are input only pins even when the A/D is not being used; port 1 has only 6 pins on the DIP version of the part.

A/D Converter

The LCC packaged versions of the 8XC550 contain an eight-channel multiplexed 8-bit A/D converter, while the DIP versions implement only six channels. The conversion requires 40 machine cycles (40µs at 12MHz oscillator frequency).

The A/D converter is controlled by the A/D control register, ADCON. Input channels are selected by the analog multiplexer by bits ADCON.0 through ADCON.2. The ADCON register is not bit addressable.

The completion of the 8-bit ADC conversion is flagged by ADCI in the ADCON register,

and the result is stored in the special function register ADAT.

An ADC conversion in progress is unaffected by an ADC start. The result of a completed conversion remains unaffected provided ADCI remains at a logic 1. While ADCS is a logic 1 or ADCI is a logic 1, a new ADC START will be blocked and consequently lost. An ADC conversion in progress is aborted when the idle or power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode. See Figure 1 for an A/D input equivalent circuit.

The analog input pins ADC0-ADC7 may still be used as digital inputs. The analog input channel that is selected by the ADDR2-ADDR0 bits in ADCON cannot be used as a digital input. Reading the selected A/D channel as a digital input will always return a 1. The unselected A/D inputs may always be used as digital inputs.

On RESET the A/D port pins are set to the Digital mode and will work as a normal port and need no further initialization. To use the A/D converter a single byte should be written to ADCON which selects the A/D mux and concurrently sets the ADCS bit to start the A/D conversion. The 40 machine cycles of the A/D conversion include time for signal settling after the mux is selected and before the Sample and Hold procedure is completed.

The circuitry which disables the digital buffer from the port pin is updated at the start of an A/D conversion by setting the ADCS bit in ADCON. After powerup, problems will occur the first time that ADCON is written to if ADCS is not set; in this case, the digital signal disable registers contain random data and some o the 8 port pins will have their digital buffers disabled. When read, these disabled buffers will ignore their input and only return a 1. This condition will be corrected by writing a 1 to ADCS in ADCON which starts and A/D conversion.

Thus, there are two operating modes:

- DIGITAL ONLY No Analog inputs are used and ADCON is never written to. In this case pins ADCO-ADC7 are configured as digital inputs.
- A/D CONVERTER USED The input multiplexer select field must be written to and ADCS must be set in ADCON. This allows unselected A/D inputs to be used as digital inputs.

Table 1. 8XC550 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS			SS, SYME	BOL, OR	ALTERNA	TIVE POR	T FUNCTI	ION LSB	RESET VALUE
ACC*	Accumulator	EOH	E7	E6	E5	E4	E3	E2	E1	E0	00Н
ADAT#	A/D result	C6H									xxH
ADCON#	A/D control	C5H	_	-	_	ADCI	ADCS	AADR2	AADR1	AADR0	ххх00000В
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR: DPH DPL	Data pointer (2 bytes): High byte Low byte	83H 82H									00Н 00Н
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*#	Interrupt priority	В8Н	_	PWD	PAD	PS	PT1	PX1	PT0	PX0	x0000000B
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*#	Interrupt enable	A8H	EA	EWD	EAD	ES	ET1	EX1	ET0	EX0	00H
P0*	Port 0	80H	87	86	85	84	83	82	81	80	FFH
P1*	Port 1	90H	97	96	95	94	93	92	91	90	FFH
P2*	Port 2	A0H	A7	A 6	A 5	A4	A 3	A 2	A1	AO	FFH
P3*	Port 3	вон	В7	B6	B5	B4	B3	B2	B1	B0	FFH
PCON#	Power control	87H	SMOD	SIDL	_	-	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	DO	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	ov	_	Р	00Н
SBUF	Serial data buffer	99H								1	xxH
			9F	9E	9D	9C	9B	9 A	99	98	
SCON*	Serial port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00Н
SP	Stack pointer	81H							·	1	07H
			8F	8E	8D	8C	8B	8A	89	88	00H
TCON*	Timer counter/control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO	00H
TMOD	Timer/counter mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	МО	00H
TH0	Timer 0 high byte	8CH									00H
TH1	Timer 1 high byte	8DH									00H
TLO	Timer 0 low byte	8AH									00H
TL1	Timer 1 low byte	8BH									00H
			C7	C6	C5	C4	СЗ	C2	C1	CO	
WDCON*#	Watchdog timer control	C0H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDMOD	000xx000B**
WDL#	Watchdog timer reload	C1H				,					FFH**
WFEED1#	Watchdog timer feed 1	C2H									xxH
WFEED2#	Watchdog timer feed 2	СЗН									xxH

^{*} SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

^{**}This value is not valid for a masked ROM part (83C550) when running from internal memory (EA = 1). See data sheet for details.

8XC550 Overview

ADCON Register

				LSB				
X ADCI	ADCS	AADR2	AADR1	AADRO				
ADCS		Ope	ration					
0	ADO	not bu	ısy, a					
	con	conversion can be						
	star	ted.						
1	ADO	ADC busy, start of a new						
	conversion is blocked.							
0	Conversion completed,							
	star	t of a ne	ew is b	locked.				
1	Not possible.							
	LL	ADCS 0 ADC control start 1 ADC control 0 Control	ADCS Ope O ADC not be conversion started. ADC busy, conversion O Conversion start of a new st	ADC not busy, a conversion can be started. ADC busy, start of conversion is bloc Conversion compl start of a new is bloc				

INPUT CHANNEL SELECTION									
ADDR2	ADDR1	ADDR0	INPUT PIN						
0	0	0	P1.0						
0	0	1	P1.1						
0	1	0	P1.2						
0	1	1	P1.3						
1	0	0	P1.4						
1	0	1	P1.5						
1	1	0	P1.6*						
1 1	1	1	P1.7*						

*Not present on 40-pin DIP versions.

Symbol	Position
ADCI	ADCON.4

Function

ADC interrupt flag. This flag is set when an ADC conversion is complete. If IE.5 = 1, an interrupt is requested when ADCI = 1. The ADCI flag must be cleared by software after A/D data is read, before the next conversion can

ADCS

begin. ADCON.3 ADC start and status. Setting this bit starts an A/D conversion. Once set, ADCS remains high throughout the conversion cycle. On completion of the conversion, it is reset at the same time the ADCI interrupt flag is set. ADCS cannot be reset by software.

AADR2 ADCON.2 Analog input selects. ADCON.1 AADR1 AADRO ADCON.0

Binary coded address selects one of the five analog input port pins of P1 to be input to the converter. It can only be changed when ADCI and ADCS are both low. AADR2 is the most significant bit.

Sample A/D Routines

The following routines demonstrate two methods of operating the A/D converter. The first method uses polling to determine when the A/D conversion is complete. The second method uses the A/D interrupt to flag the end of conversion

The routine ReadAD will start a read of the A/D channel identified by R7, and wait for the conversion to complete, polling the A/D interrupt flag. The result is returned in the accumulator.

ReadAD:MOV		A,#08h	;Basic A/D
			;start
			;command.
	ORL	A,R7	;Add channel
			;# to be read.
	MOV	ADCON,A;	;Start A/D.
ADLoop:	MOV	A,ADCON	;Get A/D
			;status.
	JNB	ACC.4,ADLoop	;Wait for
			;ADCI
			;(A/D
			;finished).
	MOV	A,ADAT	;Get
			;conversion
			;result
	MOV	ADCON,#0	;Clear ADCI.

The routine StartAD will start a read of the A/D channel identified by R7 and exit back to the calling program. When the conversion is complete, the A/D interrupt occurs, calling the A/D interrupt service routine. The result of the conversion is returned in register R6.

RET

StartAD	MOV	A,#08h	;Basic A/D ;start :command.			
	ORL	A,R7	;Add channe ;# to be read			
	MOV RET	ADCON,A	;Start A/D.			
	ORG	2Bh	;A/D interrup :address.			
ADInt:	MOV	R6,ADAT	;Get ;conversion ;result.			
	MOV RETI	ADCON,#0	;Clear ADCI.			


Watchdog Timer

The purpose of the watchdog timer is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state, possibly due to a programming error, electrical noise, or RFI. When enabled, the watchdog circuit will generate a system reset if the user program fails to "feed" (or reload) the watchdog within a predetermined amount of time

The watchdog timer implemented on the 8XC550 has a programmable interval and can thus be fine tuned to a particular application. If the watchdog function is not used, the timer may still be used as a versatile general purpose timer.

The watchdog function consists of a programmable 13-bit prescaler, and an 8-bit main timer. The main timer is clocked by a tap taken from one of the top 8 bits of the prescaler. The prescaler is incremented once every machine cycle, or 1/12 of the oscillator frequency. Thus, the main counter can be clocked as often as once every 64 machine cycles or as seldom as once every 8192 machine cycles.

When clocked, the main counter decrements. If the main watchdog counter reaches zero, a system reset will occur. To prevent the watchdog timer from under-flowing, the watchdog must be fed before it counts down to zero. When the watchdog is fed, the contents of the WDL register are loaded into the main watchdog counter and the prescaler is cleared



Rm = 0.5 - 3 kohms

CS + CC = 15pF maximum

RS = Recommended < 9.6 kohms for 1 LSB @ 12MHz

NOTE:

Because the analog to digital converter has a sampled-data comparator, the input looks capacitive to a source. When a conversion is initiated, switch Sm closes for 8tcy (8µs @ 12MHz crystal frequency) during which time capacitance Cs + Cc is charged. It should be noted that the sampling causes the analog input to present a varying load to an analog source.

Figure 1. A/D Input: Equivalent Circuit

WDCON Register

MOD							LSB
PRE2	PRE1	PRE0	X	X	WDRUN	WDTOF	WDMOD
Syml	loc	Pos	itio	n	Fun	ction	
WDC	ON.7	PRE	2		rescale read/wr		t
	ON.6 ON.5			į	These borescale according following	er divide	e ratio
				•	OHOMAILIÉ	j labie.	

PRE2	PRE1	PRE0	DIVISOR (FROM f _{osc})
0	0	0	12 × 64
0	0	1	12×64×2
0	1	0	12×64×4
0	1	1 1	12×64×8
1	0	0	12×64×16
1 1	0	1 1	12 × 64 × 32
1 1	1	0	12×64×64
1	1	1 1	12×64×128

Not used

WDCON.4 WDCON.3

Not used WDCON.2 WDRUN Run control (read/ write). This bit turns the timer on (WDRUN = 1) or off (WDRUN = 0) if the timer mode has been selected.

WDCON.1 WDTOF Timeout flag (read

/write). This bit is set when the watchdog timer underflows. It is cleared by an external reset and can be cleared by software. WDCON.0 WDMOD Mode selection (read/

write). When WDMOD = 1, the watchdog is selected; when WDMOD = 0, the timer is selected. Selecting the watchdog mode automatically disables power-down mode. WDMOD is cleared by external reset. Once the watchdog mode is selected, this bit can only be cleared by writing a 0 to this bit and then performing a

feed operation.

A very specific sequence of events must take place to feed the watchdog timer; it cannot be fed accidentally by a runaway program. The following routines demonstrate setting up and feeding the watchdog timer. These routines

apply to all versions of the 8XC550 except the ROM part when running from internal program memory.

This routine sets up and starts the watchdog timer. This is not necessary for internal ROM operation, because setup of the watchdog timer on masked ROM parts is accomplished directly via ROM mask options.

SetWD: MOV WDL.#0FFh ;Set watch-;dog ;reload value. MOV WDCON, #0E5; Set up timer prescaler, ;mode, and run bits. ACALL FeedWD ;Start watch-;dog with a :feed ;operation. RET

This routine executes a watchdog timer feed operation, causing the timer to reload from WDL. Interrupts must be disabled during this operation due to the fact that the two feed registers must be loaded on consecutive instruction cycles, or a system reset will occur immediately.

8XC550 Overview

80C51 Family Derivatives

FeedWD:CLR EA :This :sequence must not be interrupted. MOV WFEED1,#0A5h;First instruction of feed ;sequence. MOV WFEED2,#05Ah;Second ;instruction of feed ;sequence. SETB EA :Turn ;interrupts ;back on. RET

An interrupt is available to allow the watchdog timer to be used as a general purpose timer in applications where the watchdog function is not needed. The timer operates in the same manner when used as a general purpose timer except that the timer interrupt is generated on timer underflow instead of a chip reset. Refer to the 87C550 data sheet for additional information on watchdog timer operation.

Interrupts

The 8XC550 interrupt structure is a seven-source, two-priority level interrupt system similar to that of the standard 80C51 microcontroller. The interrupt sources are listed below in the order of their internal polling sequence. This is the order in which simultaneous interrupts of the same priority level would be serviced.

Interrupt Priorities

PRIORITY	SOURCE	VECTOR ADDRESS	FUNCTION
Highest	INTO	0003H	External interrupt 0
	TF0	000BH	Counter/ timer 0 overflow
	INT1	0013H	External interrupt 1
	TF1	001BH	Counter/ timer 1 overflow
	TI & RI	0023H	Serial port transmit/ receive

	ADCI	002BH	A/D converter conversion
Lowest	WDTOF	0033H	complete Watchdog
			timer overflow (only when
			not in watchdog mode)

Interrupt Control Registers

The standard 80C51 interrupt enable and priority registers have been modified slightly to take into account the additional interrupt sources of the 8XC550.

Interrupt Enable Register

MOD							LOB		
EA	EWD	EAD	ES	ET1	EX1	ETO	EXO		
Symt	ol P	ositic	n	Function					
EA		IE.7		Globa	l inter	rupt e	nable		
EWD		IE.6		Watch	idog ti	imer			
				overfl	wo				
EAD		IE.5		A/D conversion					
				compl	ete				
ES		IE.4		Serial port transmit or					
				receiv	e				
ET1		IE.3		Timer	1 ove	rflow			
EX1		IE.2		Exterr	nal int	errupt	:1		
ET0		IE.1		Timer	0 ove	rflow			
EX0		IE.0		Exterr	nal inte	errupt	0		

Interrupt Priority Register

- PV	D PAD	PS	PT1	PT1	PXO	PX0			
Symbol	Positio	on.		Func	tion				
PWD	PWD IP.6		Watchdog timer						
PAD	IP.5		A/D conversion						
PS	PS IP.4		Serial port interrupt						
PT1	IP.3		Timer	1 inte	errupt				
PX1	IP.2		Exter	nal int	errupt	: 1			

Timer 0 interrupt

External interrupt 0

IP.0 Power-Down and Idle Modes

IP.1

PT0

PX0

The 8XC550 includes the standard 80C51 power-down and idle modes of reduced power consumption. In addition, the 8XC550 includes an option to separately turn off the serial port for extra power savings when it is not needed. Also, the individual functional blocks such as the counter/timers are automatically disabled when they are not running. This actually turns off the clocks to the block in question, resulting in additional power savings. Note that when the watchdog timer is operating, the processor is inhibited from entering the power-down mode. This is due to the fact that the oscillator is stopped in the power-down mode, which would effectively turn off the watchdog timer. In keeping with the purpose of the watchdog timer, the processor is prevented from accidentally entering power-down due to some erroneous operation.

Power Control Register

ISR

MSB							LSB
SMOD	SIDL	-	-	GF1	GF0	PD	IDL

Symbol	Position	Function
SMOD	PCON.7	Double baud rate bit
		When set to a 1 and
		Timer 1 is used to
		generate baud rate, and the serial port is used in modes 1, 2, or 3.

Symbol	Position	Function
SIDL	PCON.6	Separately idles the
		serial port for
		additionalpower
		savings.
_	PCON.5	Reserved
_	PCON.4	Reserved
GF1	PCON.3	General-purpose flag
		bit.
GF0	PCON.2	General-purpose flag
		bit.
PD	PCON.1	Power-down bit.
		Starting this bit
		activates power-down
		operation.
IDL	PCON.0	Idle mode bit. Setting
		this bit activates idle
		mode operation.

If 1s are written to PD and IDL at the same time, PD takes precedence.

80C550/83C550/87C550

DESCRIPTION

The Philips 8XC550 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. This Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity. The CMOS 8XC550 has the same instruction set as the 80C51.


The 8XC550 contains a 4k × 8 EPROM (87C550)/ROM (83C550)/ROMless (80C550 has no program memory on-chip), a 128 × 8 RAM, 8 channels of 8-bit A/D, four 8-bit ports (port 1 is input only), a watchdog timer, two 16-bit counter/timers, a seven-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and an on-chip oscillator and clock circuits.

In addition, the 8XC550 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

FEATURES

- 80C51 based architecture
 - 4k ×8 EPROM (87C550)/ ROM (83C550)
 - 128 × 8 RAM
 - Eight channels of 8-bit A/D
 - Two 16-bit counter/timers
 - Watchdog timer
 - Full duplex serial channel
 - Boolean processor
- Memory addressing capability
- 64k ROM and 64k RAM
- Power control modes:
 - Idle mode
 - Power-down mode
- · CMOS and TTL compatible
- One speed range at V_{CC} = 5V ±10%
- 3.5 to 16MHz
- · Four package styles
- Extended temperature ranges
- OTP package available

PIN CONFIGURATIONS



80C550/83C550/87C550


ORDERING INFORMATION

ROMiess	ROM	EPROM	TEMPERATURE RANGE °C AND PACKAGE 1	FREQ MHz	DRAWING NUMBER
		P87C550EBF FA	0 to +70, Ceramic Dual In-Line Package, UV	3.5 to 16	0590B
		P87C550EBL KA	0 to +70, Ceramic Leaded Chip Carrier, UV	3.5 to 16	1472A
P80C550EBP N	P83C550EBP N	P87C550EBP N	0 to +70, Plastic Dual In-Line Package, OTP	3.5 to 16	0415C
P80C550EBA A	P83C550EBA A	P87C550EBA A	0 to +70, Plastic Leaded Chip Carrier, OTP	3.5 to 16	0403G
P80C550EFP N	P83C550EFP N	P87C550EFP N	-40 to +85, Plastic Dual In-Line Package, OTP	3.5 to 16	0415C
P80C550EFA A	P83C550EFA A	P87C550EFA A	-40 to +85, Plastic Leaded Chip Carrier, OTP	3.5 to 16	0403G
		P87C550EFL KA	-40 to +85, Ceramic Leaded Chip Carrier, UV	3.5 to 16	1472A
		P87C550EFF FA	-40 to +85, Ceramic Dual In-Line Package, UV	3.5 to 16	0590B

NOTES:

1. OTP = One Time Programmable EPROM. UV = UV Erasable EPROM.

BLOCK DIAGRAM



80C550/83C550/87C550

PIN DESCRIPTION

	PIN NO.			
MNEMONIC	DIP	LCC	TYPE	NAME AND FUNCTION
V _{SS}	20	24	1	Ground: 0V reference.
V _{CC}	40	44	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
AV _{CC}	1	1	ı	Analog Power Supply: Analog supply voltage.
AV _{SS}	2	4	1	Analog Ground: Analog 0V reference.
Vref+ Vref-		2 3		Vref: A/D converter reference level inputs. Note that these references are combined with AV $_{\rm CC}$ and AV $_{\rm SS}$ in the 40-pin DIP package.
P0.0-0.7	39–32	43–36	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the S87C550. External pull-ups are required during program verification.
P1.0-P1.7	3–8	5–12	ì	Port 1: Port 1 is an 8-bit input only port (6-bit in the DIP package; bits P1.6 and P1.7 are not implemented). Port 1 digital input can be read out any time.
ADC0-ADC7	3–8	5–12		ADCx: Inputs to the analog multiplexer input of the 8-bit A/D. There are only six A/D inputs in the DIP package.
P2.0-P2.7	21–28	25–32	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	10–17	14–21	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{II}). Port 3 also serves the special features of the SC80C51 family, as listed below:
	10	14	1	RxD (P3.0): Serial input port
	11	15	0	TxD (P3.1): Serial output port
	12 13	16 17		INTO (P3.2): External interrupt INT1 (P3.3): External interrupt
	14	18		TO (P3.4): Timer 0 external input
	15	19	i	T1 (P3.5): Timer 1 external input
	16	20	Ö	WR (P3.6): External data memory write strobe
	17	21	o	RD (P3.7): External data memory read strobe
RST	9	13	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .
ALE/PROG	30	34	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	33	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	ı	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH. For the 80C550 ROMless part, EA must be held low for the part to operate properly. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
XTAL1	19	23	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
	18	22	0	Crystal 2: Output from the inverting oscillator amplifier.

80C550/83C550/87C550

Table 1. Interrupt Priorities

PRIORITY	SOURCE	VECTOR ADDRESS	FUNCTION
Highest	INTO	0003H	External interrupt 0
1	TO	000BH	Timer flag 0
	INT1	0013H	External interrupt 1
	T1	001BH	Timer flag 1
ł	SIO	0023H	Serial port interrupt
	ADC	002BH	A/D conversion complete
Lowest	WD	0033H	Watchdog timer

INTERRUPTS

The interrupt structure is a seven source, two level interrupt system similar to that of the 80C51. The interrupt sources are listed in Table 1 in order of polling sequence priority (highest to lowest). Note that the watchdog timer function is available only if the watchdog timer function is disabled and the watchdog timer is used as a general purpose timer.

Interrupt Control Registers

The interrupt enable and the interrupt priority registers have been modified to take into account the different interrupt sources of the 8XC550. In all other respects, their operation is identical to that of the 80C51. Setting a bit in the IE register enables the interrupt; clearing the bit disables the interrupt. All bits are cleared by reset. See Figure 1 for interrupt register formats.

SERIAL COMMUNICATIONS

The serial port operation is identical to that of the 80C51. In order to conserve power, another bit (SIDL) has been added to the PCON register that idles the serial port when it is not being used. This bit is cleared by reset. See Figure 2.

A/D CONVERTER

The analog input circuitry consists of an 8-input analog multiplexer and an analog-to-digital converter with 8-bit resolution. In the LCC package, the analog reference voltage and analog power supplies are connected via separate input pins; in the DIP package, Vref+ is combined with AV_{CC} and Vref- is combined with AVSS. The analog inputs are alternate functions to port 1, which is an input only port. Digital input to port 1 can be read any time during an A/D conversion. Care should be exercised in mixing analog and digital signals on port 1, because cross talk from the digital input signals can degrade the A/D conversion accuracy of the analog input. An A/D conversion requires 40 machine cycles.

The A/D converter is controlled by the ADCON special function register. The input channel to be converted is selected by the analog multiplexer by setting ADCON register bits, ADDR2–ADDR0 (see Figure 3). These bits can only be changed when ADCI and ADCS are both low.

The completion of the 8-bit ADC conversion is flagged by ADCI in the ADCON register and the result is stored in the special function

register ADAT. The functions of the ADCI and ADCS are:


ADCI	ADCS	Operation
0	0	ADC not busy. A conver-
		sion can be started.
0	1	ADC busy. Start of a new
		conversion is blocked.
1	0	Conversion completed.
		start of new conversion
		is blocked.
1	1	Not possible.


An ADC conversion in progress is unaffected by a software ADC start. The result of a completed conversion remains unaffected provided ADCI remains at a logic 1. While ADCS is a logic 1 or ADCI is a logic 1, a new ADC START will be blocked and consequently lost. An A/D conversion in progress will be aborted when the idle or power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode, but will be lost if power-down mode is entered.

MSB INTERRUPT ENABLE REGISTER (IE)				LSB	MSB			INTERRUPT PRIORITY REGISTER (IP)								
EA	EWD	EAD	ES	ET1	EX1	ETO	EXO		x	PWD	PAD	PS	PT1	PX1	РТО	PX0
	SYMBO EA EWD ES ET1 EX1 ET0 EX0 rrupt prior	G V A S T E T E	WATCHDO AD CONV BO INTER IER 1 OV EXTERNA EXTERNA or function	PERFLOY LL INTER OVERFLO LL INTER	PT DISA R OVERF COMPLI V RUPT 1 DW RUPT 0	ETE	30C51. A	ets that interrupt	to the hig	J	BIT IP.6 IP.5 IP.4 IP.3 IP.2 IP.1 IP.0	SYMBOL PWD PAD PS PT1 PX1 PX0 PX0	WA A/I SIC T1 IN T0	EUNCTIO ATCHDOO O CONVED O INTERN INTERN IT INTERN INTERN INTERN INTERN	G TIMER RTER RUPT UPT RRUPT UPT	
						F	igure ⁻	nterrupt Reg	gisters	;						

703

80C550/83C550/87C550





WATCHDOG TIMER

The watchdog timer is not directly loadable by the user. Instead, the value to be loaded into the main timer is held in an autoload register or is part of the mask ROM programming. In order to cause the main timer to be loaded with the appropriate value, a special sequence of software action must take place. This operation is referred to as feeding the watchdog timer.

To feed the watchdog, two instructions must be sequentially executed successfully. No intervening instruction fetches are allowed, so interrupts should be disabled before feeding the watchdog. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. If WFEED1 is correctly loaded and WFEED2 is not correctly loaded, then an immediate underflow will occur.

The watchdog timer subsystem has two modes of operation. Its principal function is a watchdog timer. In this mode it protects the system from incorrect code execution by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. If the user does not employ the watchdog function, the watchdog subsystem can be used as a timer. In this mode, reaching the terminal count sets a flag which can be used to generate an interrupt. In most other respects, the timer mode possesses the characteristics of the watchdog mode. This is done to protect the integrity of the watchdog function.

The watchdog timer subsystem consists of a prescaler and a main counter. The prescaler has 8 selectable taps off the final stages and the output of a selected tap provides the clock to the main counter. The main counter is the section that is loaded as a result of the software feeding the watchdog and it is the section that causes the system reset (watchdog mode) or time-out flag to be set (timer mode) if allowed to reach its terminal count.

Programming the Watchdog Timer

Both the EPROM and ROM devices have a set of SFRs for holding the watchdog autoload values and the control bits. The watchdog time-out flag is present in the watchdog control register and operates the same in all versions. In the EPROM device, the watchdog parameters (autoload value and control) are always taken from the SFRs. In the ROM device, the watchdog parameters can be mask programmed or taken from the SFRs. The selection to take the watchdog parameters from the SFRs or from the mask programmed values is controlled by EA (external access). When EA is high (internal ROM access), the watchdog parameters are taken from the mask programmed values. If the watchdog is masked programmed to the timer mode, then the autoload values and the pre-scaler taps are taken from the SFRs. When EA is low (external access), the watchdog parameters are taken from the SFRs. The user should be able to leave code in his program which initializes the watchdog SFRs even though he has migrated to the mask ROM part. This allows no code

changes from EPROM prototyping to ROM coded production parts.

Watchdog Detailed Operation

EPROM Device (and ROMless Operation: EA = 0)

In the ROMless operation (ROM part, EA = 0) and in the EPROM device, the watchdog operates in the following manner.

Whether the watchdog is in the watchdog or timer mode, when external RESET is applied, the following takes place:

- · Watchdog mode bit set to timer mode.
- · Watchdog run control bit set to OFF.
- Autoload register set to FF (max count).
- Watchdog time-out flag cleared.
- Prescaler is cleared.
- · Prescaler tap set to the highest divide.
- Autoload takes place.

The watchdog can be fed even though it is in the timer mode.

Note that the operational concept is for the watchdog mode of operation, when coming out of a hardware reset, the software should load the autoload registers, set the mode to watchdog, and then feed the watchdog (cause an autoload). The watchdog will now be starting at a known point.

If the watchdog is in the watchdog mode and running and happens to underflow at the time the external RESET is applied, the watchdog time-out flag will be cleared.

80C550/83C550/87C550

When the watchdog is in the watchdog mode and the watchdog underflows, the following action takes place:

- · Autoload takes place.
- · Watchdog time-out flag is set
- Timer mode interrupt flag unchanged.
- Mode bit unchanged.
- Watchdog run bit unchanged.
- Autoload register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset

Note that if the watchdog underflows, the program counter will start from 00H as in the case of an external reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

When the watchdog is in the timer mode and the timer software underflows, the following action takes place:

- Autoload takes place.
- Watchdog time-out flag is set
- Mode bit unchanged.
- Watchdog run bit unchanged.
- Autoload register unchanged.
- · Prescaler tap unchanged.

The timer mode interrupt flag is cleared when the interrupt routine is invoked. This bit can also be cleared directly by software without a software feed operation.

Mask ROM Device (EA = 1)

In the mask ROM device, the watchdog mode bit (WDMOD) is mask programmed and the bit in the watchdog command register is read only and reflects the mask programmed selection. If the mask programmed mode bit selects the timer mode, then the watchdog run bit (WDRUN) operates as described under EPROM Device. If the mask programmed bit selects the watchdog mode, then the watchdog run bit has no effect on the timer operation.

Watchdog Function

The watchdog consists of a programmable prescaler and the main timer. The prescaler derives its clock from the on-chip oscillator. The prescaler consists of a divide by 12

followed by a 13 stage counter with taps from stage 6 through stage 13. The tap selection is programmable. The watchdog main counter is a down counter clocked (decremented) each time the programmable prescaler underflows. The watchdog generates an underflow signal (and is autoloaded) when the watchdog is at count 0 and the clock to decrement the watchdog occurs. The watchdog is 8 bits long and the autoload value can range from 0 to FFH. (The autoload value of 0 is permissible since the prescaler is cleared upon autoload).

This leads to the following user design equations. Definitions: Tosc is the oscillator period, N is the selected prescaler tap value, W is the main counter autoload value, t_{MIN} is the minimum watchdog time-out value (when the autoload value is 0), t_{MAX} is the maximum time-out value (when the autoload value is FFH), t_D is the design time-out value.

$$t_{MIN} = t_{OSC} \times 12 \times 64$$

$$t_{MAX} = t_{MIN} \times 128 \times 256$$

$$t_D = t_{MIN} \times 2^{PRESCALER} \times W$$

(where prescaler = 0, 1, 2, 3, 4, 5, 6, or 7)

Note that the design procedure is anticipated to be as follows. A t_{MAX} will be chosen either from equipment or operation considerations and will most likely be the next convenient value higher than t_D. (If the watchdog were inadvertently to start from FFH, an overflow would be guaranteed, barring other anomalies, to occur within t_{MAX}). Then the value for the prescaler would be chosen from:

prescaler =
$$log2 (t_{MAX} / (t_{OSC} \times 12 \times 256)) - 6$$

This then also fixes t_{MIN}. An autoload value would then be chosen from:

$$W = t_D / t_{MIN} - 1$$

The software must be written so that a feed operation takes place every to seconds from the last feed operation. Some tradeoffs may need to be made. It is not advisable to include feed operations in minor loops or in subroutines unless the feed operation is a specific subroutine.

Watchdog Control Register (WDCON) (Bit Addressable) Address C0

The following bits of this register are read only in the ROM part when EA is high: WDMOD, PRE0, PRE1, and PRE2. That is, the register will reflect the mask programmed values. In the ROM part with EA high, these

bits are taken from mask coded bits and are not readable by the program. WDRUN is read only in the ROM part when EA is high and WDMOD is in the watchdog mode. When WDMOD is in the timer mode, WDRUN functions normally (see Figure 4).

The parameters written into WDMOD, PREO, PRE1, and PRE2 by the program are not applied directly to the watchdog timer subsystem. The watchdog timer subsystem is directly controlled by a second register which stores these bits. The transfer of these bits from the user register (WDMOD) to the second control register takes place when the watchdog is fed. This prevents random code execution from directly foiling the watchdog function. This does not affect the operation where these bits are taken from mask coded values.

OSCILLATOR CHARACTERISTICS


XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Block Diagram, page 701).

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals except the A/D stay active. the instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. An A/D conversion in progress will be aborted when idle mode is entered. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

80C550/83C550/87C550



Programmable Idle Modes

The programmable idle modes have been dispersed throughout the functional blocks. Each block has its own ability to be disabled. For example, if timer 0 is not commanded to be running (TR = 0), then the clock to the timer is disabled resulting in an idle mode power saving. An additional idle control bit has been added to the serial communications port.

A/D Operation in Idle Mode

When in the idle mode, the A/D converter will be disabled. However, the current through the Vref pins will be present and will not be reduced internally in either the idle or the power-down modes. It is the responsibility of the user to disconnect Vref to reduce power supply current.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. The power-down mode can be terminated by a Reset in the same way as in the 80C51. The control bits for the reduced power modes are in the special function register PCON.

DESIGN CONSIDERATIONS

At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when idle is terminated by reset, the instruction following the one that invokes idle should not be one that writes to a port pin or to external memory. Table 2 shows the state of I/O ports during low current operating modes.

Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

80C550/83C550/87C550

Encryption Table

The encryption table is a feature of the 83C550 and 87C550 that protects the code from being easily read by anyone other than the programmer. The encryption table is 32 bytes of code that are exclusive NORed with the program code data as it is read out. The first byte is XNORed with the first location read, the second with the second read, etc.

After the encryption table has been programmed, the user has to know its contents in order to correctly decode the program code data. The encryption table itself cannot be read out.

For the EPROM (87C550) part, the encryption table is programmed in the same manner as the program memory, but using the "Pgm Encryption Table" levels specified in Table 4. After the encryption table is

programmed, verification cycles will produce only encrypted information.

For the ROM part (83C550) the encryption table information is submitted with the ROM code as shown in Table 3.

Lock Bits

There are two lock bits on the 83C550 and 87C550 that, when set, prevent the program data memory from being read out or programmed further.

After the first lock bit is programmer, the external MOVC instruction is disabled, and for the 87C550, further programming of the code memory or the encryption table is disabled. The other lock bit can of course still be programmed. With only lock bit one programmed, the memory can still be read out for program verification. After the second lock bit is programmed, it is no longer

possible to read out (verify) the program memory.

To program the lock bits for the 87C550, repeat the programming sequence using the "Pgm Lock Bit" levels specified in Table 4. For the masked ROM 83C550 the lock bit information is submitted with the ROM code as shown in Table 3.

ROM Code Submission

When submitting a ROM code for the 83C550, the following must be specified:

- The 4k byte user ROM program.
- 2. The 32 byte ROM encryption key.
- 3. The ROM lock bits.
- The watchdog timer parameters.

This information can be submitted in an EPROM (2764) or hex file with the format specified in Table 3.

Table 3. ROM Code Submittal Requirements

ADDRESS	CONTENT	BIT(s)	COMMENT
0000H to 0FFFH	Data	7:0	User ROM data
1000H to 101FH	Key	7:0	ROM encryption key; FFH = no encryption
1020H	Lock	0	ROM lock bit 1
1020H	Lock	1	ROM lock bit 2 0 = enable security feature 1 = disable security feature
1030H	WMOD	0	Watchdog mode bit; 00H = timer mode 01H = watchdog mode
1031H	PRE2:0	2:0	Watchdog prescaler selection; 00H = divide by 12 x 64 07H = divide by 12 x 64 x 128 (see specification)
1032H	WD	7:0	Watchdog autoload value (see specification)

80C550/83C550/87C550

Electrical Deviations from Commercial Specifications for Extended Temperature Range

DC and AC parameters not included here are the same as in the commercial temperature range table.

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40^{\circ}\text{C}$ to +85°C, $V_{CC} = 5\text{V} \pm 10\%$ (87C550), $V_{CC} = 5\text{V} \pm 20\%$ (80/83C550), $V_{SS} = 0\text{V}$

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA		–0.5	0.2V _{CC} =0.15	V
V _{IL1}	Input low voltage to EA		0	0.2V _{CC} -0.35	V
V _{IH}	Input high voltage, except XTAL1, RST		0.2V _{CC} +1	V _{CC} +0.5	V
V _{iH1}	Input high voltage to XTAL1, RST		0.7V _{CC} +0.1	V _{CC} +0.5	٧
I _{IL}	Logical 0 input current, ports 2, 3	V _{IN} = 0.45V		-75	μА
I _{TL}	Logical 1-to-0 transition current, ports 2, 3	V _{IN} = 2.0V		-750	μА
lcc	Power supply current: Active mode Idle mode Power down mode	V _{CC} = 4.5–5.5V, Frequency range = 3.5 to 16MHz		35 6 50	mA mA μA

ADC DC ELECTRCIAL CHARACTERISTICS

 $AV_{CC} = 5V \pm 10\%$, $AV_{SS} = 0V$, $T_{amb} = -40$ °C to 85°C, unless otherwise specified

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
AV _{CC}	Analog supply	$AV_{CC} = V_{CC} \pm 0.2$	4.5	5.5	V
Vref	Analog reference; AVref+ AVref-		AV _{SS} - 0.2	AV _{CC} + 0.2	V
Alcc	Analog operating supply current	See note 1		3.0	mA
AVIN	Analog input voltage		AV _{SS} - 0.2	AV _{CC} + 0.2	V
A _{IC} , C _{IA}	Analog input capacitance			15	pF
t _{ADS}	Sampling time			8t _{CY}	
t _{ADC}	Conversion time			40t _{CY}	
Ae	Absolute voltage error			±1.5	LSB
ERA	Relative accuracy			±1	LSB
OSe	Offset error	See note 1		±10	mV
Ge	Gain error	See note 1		0.4	%
M _{CTC}	Channel-to-channel matching			±1	LSB
Ct	Crosstalk	0 – 100kHz		-60	dB
Rref	Resistance between AVref+ and AVref-		1.0	10.0	ΚΩ
AliD	Idle mode supply current	See note 4		50	μА
Al _{PD}	Power down supply current	See note 4		50	μА

NOTES:

- Conditions: Vref+ = 4.99712V, Vref- = 0V. Al_{CC} value does not include the resistor ladder current. For the 40-pin package, where the Vrefinputs are connected to AV_{CC} and AV_{SS}, the current Al_{CC} will be increased by the register ladder current and may exceed the maximum
 shown here.
- The resistor ladder network is not disconnected in the power-down or idle modes. Thus to conserve power, the user must remove AV_{CC} and Vref+.
- If the A/D function is not required, or if the A/D function is only needed periodically, AV_{CC} can be removed without affecting the operation of
 the digital circuitry. Contents of ADCON and ADAT are not guaranteed to be valid. Digital inputs P1.0 to P1.7 will not function normally. No
 digital outputs are present on these pins.

708

4. For this test, the Analog inputs must be at the supplies (either VDD or VSS).

80C550/83C550/87C550

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	-40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} pin to V _{SS} (87C550 only)	0 to +13.0	٧
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Input, output current on any two I/O pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section
- of this specification is not implied.

 This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$ (87C550), $V_{CC} = 5V \pm 20\%$ (80/83C550), $V_{SS} = 0V$

		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYPICAL1	MAX	UNIT
V _{IL}	Input low voltage, except EA7		-0.5		0.2V _{CC} -0.1	V
V _{IL1}	Input low voltage to EA ⁷		0		0.2V _{CC} -0.3	V
V _{IH}	Input high voltage, except XTAL1, RST7		0.2V _{CC} +0.9		V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST ⁷		0.7V _{CC}		V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 2, 3	$I_{OL} = 1.6 \text{mA}^2$			0.45	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN	$I_{OL} = 3.2 \text{mA}^2$			0.45	V
V _{OH}	Output high voltage, ports 2, 3, ALE, PSEN ³	I _{OH} = -60μA, I _{OH} = -25μA I _{OH} = -10μA	2.4 0.75V _{CC} 0.9V _{CC}			>>>
V _{OH1}	Output high voltage (port 0 in external bus mode)	I _{OH} = -800μA, I _{OH} = -300μA I _{OH} = -80μA	2.4 0.75V _{CC} 0.9V _{CC}			>>>
I _{IL}	Logical 0 input current, ports 1, 2, 37	V _{IN} = 0.45V			-50	μΑ
ITL	Logical 1-to-0 transition current, ports 1, 2, 37	See note 4			-650	μA
ILI	Input leakage current, port 0	V _{IN} = V _{IL} or V _{IH}			±10	μΑ
Icc	Power supply current (does not include Al _{CC}): ⁷ Active mode @ 16MHz ⁵ Idle mode @ 16MHz Power down mode	See note 6		11.5 1.3 3	25 5 50	mA mA μΑ
R _{RST}	Internal reset pull-down resistor		50		300	kΩ
CIO	Pin capacitance (I/O pins only)				10	рF

NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
 Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the address bits representations.
- address bits are stabilizing.
- 4. Pins of ports 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its
- maximum value when V_{IN} is approximately 2V.

 5. I_{CC}MAX at other frequencies is given by: Active mode; I_{CC}MAX = 1.43 × FREQ + 1.90: Idle mode; I_{CC}MAX = 0.14 × FREQ +2.31, where FREQ is the external oscillator frequency in MHz. I_{CC}MAX is given in mA. See Figure 12.
- See Figures 13 through 16 for I_{CC} test conditions.
- These values apply only to T_{amb} = 0°C to +70°C. For T_{amb} = -40°C to +85°C. See table on previous page.

80C550/83C550/87C550

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 10\% \ (87\text{C}550), \ V_{CC} = 5\text{V} \pm 20\% \ (80/83\text{C}550), \ V_{SS} = 0\text{V}^{1,\,2} + 10\% \ (87\text{C}550), \ V_{CC} = 5\text{V} \pm 20\% \ (80/83\text{C}550), \ V$

			16MHz	CLOCK	VARIABL		
SYMBOL FIGURE		PARAMETER	MIN MAX		MIN	MAX	UNIT
1/t _{CLCL}	5	Oscillator frequency: Speed Versions S8XC550 Exx			3.5	16	MHz
t _{LHLL}	5	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	5	Address valid to ALE low	7		t _{CLCL} -55		ns
t _{LLAX}	5	Address hold after ALE low	27		t _{CLCL} -35		ns
t _{LLIV}	5	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	5	ALE low to PSEN low	22		t _{CLCL} -40		ns
t _{PLPH}	5	PSEN pulse width	142		3t _{CLCL} -45		ns
t _{PLIV}	5	PSEN low to valid instruction in		82		3t _{CLCL} -105	ns
t _{PXIX}	5	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	5	Input instruction float after PSEN		37		t _{CLCL} -25	ns
t _{AVIV}	5	Address to valid instruction in		207		5t _{CLCL} -105	ns
t _{PLAZ}	5	PSEN low to address float		10		10	ns
Data Memo	ry	•				<u> </u>	.
t _{RLRH}	6,7	RD pulse width	275		6t _{CLCL} -100		ns
twlwh	6, 7	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	6, 7	RD low to valid data in		212		5t _{CLCL} -165	ns
t _{RHDX}	6, 7	Data hold after RD	0		0		ns
t _{RHDZ}	6, 7	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	6, 7	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	6, 7	Address to valid data in		397		9t _{CLCL} -165	ns
t _{LLWL}	6, 7	ALE low to RD or WR low	137	247	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	6, 7	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tovwx	6, 7	Data valid to WR transition	12	1	t _{CLCL} -50		ns
twhax	6, 7	Data hold after WR	12		t _{CLCL} -50		ns
t _{RLAZ}	6, 7	RD low to address float		0		0	ns
twhLH	6, 7	RD or WR high to ALE high	22	102	t _{CLCL} -40	t _{CLCL} +40	ns
External C	ock						
t _{CHCX}	9	High time	20		20		ns
t _{CLCX}	9	Low time	20		20		ns
t _{CLCH}	9	Rise time		20		20	ns
t _{CHCL}	9	Fall time		20		20	ns
Shift Regis	ter				•		
t _{XLXL}	8	Serial port clock cycle time	1.0		12t _{CLCL}		μs
tavxH	8	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
t _{XHQX}	8	Output data hold after clock rising edge	8		2t _{CLCL} -117		ns
t _{XHDX}	8	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	8	Clock rising edge to input data valid	1	492		10t _{CLCL} -133	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

80C550/83C550/87C550

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN


Q - Output data
R - RD signal
t - Time
V - Valid
W - WR signal


X – No longer a valid logic levelZ – Float

- Float


Examples: t_{AVLL} = Time for address valid to ALE low.


t_{LLPL} = Time for ALE low to PSEN low.







80C550/83C550/87C550






80C550/83C550/87C550










For tirring purposes, a port is no longer floating when a 100mV change from load voltage occurs, and begins to float when a 100mV change from the loaded $V_{OH}/V_{OL} \ge \pm 20$ mA.


Figure 11. Float Waveform




80C550/83C550/87C550









80C550/83C550/87C550

EPROM CHARACTERISTICS

The 87C550 is programmed by using a modified Ouick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C550 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an S87C550 manufactured by Philips.

Table 4 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 17 and 18. Figure 19 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 17. Note that the 87C550 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 2 and 3, as shown in Figure 17. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 1 and 2 specified in Table 4 are held at the 'Program Code Data' levels indicated in Table 4. The ALE/PROG is pulsed low 25 times as shown in Figure 18.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 2 and 3 as shown in Figure 19. The other pins are held at the 'Verify Code Data' levels indicated in Table 4. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P1.0 and P1.1 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 96H indicates S87C550

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 4, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 4. EPROM Programming Modes


MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P1.1	P1.0
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm security bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm security bit 2	1	0	0*	V _{PP}	1	1	0	0

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. V_{CC} = 5V±10% during programming and verification.
- ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

[™]Trademark phrase of Intel Corporation.

80C550/83C550/87C550



ALE/PROG:

0


10

10

10

10

Figure 18. PROG Waveform




80C550/83C550/87C550

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 20)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
Ipp	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs



8XC552/562 overview

8XC552 OVERVIEW

The 8XC552 is a stand-alone high-performance microcontroller designed for use in real-time applications such as instrumentation, industrial control, and automotive control applications such as engine management and transmission control. The device provides, in addition to the 80C51 standard functions, a number of dedicated hardware functions for these applications.

The 8XC552 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC552 uses the powerful instruction set of the 80C51. Additional special function registers are incorporated to control the on-chip peripherals. Three versions of the derivative exist although the generic term "8XC552" is used to refer to family members:

83C552: 8k bytes mask-programmable ROM, 256 bytes RAM

87C552: 8k bytes EPROM, 256 bytes RAM

80C552: ROMless version of the 83C552

The 8XC552 contains a nonvolatile 8k x 8 read-only program memory, a volatile 256 × 8 read/write data memory, five 8-bit I/O ports and one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a fifteen-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I2C bus), a "watchdog" timer, and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC552 can be expanded using standard TTL compatible memories and logic

The 8XC552 has two software selectable modes of reduced activity for further power reduction—Idle and Power-down. The idle mode freezes the CPU and resets Timer T2 and the ADC and PWM circuitry but allows the other timers, RAM, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to become inoperative.

83C562 OVERVIEW

The 83C562 has been derived from the 8XC552 with the following changes:

- The SIO1 (I²C) interface has been omitted.
- The output of port lines P1.6 and P1.7 have a standard configuration instead of open drain.
- The resolution of the A/D converter is decreased from 10 bits to 8 bits.
- The time of an A/D conversion has decreased from 50 machine cycles to 24 machine cycles.

All other functions, pinning and packaging are unchanged.

This chapter of the users' guide can be used for the 83C562 by omitting or changing the following:

- Disregard the description of SIO1 (I²C).
- The SFRs for the interface: S1ADR, S1DAT, S1STA, and S1CON are not implemented. The two SIO1 related flags ES1 in SFR IEN0 and PS1 in SFR IPO are also not implemented. These two flag locations are undefined after RESET. The interrupt vector for SIO1 is not used.
- Port lines P1.6 and P1.7 are not open drain but have the same standard configuration and electrical characteristics as P1.0-P1.5.
 Port lines P1.6 and P1.7 have alternative functions.
- The A/D converter has a resolution of 8 bits instead of 10 bits and consequently the two high-order bits 6 and 7 of SFR ADCON are not implemented. These two locations are undefined after RESET. The 8-bit result of an A/D conversion is present in SFR ADCH. The result can always be calculated from the formula:

$$256 \times \frac{V_{\text{IN}} - AV_{\text{ref-}}}{AV_{\text{ref+}} - AV_{\text{ref-}}}$$

The A/D conversion time is 24 machine cycles instead of 50 machine cycles, and the sampling time is 6 machine cycles instead of 8 machine cycles. The conversion time takes 3 machine cycles per bit.

 The serial I/O function SIO0 and its SFRs S0BUF and S0CON are renamed to SIO, SBUF, and SCON. The interrupt related flags ES0 and PS0 are renamed ES and PS. Interrupt source S0 is renamed S. The serial I/O function remains the same.

Differences From the 80C51

Program Memory

The 8XC552 contains 8k bytes of on-chip program memory which can be extended to 64k bytes with external memories (see Figure 1). When the EA pin is held high, the 8XC552 fetches instructions from internal ROM unless the address exceeds 1FFFH. Locations 2000H to FFFFH are fetched from external program memory. When the EA pin is held low, all instruction fetches are from external memory. ROM locations 0003H to 0073H are used by interrupt service routines.

Data Memory


The internal data memory is divided into 3 sections: the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128-byte special function register areas. The lower 128 bytes of RAM are directly and indirectly addressable. While RAM locations 128 to 255 and the special function register area share the same address space, they are accessed through different addressing modes. RAM locations 128 to 255 are only indirectly addressable, and the special function registers are only directly addressable. All other aspects of the internal RAM are identical to the 8051.

The stack may be located anywhere in the internal RAM by loading the 8-bit stack pointer. Stack depth is 256 bytes maximum.

Special Function Registers

The special function registers (directly addressable only) contain all of the 8XC552 registers except the program counter and the four register banks. Most of the 56 special function registers are used to control the on-chip peripheral hardware. Other registers include arithmetic registers (ACC, B, PSW), stack pointer (SP), and data pointer registers (DHP, DPL). Sixteen of the SFRs contain 128 directly addressable bit locations. Table 14 lists the 8XC552's special function registers.

The standard 80C51 SFRs are present and function identically in the 8XC552 except where noted in the following sections.



Timer T2

Timer T2 is a 16-bit timer consisting of two registers TMH2 (HIGH byte) and TML2 (LOW byte). The 16-bit timer/counter can be switched off or clocked via a prescaler from one of two sources: fosc/12 or an external signal. When Timer T2 is configured as a counter, the prescaler is clocked by an external signal on T2 (P1.4). A rising edge on T2 increments the prescaler, and the maximum repetition rate is one count per machine cycle (1MHz with a 12MHz oscillator).

The maximum repetition rate for Timer T2 is twice the maximum repetition rate for Timer 0 and Timer 1. T2 (P1.4) is sampled at S2P1 and again at S5P1 (i.e., twice per machine cycle). A rising edge is detected when T2 is LOW during one sample and HIGH during the next sample. To ensure that a rising edge is detected, the input signal must be LOW for at least 1/2 cycle and then HIGH for at least 1/2 cycle. If a rising edge is detected before the end of S2P1, the timer will be incremented during the following cycle; otherwise it will be incremented one cycle later. The prescaler

has a programmable division factor of 1, 2, 4, or 8 and is cleared if its division factor or input source is changed, or if the timer/counter is reset.

Timer T2 may be read "on the fly" but possesses no extra read latches, and software precautions may have to be taken to avoid misinterpretation in the event of an overflow from least to most significant byte while Timer T2 is being read. Timer T2 is not loadable and is reset by the RST signal or by a rising edge on the input signal RT2, if enabled. RT2 is enabled by setting bit T2ER (TM2CON.5).

When the least significant byte of the timer overflows or when a 16-bit overflow occurs, an interrupt request may be generated. Either or both of these overflows can be programmed to request an interrupt. In both cases, the interrupt vector will be the same. When the lower byte (TML2) overflows, flag T2B0 (TM2CON) is set and flag T20V (TM2IR) is set when TMH2 overflows. These flags are set one cycle after an overflow occurs. Note that when T20V is set, T2B0 will also be set. To enable the byte overflow

interrupt, bits ET2 (IEN1.7, enable overflow interrupt, see Figure 2) and T2IS0 (TM2CON.6, byte overflow interrupt select) must be set. Bit TWB0 (TM2CON.4) is the Timer T2 byte overflow flag.

To enable the 16-bit overflow interrupt, bits ET2 (IE1.7, enable overflow interrupt) and T2IS1 (TM2CON.7, 16-bit overflow interrupt select) must be set. Bit T2OV (TM2IR.7) is the Timer T2 16-bit overflow flag. All interrupt flags must be reset by software. To enable both byte and 16-bit overflow, T2ISO and T2IS1 must be set and two interrupt service routines are required. A test on the overflow flags indicates which routine must be executed. For each routine, only the corresponding overflow flag must be cleared.

Timer T2 may be reset by a rising edge on RT2 (P1.5) if the Timer T2 external reset enable bit (T2ER) in T2CON is set. This reset also clears the prescaler. In the idle mode, the timer/counter and prescaler are reset and halted. Timer T2 is controlled by the TM2CON special function register (see Figure 3).

Table 1 8XC552 Special Function Registers

Table 1.	8XC552 Special	Function	Regist	ers							
SYMBOL	DESCRIPTION	DIRECT ADDRESS	MSB	T ADDRE	SS, SYMI	BOL, OR A	ALTERNAT	IVE PORT	FUNCTIO	ON LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	EO	00Н
ADCH#	A/D converter high	C6H									xxxxxxxxB
ADCON#	Adc control	C5H	ADC.1	ADC.0	ADEX	ADCI	ADCS	AADR2	AADR1	AADRO	xx0000000B
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00Н
CTCON#	Capture control	EBH	CTN3	СТРЗ	CTN2	CTP2	CTN1	CTP1	CTN0	CTP0	00Н
CTH3# CTH2# CTH1# CTH0# CMH2# CMH1# CMH0# CTL2# CTL2# CTL1# CTL0# CML2# CML2# CML0#	Capture high 3 Capture high 2 Capture high 1 Capture high 0 Compare high 2 Compare high 1 Compare high 0 Capture low 3 Capture low 2 Capture low 1 Capture low 0 Compare low 2 Compare low 2 Compare low 1 Compare low 1 Compare low 0	CFH CEH CDH CCH CBH CAH CAH AFH AEH ACH ACH ABH AAH A9H									XXXXXXXB XXXXXXXB XXXXXXXB XXXXXXXB OOH OOH OOH XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXB OOH OOH
DPTR: DPH DPL	Data pointer (2 bytes) Data pointer high Data pointer low	83H 82H									00Н 00Н
			AF	ΑE	AD	AC	AB	AA	A 9	A 8	
IENO*#	Interrupt enable 0	A8H	EA	EAD	ES1	ES0	ET1	EX1	ET0	EX0	00Н
			EF	EE	ED	EC	EB	EA	E9	E8	1
IEN1*#	Interrupt enable 1	E8H	ET2	ECM2	ECM1	ECM0	ECT3	ECT2	ECT1	ECT0	00Н
			BF	BE	BD	BC	BB	BA	B9	B8	
IP0*#	Interrupt priority 0	B8H	_	PAD	PS1	PS0	PT1	PX1	PT0	PXO	x0000000B
			FF	FE	FD	FC	FB	FA	F9	F8	
IP1*#	Interrupt priority 1	F8H	PT2	PCM2	PCM1	PCM0	РСТ3	PCT2	PCT1	PCT0	00Н
P5#	Port 5	C4H	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	xxxxxxxxB
			C7	C6	C5	C4	СЗ	C2	C1	C0	
P4#	Port 4	C0H	CMT1	CMT0	CMSR5	CMSR4	CMSR3	CMSR2	CMSR1	CMSR0	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	Вон	RD	WR	T1	то	INT1	INTO	TXD	RXD	FFH
			A7	A 6	A 5	A4	A3	A 2	A 1	A0	
P2*	Port 2	AOH	A15	A14	A13	A12	A11	A 10	A 9	A8	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	SDA	SCL	RT2	T2	СТЗІ	CT2I	CT1I	CT0I	FFH
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	ADO	FFH
PCON#	Power control	87H	SMOD		-	WLE	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	ov	F1	Р	00H


SFRs are bit addressable. SFRs are modified from or added to the 80C51 SFRs.


Table 1. 8XC552 Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION MSB LSB					RESET VALUE		
PWMP# PWM1# PWM0#	PWM prescaler PWM register 1 PWM register 0	FEH FDH FCH									00H 00H
RTE#	Reset/toggle enable	EFH	TP47	TP46	RP45	RP44	RP43	RP42	RP41	RP40	00Н
SP	Stack pointer	81H									07H
S0BUF	Serial 0 data buffer	99H									xxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
S0CON*	Serial 0 control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00Н
S1ADR#	Serial 1 address	DBH			SLA	VE ADDR	ESS			GC	00Н
SIDAT#	Serial 1 data	DAH									00Н
S1STA#	Serial 1 status	D9H	SC4	SC3	SC2	SC1	SC0	0	0	0	F8H
			DF	DE	DD	DC	DB	DA	D9	D8	<u> </u>
SICON#*	Serial 1 control	D8H	CR2	ENS1	STA	ST0	SI	AA	CR1	CR0	00Н
STE#	Set enable	EEH	TG47	TG46	SP45	SP44	SP43	SP42	SP41	SP40	сон
TH1 TH0 TL1 TL0 TMH2# TML2#	Timer high 1 Timer high 0 Timer low 1 Timer low 0 Timer high 2 Timer low 2	8DH 8CH 8BH 8AH EDH ECH									00H 00H 00H 00H 00H 00H
TMOD	Timer mode	89H	GATE	C/T	M1	MO	GATE	c/T	M1	MO	00Н
			8F	8E	8D	8C	8B	8 A	89	88	
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO	00Н
TM2CON#	Timer 2 control	EAH	T2IS1	T2IS0	T2ER	T2B0	T2P1	T2P0	T2MS1	T2MS0	00Н
			CF	CE	CD	cc	СВ	CA	C9	C8	
TM2IR#	Timer 2 int flag reg	C8H	T20V	CMI2	CMI1	CMIO	СТІЗ	CTI2	CTI1	CTI0	00Н
T3#	Timer 3	FFH									00H

SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.





Timer T2 Extension: When a 12MHz oscillator is used, a 16-bit overflow on Timer T2 occurs every 65.5, 131, 262, or 524 ms, depending on the prescaler division ratio; i.e., the maximum cycle time is approximately 0.5 seconds. In applications where cycle times are greater than 0.5 seconds, it is necessary to extend Timer T2. This is achieved by selecting fosc/12 as the clock source (set T2MS0, reset T2MS1), setting the prescaler division ration to 1/8 (set T2P0, set T2P1), disabling the byte overflow interrupt (reset T2ISO) and enabling the 16-bit overflow interrupt (set T2IS1). The following software routine is written for a three-byte extension which gives a maximum cycle time of approximately 2400 hours.

OVINT:	PUSH PUSH INC	ACC PSW TIMEX1	;save accumulator ;save status ;increment first ;byte (low order)
			of extended timer
	MOV	A,TIMEX	(1
	JNZ	INTEX	jump to INTEX if
			;there is no
			;overflow

	INC	TIMEX2	;increment secon
	MOV	A,TIMEX	(2
	JNZ	INTEX	jump to INTEX if there is no overflow
	INC	TIMEX3	;increment third ;byte (high order)
ΓEX:	CLR	T2OV	reset interrupt;
	POP	PSW	restore status
	POP	ACC	;restore accumulator
	RETI		return from;interrupt


INT

Timer T2, Capture and Compare Logic:
Timer T2 is connected to four 16-bit capture
registers and three 16-bit compare registers.
A capture register may be used to capture
the contents of Timer T2 when a transition
occurs on its corresponding input pin. A
compare register may be used to set, reset,
or toggle port 4 output pins at certain
pre-programmable time intervals.

The combination of Timer T2 and the capture and compare logic is very powerful in applications involving rotating machinery, automotive injection systems, etc. Timer T2 and the capture and compare logic are shown in Figure 4.

Capture Logic: The four 16-bit capture registers that Timer T2 is connected to are: CT0, CT1, CT2, and CT3. These registers are loaded with the contents of Timer T2, and an interrupt is requested upon receipt of the input signals CT0I, CT1I, CT2I, or CT3I. These input signals are shared with port 1. The four interrupt flags are in the Timer T2 interrupt register (TM2IR special function register). If the capture facility is not required, these inputs can be regarded as additional external interrupt inputs.

Using the capture control register CTCON (see Figure 5), these inputs may capture on a rising edge, a falling edge, or on either a rising or falling edge. The inputs are sampled during S1P1 of each cycle. When a selected edge is detected, the contents of Timer T2 are captured at the end of the cycle.



Measuring Time Intervals Using Capture Registers: When a recurring external event is represented in the form of rising or falling edges on one of the four capture pins, the time between two events can be measured using Timer T2 and a capture register. When an event occurs, the contents of Timer T2 are copied into the relevant capture register and an interrupt request is generated. The interrupt service routine may then compute the interval time if it knows the previous contents of Timer T2 when the last event occurred. With a 12MHz oscillator, Timer T2 can be programmed to overflow every 524ms. When event interval times are shorter than this, computing the interval time is simple, and the interrupt service routine is short. For longer interval times, the Timer T2 extension routine may be used.

Compare Logic: Each time Timer T2 is incremented, the contents of the three 16-bit compare registers CM0, CM1, and CM2 are compared with the new counter value of

Timer T2. When a match is found, the corresponding interrupt flag in TM2IR is set at the end of the following cycle. When a match with CM0 occurs, the controller sets bits 0-5 of port 4 if the corresponding bits of the set enable register STE are at logic 1.

When a match with CM1 occurs, the controller resets bits 0-5 of port 4 if the corresponding bits of the reset/toggle enable register RTE are at logic 1 (see Figure 6 for RTE register function). If RTE is "0", then P4.n is not affected by a match between CM1 or CM2 and Timer 2. When a match with CM2 occurs, the controller "toggles" bits 6 and 7 of port 4 if the corresponding bits of the RTE are at logic 1. The port latches of bits 6 and 7 are not toggled. Two additional flip-flops store the last operation, and it is these flip-flops that are toggled.

Thus, if the current operation is "set," the next operation will be "reset" even if the port latch is reset by software before the "reset" operation occurs. The first "toggle" after a

chip RESET will set the port latch. The contents of these two flip-flops can be read at STE.6 and STE.7 (corresponding to P4.6 and P4.7, respectively). Bits STE.6 and STE.7 are read only (see Figure 7 for STE register function). A logic 1 indicates that the next toggle will set the port latch; a logic 0 indicates that the next toggle will reset the port latch. CM0, CM1, and CM2 are reset by the RST signal.

The modified port latch information appears at the port pin during SSP1 of the cycle following the cycle in which a match occurred. If the port is modified by software, the outputs change during S1P1 of the following cycle. Each port 4 bit can be set or reset by software at any time. A hardware modification resulting from a comparator match takes precedence over a software modification in the same cycle. When the comparator results require a "set" and a "reset" at the same time, the port latch will be reset.

8XC552/562 overview

Timer T2 Interrupt Flag Register TM2IR: Eight of the nine Timer T2 interrupt flags are located in special function register TM2IR (see Figure 8). The ninth flag is TM2CON.4.


The CT0I and CT1I flags are set during S4 of the cycle in which the contents of Timer T2 are captured. CT0I is scanned by the interrupt logic during S2, and CT1I is scanned during S3. CT2I and CT3I are set during S6 and are scanned during S4 and S5. The associated interrupt requests are recognized during the following cycle. If these


flags are polled, a transition at CT0I or CT1I will be recognized one cycle before a transition on CT2I or CT3I since registers are read during S5. The CMI0, CMI1, and CMI2 flags are set during S6 of the cycle following a match. CMI0 is scanned by the interrupt logic during S2; CMI1 and CMI2 are scanned during S3 and S4. A match will be recognized by the interrupt logic (or by polling the flags) two cycles after the match takes place.


The 16-bit overflow flag (T2OV) and the byte


overflow flag (T2BO) are set during S6 of the cycle in which the overflow occurs. These flags are recognized by the interrupt logic during the next cycle.

Special function register IP1 (Figure 8) is used to determine the Timer T2 interrupt priority. Setting a bit high gives that function a high priority, and setting a bit low gives the function a low priority. The functions controlled by the various bits of the IP1 register are shown in Figure 8.









Timer T3, The Watchdog Timer

In addition to Timer T2 and the standard timers, a watchdog timer is also incorporated on the 8XC552. The purpose of a watchdog timer is to reset the microcontroller if it enters erroneous processor states (possibly caused by electrical noise or RFI) within a reasonable period of time. An analogy is the "dead man's handle" in railway locomotives. When enabled, the watchdog circuitry will generate a system reset if the user program fails to reload the watchdog timer within a specified length of time known as the "watchdog interval."

Watchdog Circuit Description: The watchdog timer (Timer T3) consists of an 8-bit timer with an 11-bit prescaler as shown in Figure 9. The prescaler is fed with a signal whose frequency is 1/12 the oscillator frequency (1MHz with a 12MHz oscillator). The 8-bit timer is incremented every "t" seconds, where:


t = 12 × 2048 × 1/fosc (= 1.5ms at fosc = 16MHz; = 1ms at fosc = 24MHz) If the 8-bit timer overflows, a short internal reset pulse is generated which will reset the 8XC552. A short output reset pulse is also generated at the RST pin. This short output pulse (3 machine cycles) may be destroyed if the RST pin is connected to a capacitor. This would not, however, affect the internal reset operation.

Watchdog operation is activated when external pin \overline{EW} is tied low. When \overline{EW} is tied low, it is impossible to disable the watchdog operation by software.

How to Operate the Watchdog Timer: The watchdog timer has to be reloaded within periods that are shorter than the programmed watchdog interval; otherwise the watchdog timer will overflow and a system reset will be generated. The user program must therefore continually execute sections of code which reload the watchdog timer. The period of time elapsed between execution of these sections of code must never exceed the watchdog interval. When using a 16MHz oscillator, the watchdog interval is programmable between 1.5ms and 392ms. When using a 24MHz oscillator, the watchdog interval is

programmable between 1ms and 255ms. In order to prepare software for watchdog operation, a programmer should first determine how long his system can sustain an erroneous processor state. The result will be the maximum watchdog interval. As the maximum watchdog interval becomes shorter, it becomes more difficult for the programmer to ensure that the user program always reloads the watchdog timer within the watchdog interval, and thus it becomes more difficult to implement watchdog operation.

The programmer must now partition the software in such a way that reloading of the watchdog is carried out in accordance with the above requirements. The programmer must determine the execution times of all software modules. The effect of possible conditional branches, subroutines, external and internal interrupts must all be taken into account. Since it may be very difficult to evaluate the execution times of some sections of code, the programmer should use worst case estimations. In any event, the programmer must make sure that the watchdog is not activated during normal operation.



The watchdog timer is reloaded in two stages in order to prevent erroneous software from reloading the watchdog. First PCON.4 (WLE) must be set. The T3 may be loaded. When T3 is loaded, PCON.4 (WLE) is automatically reset. T3 cannot be loaded if PCON.4 (WLE) is reset. Reload code may be put in a subroutine as it is called frequently. Since Timer T3 is an up-counter, a reload value of 00H gives the maximum watchdog interval (510ms with a 12MHz oscillator), and a reload value of 0FFH gives the minimum watchdog interval (2ms with a 12MHz oscillator).

In the idle mode, the watchdog circuitry remains active. When watchdog operation is implemented, the power-down mode cannot be used since both states are contradictory. Thus, when watchdog operation is enabled by tying external pin EW low, it is impossible to enter the power-down mode, and an attempt to set the power-down bit (PCON.1) will have no effect. PCON.1 will remain at logic 0.

During the early stages of software development/debugging, the watchdog may be disabled by tying the EW pin high. At a later stage, EW may be tied low to complete the debugging process.

Watchdog Software Example: The following example shows how watchdog operation might be handled in a user program.

;at the program start:

Т3	EQU	0FFH	;address of ;watchdog ;timer T3
PCON	EQU	087H	;address of ;PCON SFR
WATCH-INTV	EQU	156	;watchdog ;interval ;(e.g., 2x100ms)

;to be inserted at each watchdog reload ;location within the user program:

LCALL WATCHDOG

;watchdog service routine:

WATCHDOG: ORL PCON,#10H ;set ;condition ;flag (PCON.4) MOV T3,WATCH-INV ;load T3 ;with ;watchdog ;interval

RET

If it is possible for this subroutine to be called in an erroneous state, then the condition flag WLE should be set at different parts of the main program.

Serial I/O

The 8XC552 is equipped with two independent serial ports: SIO0 and SIO1. SIO0 is a full duplex UART port and is identical to the 80C51 serial port. SIO1 accommodates the I²C bus.

SIO0: SIO0 is a full duplex serial I/O port identical to that on the 80C51. Its operation is the same, including the use of timer 1 as a baud rate generator.

SIO1, I2C Serial I/O: The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Bidirectional data transfer between masters and slaves
- Multimaster bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I²C bus may be used for test and diagnostic purposes

The output latches of P1.6 and P1.7 must be set to logic 1 in order to enable SIO1.

The 8XC552 on-chip I²C logic provides a serial interface that meets the I²C bus specification and supports all transfer modes (other than the low-speed mode) from and to the I²C bus. The SIO1 logic handles bytes transfer autonomously. It also keeps track of serial transfers, and a status register (S1STA) reflects the status of SIO1 and the I²C bus.

8XC552/562 overview

80C51 Family Derivatives

The CPU interfaces to the I²C logic via the following four special function registers: S1CON (SIO1 control register), S1STA (SIO1 status register), S1DAT (SIO1 data register), and S1ADR (SIO1 slave address register). The SIO1 logic interfaces to the external I²C bus via two port 1 pins: P1.6/SCL (serial clock line) and P1.7/SDA (serial data line).

A typical I²C bus configuration is shown in Figure 10, and Figure 11 shows how a data transfer is accomplished on the bus. Depending on the state of the direction bit (R/W), two types of data transfers are possible on the I²C bus:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- 2. Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows the data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the I²C bus will not be released.

Modes of Operation: The on-chip SIO1 logic may operate in the following four modes:

1. Master Transmitter Mode:

Serial data output through P1.7/SDA while P1.6/SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and we say that a "W" is transmitted. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP

conditions are output to indicate the beginning and the end of a serial transfer.

2. Master Receiver Mode:

The first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case the data direction bit (P/W) will be logic 1, and we say that an "R" is transmitted. Thus the first byte transmitted is SLA+R. Serial data is received via P1.7/SDA while P1.6/SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

3. Slave Receiver Mode:

Serial data and the serial clock are received through P1.7/SDA and P1.6/SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.

4. Slave Transmitter Mode:

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via P1.7/SDA while the serial clock is input through P1.6/SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

In a given application, SIO1 may operate as a master and as a slave. In the slave mode, the SIO1 hardware looks for its own slave address and the general call address. If one of these addresses is detected, an interrupt is requested. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action is not interrupted. If bus arbitration is lost in the master mode, SIO1 switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

SIO1 Implementation and Operation:

Figure 12 shows how the on-chip I²C bus interface is implemented, and the following text describes the individual blocks.

Input Filters and Output Stages

The input filters have I²C compatible input levels. If the input voltage is less than 1.5V, the input logic level is interpreted as 0; if the input voltage is greater than 3.0V, the input logic level is interpreted as 1. Input signals are synchronized with the internal clock (fosc/4), and spikes shorter than three oscillator periods are filtered out.

The output stages consist of open drain transistors that can sink 3mA at $V_{OUT} < 0.4V$. These open drain outputs do not have clamping diodes to V_{DD} . Thus, if the device is connected to the I^2C bus and V_{DD} is switched off, the I^2C bus is not affected.

Address Register, S1ADR


This 8-bit special function register may be loaded with the 7-bit slave address (7 most significant bits) to which SIO1 will respond when programmed as a slave transmitter or receiver. The LSB (GC) is used to enable general call address (00H) recognition.


Comparator


The comparator compares the received 7-bit slave address with its own slave address (7 most significant bits in S1ADR). It also compares the first received 8-bit byte with the general call address (00H). If an equality is found, the appropriate status bits are set and an interrupt is requested.


Shift Register, S1DAT

This 8-bit special function register contains a byte of serial data to be transmitted or a byte which has just been received. Data in S1DAT is always shifted from right to left; the first bit to be transmitted is the MSB (bit 7) and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.










- 1. Another device transmits identical serial data.
- Another device overrules a logic 1 (dotted line) transmitted by SIO1 (master) by pulling the SDA line low. Arbitration is lost, and SIO1 enters the slave receiver mode.
- SIO1 is in the stave receiver mode but still generates clock pulses until the current byte has been transmitted, SIO1 will not generate clock pulses for the next byte. Data on SDA originates from the new master once it has won arbitration.

Figure 13. Arbitration Procedure



- Another service pulls the SCL line low before the SIO1 "mark" duration is complete. The serial clock generator is immediately reset and commences with the "space" duration by pulling SCL low.
- Another device still pulls the SCL line low after SIO1 releases SCL. The serial clock generator is forced into the wait state until the SCL line is released.
- 3. The SCL line is released, and the serial clock generator commences with the mark duration.

Figure 14. Serial Clock Synchronization

Arbitration and Synchronization Logic

In the master transmitter mode, the arbitration logic checks that every transmitted logic 1 actually appears as a logic 1 on the 12°C bus. If another device on the bus overrules a logic 1 and pulls the SDA line low, arbitration is lost, and SIO1 immediately changes from master transmitter to slave receiver. SIO1 will continue to output clock pulses (on SCL) until transmission of the current serial byte is complete.

Arbitration may also be lost in the master receiver mode. Loss of arbitration in this mode can only occur while SIO1 is returning a "not acknowledge: (logic 1) to the bus. Arbitration is lost when another device on the bus pulls this signal LOW. Since this can occur only at the end of a serial byte, SIO1 generates no further clock pulses. Figure 13 shows the arbitration procedure.

The synchronization logic will synchronize the serial clock generator with the clock pulses on the SCL line from another device. If two or more master devices generate clock pulses, the "mark" duration is determined by the device that generates the shortest "marks," and the "space" duration is determined by the device that generates the longest "spaces." Figure 14 shows the synchronization procedure.

A slave may stretch the space duration to slow down the bus master. The space duration may also be stretched for handshaking purposes. This can be done after each bit or after a complete byte transfer. SIO1 will stretch the SCL space duration after a byte has been transmitted or received and the acknowledge bit has been transferred. The serial interrupt flag (SI) is set, and the stretching continues until the serial interrupt flag is cleared.

Serial Clock Generator

This programmable clock pulse generator provides the SCL clock pulses when SIO1 is in the master transmitter or master receiver mode. It is switched off when SIO1 is in a slave mode. The programmable output clock frequencies are: fosc/120, fosc/9600, and the Timer 1 overflow rate divided by eight. The output clock pulses have a 50% duty cycle unless the clock generator is synchronized with other SCL clock sources as described above

Timing and Control

The timing and control logic generates the timing and control signals for serial byte handling. This logic block provides the shift pulses for S1DAT, enables the comparator,

generates and detects start and stop conditions, receives and transmits acknowledge bits, controls the master and slave modes, contains interrupt request logic, and monitors the I²C bus status.

Control Register, S1CON

This 7-bit special function register is used by the microcontroller to control the following SIO1 functions: start and restart of a serial transfer, termination of a serial transfer, bit rate, address recognition, and acknowledgment.

Status Decoder and Status Register

The status decoder takes all of the internal status bits and compresses them into a 5-bit code. This code is unique for each I2C bus status. The 5-bit code may be used to generate vector addresses for fast processing of the various service routines. Each service routine processes a particular bus status. There are 26 possible bus states if all four modes of SIO1 are used. The 5-bit status code is latched into the five most significant bits of the status register when the serial interrupt flag is set (by hardware) and remains stable until the interrupt flag is cleared by software. The three least significant bits of the status register are always zero. If the status code is used as a vector to service routines, then the routines are displaced by eight address locations. Eight bytes of code is sufficient for most of the service routines (see the software example in this section).

The Four SIO1 Special Function Registers: The microcontroller interfaces to SIO1 via four special function registers. These four SFRs (S1ADR, S1DAT, S1CON, and S1STA) are described individually in the following sections.


The Address Register, S1ADR: The CPU can read from and write to this 8-bit, directly addressable SFR. S1ADR is not affected by the SIO1 hardware. The contents of this register are irrelevant when SIO1 is in a master mode. In the slave modes, the seven most significant bits must be loaded with the microcontroller's own slave address, and, if the least significant bit is set, the general call address (00H) is recognized; otherwise it is ignored.



The most significant bit corresponds to the first bit received from the I²C bus after a start

condition. A logic 1 in S1ADR corresponds to a high level on the I²C bus, and a logic 0 corresponds to a low level on the bus.

The Data Register, S1DAT: S1DAT contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from and write to this 8-bit, directly addressable SFR while it is not in the process of shifting a byte. This occurs when SIO1 is in a defined state and the serial interrupt flag is set. Data in S1DAT remains stable as long as SI is set. Data in S1DAT is always shifted from right to left: the first bit to be transmitted is the MSB (bit 7), and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.




SD7 - SD0:

Eight bits to be transmitted or just received. A logic 1 in S1DAT corresponds to a high level on the I²C bus, and a logic 0 corresponds to a low level on the bus. Serial data shifts through S1DAT from right to left. Figure 15 shows how data in S1DAT is serially transferred to and from the SDA line.

S1DAT and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the SIO1 hardware and cannot be accessed by the CPU. Serial data is shifted through the ACK flag into S1DAT on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into S1DAT, the serial data is available in S1DAT, and the acknowledge bit is returned by the control logic during the ninth clock pulse. Serial data is shifted out from S1DAT via a buffer (BSD7) on the falling edges of clock pulses on the SCL line.

When the CPU writes to S1DAT, BSD7 is loaded with the content of S1DAT.7, which is the first bit to be transmitted to the SDA line (see Figure 16). After nine serial clock pulses, the eight bits in S1DAT will have been transmitted to the SDA line, and the acknowledge bit will be present in ACK. Note that the eight transmitted bits are shifted back into S1DAT.



The Control Register, S1CON: The CPU can read from and write to this 8-bit, directly addressable SFR. Two bits are affected by the SIO1 hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the I²C bus. The STO bit is also cleared when ENS1 = "0".

	7	6	5	4	3	2	1	0	
S1CON (D8H)	CR2	ENS1	STA	STO	SI	AA	CR1	CRO	l

ENS1, the SIO1 Enable Bit

ENS1 = "0": When ENS1 is "0", the SDA and SCL outputs are in a high impedance state. SDA and SCL input signals are ignored, SIO1 is in the "not addressed" slave state, and the STO bit in S1CON is forced to "0". No other bits are affected. P1.6 and P1.7 may be used as open drain I/O ports.

ENS1 = "1": When ENS1 is "1", SIO1 is enabled. The P1.6 and P1.7 port latches must be set to logic 1.

ENS1 should not be used to temporarily release SIO1 from the I2C bus since, when ENS1 is reset, the I2C bus status is lost. The AA flag should be used instead (see description of the AA flag in the following toyt).

In the following text, it is assumed that ENS1 = "1".

STA, the START Flag

STA = "1": When the STA bit is set to enter a master mode, the SIO1 hardware checks the status of the I2C bus and generates a START condition if the bus is free. If the bus is not free, then SIO1 waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal serial clock generator.

If STA is set while SIO1 is already in a master mode and one or more bytes are transmitted or received, SIO1 transmits a repeated START condition. STA may be set at any time. STA may also be set when SIO1 is an addressed slave

STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.

STO, the STOP Flag

STO = "1": When the STO bit is set while SIO1 is in a master mode, a STOP condition is transmitted to the I²C bus. When the STOP condition is detected on the bus, the SIO1 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from an error condition. In this case, no STOP condition is transmitted to the I²C bus. However, the SIO1 hardware behaves as if a STOP condition has been received and switches to the defined "not addressed" slave receiver mode. The STO flag is automatically cleared by hardware.

If the STA and STO bits are both set, the a STOP condition is transmitted to the I²C bus if SIO1 is in a master mode (in a slave mode, SIO1 generates an internal STOP condition which is not transmitted). SIO1 then transmits a START condition.

STO = "0": When the STO bit is reset, no STOP condition will be generated.

SI, the Serial Interrupt Flag

SI = "1": When the SI flag is set, then, if the EA and ES1 (interrupt enable register) bits are also set, a serial interrupt is requested. SI is set by hardware when one of 25 of the 26 possible SIO1 states is entered. The only state that does not cause SI to be set is state F8H, which indicates that no relevant state information is available.

While SI is set, the low period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A high level on the SCL line is unaffected by the serial interrupt flag. SI must be reset by software.

SI = "0": When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.

AA, the Assert Acknowledge Flag

AA = "1": If the AA flag is set, an acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- The "own slave address" has been received
- The general call address has been received while the general call bit (GC) in S1ADR is set
- A data byte has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

AA = "0": if the AA flag is reset, a not acknowledge (high level to SDA) will be returned during the acknowledge clock pulse on SCL when:

- A data has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

When WIO1 is in the addressed slave transmitter mode, state C8H will be entered after the last serial is transmitted (see Figure 20). When SI is cleared, SIO1 leaves state C8H, enters the not addressed slave receiver mode, and the SDA line remains at a high level. In state C8H, the AA flag can be set again for future address recognition.

When SIO1 is in the not addressed slave mode, its own slave address and the general call address are ignored. Consequently, no acknowledge is returned, and a serial interrupt is not requested. Thus, SIO1 can be temporarily released from the I²C bus while the bus status is monitored. While SIO1 is released from the bus, START and STOP conditions are detected, and serial data is shifted in. Address recognition can be

8XC552/562 overview

resumed at any time by setting the AA flag. If the AA flag is set when the part's own slave address or the general call address has been partly received, the address will be recognized at the end of the byte transmission.

CR0, CR1, and CR2, the Clock Rate Bits

These three bits determine the serial clock frequency when SIO1 is in a master mode. The various serial rates are shown in Table 2.

A 12.5kHz bit rate may be used by devices that interface to the I²C bus via standard I/O port lines which are software driven and slow. 100kHz is usually the maximum bit rate and can be derived from a 16MHz, 12MHz, or a 6MHz oscillator. A variable bit rate (0.5kHz to 62.5kHz) may also be used if Timer 1 is not required for any other purpose while SIO1 is in a master mode.

The frequencies shown in Table 2 are unimportant when SIO1 is in a slave mode. In the slave modes, SIO1 will automatically synchronize with any clock frequency up to 100kHz.

The Status Register, S1STA: S1STA is an 8-bit read-only special function register. The three least significant bits are always zero. The five most significant bits contain the status code. There are 26 possible status codes. When S1STA contains F8H, no relevant state information is available and no serial interrupt is requested. All other S1STA values correspond to defined SIO1 states. When each of these states is entered, a serial interrupt is requested (SI = "1"). A valid status code is present in S1STA one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software.

More Information on SIO1 Operating Modes: The four operating modes are:

- Master Transmitter
- Master Receiver
- Slave Receiver
- Slave Transmitter

Data transfers in each mode of operation are shown in Figures 17–37. These figures contain the following abbreviations:

Explanation
Start condition
7-bit slave address
Read bit (high level at SDA)
Write bit (low level at SDA)
Acknowledge bit (low level at
SDA)
Not acknowledge bit (high
level at SDA)
8-bit data byte
Stop condition

In Figures 17-37, circles are used to indicate when the serial interrupt flag is set. The numbers in the circles show the status code held in the S1STA register. At these points, a service routine must be executed to continue or complete the serial transfer. These service routines are not critical since the serial transfer is suspended until the serial interrupt flag is cleared by software.

When a serial interrupt routine is entered, the status code in S1STA is used to branch to the appropriate service routine. For each status code, the required software action and details of the following serial transfer are given in Tables 15-18.

Master Transmitter Mode: In the master transmitter mode, a number of data bytes are transmitted to a slave receiver (see Figure 17). Before the master transmitter

mode can be entered, S1CON must be initialized as follows:



CR0, CR1, and CR2 define the serial bit rate. ENS1 must be set to logic 1 to enable SIO1. If the AA bit is reset, SIO1 will not acknowledge its own slave address or the general call address in the event of another device becoming master of the bus. In other words, if AA is reset, SIO0 cannot enter a slave mode. STA, STO, and SI must be reset.

The master transmitter mode may now be entered by setting the STA bit using the SETB instruction. The SIO1 logic will now test the I²C bus and generate a start condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (S1STA) will be O8H. This status code must be used to vector to an interrupt service routine that loads S1DAT with the slave address and the data direction bit (SLA+W). The SI bit in S1CON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in S1STA are possible. There are 18H, 20H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 3. After a repeated start condition (state 10H). SIO1 may switch to the master receiver mode by loading S1DAT with SLA+R).








Table 2. Serial Clock Rates

			BIT FRE	QUENCY (kHz	AT fosc	
CR2	CR1	CR0	6MHz	12MHz	16MHz	fosc DIVIDED BY
0	0	0	23	47	63	256
0	0	1	27	54	71	224
0	1	0	31	63	83	192
0	1	1	37	75	100	160
1	0	0	6.25	12.5	17	960
1	0	1	50	100	_	120
1 1	1	0	100	_	_	60
1	1	1	0.25 < 62.5	0.5 < 62.5	0.67 < 56	$96 \times (256 - \text{reload value Timer 1})$ (Reload value range: $0 - 254$ in mode 2)









Master Receiver Mode: In the master receiver mode, a number of data bytes are received from a slave transmitter (see Figure 18). The transfer is initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load S1DAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in S1CON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in S1STA are possible. These are 40H, 48H, or 38H for the master mode and also 68H, 78H, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 4. ENS1, CR1, and CR0 are not affected by the serial transfer and are not referred to in Table 4. After a repeated start condition (state 10H), SIO1 may switch to the master transmitter mode by loading S1DAT with SLA+W.

Slave Receiver Mode: In the slave receiver mode, a number of data bytes are received from a master transmitter (see Figure 19). To initiate the slave receiver mode, S1ADR and S1CON must be loaded as follows:



The upper 7 bits are the address to which SIO1 will respond when addressed by a master. If the LSB (GC) is set, SIO1 will respond to the general call address (00H); otherwise it ignores the general call address.



CR0, CR1, and CR12 do not affect SIO1 in the slave mode. ENS1 must be set to logic 1 to enable SIO1. The AA bit must be set to enable SIO1 to acknowledge its own slave address or the general call address. STA, STO, and SI must be reset. When S1ADR and S1CON have been initialized, SIO1 waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for SIO1 to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (I) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 5. The slave receiver mode may also be entered if arbitration is lost while SIO1 is in the master mode (see status 68H and 78H).

If the AA bit is reset during a transfer, SIO1 will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, SIO1 does not respond to its own slave address or a general call address. However, the I²C bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO1 from the I²C bus.

Table 3. Master Transmitter Mode

STATUS	STATUS OF THE	APPLICATION SOFTWARE RESPONSE				E	
CODE	I ² C BUS AND	TO/FROM S1DAT		TO S1	CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE		STA	STO	SI	AA	1
08H	A START condition has been transmitted	Load SLA+W	×	0	0	x	SLA+W will be transmitted; ACK bit will be received
10H	A repeated START condition has been transmitted	Load SLA+W or Load SLA+R	×	0	0	X	As above SLA+W will be transmitted; SIO1 will be switched to MST/REC mode
18H	SLA+W has been transmitted; ACK has been received	Load data byte or no S1DAT action or no S1DAT action or no S1DAT action	0 1 0 1	0 0 1 1	0 0 0	X X X	Data byte will be transmitted; ACK bit will be received Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
20H	SLA+W has been transmitted; NOT ACK has been received	Load data byte or no S1DAT action or no S1DAT action or no S1DAT action	0 1 0	0 0 1	0 0 0	X X X	Data byte will be transmitted; ACK bit will be received Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
28H	Data byte in S1DAT has been transmitted; ACK has been received	Load data byte or no S1DAT action or no S1DAT action or no S1DAT action	0 1 0 1	0 0 1 1	0 0 0	X X X	Data byte will be transmitted; ACK bit will be received Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
30H	Data byte in S1DAT has been transmitted; NOT ACK has been received	Load data byte or no S1DAT action or no S1DAT action or no S1DAT action	0 1 0 1	0 0 1 1	0 0 0	X X X	Data byte will be transmitted; ACK bit will be received Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
38H	Arbitration lost in SLA+R/W or Data bytes	No S1DAT action or No S1DAT action	0	0	0	x x	I ² C bus will be released; not addressed slave will be entered A START condition will be transmitted when the bus becomes free

8XC552/562 overview

Table 4. Master Receiver Mode

STATUS	STATUS OF THE	APPLICATION S	OFTWA	RE RE	SPONS	E	
CODE	I ² C BUS AND	TO/FROM S1DAT		TO S	1CON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE		STA	STO	Si	AA	
08H	A START condition has been transmitted	Load SLA+R	х	0	0	х	SLA+R will be transmitted; ACK bit will be received
10H	A repeated START condition has been transmitted	Load SLA+R or Load SLA+W	X	0	0	X	As above SLA+W will be transmitted; SIO1 will be switched to MST/TRX mode
38H	Arbitration lost in	No S1DAT action or	0	0	0	х	I ² C bus will be released; SIO1 will enter a slave mode
	NOT ACK BIT	No S1DAT action	1	0	0	×	A START condition will be transmitted when the bus becomes free
40H	SLA+R has been transmitted; ACK has	No S1DAT action or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned
	been received	no S1DAT action	0	0	0	1	Data byte will be received; ACK bit will be returned
48H	SLA+R has been transmitted: NOT ACK	No S1DAT action or	1	0	0	х	Repeated START condition will be transmitted
	has been received	no S1DAT action or	0	1	0	х	STOP condition will be transmitted;
		no S1DAT action	1	1	0	x	STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset
50H	Data byte has been received; ACK has been	Read data byte or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned
	returned	read data byte	0	0	0	1	Data byte will be received; ACK bit will be returned
58H	Data byte has been received; NOT ACK has	Read data byte or	1	0	0	х	Repeated START condition will be transmitted
	been returned	read data byte or	0	1	0	х	STOP condition will be transmitted;
		read data byte	1	1	0	×	STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset

Table 5. Slave Receiver Mode

STATUS	Stave Receiver	APPLICATION S	OFTW	DE DE	SDONS		
CODE	I ² C BUS AND	TO/FROM S1DAT			ICON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE	TON HOM STDAT	STA	зто	SI	AA	NEXT ACTION TAKEN DI CICI TIANDWANE
60H	Own SLA+W has	No S1DAT action or	X	0	0	0	Data byte will be received and NOT ACK will be
	been received; ACK has been returned	no S1DAT action	×	0	0	1	returned Data byte will be received and ACK will be returned
68H	Arbitration lost in	No S1DAT action or	×	0	0	0	Data byte will be received and NOT ACK will be
	SLA+R/W as master; Own SLA+W has been received, ACK returned	no S1DAT action	×	0	0	1	returned Data byte will be received and ACK will be returned
70H	General call address (00H) has been	No S1DAT action or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	received; ACK has been returned	no S1DAT action	x	0	0	1	Data byte will be received and ACK will be returned
78H	Arbitration lost in SLA+R/W as master;	No S1DAT action or	x	0	0	0	Data byte will be received and NOT ACK will be returned
	General call address has been received, ACK has been returned	no S1DAT action	×	0	0	1	Data byte will be received and ACK will be returned
80H	Previously addressed with own SLV	Read data byte or	Х	0	0	0	Data byte will be received and NOT ACK will be returned
	address; DATA has been received; ACK has been returned	read data byte	×	0	0	1	Data byte will be received and ACK will be returned
88H	Previously addressed with own SLA; DATA	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	byte has been received; NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		read data byte or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
90H	Previously addressed with General Call;	Read data byte or	X	0	0	0	Data byte will be received and NOT ACK will be returned
	DATA byte has been received; ACK has been returned	read data byte	×	0	0	1	Data byte will be received and ACK will be returned
98H	Previously addressed with General Call;	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	DATA byte has been received; NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be
	has been returned	read data byte or	1	0	0	0	recognized if S1ADR.0 = logic 1 Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

Table 5. Slave Receiver Mode (Continued)

STATUS	STATUS OF THE	APPLICATION S	APPLICATION SOFTWARE RESPONSE				
CODE	I ² C BUS AND	TO/FROM S1DAT		TO S1CON			NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE		STA	STA STO SI AA		AA	
АОН	A STOP condition or repeated START	Read data byte or	0	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address
	condition has been received while still addressed as	read data byte or	0	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
	SLV/REC or SLV/TRX	read data byte or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

Table 6. Slave Transmitter Mode

STATUS	STATUS OF THE	APPLICATION S	OFTWA	ARE RE	SPONS	SE	
CODE	I ² C BUS AND	TO/FROM S1DAT		TO S	ICON		NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE		STA	STO	SI	AA	
A8H	Own SLA+R has been received; ACK has been returned	Load data byte or load data byte	X X	0	0	0	Last data byte will be transmitted and ACK bit will be received Data byte will be transmitted; ACK will be received
- Boll							
ВОН	Arbitration lost in SLA+R/W as master; Own SLA+R has been received, ACK has been returned	Load data byte or load data byte	×	0	0	1	Last data byte will be transmitted and ACK bit will be received Data byte will be transmitted; ACK bit will be received
B8H	Data byte in S1DAT	Load data byte or	×	0	0	0	Last data byte will be transmitted and
	has been transmitted; ACK has been received	load data byte	х	0	0	1	ACK bit will be received Data byte will be transmitted; ACK bit will be received
СОН	Data byte in S1DAT	No S1DAT action or	0	0	0	0	Switched to not addressed SLV mode; no
	has been transmitted; NOT ACK has been received	no S1DAT action or	0	0	0	1	recognition of own SLA or General call address Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
		no S1DAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		no S1DAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.
C8H	Last data byte in S1DAT has been	No S1DAT action or	0	0	0	0	Switched to not addressed SLV mode; no
	transmitted (AA = 0); ACK has been received	no S1DAT action or	0	0	0	1	recognition of own SLA or General call address Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1
	Teceived	no S1DAT action or	1	0	0	0	Switched to not addressed SLV mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		no S1DAT action	1	0	0	1	Switched to not addressed SLV mode; Own SLA will be recognized; General call address will be recognized if S1ADR.0 = logic 1. A START condition will be transmitted when the bus becomes free.

8XC552/562 overview

80C51 Family Derivatives

Slave Transmitter Mode: In the slave transmitter mode, a number of data bytes are transmitted to a master receiver (see Figure 20). Data transfer is initialized as in the slave receiver mode. When S1ADR and S1CON have been initialized, SIO1 waits until it is addressed by its own slave address followed by the data direction bit which must be "1" (R) for SIO1 to operate in the slave transmitter mode. After its own slave address and the R bit have been received, the serial interrupt flag (SI) is set and a valid status code can be read from S1STA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 6. The slave transmitter mode may also be entered if arbitration is lost while SIO1 is in the master mode (see state

If the AA bit is reset during a transfer, SIO1 will transmit the last byte of the transfer and enter state COH or CBH. SIO1 is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all 1s as serial data. While AA is reset, SIO1 does not respond to its own slave address or a general call address. However, the I²C bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO1 from the I²C bus.

Miscellaneous States: There are two S1STA codes that do not correspond to a defined SIO1 hardware state (see Table 7). These are discussed below.

S1STA = F8H:

This status code indicates that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs between other states and when SIO1 is not involved in a serial transfer

S1STA = 00H:

This status code indicates that a bus error has occurred during an SIO1 serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal SIO1 signals. When a bus error occurs, SI is set. To recover from a bus error, the STO flag must be set and SI must be cleared. This causes SIO1 to enter the "not addressed" slave mode (a defined state) and to clear the

STO flag (no other bits in S1CON are affected). The SDA and SCL lines are released (a STOP condition is not transmitted).

Some Special Cases: The SIO1 hardware has facilities to handle the following special cases that may occur during a serial transfer:

Simultaneous Repeated START Conditions from Two Masters

A repeated START condition may be generated in the master transmitter or master receiver modes. A special case occurs if another master simultaneously generates a repeated START condition (see Figure 21). Until this occurs, arbitration is not lost by either master since they were both transmitting the same data.

If the SIO1 hardware detects a repeated START condition on the I²C bus before generating a repeated START condition itself, it will release the bus, and no interrupt request is generated. If another master frees the bus by generating a STOP condition, SIO1 will transmit a normal START condition (state 08H), and a retry of the total serial data transfer can commence.

Data Transfer After Loss of Arbitration

Arbitration may be lost in the master transmitter and master receiver modes (see Figure 13). Loss of arbitration is indicated by the following states in S1STA; 38H, 68H, 78H, and B0H (see Figures 17 and 18).

If the STA flag in S1CON is set by the routines which service these states, then, if the bus is free again, a START condition (state 08H) is transmitted without intervention by the CPU, and a retry of the total serial transfer can commence.

Forced Access to the I2C Bus

In some applications, it may be possible for an uncontrolled source to cause a bus hang-up. In such situations, the problem may be caused by interference, temporary interruption of the bus or a temporary short-circuit between SDA and SCL.

If an uncontrolled source generates a superfluous START or masks a STOP condition, then the I²C bus stays busy indefinitely. If the STA flag is set and bus access is not obtained within a reasonable amount of time, then a forced access to the I²C bus is possible. This is achieved by setting the STO flag while the STA flag is still set. No STOP condition is transmitted. The SIO1 hardware behaves as if a STOP

condition was received and is able to transmit a START condition. The STO flag is cleared by hardware (see Figure 22).

I²C Bus Obstructed by a Low Level on SCL or SDA

An I²C bus hang-up occurs if SDA or SCL is pulled LOW by an uncontrolled source. If the SCL line is obstructed (pulled LOW) by a device on the bus, no further serial transfer is possible, and the SIO1 hardware cannot resolve this type of problem. When this occurs, the problem must be resolved by the device that is pulling the SCL bus line LOW.

If the SDA line is obstructed by another device on the bus (e.g., a slave device out of bit synchronization), the problem can be solved by transmitting additional clock pulses on the SCL line (see Figure 23). The SIO1 hardware transmits additional clock pulses when the STA flag is set, but no START condition can be generated because the SDA line is pulled LOW while the I2C bus is considered free. The SIO1 hardware attempts to generate a START condition after every two additional clock pulses on the SCL line. When the SDA line is eventually released, a normal START condition is transmitted, state 08H is entered, and the serial transfer continues.

If a forced bus access occurs or a repeated START condition is transmitted while SDA is obstructed (pulled LOW), the SIO1 hardware performs the same action as described above. In each case, state 08H is entered after a successful START condition is transmitted and normal serial transfer continues. Note that the CPU is not involved in solving these bus hang-up problems.


Bus Error


A bus error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data or an acknowledge bit.


The SIO1 hardware only reacts to a bus error when it is involved in a serial transfer either as a master or an addressed slave. When a bus error is detected, SIO1 immediately switches to the not addressed slave mode, releases the SDA and SCL lines, sets the interrupt flag, and loads the status register with 00H. This status code may be used to vector to a service routine which either attempts the aborted serial transfer again or simply recovers from the error condition as shown in Table 7.

Table 7. Miscellaneous States

STATUS	STATUS OF THE	APPLICATION SOFTWARE RESPONSE			SPONS	E	
CODE	I ² C BUS AND	TO/FROM S1DAT		TO S1CON			NEXT ACTION TAKEN BY SIO1 HARDWARE
(S1STA)	SIO1 HARDWARE		STA	STA STO SI AA		AA	
F8H	No relevant state information available; SI = 0	No S1DAT action	N	No S1CON action		on	Wait or proceed current transfer
00Н	Bus error during MST or selected slave modes, due to an illegal START or STOP condition. State 00H can also occur when interference causes SIO1 to enter an undefined state.	No S1DAT action	0	1	0	×	Only the internal hardware is affected in the MST or addressed SLV modes. In all cases, the bus is released and SIO1 is switched to the not addressed SLV mode. STO is reset.







Software Examples of SIO1 Service Routines: This section consists of a software example for:

- Initialization of SIO1 after a RESET
- Entering the SIO1 interrupt routine
- The 26 state service routines for the
 - Master transmitter mode
 - Master receiver mode
 - Slave receiver mode
 - Slave transmitter mode

Initialization

In the initialization routine, SIO1 is enabled for both master and slave modes. For each mode, a number of bytes of internal data

RAM are allocated to the SIO to act as either a transmission or reception buffer. In this example, 8 bytes of internal data RAM are reserved for different purposes. The data memory map is shown in Figure 24. The initialization routine performs the following functions:

- S1ADR is loaded with the part's own slave address and the general call bit (GC)
- P1.6 and P1.7 bit latches are loaded with logic 1s
- RAM location HADD is loaded with the high-order address byte of the service routines
- The SIO1 interrupt enable and interrupt priority bits are set

 The slave mode is enabled by simultaneously setting the ENS1 and AA bits in S1CON and the serial clock frequency (for master modes) is defined by loading CR0 and CR1 in S1CON. The master routines must be started in the main program.

The SIO1 hardware now begins checking the I²C bus for its own slave address and general call. If the general call or the own slave address is detected, an interrupt is requested and S1STA is loaded with the appropriate state information. The following text describes a fast method of branching to the appropriate service routine.

8XC552/562 overview

SIO1 Interrupt Routine

When the SIO1 interrupt is entered, the PSW is first pushed on the stack. Then S1STA and HADD (loaded with the high-order address byte of the 26 service routines by the initialization routine) are pushed on to the stack. S1STA contains a status code which is the lower byte of one of the 26 service routines. The next instruction is RET, which is the return from subroutine instruction. When this instruction is executed, the high and low order address bytes are popped from stack and loaded into the program counter.

The next instruction to be executed is the first instruction of the state service routine. Seven bytes of program code (which execute in eight machine cycles) are required to branch to one of the 26 state service routines.

PUSH PSW Push status code (low order address byte)
PUSH HADD Push high order address byte
RET Jump to state service routine

The state service routines are located in a 256-byte page of program memory. The location of this page is defined in the initialization routine. The page can be located anywhere in program memory by loading data RAM register HADD with the page number. Page 01 is chosen in this example, and the service routines are located between addresses 0100H and 01FFH

The State Service Routines

The state service routines are located 8 bytes from each other. Eight bytes of code are sufficient for most of the service routines. A few of the routines require more than 8 bytes and have to jump to other locations to obtain more bytes of code. Each state routine is part of the SIO1 interrupt routine and handles one of the 26 states. It ends with a RETI instruction which causes a return to the main program.

Master Transmitter and Master Receiver Modes

The master mode is entered in the main program. To enter the master transmitter mode, the main program must first load the internal data RAM with the slave address, data bytes, and the number of data bytes to be transmitted. To enter the master receiver mode, the main program must first load the internal data RAM with the slave address and the number of data bytes to be received. The R/W bit determines whether SIO1 operates in the master transmitter or master receiver mode.

Master mode operation commences when the STA bit in S1CION is set by the SETB instruction and data transfer is controlled by the master state service routines in accordance with Table 3, Table 4, Figure 17, and Figure 18. In the example below, 4 bytes are transferred. There is no repeated START condition. In the event of lost arbitration, the transfer is restarted when the bus becomes free. If a bus error occurs, the I²C bus is released and SIO1 enters the not selected slave receiver mode. If a slave device returns a not acknowledge, a STOP condition is generated.

A repeated START condition can be included in the serial transfer if the STA flag is set instead of the STO flag in the state service routines vectored to by status codes 28H and 58H. Additional software must be written to determine which data is transferred after a repeated START condition.

Slave Transmitter and Slave Receiver Modes

After initialization, SIO1 continually tests the I²C bus and branches to one of the slave state service routines if it detects its own slave address or the general call address (see Table 5, Table 6, Figure 19, and Figure 20). If arbitration was lost while in the master mode, the master mode is restarted after the current transfer. If a bus error occurs, the I²C

bus is released and SIO1 enters the not selected slave receiver mode.


In the slave receiver mode, a maximum of 8 received data bytes can be stored in the internal data RAM. A maximum of 8 bytes ensures that other RAM locations are not overwritten if a master sends more bytes. If more than 8 bytes are transmitted, a not acknowledge is returned, and SIO1 enters the not addressed slave receiver mode. A maximum of one received data byte can be stored in the internal data RAM after a general call address is detected. If more than one byte is transmitted, a not acknowledge is returned and SIO1 enters the not addressed slave receiver mode.

In the slave transmitter mode, data to be transmitted is obtained from the same locations in the internal data RAM that were previously loaded by the main program. After a not acknowledge has been returned by a master receiver device, SIO1 enters the not addressed slave mode.

Adapting the Software for Different Applications

The following software example shows the typical structure of the interrupt routine including the 26 state service routines and may be used as a base for user applications. If one or more of the four modes are not used, the associated state service routines may be removed but, care should be taken that a deleted routine can never be invoked.

This example does not include any time-out routines. In the slave modes, time-out routines are not very useful since, in these modes, SIO1 behaves essentially as a passive device. In the master modes, an internal timer may be used to cause a time-out if a serial transfer is not complete after a defined period of time. This time period is defined by the system connected to the I²C bus.



8XC552/562 overview

	Leiot Foliate Liet	*******
	! SI01 EQUATE LIST	***************************************
	ļ*************************************	•••••
	! LOCATIONS OF THE SI01 SPECIAL FUNCTION RE	
00D8	S1CON -0xd8	
00D9	S1STA -0xd9	
00DA	S1DAT -0xda	
00DB	S1ADR –0xdb	
00A8 00B8	IEN0 -0xa8 IP0 -02b8	
	***************************************	***********
	! BIT LOCATIONS	************
00DD	STA –0xdd	! STA bit in S1CON
00BD	SI01HP -0xbd	! IP0, SI01 Priority bit
	*************************************	***************
	IMMEDIATE DATA TO WRITE INTO REGISTER S10	ON
00D5	ENS1_NOTSTA_STO_NOTSI_AA_CR0	-0xd5 ! Generates STOP ! (CR0 = 100kHz)
00C5	ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0	-0xc5 ! Releases BUS and ! ACK
00C1	ENS1_NOTSTA_NOTSTO_NOTSI_NOTAA_CR0	-0xc1 ! Releases BUS and ! NOT ACK
00E5	ENS1_STA_NOTSTO_NOTSI_AA_CR0	-0xe5 ! Releases BUS and ! set STA
	**************************************	**************
	! GENERAL IMMEDIATE DATA	********************************
0031	OWNSLA -0x31	! Own SLA+General Call ! must be written into S1ADR
00A0	ENSI01 -0xa0	! EA+ES1, enable SIO1 interrupt ! must be written into IEN0
0001	PAG1 -0x01	! select PAG1 as HADD
0000	SLAW -0xc0	! SLA+W to be transmitted
00C1 0018	SLAR -0xc1 SELRB3 -0x18	! SLA+R to be transmitted
0018	SELNES -UX16	! Select Register Bank 3

	! LOCATIONS IN DATA RAM	*******************************
0030	MTD -0x30	! MST/TRX/DATA base address
0038	MRD -0x38	! MST/REC/DATA base address
0040	SRD -0x40	! SLV/REC/DATA base address
0048	STD -0x48	! SLV/TRX/DATA base address
0053	BACKUP -0x53	! Backup from NUMBYTMST ! To restore NUMBYTMST in case ! of an Arbitration Loss.
0052	NUMBYTMST -0x52	! Number of bytes to transmit ! or receive as MST.
0051	SLA -0x51	! Contains SLA+R/W to be ! transmitted.
0050	HADD –0x50	! High Address byte for STATE 0 ! till STATE 25.

8XC552/562 overview

		! INITIALIZATION ROI ! Example to initialize ! ! slave transmitter and ! RECEIVE function. 4	UTINE IIC Inte I start a	rface as slave receiver or MASTER TRANSMIT or will be transmitted or rece	ved.
0000	4100		ajmp	INIT	! RESET
		.sect initial .base 0x200			
0200	75DB31	INIT:	mov	S1ADR,#OWNSLA	! Load own SLA + enable ! general call recognition
0203	D296		setb	P1(6)	P1.6 High level.
0205	D297		setb	P1(7)	P1.7 High level.
0207	755001		mov	HADD,#PAG1	
020A	43A8A0		orl	IEN0,#ENSI01	! Enable SI01 interrupt
020D	C2BD		clr	SI01HP	! SIO1 interrupt low ! priority
020F	75D8C5		mov	S1CON, #ENS1_NOTS	TA_NOTŚTO_NOTSI_AA_CR0 !Initialize SLV funct.
		ļ******************	******	**********	***********
		L			
		START MASTER TR	RANSM	IT FUNCTION	
0212	755204			NUMBYTMST,#0x4	! Transmit 4 bytes.
0215	7551C0			SLA,#SLAW	!SLA+W, Transmit funct.
0218	D2DD		setb	STA	! set STA in S1CON
		!! ! START MASTER RE	CEIVE		
		<u> </u>			
021A	755204			NUMBYTMST,#0x4	
021D	7551C1			SLA,#SLAR	!SLA+R, Receive funct.
0220	D2DD		setb	STA	! set STA in S1CON

8XC552/562 overview

		********	*******	************
		SI01 INTERRUPT ROUTI	************	
		.sect intvec .base 0x00		! SI01 interrupt vector
		! S1STA and HADD are pus ! return address for the RET ! The RET instruction sets t ! HADD, S1STA and jumps	Γinstruction. he Program Counter to add	
002B 002D 002F	C0D0 C0D9 C050	pus	h psw h S1STA h HADD	! save psw
0031	22	ret		! JMP to address ! HADD,S1STA.
		! STATE : 00, Bus error. ! ACTION : Enter not add STO reset.		ase bus.
		.sect st0 .base 0x100		
0100	75D8D5	mov	/ S1CON,#ENS1_NOTST	TA_STO_NOTSI_AA_CR0 !clrSI !set STO,AA
0103 0105	D0D0 32	pop reti	psw	

8XC552/562 overview

		*****************	***************************************	*****				
		; 						
		! MASTER STATE SERVICE ROUTINES						
		! State 08 and State 10 ! The R/W bit decides w ! MST/TRX mode or wit	both for MST/TRX and MST/REC. ther the next state is within					
		!STATE : 08, A, STA ! ACTION: SLA+R/W	Condition has been transmitted. e transmitted, ACK bit is received.					
		.sect mts8 .base 0x108						
0108 010B	8551DA 75D8C5		v S1DAT,SLA !Load SLA+R/W v S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_A	AA_CRO				
010E	01A0		np INITBASE1					
		! transmitte ! ACTION: SLA+R/W	ed START condition has been e transmitted, ACK bit is received.					
0110 0113	8551DA 75D8C5		v S1DAT,SLA !Load SLA+R/W v S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_A	AA_CRO				
010E	01A0		! clr SI np INITBASE1					
00A0	75D018		v psw,#SELRB3					
00A3 00A5 00A7 00AA	7930 7838 855253 DODO		p psw	e initial value				
00AC	32		i					

8XC552/562 overview

		MASTER TRANSMITTER STATE SERVICE ROUTINES
0118 011B 011D	75D018 87DA 01B5	mov psw,#SELRB3 mov S1DAT,@r1 ajmp CON STATE: 20, SLA+W have been transmitted, NOT ACK has been received
		ACTION: Transmit STOP condition. L
0120	75D8D5	mov S1CON,#ENS1_NOTSTA_STO_NOTSL_AA_CR0 ! set STO, clr Sl
0123 0125	D0D0 32	pop psw reti
		! STATE : 28, DATA of S1DAT have been transmitted, ACK received. ! ACTION: If Transmitted DATA is last DATA then transmit a STOP condition, else transmit next DATA
0128 012B	D55285 75D8D5	djriz NUMBYTMST,NOTLDAT1 ! JMP if NOT last DATA mov S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0
012E	01B9	l clr SI, set AA ejmp RETmt
00B0 00B3 00B5	75D018 87DA 75D8C5	.sect mts28sb .base 0x0b0 NOTLDAT1:
00B9 00BB	D0D0 32	RETmt : pop psw reti

8XC552/562 overview

	L
	STATE: 30, DATA of S1DAT have been transmitted, NOT ACK received.
	! ACTION: Transmit a STOP condition.
	.sect mts30 .base 0x130
0130 75D8D5	mov S1CON,#ENS1_NOTSTA_STO_NOTSL_AA_CR0 ! set STO, dr SI
0133 D0D0 0135 32	pop psw reti
	! STATE: 38, Arbitration lost in SLA+W or DATA. ! ACTION: Bus is released, not addressed SLV mode is ! entered. A new START condition is transmitted ! when the IIC bus is free again.
	.sect mts38 .base 0x138
0138 75D8E5 013B 855352 013E 01B9	mov S1CON,#ENS1_STA_NOTSTO_NOTSI_AA_CR0 mov NUMBYTMST,BACKUP ajmp RETmt
	MASTER RECEIVER STATE SERVICE ROUTINES
	! STATE : 40, Previous state was STATE 08 or STATE 10, ! SLA+R have been transmitted, ACK received. ! ACTION: DATA will be received, ACK returned.
	.sect mts40 .base 0x140
0140 75D8C5	mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 !cir STA, STO, Si set AA
0143 01CB	pop psw reti
	.sect mts48 .base 0x148
0148 75D8D5	mov S1CON,#ENS1_NOTSTA_STO_NOTSI_AA_CR0 ! set STO, clr SI
014B D0D0 014D 32	pop psw reti

8XC552/562 overview

		L				
		! STATE : 50, DATA have been received, ACK returned. ! ACTION: Read DATA of S1DAT. ! DATA will be received, if it is last				ed.
					ceived, if it is last ACK will be returned else	VCK
			will be ret			AUR
		!				
		.sect mrs50				
		.base 0x150				
0150	75D018				psw,#SELRB3	I Decided at a d DATA
0153	A6DA				~ /	! Read received DATA
0155	01C0			ajmp	REC1	
		.sect mrs50s				
		.base 0xc0				
00C0	D55205	REC1:		djnz	NUMBYTMST, NOTLDAT	2
00C3	75D8C1			mov	S1CON,#ENS1_NOTSTA	NOTSTO_NOTSI_NOTAA_CR0
00C6	8003			aima	RETmr	!clr SI,AA
00C8	75D8C5	NOTLDAT2:				_NOTSTO NOTSI AA CRO
0000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	NOTEDATE:			010011,#21101_1101017	!clr SI, set AA
00CB	08	RETmr:		inc	r0	
00CC	D0D0			pop	psw	
00CE	32			reti		
		,				
		I STATE			been received, NOT ACK	
			returned.		been received, NOT ACK	
		! ACTION: F	Read DA	TA of S	S1DAT and generate a STO)P
			condition.		ŭ	
		ļ				
		.sect mrs58				
		.base 0x158				
0158	75D018			mov	now #SELDD2	
015B	A6DA				psw,#SELRB3 @0,S1DAT	
015D	80E9				STOP	
0.00	5525			Sjriip	3101	

8XC552/562 overview

		! ! SLAVE RECEIVER STATE SERVICE ROUTINES
		ļ······
		! STATE : 60, Own SLA+W have been received, ACK ! returned.
		! ACTION: DATA will be received and ACK returned.
		L
		.base 0x160
0160	75D8C5	mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 !clr SI, set AA
0163	75D018	mov psw,#SELRB3
0166	01D0	ajmp INITSRD
		.sect insrd .base 0xd0
00D0 00D2	7840 7908	INITSRD: mov r0,#SRD mov r1,#8
00D4	DODO	pop psw
00D6	32	reti
		
		! STATE : 68, Arbitration lost in SLA and R/W as MST
		! Own SLA+W have been received, ACK returned ! ACTION: DATA will be received and ACK returned.
		STA is set to restart MST mode after the
		! bus is free again. L
		.sect srs68
0168	75D8E5	.base 0x168 mov S1CON,#ENS1_STA_NOTSTO_NOTSI_AA_CR0
016B	75D018	mov psw,#SELRB3
016E	01D0	ajmp INITSRD
		ļ
		! STATE : 70, General call has been received, ACK returned.
		! ACTION: DATA will be received and ACK returned.
		ļ
		.sect srs70 .base 0x170
0170	75D8C5	mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0
0173	75D018	!clr SI, set AA mov psw,#SELRB3 !Initialize SRD counter
		!! STATE: 78, Arbitration lost in SLA+R/W as MST.
		! General call has been received, ACK returned.
		! ACTION: DATA will be received and ACK returned. ! STA is set to restart MST mode after the
		! bus is free again.
		!
		.base 0x178
0178	75D8E5	mov S1CON,#ENS1_STA_NOTSTO_NOTSI_AA_CR0
017B 017E	75D018 01D0	mov psw,#SELRB3 ! Initialize SRD counter aimp INITSRD
		spire in original

8XC552/562 overview

		! .sect srs80 .base 0x180							
0180 0183 0185	75D018 A6DA 01D8		mov	psw,#SELRB3 @r0,S1DAT REC2	! Read received DATA				
		.sect srs80s	s						
00D8 00DA	D906 75D8C1	REC2:	djnz mov	r1,NOTLDAT3 S1CON,#ENS1_NOTST/	A_NOTSTO_NOTSI_NOTAA_CR0				
00DD 00DF	D0D0 32		pop reti	psw	: Oil Oi,AA				
00E0	75D8C5	NOTLDAT2:	mov	S1CON,#ENS1_NOTST/	A_NOTSTO_NOTSI_AA_CR0 !clr SI, set AA				
00E3 00E4 00E6	08 DODO 32	RETsr:	inc pop reti	r0 psw	. 5.1 5., 55. 75.				
		STATE :	88, Previously a DATA received I No save of DATA		SLV				
		.sect srs88 .base 0x188	i						
0188	75D8C5		mov	S1CON,#ENS1_NOTSTA	A_NOTSTO_NOTSI_AA_CR0 !cir Si, set AA				
018B	01E4		ajmp	RETsr					
		İ	DATA has been Read DATA. After General ca received with AC received with NC	ddressed with general call received, ACK has been n ill only one byte will be K the second DATA will b DT ACK. eived and NOT ACK	eturned.				
		.sect srs90 .base 0x190							
0190 0193 0195	75D018 A6DA 01DA		mov	psw,#SELRB3 @r0,S1DAT LDAT	! Read received DATA				

8XC552/562 overview

! STATE : 98, Previously addressed with general call. DATA has been received, NOT ACK has been returned. ! ACTION: No save of DATA, Enter NOT addressed SLV mode. Recognition of own SLA. General call recognized, if S1ADR. 0-1.

.sect srs98 .base 0x198

0198 75D8C5

019B DODO 019D 32

S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0

Iclr SI, set AA

psw pop

reti

! STATE : A0, A STOP condition or repeated START has been received, while still addressed as SLV/REC or SLV/TRX.

! ACTION: No save of DATA, Enter NOT addressed SLV mode. Recognition of own SLA. General call

recognized, if S1ADR. 0-1.

.sect srsA0 .base 0x1a0

01A0 75D8C5

01A3 D0D0 01A5

S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0

! clr SI, set AA

pop psw

reti

March 1993 757

8XC552/562 overview

		1*********		***************	***************************************
		•			*********
		! SLAVE TRAN	SMITTER STA	ATE SERVICE ROUTINES	**************

		L			
		!STATE : A	8, Own SLA+F ATA will be tra	R received, ACK returned. nsmitted, A bit received.	
		.sect stsa8 .base 0x1a8			
01A8 01AB	8548DA 75D8C5		mov mov	S1CON,#ENS1_NOTSTA	! load DATA in S1DAT _NOTSTO_NOTSI_AA_CR0 ! clr SI, set AA
01AE	01E8		ajmp	INITBASE2	. 51, 551, 741
		.sect ibase2 .base 0xe8			
00E8	75D018	INITBASE2:	mov	psw,#SELRB3	
00EB	7948		mov	· ·	
00ED 00EE	09 D0D0		inc pop	r1 psw	
00F0	32		reti	ром	
		L		·	
		! O ! ACTION: D. ! S` ! bu	own SLA+R red ATA will be tra TA is set to res us is free again		т.
		sect stsb0 base 0x1b0			
01B0 01B3 01B6	8548DA 75D8E5 01E8		mov	S1DAT,STD S1CON,#ENS1_STA_NO INITBASE2	! load DATA in S1DAT ITSTO_NOTSI_AA_CR0
		<u> </u>			
		! ACTION: D	ATA will be tra	een transmitted, ACK receinsmitted, ACK bit is received	
		.sect stsb8			
01B8	75D018	.base 0x1b8	mov	psw,#SELRB3	
01BB	87DA			S1DAT,@r1	
01BD	01F8		ajmp	SCON	
		sect scn			
		.base 0xf8			
00F8	75D8C5	SCON:	mov		_NOTSTO_NOTSI_AA_CR0 !clr SI, set AA
00FB	09		inc	r1	
00FC	DODO		рор	psw	
00FE	32		reti		
March 1	993		758		

8XC552/562 overview

! STATE : C0, DATA has been transmitted, NOT ACK received. ! ACTION: Enter not addressed SLV mode. sect_stsc0 .base 0x1c0 75D8C5 mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 Icir SI, set AA D₀D₀ gog DSW reti ! STATE : C8, Last DATA has been transmitted (AA=0), ACK received. ! ACTION: Enter not addressed SLV mode. .sect stsc8 .base 0x1c8 75D8C5 mov S1CON,#ENS1_NOTSTA_NOTSTO_NOTSI_AA_CR0 Iclr SI, set AA D0D0 pop 32 reti ! END OF SI01 INTERRUPT ROUTINE

Reset Circuitry

01C0

01C3

01C5

01C8

01CB

01CD

The reset circuitry for the 8XC552 is connected to the reset pin RST. A Schmitt trigger is used at the input for noise rejection (see Figure 25). The output of the Schmitt trigger is sampled by the reset circuitry every machine cycle.

A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods) while the oscillator is running. The CPU responds by executing an internal reset. During reset, ALE and PSEN output a HIGH level. In order to perform a correct reset, this level must not be affected by external elements. The RST line can also be pulled HIGH internally by a pull-up transistor activated by the watchdog timer T3. The length of the output pulse from T3 is 3 machine cycles. A pulse of such short duration is necessary in order to recover from a processor or system fault as fast as possible.

Note that the short reset pulse from Timer T3 cannot discharge the power-on reset capacitor (see Figure 26). Consequently, when the watchdog timer is also used to set external devices, this capacitor arrangement should not be connected to the RST pin, and a different circuit should be used to perform the power-on reset operation. A timer T3 overflow, if enabled, will force a reset condition to the 8XC552 by an internal

connection, whether the output RTS is tied LOW or not.

The internal reset is executed during the second cycle in which RST is HIGH and is repeated every cycle until RST goes low. It leaves the internal registers as follows:

REGISTER	CONT	ENT
ACC	0000	0000
ADCON	xx00	0000
ADCH	XXXX	XXXX
В	0000	0000
CML0-CML2	0000	0000
CMH0-CMH2	0000	0000
CTCON	0000	0000
CTL0-CTL3	XXXX	XXXX
CTH0-CTH3	XXXX	XXXX
DPL	0000	0000
DPH	0000	0000
IEN0	0000	0000
IEN1	0000	0000
IP0	x000	0000
IP1	0000	0000
PCH	0000	0000
PCL	0000	0000
PCON	0xx0	0000
PSW	0000	0000
PWM0	0000	0000
PWM1 PWMP	0000	0000
P0-P4	0000 1111	0000 1111
P0-P4 P5	XXXX	XXXX
RTE	0000	0000
SOBUF	XXXX	XXXX
SOCON	0000	0000
SIADR	0000	0000
SICON	0000	0000
SIDAT	0000	0000
SISTA	1111	1000
SP	0000	0111
STE	1100	0000
TCON	0000	0000
THO, TH1	0000	0000
TMH2	0000	0000
TLO, TL1	0000	0000
TML2	0000	0000
TMOD	0000	0000
TM2CON	0000	0000
TM2IR	0000	0000
T3	0000	0000


The internal RAM is not affected by reset. At power-on, the RAM content is indeterminate.


Interrupts


The 8XC552 has fifteen interrupt sources, each of which can be assigned one of two priority levels, as shown in Figure 27. The five interrupt sources common to the 80C51 are the external interrupts (INTO and INTT), the timer 0 and timer 1 interrupts (IT0 and IT1), and the serial I/O interrupt (RI or TI). In the 8XC552, the standard serial interrupt is called SIO0. Since the subsystems which create these interrupts are identical on both parts, their functionality is likewise identical. The only differences are the locations of the enable and priority register configurations and the priority structure. This is detailed below along with the specifics of the interrupts unique to the 8XC552.

The eight Timer T2 interrupts are generated by flags CTI0-CT13, CMI0-CMI2, and by the logical OR of flags T2OV and T2BO. Flags CTI0 to CT13 are set by input signals CT0I to CT3i. Flags CMI0 to CMI2 are set when a match occurs between Timer T2 and the compare registers CM0, CM1, and CM2. When an 8-bit or 16-bit overflow occurs, flags T2BO and T2OV are set, respectively. These nine flags are not cleared by hardware and must be reset by software to avoid recurring interrupts.

The ADC interrupt is generated by the ADCI flag in the ADC control register (ADCON). This flag is set when an ADC conversion result is ready to be read. ADCI is not cleared by hardware and must be reset by software to avoid recurring interrupts.







8XC552/562 overview

The SIO1 (I²C) interrupt is generated by the SI flag in the SIO1 control register (S1CON). This flag is set when S1STA is loaded with a valid status code.

The ADCI flag may be reset by software. It cannot be set by software. All other flags that generate interrupts may be set or cleared by software, and the effect is the same as setting or resetting the flags by hardware. Thus, interrupts may be generated by software and pending interrupts can be canceled by software.

Interrupt Enable Registers: Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable special function registers IEN0 and IEN1. All interrupt sources can also be globally enabled or disabled by setting or clearing bit EA in IEN0. The interrupt enable registers are described in Figures 28 and 29.

Interrupt Priority Structure: Each interrupt source can be assigned one of two priority levels. Interrupt priority levels are defined by the interrupt priority special function registers IPO and IP1. IPO and IP1 are described in Figures 30 and 31.

Interrupt priority levels are as follows:

"0"—low priority

"1"—high priority

A low priority interrupt may be interrupted by a high priority interrupt. A high priority interrupt cannot be interrupted by any other interrupt source. If two requests of different priority occur simultaneously, the high priority

level request is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus, within each priority level, there is a second priority structure determined by the polling sequence. This second priority structure is shown in Table 8.

The above Priority Within Level structure is only used when there are simultaneous requests of the same priority level.


Interrupt Handling: The interrupt sources are sampled at SSP2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at SSP2 of the previous machine cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- An interrupt of higher or equal priority level is already in progress.
- The current machine cycle is not the final cycle in the execution of the instruction in progress. (No interrupt request will be serviced until the instruction in progress is completed.)
- The instruction in progress is RETI or any access to the interrupt priority or interrupt enable registers. (No interrupt will be serviced after RETI or after a read or write to IPO, IP1, IEO, or IE1 until at least one other instruction has been subsequently executed.)

The polling cycle is repeated with every machine cycle, and the values polled are the values present at SSP2 of the previous machine cycle. Note that if an interrupt flag is active but is not being responded to because of one of the above conditions, and if the flag is inactive when the blocking condition is removed, then the blocked interrupt will not be serviced. Thus, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.


The processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate service routine. In some cases it also clears the flag which generated the interrupt, and in others it does not. It clears the Timer 0, Timer 1, and external interrupt flags. An external interrupt flag (IEO or IE1) is cleared only if it was transition-activated. All other interrupt flags are not cleared by hardware and must be cleared by the software. The LCALL pushes the contents of the program counter on to the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to as shown in Table 9.

Execution proceeds from the vector address until the RETI instruction is encountered. The RETI instruction clears the "priority level active" flip-flop that was set when this interrupt was acknowledged. It then pops the top two bytes from the stack and reloads the program counter. Execution of the interrupted program continues from where it was interrupted.



	7	6	5	4	3	2	1	0
IEN1 (E8H)	ET2	ECM2	ECM1	ECM0	ECT3	ECT2	ECT1	ECT0
, , , ,	(MSB)							(LSB)
Bit	Symbo	ı		F	unction			
IEN1.7	ET2		Enabl	e T2 ov	erflow is	nterrupti	(s)	
IEN1.6	ECM2	!	Enabl	e T2 co	mparato	r 2 inter	rupt	
IEN1.5	ECM1		Enabl	e T2 co	mparato	r 1 inter	rupt	
IEN1.4	ECM)	Enabl	e T2 co	mparato	r O inter	rupt	
IEN1.3	ECT3		Enabl	e T2 ca	pture re	gister 3	interru	ot
IEN1.2	ECT2		Enabl	e T2 ca	oture re	gister 2	interrup	ot
IEN1.1	ECT1		Enabl	e T2 ca	pture re	gister 1	interru	ot
IEN1.0	ECTO		Enabl	e T2 ca	pture re	gister 0	interru	ot
in all cas	In all cases, if the enable bit is 0, then the interrupt is disabled, and if the enable bit is 1, then the interrupt is enabled.							
Fiç	Figure 29. Interrupt Enable Register (IEN1)							

8XC552/562 overview






Table 8. Interrupt Priority Structure

SOURCE	NAME	PRIORITY WITHIN LEVEL
		(highest)
External interrupt 0	Xo	↑ •
SIO1 (I ² C)	S1	
ADC completion	ADC	
Timer 0 overflow	ТО	
T2 capture 0	СТО	
T2 compare 0	СМО	
External interrupt 1	X1	
T2 capture 1	CT1	
T2 compare 1	CM1	
Timer 1 overflow	T1	
T2 capture 2	CT2	
T2 compare 2	CM2	
SIO0 (UART)	S0	
T2 capture 3	СТЗ	
Timer T2 overflow	T2	\downarrow
		(lowest)

Table 9. Interrupt Vector Addresses

SOURCE	NAME	VECTOR ADDRESS
External interrupt 0	XO	0003H
Timer 0 overflow	то	000BH
External interrupt 1	X1	0013H
Timer 1 overflow	T1	001BH
SIO0 (UART)	S0	0023H
SIO1 (I ² C)	S1	002BH
T2 capture 0	СТО	0033H
T2 capture 1	CT1	003BH
T2 capture 2	CT2	0043H
T2 capture 3	СТЗ	004BH
ADC completion	ADC	0053H
T2 compare 0	СМО	005BH
T2 compare 1	CM1	0063H
T2 compare 2	CM2	006BH
T2 overflow	T2	0073H

I/O Port Structure

The 8XC552 has six 8-bit ports. Each port consists of a latch (special function registers

P0 to P5), an input buffer, and an output driver (port 0 to 4 only). Ports 0-3 are the same as in the 80C51, with the exception of the additional functions of port 1. The parallel I/O function of port 4 is equal to that of ports

8XC552/562 overview

1, 2, and 3. Port 5 may be used as an input port only.

Figure 32 shows the bit latch and I/O buffer functional diagrams of the unique 8XC552 ports. A bit latch corresponds to one bit in a port's SFR and is represented as a D type flip-flop. A "write to latch" signal from the CPU latches a bit from the internal bus and a "read latch" signal from the CPU places the Q output of the flip-flop on the internal bus. A "read pin" signal from the CPU places the actual port pin level on the internal bus. Some instructions that read a port read the actual port pin levels, and other instructions read the latch (SFR) contents.

Port 1 Operation

Port 1 operates the same as it does in the 8051 with the exception of port lines P1.6 and P1.7, which may be selected as the SCL and SDA lines of serial port SIO1 (I²C). Because the I²C bus may be active while the device is disconnected from V_{DD}, these pins are provided with open drain drivers. Therefore pins P1.6 and P1.7 do not have internal pull-ups.

Port 5 Operation

Port 5 may be used to input up to 8 analog signals to the ADC. Unused ADC inputs may be used to input digital inputs. These inputs have an inherent hysteresis to prevent the input logic from drawing excessive current from the power lines when driven by analog signals. Channel to channel crosstalk (Ct) should be taken into consideration when both analog and digital signals are simultaneously input to Port 5 (see, D.C. characteristics in data sheet).

Port 5 is not bidirectional and may not be configured as an output port. All six ports are multifunctional, and their alternate functions are listed in Table 10. A more detailed description of these features can be found in the relevant parts of this section.

Pulse Width Modulated Outputs

The 8XC552 contains two pulse width modulated output channels (see Figure 33). These channels generate pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler PWMP, which supplies the clock for the counter. The prescaler and counter are common to both PWM channels. The 8-bit counter counts modulo 255, i.e., from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of two registers: PWM0 and PWM1. Provided the contents of either of these registers is greater than the counter value, the corresponding PWMO or PWMT output is set LOW. If the contents of these registers are equal to, or less than the counter value, the output will be HIGH. The pulse-width-ratio is therefore defined by the contents of the registers PWM0 and PWM1. The pulse-width-ratio is in the range of 0 to 1 and may be programmed in increments of

Buffered PWM outputs may be used to drive DC motors. The rotation speed of the motor would be proportional to the contents of PWMn. The PWM outputs may also be configured as a dual DAC. In this application, the PWM outputs must be integrated using conventional operational amplifier circuitry. If the resulting output voltages have to be accurate, external buffers with their own analog supply should be used to buffer the PWM outputs before they are integrated. The repetition frequency fpwm, at the PWMn outputs is give by:


$$fpwm = \frac{fosc}{2 x (1 + PWMP) x 255}$$

This gives a repetition frequency range of 123Hz to 31.4kHz (fosc = 16MHz). At fosc = 24MHz, the frequency range is 184Hz to 47.1Hz. By loading the PWM registers with either 00H or FFH, the PWM channels will output a constant HIGH or LOW level,

respectively. Since the 8-bit counter counts modulo 255, it can never actually reach the value of the PWM registers when they are loaded with FFH.

When a compare register (PWM0 or PWM1) is loaded with a new value, the associated output is updated immediately. It does not have to wait until the end of the current counter period. Both PWMn output pins are driven by push-pull drivers. These pins are not used for any other purpose.

Prescaler frequency control register PWMP



PWMP.0-7 Prescaler division factor = PWMP + 1

Reading PWMP gives the current reload value. The actual count of the prescaler cannot be read.

PWM0 (FCH) 7 6 5 4 3 2 1 0

MSB LSE

PWM0/1.0-7} Low/high ratio of PWMn =

Analog-to-Digital Converter

The analog input circuitry consists of an 8-input analog multiplexer and a 10-bit, straight binary, successive approximation ADC. The analog reference voltage and analog power supplies are connected via separate input pins. The conversion takes 50 machine cycles, i.e., 37.5µs at an oscillator frequency of 16MHz, 25µs at an oscillator frequency of 24MHz. Input voltage swing is from 0V to +5V. Because the internal DAC employs a ratiometric potentiometer, there are no discontinuities in the converter characteristic. Figure 34 shows a functional diagram of the analog input circuitry.






Table 10. Input/Output Ports

PORT PIN	ALTERNATE FUNCTION
P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7	AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7	CT0I CT1I CT2I CT3I T2 T2 event input RT2 T2 timer reset signal. Rising edge triggered SCL Serial port clock line I ² C bus SDA Serial port data line I ² C bus
P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7	A8 A9 A10 A11 High order address byte used during A12 A13 A14 A15
P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7	RxD Serial input port (UART) TxD Serial output port (UART) INTO External interrupt 0 INTT External interrupt 1 T0 Timer 0 external input T1 Timer 1 external input WR External data memory write strobe RD External data memory read strobe
P4.0 P4.1 P4.2 P4.3 P4.4 P4.5 P4.6 P4.7	CMSR0 CMSR1 CMSR2 CMSR3 CMSR3 CMSR4 CMSR5 CMT0 CMSR5 CMT1 Timer T2: compare and set/reset outputs on a match with timer T2 cmsR5 CMT0 CMT1 Timer T2: compare and toggle outputs on a match with timer T2
P5.0 P5.1 P5.2 P5.3 P5.4 P5.5 P5.6 P5.7	ADC0 ADC1 ADC2 ADC3 ADC4 ADC5 ADC6 ADC7 Eight analogue ADC inputs





Analog-to-Digital Conversion: Figure 35 shows the elements of a successive approximation (SA) ADC. The ADC contains a DAC which converts the contents of a successive approximation register to a voltage (VDAC) which is compared to the analog input voltage (Vin). The output of the comparator is fed to the successive approximation control logic which controls the successive approximation register. A conversion is initiated by setting ADCS in the ADCON register. ADCS can be set by software only or by either hardware or software.

The software only start mode is selected when control bit ADCON.5 (ADEX) = 0. A conversion is then started by setting control bit ADCON.3 (ADCS). The hardware or software start mode is selected when ADCON.5 = 1, and a conversion may be started by setting ADCON.3 as above or by applying a rising edge to external pin STADC. When a conversion is started by applying a rising edge, a low level must be applied to STADC for at least one machine cycle followed by a high level for at least one machine cycle.

The low-to-high transition of STADC is recognized at the end of a machine cycle, and the conversion commences at the beginning of the next cycle. When a conversion is initiated by software, the conversion starts at the beginning of the machine cycle which follows the instruction that sets ADCS. ADCS is actually

implemented with two flip-flops: a command flip-flop which is affected by set operations, and a status flag which is accessed during read operations.

The next two machine cycles are used to initiate the converter. At the end of the first cycle, the ADCS status flag is set and a value of "1" will be returned if the ADCS flag is read while the conversion is in progress. Sampling of the analog input commences at the end of the second cycle.

During the next eight machine cycles, the voltage at the previously selected pin of port 5 is sampled, and this input voltage should be stable in order to obtain a useful sample. In any event, the input voltage slew rate must be less than 10V/ms in order to prevent an undefined result.


The successive approximation control logic first sets the most significant bit and clears all other bits in the successive approximation register (10 0000 0000B). The output of the DAC (50% full scale) is compared to the input voltage Vin. If the input voltage is greater than VDAC, then the bit remains set; otherwise it is cleared.


The successive approximation control logic now sets the next most significant bit (11 0000 0000B or 01 0000 0000B, depending on the previous result), and VDAC is compared to Vin again. If the input voltage is greater than VDAC, then the bit being tested remains set; otherwise the bit being tested is cleared.

This process is repeated until all ten bits have been tested, at which stage the result of the conversion is held in the successive approximation register. Figure 36 shows a conversion flow chart. The bit pointer identifies the bit under test. The conversion takes four machine cycles per bit.

The end of the 10-bit conversion is flagged by control bit ADCON.4 (ADCI). The upper 8 bits of the result are held in special function register ADCH, and the two remaining bits are held in ADCON.7 (ADC.1) and ADCON.6 (ADC.0). The user may ignore the two least significant bits in ADCON and use the ADC as an 8-bit converter (8 upper bits in ADCH). In any event, the total actual conversion time is 50 machine cycles for the 8XC552 or 24 machine cycles for the 8XC562. ADCI will be set and the ADCS status flag will be reset 50 (or 24) cycles after the command flip-flop (ADCS) is set.

Control bits ADCON.0, ADCON.1, and ADCON.2 are used to control an analog multiplexer which selects one of eight analog channels (see Figure 37). An ADCajmp RET mr conversion in progress is unaffected by an external or software ADC start. The result of a completed conversion remains unaffected provided ADCI = logic 1; a new ADC conversion already in progress is aborted when the idle or power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode.





		7	6	5	4	3	2	1		
	ADCON (C5H)	ADC.1	ADC.0	ADEX	ADCI	ADCS	AADR2	AADR1	AADRO	
		(MSB)							(LSB)	
Bit	Symbol				Functio	n				
ADCON.7	ADC.1	Bit 1 of AD	C result					_		
ADCON.6	ADC.0	Bit 0 of AD	C result							
ADCON.5	ADEX	Enable ext 0 = Conver 1 = Conver	sion can be	e started b	y softwa	re only (by			je on STADC)	,
ADCON.4	ADCI	invoked if i	DC interrupt flag: this flag is set when an A/D conversion result is ready to be read. An interrupt is nvoked if it is enabled. The flag may be cleared by the interrupt service routine. While this flag is set, he ADC cannot start a new conversion. ADCI cannot be set by software.							
ADCON.3	ADCS	external significant	NDC start and status: setting this bit starts an A/D conversion. It may be set by software or by the external signal STADC. The ADC logic ensures that this signal is HIGH while the ADC is busy. On com- detion of the conversion, ADCs is reset at the same time the interrupt flag is set. ADCs cannot be eset by software. A new conversion may not be started while either ADCs or ADCI is high.							
		ADC	1	ADCS			ADC S	atus		
		0		0				ion can be		
		0	- 1	1					n is blocked w conversion	m in blankad
		1	- 1	1		ossible	mpieteu; a	Lart OI a ne	ew conversion	1 IS DIOCKEU
ADCON.2 ADCON.1 ADCON.0	AADR2 AADR1 AADR0	Analogue i the eight a can only b	nalogue po	rt bits of P	5 to be i	nput to the	converte			
		AADR2	AADR1	AADRO			Selecte	ed Analog	Channel	
		0	0	0			,	ADC0 (P5.0)	
		0	0	1	1			ADC1 (P5.1)	
		0	1	0	ı		1	ADC2 (P5.2	2)	
		0	1	1	1			ADC3 (P5.3		
		1 1	0	0	ı			ADC4 (P5.4		
		0	1	0	-			ADC5 (P5.5		
				0 0 1				ADC5 (P5.5 ADC6 (P5.6 ADC7 (P5.7	i)	

ADC Resolution and Analog Supply:

Figure 38 shows how the ADC is realized. The ADC has its own supply pins (AV_{DD} and AV_{SS}) and two pins (Vref+ and Vref-) connected to each end of the DAC's resistance-ladder. The ladder has 1023 equally spaced taps, separated by a resistance of "R". The first tap is located 0.5 x R above Vref-, and the last tap is located 1.5 x R below Vref+. This gives a total ladder resistance of 1024 x R. This structure ensures that the DAC is monotonic and results in a symmetrical quantization error as shown in Figure 40.

For input voltages between Vref- and (Vref-) + 1/2 LSB, the 10-bit result of an A/D conversion will be 00 0000 0000B = 000H. For input voltages between (Vref+) - 3/2 LSB and Vref+, the result of a conversion will be 11 1111 1111B = 3FFH. AVref+ and AVref-

may be between AV_{DD} + 0.2V and AV_{SS} – 0.2V. AVref+ should be positive with respect to AVref-, and the input voltage (Vin) should be between AVref+ and AVref-. If the analog input voltage range is from 2V to 4V, then 10-bit resolution can be obtained over this range if AVref+ = 4V and AVref- = 2V.

The result can always be calculated from the following formula:

Result = 1024 ×
$$\frac{V_{IN} - AV_{ref-}}{AV_{ref+} - AV_{ref-}}$$

Power Reduction Modes

The 8XC552 has two reduced power modes of operation: the idle mode and the power-down mode. These modes are entered by setting bits in the PCON special function

register. When the 8XC552 enters the idle mode, the following functions are disabled:


CPU (halted)
Timer T2 (halted and reset)
PWM0, PWM1 (reset; outputs are high)
ADC (conversion aborted if in progress).


In idle mode, the following functions remain active:

Timer 0 Timer 1 Timer T3 SIO0 SIO1 External interrupts

When the 8XC552 enters the power-down mode, the oscillator is stopped. The

mode, the oscillator is stopped. The power-down mode is entered by setting the PD bit in the PCON register. The PD bit can only be set if the EW input is tied HIGH.






Rm = 0.5 - 3 kohms

CS + CC = 15pF maximum RS = Recommended < 9.6 kohms for 1 LSB @ 12MHz

Because the analog to digital converter has a sampled-data comparator, the input looks capacitive to a source. When a conversion is initiated, switch Sm closes for 8tcy (8 μ s @ 12MHz crystal frequency) during which time capacitance Cs + Cc is charged. It should be noted that the sampling causes the analog input to present a varying load to an analog source.

Figure 39. A/D Input: Equivalent Circuit



March 1993 771

8XC552/562 overview

Power-Down Mode: The instruction that sets PCON.1 will be the last instruction executed in the normal operating mode before the power-down mode is entered. In the power-down mode, the on-chip oscillator is stopped. This freezes all functions; only the on-chip RAM and special function registers are held. The port pins output the contents of their respective special function registers. A hardware reset is the only way to terminate the power-down mode. Reset re-defines all the special function registers, but does not change the on-chip RAM.

In the power-down mode, V_{DD} and AV_{DD} can be reduced to minimize power consumption. V_{DD} and AV_{DD} must not be reduced before the power-down mode is entered and must be restored to the normal operating voltage before the power-down mode is terminated. The reset that terminates the power-down mode also freezes the oscillator. The reset should not be activated before V_{DD} and AV_{DD} are restored to their normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize (normally less than 10ms).

The status of the external pins during power-down is shown in Table 11. If the power-down mode is entered while the 8XC552 is executing out of external program memory, the port data that is held in the P2 special function register is restored to port 2. If a port latch contains a "1", the port pin is held HIGH during the power-down mode by the strong pull-up transistor.

Power Control Register PCON: The idle and power-down modes are entered by writing to bits in PCON. PCON is not bit addressable. See Figure 41.

Memory Organization

The memory organization of the 8XC552 is the same as in the 80C51, with the exception that the 8XC552 has 8k ROM, 256 bytes RAM, and additional SFRs. Addressing modes are the same in the 8XC552 and the 80C51. Details of the differences are given in the following paragraphs.

In the 8XC552, the lower 8k of the 64k program memory address space is filled by internal ROM. By tying the EA pin high, the processor fetches instructions from internal program ROM. Bus expansion for accessing program memory from 8k upwards is automatic since external instruction fetches occur automatically when the program counter exceeds 8191. If the EA pin is tied low, all program memory fetches are from external memory. The execution speed of the 8XC552 is the same regardless of whether fetches are from external or internal program memory. If all storage is on-chip, then byte location 8191 should be left vacant to prevent an undesired pre-fetch from external program memory address 8192.

Certain locations in program memory are reserved for specific programs. Locations 0000H to 0002H are reserved for the initialization program. Following reset, the CPU always begins execution at locations 0000H. Locations 0003H to 0075H are reserved for the fifteen interrupt request service routines.


Functionally, the internal data memory is the most flexible of the address spaces. The internal data memory space is subdivided into a 256-byte internal data RAM address space and a 128-byte special function register (SFR) address space, as shown in Figure 42.


The internal data RAM address space is 0 to 255. Four 8-bit register banks occupy locations 0 to 31. 128 bit locations of the internal data RAM are accessible through direct addressing. These bits reside in 16 bytes of internal data RAM at locations 20H to 2FH. The stack can be located anywhere in the internal data RAM address space by loading the 8-bit stack pointer. The stack depth may be 256 bytes maximum.


The SFR address space is 128 to 255. All registers except the program counter and the four 8-bit register banks reside in this address space. Memory mapping the SFRs allows them to be accessed as easily as internal RAM, and as such, they can be operated on by most instructions. The 56 SFRs are listed in Figure 43, and their mapping in the SFR address space is shown in Figures 44 and 45. RAM bit addresses are the same as in the 80C51 and are summarized in Figure 46. The special function bit addresses are summarized in Figure 47.


Table 11. External Pin Status During Idle and Power-Down Modes


MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/PWM1
ldle (1)	Internal	1	1	Port data	Port data	Port data	Port data	Port data	HIGH
ldle (1)	External	1	1	Floating	Port data	Address	Port data	Port data	HIGH
Power-down	Internal	0	0	Port data	Port data	Port data	Port data	Port data	HIGH
Power-down	External	0	0	Floating	Port data	Port data	Port data	Port data	HIGH

















80C552/83C552

Single-chip 8-bit microcontroller with 10-bit A/D, capture/compare timer, high-speed outputs, PWM

DESCRIPTION

The 80C552/83C552 (hereafter generically referred to as 8XC552) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC552 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83C552 8k bytes mask programmable
- 80C552 ROMless version of the 83C552
- 87C552 -- 8k bytes EPROM (described in a separate chapter)

The 8XC552 contains a non-volatile 8k × 8 read-only program memory (83C552), a volatile 256 × 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I2C-bus), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC552 can be expanded using standard TTL compatible memories and logic.

In addition, the 8XC552 has two software selectable modes of power reduction - idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three-byte. With a 16MHz (24MHz) crystal, 58% of the instructions are executed in 0.75µs (0.5µs) and 40% in 1.5µs (1µs). Multiply and divide instructins require 3µs (2us).




FEATURES

- 80C51 central processing unit
- 8k × 8 ROM expandable externally to 64k bytes
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- Two standard 16-bit timer/counters
- 256 × 8 RAM, expandable externally to 64k
- Capable of producing eight synchronized, timed outputs
- A 10-bit ADC with eight multiplexed analog inputs
- Two 8-bit resolution, pulse width modulation outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- Three speed ranges:
- 1.2 to 16MHz
- 1.2 to 24MHz (ROM, ROMless only)
- 1.2 to 30MHz (ROM, ROMless only)
- Three operating ambient temperature
 - PCB83C552-5: 0°C to +70°C
 - PCF83C552-5: -40°C to +85°C (XTAL frequency max. 24 MHz)
- PCA83C552-5: -40°C to +125°C (XTAL frequency max. 16 MHz)

PIN CONFIGURATIONS



	26		44
			سر
	27	43	
Pin	Function	Pin	Function
1	P5.0/ADC0	35	XTAL1
2	V _{DD}	36	VSS
3	STADC	37	VSS
4	PWMO	38	NC
5	PWM1	39	P2.0/A08
6	EM	40	P2.1/A09
7	P4.0/CMSR0	41	P2.2/A10
8	P4.1/CMSR1	42	P2.3/A11
9	P4.2/CMSR2	43	P2.4/A12
10	P4.3/CMSR3	44	P2.5/A13
11	P4.4/CMSR4	45	P2.6/A14
12	P4.5/CMSR5	46	P2.7/A15
13	P4.6/CMT0	47	PSEN
14	P4.7/CMT1	48	ALE
15	RST	49	EX
16	P1.0/CTOI	50	P0.7/AD7
17	P1.1/CT11	51	P0.6/AD6
18 19	P1.2/CT2I	52 53	P0.5/AD5
19 20	P1.3/CT3I P1.4/T2	53 54	P0.4/AD4 P0.3/AD3
21	P1.5/RT2	55	P0.3/AD3 P0.2/AD2
22	P1.6/SCL	56	P0.1/AD1
23	P1.7/SDA	57	P0.0/AD0
24	P3.0/BxD	58	AVref-
25	P3.1/TxD	59	AVref+
26	P3.2/INTO	60	AVSS
27	P3.3/INT1	61	AVDD
28	P3.4/T0	62	P5.7/ADC7
29	P3.5/T1	63	P5.6/ADC6
30	P3.6/WR	64	P5.5/ADC5
31	P3.7/RD	65	P5.4/ADC4
32	NC	66	P5.3/ADC3
33	NC	67	P5.2/ADC2
34	XTAL2	68	P5.1/ADC1
	[27]	G-7	
	80	65	
	ਜਿ	_ ⊢	4
	7	STIC	J
	QUAD		
	PA		
	- 1	- 1	



80C552/83C552

ORDERING INFORMATION

PART ORD	LIPS ER NUMBER IARKING	NORTH AME	RICA PHILIPS ER NUMBER	DRAWING	TEMPERATURE °C	FREQ
ROMiess	ROM	ROMiess	ROM	NUMBER	AND PACKAGE	MHz
PCB80C552-5-16WP	52-5-16WP PCB83C552-5WP/xxx S80C552-1A68 S83C552-1A68 SO		SOT188	0 to +70, Plastic Leaded Chip Carrier	16	
PCB80C552-5-16H	PCB83C552-5H/xxx	S80C552-1B	S83C552-1B	SOT318	0 to +70, Plastic Quad Flat Pack	16
PCF80C552-5-16WP	PCF83C552-5WP/xxx	S80C552-2A68	S83C552-2A68	SOT188	-40 to +85, Plastic Leaded Chip Carrier	16
PCF80C552-5-16H	PCF83C552-5H/xxx	S80C552-2B	S83C552-2B	SOT318	-40 to +85, Plastic Quad Flat Pack	16
PCA80C552-5-16WP	PCA83C552-5WP/xxx	S80C552-6A68	S83C552-6A68	SOT188	-40 to +125, Plastic Leaded Chip Carrier	16
PCA80C552-5-16H	PCA83C552-5H/xxx	S80C552-6B	S83C552-6B	SOT318	–40 to +125, Plastic Quad Flat Pack	16
PCB80C552-5-24WP	PCB83C552-5WP/xxx	S80C552-AA68	S83C552-AA68	SOT188	0 to +70, Plastic Leaded Chip Carrier	24
PCB80C552-5-24H	PCB83C552-5H/xxx	S80C552-AB	S83C552-AB	SOT318	0 to +70, Plastic Quad Flat Pack	24
PCF80C552-5-24WP	PCF83C552-5WP/xxx	S80C552-BA68	S83C552-BA68	SOT188	-40 to +85, Plastic Leaded Chip Carrier	24
PCF80C552-5-24H	PCF83C552-5H/xxx	S80C552-BB	S83C552-BB	SOT318	-40 to +85, Plastic Quad Flat Pack	24
PCB80C552-5-30WP	PCB83C552-5WP/xxx	S80C552-CA68	S83C552-CA68	SOT188	0 to +70, Plastic Leaded Chip Carrier	30
PCB80C552-5-30H	PCB83C552-5H/xxx	S80C552-CB	S83C552-CB	SOT318	0 to +70, Plastic Quad Flat Pack	30


NOTE:

1.xxx denotes the ROM code number.


!	DRAWING	TEMPERATURE °C	FREQ
EPROM	NUMBER	AND PACKAGE	MHz
S87C552-4A68	0398E	0 to +70, Plastic Leaded Chip Carrier	16
S87C552-4K68	1473A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C552-4B	SOT318	0 to +70, Plastic Quad Flat Pack	16
S87C552-5A68	0398E	-40 to +85, Plastic Leaded Chip Carrier	16
S87C552-5K68	1473A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
S87C552-5B	SOT318	-40 to +85, Plastic Quad Flat Pack	16

80C552/83C552

PLASTIC QUAD FLAT PACK PIN FUNCTIONS




LOGIC SYMBOL



IC = internally connected (do not use)

80C552/83C552

BLOCK DIAGRAM



781

80C552/83C552

PIN DESCRIPTION

PIN NO.				
MNEMONIC	PLCC	QFP	TYPE	NAME AND FUNCTION
V _{DD}	2	72	1	Digital Power Supply: +5V power supply pin during normal operation, idle and power-down mode.
STADC	3	74	1	Start ADC Operation: Input starting analog to digital conversion (ADC operation can also be started by software). This pin must not float.
PWMO	4	75	0	Pulse Width Modulation: Output 0.
PWMT	5	76	0	Pulse Width Modulation: Output 1.
EW	6	77	1	Enable Watchdog Timer: Enable for T3 watchdog timer and disable power-down mode. This pin must not float.
P0.0-P0.7	57-50	58-51	1/0	Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	16-23	10-17	1/0	Port 1: 8-bit I/O port. Alternate functions include:
	16-21	10-15	1/0	(P1.0-P1.5): Quasi-bidirectional port pins.
	22-23	16-17	1/0	(P1.6, P1.7): Open drain port pins.
	16-19	10-13	1	CT0I-CT3I (P1.0-P1.3): Capture timer input signals for timer T2.
	20	14	1	T2 (P1.4): T2 event input.
	21	15	1	RT2 (P1.5): T2 timer reset signal. Rising edge triggered.
	22	16	1/0	SCL (P1.6): Serial port clock line I ² C-bus.
	23	17	1/0	SDA (P1.7): Serial port data line I ² C-bus.
				Port 1 is also used to input the lower order address byte during EPROM programming and verification. A0 is on P1.0, etc.
P2.0-P2.7	39-46	38-42, 45-47	1/0	Port 2: 8-bit quasi-bidirectional I/O port. Alternate function: High-order address byte for external memory (A08-A15).
P3.0-P3.7	24-31	18-20, 23-27	1/0	Port 3: 8-bit quasi-bidirectional I/O port. Alternate functions include:
	24	18		RxD(P3.0): Serial input port.
	25	19		TxD (P3.1): Serial output port.
	26	20		INTO (P3.2): External interrupt.
	27	23		INT1 (P3.3): External interrupt.
	28	24		T0 (P3.4): Timer 0 external input.
	29	25		T1 (P3.5): Timer 1 external input.
	30	26		WR (P3.6): External data memory write strobe.
	31	27		RD (P3.7): External data memory read strobe.
P4.0-P4.7	7-14	80, 1-2 4-8	1/0	Port 4: 8-bit quasi-bidirectional I/O port. Alternate functions include:
	7-12	80, 1-2 4-6	0	CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2.
	13, 14	7, 8	0	CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2.
P5.0-P5.7	68-62,	71-64,	1	Port 5: 8-bit input port.
	1			ADC0-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to ADC.
RST	15	9	1/0	Reset: Input to reset the 8XC552. It also provides a reset pulse as output when timer T3 overflows.
XTAL1	35	32	l	Crystal Input 1: Input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used.
XTAL2	34	31	0	Crystal Input 2: Output of the inverting amplifier that forms the oscillator. Left open-circuit when an external clock is used.

80C552/83C552

PIN DESCRIPTION (Continued)

	PIN	NO.		
MINEMONIC	PLCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	36, 37	34-36	ı	Two Digital ground pins.
PSEN	47	48	0	Program Store Enable: Active-low read strobe to external program memory.
ALE	48	49	0	Address Latch Enable: Latches the low byte of the address during accesses to external memory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up.
EA	49	50	1	External Access: When EA is held at TTL level high, the CPU executes out of the internal program ROM provided the program counter is less than 8192. When EA is held at TTL low level, the CPU executes out of external program memory. EA is not allowed to float.
AV _{REF} _	58	59	1	Analog to Digital Conversion Reference Resistor: Low-end.
AV _{REF+}	59	60	1	Analog to Digital Conversion Reference Resistor: High-end.
AVSS	60	61	1	Analog Ground
AVDD	61	63	1	Analog Power Supply

NOTE:

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 780.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

IDLE MODE

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers

remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/ PWM1
ldle	Internal	1	1	Data	Data	Data	Data	Data	1
idle	External	1	1	Float	Data	Address	Data	Data	1
Power-down	Internal	0	0	Data	Data	Data	Data	Data	1
Power-down	External	0	0	Float	Data	Data	Data	Data	1

^{1.}To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than V_{DD} + 0.5V or V_{SS} – 0.5V, respectively.

80C552/83C552

Serial Control Register (S1CON) - See Table 2

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

				BIT FRI				
CR2	CR1	CR0	6MHz	12MHz	16MHz	24MHz ²	30MHz ²	f _{OSC} DIVIDED BY
0	0	0	23	47	62.5	94	117 1	256
0	0	1	27	54	71	107 1	134 1	224
0	1 1	0	31	63	83.3	125 1	156 ¹	192
0	1	1	37	75	100	150 ¹	188 ¹	160
1	0	0	6.25	12.5	17	25	31	960
1	0	1	50	100	133 1	200 1	250 ¹	120
1	1	0	100	200	267 ¹	400 1	500 ¹	60
1	1	1	0.24 < 62.5	0.49 < 62.5	0.65 < 55.6	0.98 < 50.0	1.22 < 52.1	96 × (256 – (reload value Timer 1))
		5	0 < 255	0 < 254	0 < 253	0 <251	0 < 250	reload value Timer 1 in Mode 2.

NOTE

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	−0.5 to +6.5	V
Input, output DC current on any single I/O pin	5.0	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

NOTES:

DEVICE SPECIFICATIONS

	SUPPLY V	SUPPLY VOLTAGE (V)			
TYPE	MIN	MAX	MIN	MAX	TEMPERATURE RANGE (°C)
PCB83(0)C552-5-16	4.0	6.0	1.2	16	0 to +70
PCF83(0)C552-5-16	4.0	6.0	1.2	16	-40 to +85
PCA83(0)C552-5-16	4.5	5.5	1.2	16	-40 to +125
PCB83(0)C552-5-24	4.5	5.5	1.2	24	0 to +70
PCF83(0)C552-5-24	4.5	5.5	1.2	24	-40 to +85
PCB83(0)C552-5-30	4.5	5.5	1.2	30	0 to +70

^{1.} These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.

^{2.}At f_{OSC} = 24MHz/ 30MHz the maximum I²C bus rate of 100kHz cannot be realized due to the fixed divider rates.

^{1.}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

^{2.} This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80C552/83C552

DC ELECTRICAL CHARACTERISTICS

 V_{SS} , $AV_{SS} = 0V$

		TEST	LIM	ITS	
SYMBOL	PARAMETER	CONDITIONS	MIN MAX		UNIT
I _{DD}	Supply current operating:	See notes 1 and 2			
	PCB8XC552-5-16	f _{OSC} = 16MHz	1	45	mA
	PCF8XC552-5-16	f _{OSC} = 16MHz		45	mA
	PCA8XC552-5-16	f _{OSC} = 16MHz		40	mA
	PCB8XC552-5-24	fosc = 24MHz		55	mA.
	PCF8XC552-5-24 PCB8XC552-5-30	$f_{OSC} = 24MHz$ $f_{OSC} = 30MHz$		55 68	mA mA
1	Idle mode:	See notes 1 and 3		66	IIIA
I _{ID}	PCB8XC552-5-16	f _{OSC} = 16MHz	ļ	10	mA
	PCF8XC552-5-16	f _{OSC} = 16MHz	1	10	mA
	PCA8XC552-5-16	f _{OSC} = 16MHz	l	9	mA
	PCB8XC552-5-24	f _{OSC} = 24MHz	l	12.5	mA
	PCF8XC552-5-24	f _{OSC} = 24MHz		12.5	mA
	PCB8XC552-5-30	f _{OSC} = 30MHz		15	mA
IPD	Power-down current:	See notes 1 and 4; 2V < V _{PD} < V _{DD} max			
	PCB8XC552	15 55		50	μА
	PCF8XC552	1		50	μА
	PCA8XC552			150	μΑ
Inputs					
V _{IL}	Input low voltage, except EA, P1.6, P1.7		-0.5	0.2V _{DD} 0.1	V
V _{IL1}	Input low voltage to EA		-0.5	0.2V _{DD} -0.3	V
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁵		-0.5	0.3V _{DD}	٧
V_{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA		0.2V _{DD} +0.9	V _{DD} +0.5	٧
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{DD}	V _{DD} +0.5	٧
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁵		0.7V _{DD}	6.0	V
I _{IL}	Logical 0 input current, ports 1, 2, 3, 4, except P1.6, P1.7	V _{IN} = 0.45V		–50	μА
ITL	Logical 1-to-0 transition current, ports 1, 2, 3, 4, except P1.6, P1.7	See note 6		-650	μА
±I _{IL1}	Input leakage current, port 0, EA, STADC, EW	0.45V < V _I < V _{DD}		10	μА
±I _{IL2}	Input leakage current, P1.6/SCL, P1.7/SDA	0V < V _I < 6V 0V < V _{DD} < 5.5V		10	μА
±I _{IL3}	Input leakage current, port 5	0.45V < V _I < V _{DD}		1	μА
Outputs					L
V _{OL}	Output low voltage, ports 1, 2, 3, 4, except P1.6, P1.7	$I_{OL} = 1.6 \text{mA}^7$		0.45	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN, PWM0, PWM1	$I_{OL} = 3.2 \text{mA}^7$		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA	$l_{OL} = 3.0 \text{mA}^7$		0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	V _{DD} = 5V +10%			
		-l _{OH} = 60μA	2.4		V
		$-I_{OH} = 25\mu A$	0.75V _{DD}		٧
		-l _{OH} = 10μA	0.9V _{DD}		٧

80C552/83C552

DC ELECTRICAL CHARACTERISTICS (Continued)

		TEST	LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Outputs (Continued)				
V _{OH1}	Output high voltage (port 0 in external bus mode, ALE, PSEN, PWM0, PWM1)8	V _{DD} = 5V +10% -I _{OH} = 400μA -I _{OH} = 150μA -I _{OH} = 40μA	2.4 0.75V _{DD} 0.9V _{DD}		V V V
V _{OH2}	Output high voltage (RST)	-l _{OH} = 400μA -l _{OH} = 120μA	2.4 0.8V _{DD}		V V
R _{RST}	Internal reset pull-down resistor		50	150	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C		10	pF
Analog In	puts				
AV_{DD}	Analog supply voltage:	$AV_{DD} = V_{DD} \pm 0.2V$ $AV_{DD} = V_{DD} \pm 0.2V$ $AV_{DD} = V_{DD} \pm 0.2V$ $AV_{DD} = V_{DD} \pm 0.2V$ $AV_{DD} = V_{DD} \pm 0.2V$ $AV_{DD} = V_{DD} \pm 0.2V$ $AV_{DD} = V_{DD} \pm 0.2V$	4.0 4.0 4.5 4.5 4.5 4.5	6.0 6.0 5.5 5.5 5.5 5.5	V V V V
Al _{DD}	Analog supply current: operating: (16MHz) Analog supply current: operating: (24MHz, 30MHz)	Port 5 = 0 to AV _{DD} Port 5 = 0 to AV _{DD}		1.2 1.0	mA mA
Al _{iD}	Idle mode: PCB8XC552-5-16 PCF8XC552-5-16 PCA8XC552-5-16 PCB8XC552-5-24 PCF8XC552-5-24 PCB8XC552-5-30			50 50 100 50 50 50	ДА ДА ДА ДА ДА
Al _{PD}	Power-down mode: PCB8XC552 PCF8XC552 PCA8XC552	2V < AV _{PD} < AV _{DD} max		50 50 100	μΑ μΑ μΑ
AVIN	Analog input voltage		AV _{SS} -0.2	AV _{DD} +0.2	٧
AV _{REF}	Reference voltage: AV _{REF} - AV _{REF+}		AV _{SS} -0.2	AV _{DD} +0.2	v v
R _{REF}	Resistance between AV _{REF+} and AV _{REF-}		10	50	kΩ
CIA	Analog input capacitance			15	pF
t _{ADS}	Sampling time			8t _{CY}	μs
t _{ADC}	Conversion time (including sampling time)			50t _{CY}	μs
DL _e	Differential non-linearity ^{10, 11, 12}			±1	LSB
IL _e	Integral non-linearity 10, 13			±2	LSB
OS _e	Offset error ^{10, 14}			+2	LSB

80C552/83C552

DC ELECTRICAL CHARACTERISTICS (Continued)


		TEST	LIMITS		
SYMBOL PARAMETER		CONDITIONS	MIN	MAX	TINU
Analog In	puts (continued)				
G _e	Gain error ^{10, 15}			±0.4	%
A _e	Absolute voltage error ^{10, 16}			±3	LSB
M _{CTC}	Channel to channel matching			±1	LSB
Ct	Crosstalk between inputs of port 517	0-100kHz		-60	dB

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- 1.See Figures 10 through 15 for I_{DD} test conditions.
- 2. The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{II} = V_{SS} + 0.5V; $V_{H} = V_{DD} - 0.5V$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = \overline{EW} = V_{DD}$; STADC = V_{SS}
- 3. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_f = t_f = 10ns; V_{II} = V_{SS} + 0.5V; $V_{H} = V_{DD} - 0.5V$; XTAL2 not connected; Port $0 = EW = V_{DD}$; $EA = RST = STADC = V_{SS}$
- 4. The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = EW = VDD; \overline{EA} = RST = STADC = XTAL1 = V_{SS} .
- 5.The input threshhold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.
- 6.Pins of ports 1 (except P1.6, P1.7), 2, 3, and 4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- 7. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IQL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions
- 8. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VDD specification when the address bits are stabilizing.
- 9.The following condition must not be exceeded: V_{DD} 0.2V < AV_{DD} < V_{DD} + 0.2V.

 10. Conditions: AV_{REF} = 0V; AV_{DD} = 5.0V, AV_{REF} (80C552, 83C552) = 5.12V. ADC is monotonic with no missing codes. Measurement by continuous conversion of AV_{IN} = –20mV to 5.12V in steps of 0.5mV.

 11. The differential non-linearity (DL_e) is the difference between the actual step width and the ideal step width. (See Figure 1.)
- 12. The ADC is monotonic; there are no missing codes.
- 13. The integral non-linearity (ILe) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error. (See Figure 1.)
- 14. The offset error (OS_e) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve. (See Figure 1.)
- 15. The gain error (Ge) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve. (See Figure 1.)
- 16. The absolute voltage error (A_e) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve.
- 17. This should be considered when both analog and digital signals are simultaneously input to port 5.



80C552/83C552

AC ELECTRICAL CHARACTERISTICS^{1, 2}

16 MHz version

			16MHz CLOCK		VARIABLE CLOCK		1
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	16	MHz
t _{LHLL}	2	ALE pulse width	85		2t _{CLCL} -40		ns
t _{avll}	2	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	2	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
L LPL	2	ALE low to PSEN low	23		t _{CLCL} -40		ns
Т РГРН	2	PSEN pulse width	143		3t _{CLCL} -45		ns
PLIV	2	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memo	ry						<u> </u>
t _{RLRH}	3	RD pulse width	275		6t _{CLCL} -100		ns
twlwh	4	WR pulse width	275		6t _{CLCL} -100		ns
RLDV	3	RD low to valid data in		148		5t _{CLCL} -165	ns
RHDX	3	Data hold after RD	0		0		ns
t _{RHDZ}	3	Data float after RD		55		2t _{CLCL} -70	ns
tLLDV	3	ALE low to valid data in		350		8t _{CLCL} -150	ns
AVDV	3	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tavwx	4	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	4	Data before WR	288		7t _{CLCL} -150		ns
twhox	4	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	3	RD low to address float		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External Cl	ock	<u> </u>		<u> </u>			
t _{СНСХ}	5	High time ⁴	20		20		ns
tclcx	5	Low time ⁴	20		20		ns
ССН	5	Rise time ⁴		20		20	ns
t _{CHCL}	5	Fall time ⁴		20	—	20	ns
	na – Shift R	egister Mode ⁴ (Test Conditions: T _{amb} = 0	°C to +70°C: Vee	= 0V: Load Capac	ciatnce = 80oF)		L
t _{XLXL}	6	Serial port clock cycle time	0.75	1	12t _{CLCL}		μs
tavxh	6	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
t _{XHQX}	6	Output data hold after clock rising edge	8	†	2t _{CLCL} -117		ns
t _{XHDX}	6	Input data hold after clock rising edge	0	†	0		ns
-AHUX	<u> </u>	Clock rising edge to input data valid		492		10t _{CLCL} -133	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

3. t_{CLCL} = 1/t_{OSC} = one oscillator clock period.

t_{CLCL} = 83.3ns at f_{OSC} = 12MHz.

t_{CLCL} = 62.5ns at f_{OSC} = 16MHz.

4. These values are characterized but not 100% production tested.

80C552/83C552

AC ELECTRICAL CHARACTERISTICS (Continued)1,2

24/30 MHz version

	Ì		24MHz CLOCK		30MHz CLOCK		VARIABLE CLOCK		j
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency					1.2	24	MHz
t _{LHLL}	2	ALE pulse width	43		27		2t _{CLCL} -40		ns
tavll	2	Address valid to ALE low	17		8		t _{CLCL} 25		ns
t _{LLAX}	2	Address hold after ALE low	17		8		t _{CLCL} -25		ns
t _{LLIV}	2	ALE low to valid instruction in		102		68		4t _{CLCL} -65	ns
t _{LLPL}	2	ALE low to PSEN low	17		8		t _{CLCL} -25		ns
фгьн	2	PSEN pulse width	80		55		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		65		40		3t _{CLCL} -60	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		17		8		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		128		87		5t _{CLCL} -80	ns
tplaz	2	PSEN low to address float		10		10		10	ns
Data Memo	ry							Ma.,	
t _{RLRH}	3	RD pulse width	150		100		6t _{CLCL} -100		ns
twlwh	4	WR pulse width	150		100		6t _{CLCL} -100		ns
t _{RLDV}	3	RD low to valid data in		118		77		5t _{CLCL} -90	ns
t _{RHDX}	3	Data hold after RD	0		0		0		ns
t _{RHDZ}	3	Data float after RD		55		39		2t _{CLCL} -28	ns
t _{LLDV}	3	ALE low to valid data in		183		117		8t _{CLCL} -150	ns
t _{AVDV}	3	Address to valid data in		210		135		9t _{CLCL} -165	ns
tllwl	3, 4	ALE low to RD or WR low	75	175	50	150	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	92		58		4t _{CLCL} -75		ns
tavwx	4	Data valid to WR transition	12		3		t _{CLCL} -30		ns
t _{DW}	4	Data before WR	162		103		7t _{CLCL} -130		ns
twhax	4	Data hold after WR	17		8		t _{CLCL} -25		ns
t _{RLAZ}	3	RD low to address float		0		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	17	67	8	58	t _{CLCL} -25	t _{CLCL} +25	ns
External CI	ock					h			
t _{CHCX}	5	High time ³	17		15		17		ns
t _{CLCX}	5	Low time ³	17		15		17		ns
t ссн	5	Rise time ³		5		3		20	ns
t _{CHCL}	5	Fall time ³		5		3		20	ns
	na – Shift R	egister Mode ³ (Test Conditions: T _{amb} = 0	°C to +70	O°C: Vee	= 0V· I na	d Canaci:	atnce = 80oF1	L	
t _{XLXL}	6	Serial port clock cycle time	0.5	-, -35	0.4		12t _{CLCL}	l l	μs
t _{avxh}	6	Output data setup to clock rising edge	283		200		10t _{CLCL} -133		ns
txHQX	6	Output data hold after clock rising edge	23		6.6		2t _{CLCL} -60		ns
t _{XHDX}	6	Input data hold after clock rising edge	0		0.0		0		ns
t _{XHDV}	6	Clock rising edge to input data valid	۲Ť	283	<u> </u>	200	·	10t _{CLCL} -133	ns

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

3. These values are characterized but not 100% production tested.

4. t_{CLCL} = 1/f_{OSC} = one oscillator clock period.

t_{CLCL} = 41.7ns at f_{OSC} = 24MHz.

80C552/83C552

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	INPUT	ОИТРИТ
I ² C Interfac	e (Refer to Figure 9)		
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{LOW}	SCL low time	≥ 16 t _{CLCL}	> 4.7μs ¹
t _{HIGH}	SCL high time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{RC}	SCL rise time	≤ 1μs	_2
t _{FC}	SCL fall time	≤ 0.3µs	< 0.3μs ³
t _{SU} ; DAT1	Data set-up time	≥ 250ns	> 20 t _{CLCL} - t _{RD}
t _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1μs ¹
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}
t _{HD} ; DAT	Data hold time	≥ Ons	> 8 t _{CLCL} - t _{FC}
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7μs ¹
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{BUF}	Bus free time	≥ 14 t _{CLCL}	> 4.7μs ¹
t _{RD}	SDA rise time	≤ 1μs	_2
t _{FD}	SDA fall time	≤ 0.3μs	< 0.3μs ³

NOTES:

^{1.}At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.

2.Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1μs.

3.Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and

 $^{4.}t_{CLCL} = 1/f_{OSC} = \text{one}$ oscillator clock period at pin XTAL1. For 62ns, 42ns, 33.3ns $< t_{CLCL} < 285$ ns (16MHz, 24MHz, 30MHz $> t_{OSC} > 1.2$ MHz) the SI01 interface meets the I²C-bus specification for bit-rates up to 100 kbit/s.

80C552/83C552

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A — Address

- Instruction (program memory contents)

Q – Output data R – RD signal t – Time

V – Valid W – WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to

ALE low.

 t_{LLPL} = Time for ALE low to


PSEN low.


L - Logic level low, or ALE P - PSEN


C - Clock


D - Input data


H - Logic level high






























80C552/83C552









NOTES:

1.Active Mode:

- a. The following pins must be forced to V_{DD}: EA, RST, Port 0, and EW.
- b. The following pins must be forced to VSS: STADC, AVss, and AVref-
- c. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins.
- d. The following pins must be disconnected: XTAL2 and all pins not specified above.

2.Idle Mode:

- a. The following pins must be forced to V_{DD} : Port 0 and EW.
- b. The following pins must be forced to V_{SS} : RST, STADC, AV_{ss} , AV_{ref-} and \overline{EA} .
- c. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
- d. The following pins must be disconnected: XTAL2 and all pins not specified above.

3. Power Down Mode:

- a. The following pins must be forced to VDD: Port 0 and EW.
- b. The following pins must be forced to VSS: RST, STADC, XTAL1, AVSS,, AVref-, and EA.
- c. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
- d. The following pins must be disconnected: XTAL2 and all pins not specified above.



Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

87C552

Single-chip 8-bit microcontroller

Single-chip 8-bit microcontroller with 10-bit A/D, capture/compare timer, high-speed outputs, PWM

DESCRIPTION

The 87C552 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C552 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83C552 8k bytes mask programmable ROM
- 80C552 ROMless version of the 83C552
- 87C552 8k bytes EPROM

The 87C552 contains a 8k × 8 a volatile 256 × 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I²C-bus), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C552 can be expanded using standard TTL compatible memories and logic.

In addition, the 87C552 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three-byte. With a 16MHz (24MHz) crystal, 58% of the instructions are executed in 0.75μs (0.5μs) and 40% in 1.5μs (1μs). Multiply and divide instructins require 3μs (2μs).




FEATURES

- 80C51 central processing unit
- 8k x 8 EPROM expandable externally to 64k bytes
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- Two standard 16-bit timer/counters
- 256 x 8 RAM, expandable externally to 64k bytes
- Capable of producing eight synchronized, timed outputs
- A 10-bit ADC with eight multiplexed analog inputs
- Two 8-bit resolution, pulse width modulation outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- Three speed ranges:
 - 16MHz
- Extended temperature ranges
- OTP package available

PIN CONFIGURATIONS



	CAR	RIER	
	26		44
	27	43	J
	_		
Pin	Function	Pin	Function
1	P5.0/ADC0	35	XTAL1
2	V_{DD}	36	VSS
3	STADC	37	Vss
4	PWMO	38	NC
5	PWMT	39	P2.0/A08
6	EW	40	P2.1/A09
7	P4.0/CMSR0	41	P2.2/A10
8	P4.1/CMSR1	42	P2.3/A11
9	P4.2/CMSR2	43	P2.4/A12
10	P4.3/CMSR3	44	P2.5/A13
11	P4.4/CMSR4	45	P2.6/A14
12	P4.5/CMSR5	46	P2.7/A15
13	P4.6/CMT0	47	PSEN
14	P4.7/CMT1	48	ALE/PROG
15	RST	49	EA/V _{PP}
16	P1.0/CT0I	50	P0.7/AD7
17	P1.1/CT1I	51	P0.6/AD6
18	P1.2/CT2I	52	P0.5/AD5
19	P1.3/CT3I	53	P0.4/AD4
20	P1.4/T2	54	P0.3/AD3
21	P1.5/RT2	55	P0.2/AD2
22	P1.6/SCL	56	P0.1/AD1
23	P1.7/SDA	57	P0.0/AD0
24	P3.0/RxD	58	AVref-
25	P3.1/TxD	59	AVref+
26	P3.2/INTO	60	AVSS
27	P3.3/INTT	61	AV _{DD}
28	P3.4/T0	62	P5.7/ADC7
29	P3.5/T1	63	P5.6/ADC6
30	P3.6/WR	64	P5.5/ADC5
31	P3.7/RD	65	P5.4/ADC4
32	NC	66	P5.3/ADC3
33	NC	67	P5.2/ADC2
34	XTAL2	68	P5.1/ADC1
	80	65	
	_	°	-,
	1	6	4]
	DIA	епс	



87C552

ORDERING INFORMATION

PHILIPS PART ORDER NUMBER PART MARKING		NORTH AMERICA PHILIPS PART ORDER NUMBER		DRAWING	TEMPERATURE °C	FREQ
ROMless	ROM	ROMless	ROM	NUMBER	AND PACKAGE	MHz
PCB80C552-5-16WP	PCB83C552-5WP/xxx	S80C552-1A68	S83C552-1A68	SOT188	0 to +70, Plastic Leaded Chip Carrier	16
PCB80C552-5-16H	PCB83C552-5H/xxx	S80C552-1B	S83C552-1B	SOT318	0 to +70, Plastic Quad Flat Pack	16
PCF80C552-5-16 W P	PCF83C552-5WP/xxx	S80C552-2A68	S83C552-2A68	SOT188	-40 to +85, Plastic Leaded Chip Carrier	16
PCF80C552-5-16H	PCF83C552-5H/xxx	S80C552-2B	S83C552-2B	SOT318	-40 to +85, Plastic Quad Flat Pack	16
PCA80C552-5-16WP	PCA83C552-5WP/xxx	S80C552-6A68	S83C552-6A68	SOT188	-40 to +125, Plastic Leaded Chip Carrier	16
PCA80C552-5-16H	PCA83C552-5H/xxx	S80C552-6B	S83C552-6B	SOT318	–40 to +125, Plastic Quad Flat Pack	16
PCB80C552-5-24WP	PCB83C552-5WP/xxx	S80C552-AA68	S83C552-AA68	SOT188	0 to +70, Plastic Leaded Chip Carrier	24
PCB80C552-5-24H	PCB83C552-5H/xxx	S80C552-AB	S83C552-AB	SOT318	0 to +70, Plastic Quad Flat Pack	24
PCF80C552-5-24WP	PCF83C552-5WP/xxx	S80C552-BA68	S83C552-BA68	SOT188	-40 to +85, Plastic Leaded Chip Carrier	24
PCF80C552-5-24H	PCF83C552-5H/xxx	S80C552-BB	S83C552-BB	SOT318	–40 to +85, Plastic Quad Flat Pack	24
PCB80C552-5-30WP	PCB83C552-5WP/xxx	S80C552-CA68	S83C552-CA68	SOT188	0 to +70, Plastic Leaded Chip Carrier	30
PCB80C552-5-30H	PCB83C552-5H/xxx	S80C552-CB	S83C552-CB	SOT318	0 to +70, Plastic Quad Flat Pack	30

NOTE:


^{1.}xxx denotes the ROM code number.

87C552


		·	
EPROM	DRAWING NUMBER	TEMPERATURE °C AND PACKAGE	FREQ MHz
S87C552-4A68	0398E	0 to +70, Plastic Leaded Chip Carrier	16
S87C552-4K68	1473A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C552-4B	SOT318	0 to +70, Plastic Quad Flat Pack	16
S87C552-5A68	0398E	-40 to +85, Plastic Leaded Chip Carrier	16
S87C552-5K68	1473A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
S87C552-5B	SOT318	-40 to +85, Plastic Quad Flat Pack	16

87C552

PLASTIC QUAD FLAT PACK PIN FUNCTIONS




LOGIC SYMBOL



800

87C552

BLOCK DIAGRAM



87C552

PIN DESCRIPTION

	PIN NO.			
MNEMONIC	PLCC	QFP	TYPE	NAME AND FUNCTION
V _{DD}	2	72	i	Digital Power Supply: +5V power supply pin during normal operation, idle and power-down mode.
STADC	3	74	1	Start ADC Operation: Input starting analog to digital conversion (ADC operation can also be started by software).
PWMo	4	75	0	Pulse Width Modulation: Output 0.
PWM1	5	76	0	Pulse Width Modulation: Output 1.
EW	6	77	1	Enable Watchdog Timer: Enable for T3 watchdog timer and disable power-down mode.
P0.0-P0.7	57-50	58-51	I/O	Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s. Port 0 is also used to input the code byte during programming and to output the code byte during verification.
P1.0-P1.7	16-23 16-21 22-23 16-19 20 21 22 23	10-17 10-15 16-17 10-13 14 15 16	1/O 1/O 1/O 1 1 1 1/O 1/O	Port 1: 8-bit I/O port. Alternate functions include: (P1.0-P1.5): Quasi-bidirectional port pins. (P1.6, P1.7): Open drain port pins. CT0I-CT3I (P1.0-P1.3): Capture timer input signals for timer T2. T2 (P1.4): T2 event input. RT2 (P1.5): T2 timer reset signal. Rising edge triggered. SCL (P1.6): Serial port clock line I ² C-bus. SDA (P1.7): Serial port data line I ² C-bus. Port 1 is also used to input the lower order address byte during EPROM programming and verification. A0 is on P1.0, etc.
P2.0-P2.7	39-46	38-42, 45-47	1/0	Port 2: 8-bit quasi-bidirectional I/O port. Alternate function: High-order address byte for external memory (A08-A15). Port 2 is also used to input the upper order address during EPROM programming and verification. A8 is on P2.0, A9 on P2.1, through A12 on P2.4.
P3.0-P3.7	24-31	18-20, 23-27	1/0	Port 3: 8-bit quasi-bidirectional I/O port. Alternate functions include:
	24 25 26 27 28 29 30 31	23-27 18 19 20 23 24 25 26 27		RxD(P3.0): Serial input port. TxD (P3.1): Serial output port. INTO (P3.2): External interrupt. INT1 (P3.3): External interrupt. T0 (P3.4): Timer 0 external input. T1 (P3.5): Timer 1 external input. WR (P3.6): External data memory write strobe. RD (P3.7): External data memory read strobe.
P4.0-P4.7	7-14	80, 1-2	1/0	Port 4: 8-bit quasi-bidirectional I/O port. Alternate functions include:
	7-12	4-8 80, 1-2 4-6	0	CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2.
	13, 14	7, 8	0	CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2.
P5.0-P5.7	68-62, 1	71-64,	1	Port 5: 8-bit input port. ADC0-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to ADC.
RST	15	9	1/0	Reset: Input to reset the 87C552. It also provides a reset pulse as output when timer T3 overflows.
XTAL1	35	32	ı	Crystal Input 1: Input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used.
XTAL2	34	31	0	Crystal Input 2: Output of the inverting amplifier that forms the oscillator. Left open-circuit when an external clock is used.

87C552

PIN DESCRIPTION (Continued)

	PIN	NO.		
MNEMONIC	PLCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	36, 37	34-36	1	Digital ground.
PSEN	47	48	0	Program Store Enable: Active-low read strobe to external program memory.
ALE/PROG	48	49	0	Address Latch Enable: Latches the low byte of the address during accesses to external memory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up. This pin is also the program pulse input (PROG) during EPROM programming.
EA/V _{PP}	49	50	1	External Access: When EA is held at TTL level high, the CPU executes out of the internal program ROM provided the program counter is less than 8192. When EA is held at TTL low level, the CPU executes out of external program memory. EA is not allowed to float. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
AV _{REF} _	58	59	ı	Analog to Digital Conversion Reference Resistor: Low-end.
AV _{REF+}	59	60	1	Analog to Digital Conversion Reference Resistor: High-end.
AV _{SS}	60	61	ı	Analog Ground
AV _{DD}	61	63	1	Analog Power Supply

NOTE:

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 780.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

IDLE MODE

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers

remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/ PWM1
Idle	Internal	1	1	Data	Data	Data	Data	Data	High
Idle	External	1	1	Float	Data	Address	Data	Data	High
Power-down	Internal	0	0	Data	Data	Data	Data	Data	High
Power-down	External	0	0	Float	Data	Data	Data	Data	High

January 7, 1993 803

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than V_{DD} + 0.5V or V_{SS} – 0.5V, respectively.

87C552

Serial Control Register (S1CON) - See Table 2

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

			BIT FRE	BIT FREQUENCY (kHz) AT		
CR2	CR1	CR0	6MHz	12MHz	16MHz	fosc DIVIDED BY
0	0	0	23	47	62.5	256
0	0	1	27	54	71	224
0	1	0	31.25	62.5	83.3	192
0	1	1	37	75	100	160
1 1	0	0	6.25	12.5	17	960
1	0	1	50	100	133 ¹	120
1	1	0	100	200	267 ¹	60
1	1	1	0.25 < 62.5	0.5 < 62.5	0.67 < 56	96 x (256 – (reload value Timer 1))
			0 to 225	0 to 224	0 to 223	Timer 1 in Mode 2.

NOTE:

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} to V _{SS}	-0.5 to +13	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Input, output DC current on any single I/O pin	5.0	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	W

NOTES:

DEVICE SPECIFICATIONS

	SUPPLY V	SUPPLY VOLTAGE (V)		NCY (MHz)		
ТҮРЕ	MIN	MAX	MIN	MAX	TEMPERATURE RANGE (°C)	
P87C552-4	4.5	5.5	3.5	16	0 to +70	
P87C552-5	4.5	5.5	3.5	16	-40 to +85	

^{1.} These frequencies exceed the upper limit of 100kHz of the I2C-bus specification and cannot be used in an I2C-bus application.

^{1.} Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

^{2.} This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

87C552

DC ELECTRICAL CHARACTERISTICS

V_{SS}, AV_{SS} = 0V

		TEST	LIM	IITS	ĺ
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
I _{DD}	Supply current operating: PCA8XC552-5-16	See notes 1 and 2 f _{OSC} = 16MHz		40	mA
l _{ID}	Idle mode: 87C552	See notes 1 and 3 f _{OSC} = 16MHz		7	mA
I _{PD}	Power-down current:	See notes 1 and 4; 2V < V _{PD} < V _{DD} max			
	87C552	1	<u> </u>	50	μА
Inputs		T			
V _{tL}	Input low voltage, except EA, P1.6, P1.7		-0.5	0.2V _{DD} -0.1	V
V _{IL1}	Input low voltage to EA		-0.5	0.2V _{DD} -0.3	V
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁵	_	-0.5	0.3V _{DD}	V
V _{IH}	Input high voltage, except XTAL1, RST		0.2V _{DD} +0.9	V _{DD} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{DD}	V _{DD} +0.5	V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁵		0.7V _{DD}	6.0	V
I _{IL}	Logical 0 input current, ports 1, 2, 3, 4, except P1.6, P1.7	$V_{1N} = 0.45V$		-50	μА
ITL	Logical 1-to-0 transition current, ports 1, 2, 3, 4, except P1.6, P1.7	See note 6		-650	μА
±I _{iL1}	Input leakage current, port 0, EA, STADC, EW	0.45V < V _I < V _{DD}		10	μА
±l _{iL2}	Input leakage current, P1.6/SCL, P1.7/SDA	0V < V _I < 6V 0V < V _{DD} < 5.5V		10	μА
±l _{IL3}	Input leakage current, port 5	0.45V < V _I < V _{DD}		1	μА
Outputs					<u> </u>
V _{OL}	Output low voltage, ports 1, 2, 3, 4, except P1.6, P1.7	$I_{OL} = 1.6 \text{mA}^7$		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN, PWM0, PWM1	$I_{OL} = 3.2 \text{mA}^7$		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA	$I_{OL} = 3.0 \text{mA}^7$		0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	-l _{OH} = 60μ A -l _{OH} = 25μ A -l _{OH} = 10μ A	2.4 0.75V _{DD} 0.9V _{DD}		V V
V _{OH1}	Output high voltage (port 0 in external bus mode, ALE, PSEN, PWM0, PWM1)8	-l _{OH} = 400μA -l _{OH} = 150μA -l _{OH} = 40μA	2.4 0.75V _{DD} 0.9V _{DD}		>>>
V _{OH2}	Output high voltage (RST)	-I _{OH} = 400µA -I _{OH} = 120µA	2.4 0.8V _{DD}		>>
R _{RST}	Internal reset pull-down resistor		50	150	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C		10	pF
Analog In	puis	*	•		
AV _{DD}	Analog supply voltage: 87C552 ⁹	$AV_{DD} = V_{DD} \pm 0.2V$	4.5	5.5	v
Al _{DD}	Analog supply current: operating:	Port 5 = 0 to AV _{DD}		1.2	mA
Al _{ID}	Idle mode: 87C552			50	μА
Al _{PD}	Power-down mode:	2V < AV _{PD} < AV _{DD} max			

January 7, 1993

87C552


DC ELECTRICAL CHARACTERISTICS (Continued)

		TEST	LIN	IITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Analog In	puts (Continued)				
	87C552			50	μА
AV _{IN}	Analog input voltage		AV _{SS} -0.2	AV _{DD} +0.2	V
AV _{REF}	Reference voltage: AV _{REF} - AV _{REF+}		AV _{SS} -0.2	AV _{DD} +0.2	V V
R _{REF}	Resistance between AV _{REF+} and AV _{REF-}		10	50	kΩ
CIA	Analog input capacitance			15	pF
t _{ADS}	Sampling time			8t _{CY}	μs
tADC	Conversion time (including sampling time)			50t _{CY}	μs
DL	Differential non-linearity ^{10, 11, 12}			±1	LSB
IL _e	Integral non-linearity ^{10, 13}			±2	LSB
OS _e	Offset error ^{10, 14}			±2	LSB
G _e	Gain error ^{10, 15}			±0.4	%
A _e	Absolute voltage error ^{10, 16}			±3	LSB
M _{CTC}	Channel to channel matching		1	±1	LSB
Ct	Crosstalk between inputs of port 517	0-100kHz		-60	dB

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- 1.See Figures 10 through 15 for IDD test conditions.
- 2. The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_f = t_f = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{DD} 0.5V; XTAL2 not connected; EA = RST = Port 0 = EW = V_{DD}; STADC = V_{SS}.
- 3. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10ns; V_{II} = V_{SS} + 0.5V;
- $V_{IH} = V_{DD} 0.5V$; XTAL2 not connected; Port $0 = \overline{EW} = V_{DD}$; $\overline{EA} = RST = STADC = V_{SS}$
- 4.The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = EW = V_{DD}; EA = RST = STADC = XTAL1 = V_{SS}.
- 5. The input threshhold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.
- 6.Pins of ports 1 (except P1.6, P1.7), 2, 3, and 4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 7.Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 8.Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{DD} specification when the address bits are stabilizing.
- 9. The following condition must not be exceeded: $V_{DD} 0.2V < AV_{DD} < V_{DD} + 0.2V$.
- 10. Conditions: AV_{REF} = 0V; AV_{DD} = 5.0V. Measurement by continuous conversion of AV_{IN} = -20mV to 5.12V in steps of 0.5mV, derivating parameters from collected conversion results of ADC. AV_{REF} (87C552) = 4.977V. ADC is monotonic with no missing codes.
- 11. The differential non-linearity (DL_e) is the difference between the actual step width and the ideal step width. (See Figure 1.)
- 12. The ADC is monotonic; there are no missing codes.
- 13. The integral non-linearity (IL_e) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error. (See Figure 1.)
- 14. The offset error (OS_e) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve. (See Figure 1.)
- 15. The gain error (G_e) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve. (See Figure 1.)
- 16. The absolute voltage error (A_e) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve.
- 17. This should be considered when both analog and digital signals are simultaneously input to port 5.

87C552



87C552

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			12MHz	CLOCK	16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency					3.5	16	MHz
t.HLL	2	ALE pulse width	127		85		2t _{CLCL} -40		ns
t _{AVLL}	2	Address valid to ALE low	28		8		t _{CLCL} 55		ns
t _{LLAX}	2	Address hold after ALE low	48		28		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		234		150		4t _{CLCL} -100	ns
t _{LLPL}	2	ALE low to PSEN low	43		23		t _{CLCL} -40		ns
t _{PLPH}	2	PSEN pulse width	205		143		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		145		83		3t _{CLCL} -105	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		59		38		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		312		208		5t _{CLCL} -105	ns
†PLAZ	2	PSEN low to address float		10		10		10	ns
Data Memo	ry								
t _{AVLL}	3, 4	Address valid to ALE low	43		23		t _{CLCL} -40		ns
t _{RLRH}	3	RD pulse width	400		275		6t _{CLCL} -100		ns
t _{WLWH}	4	WR pulse width	400		275		6t _{CLCL} -100		ns
t _{RLDV}	3	RD low to valid data in		252		148		5t _{CLCL} -165	ns
t _{RHDX}	3	Data hold after RD	0		0		0		ns
t _{RHDZ}	3	Data float after RD		97		55		2t _{CLCL} -70	ns
t _{LLDV}	3	ALE low to valid data in		517		350		8t _{CLCL} -150	ns
t _{AVDV}	3	Address to valid data in		585		398		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	200	300	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	203		120		4t _{CLCL} -130		ns
tavwx	4	Data valid to WR transition	23		3		t _{CLCL} -60		ns
t _{DW}	4	Data before WR	433		288		7t _{CLCL} -150		ns
twhax	4	Data hold after WR	33		13		t _{CLCL} -50		ns
t _{RLAZ}	3	RD low to address float		0		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	43	123	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External C	ock								
t _{CHCX}	5	High time ⁴	20		20		20		ns
tclcx	5	Low time ⁴	20		20		20		ns
t _{CLCH}	5	Rise time ⁴		20		20		20	ns
t _{CHCL}	5	Fall time ⁴		20		20		20	ns
Serial Timi	ng – Shift R	egister Mode ³ (Test Conditions: T _{amb} = 0)°C to +70	o°C; V _{SS} =	= 0V; Loa	d Capacia	atnce = 80pF)		•
txlxl	6	Serial port clock cycle time	1.0	T	0.75		12t _{CLCL}		μs
t _{QVXH}	6	Output data setup to clock rising edge	700		492		10t _{CLCL} -133		ns
t _{XHQX}	6	Output data hold after clock rising edge	50		8		2t _{CLCL} -117		ns
t _{XHDX}	6	Input data hold after clock rising edge	0		0		0		ns
txHDV	6	Clock rising edge to input data valid		700		492		10t _{CLCL} -133	ns

- 1. Parameters are valid over operating temperature range unless otherwise specified.
 2.Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 3.These values are characterized but not 100% production tested.
- 4.t_{CLCL} = 1/f_{OSC} = one oscillator clock period. t_{CLCL} = 83.3ns at f_{OSC} = 12MHz. t_{CLCL} = 62.5ns at f_{OSC} = 16MHz.

87C552

AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	INPUT	ОИТРИТ
l ² C Interfac	l ⊵e (Refer to Figure 9) ⁵		1
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{LOW}	SCL low time	≥ 16 t _{CLCL}	> 4.7μs ¹
t _{HIGH}	SCL high time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{RC}	SCL rise time	≤ 1μs	_2
t _{FC}	SCL fall time	≤ 0.3μs	< 0.3μs ³
t _{SU} ; DAT1	Data set-up time	≥ 250ns	> 20 t _{CLCL} - t _{RD}
t _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs ¹
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	>8 t _{CLCL}
t _{HD} ; DAT	Data hold time	≥ Ons	> 8 t _{CLCL} - t _{FC}
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7μs ¹
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{BUF}	Bus free time	≥ 14 t _{CLCL}	> 4.7µs ¹
t _{RD}	SDA rise time	≤ 1µs	_2
t _{FD}	SDA fall time	≤ 0.3μs	< 0.3μs ³

NOTES:

809

^{1.}At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.

2.Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1µs.

 ^{3.} Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.
 4.t_{CLCL} = 1/f_{OSC} = one oscillator clock period at pin XTAL1. For 62ns (42s) < t_{CLCL} < 285ns (16MHz (24Hz) > f_{OSC} > 3.5MHz) the SI01 interface meets the I²C-bus specification for bit-rates up to 100 kbit/s.

^{5.} These values ae guaranteed but not 100% production tested.

87C552

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

Q - Output data R - RD signal t - Time V - Valid W - WR signal

A - Address C - Clock D - Input data H - Logic level high

X - No longer a valid logic level Z - Float


Examples: t_{AVLL} = Time for address valid to ALE low.


I - Instruction (program memory contents)

t_{LLPL} = Time for ALE low to PSEN low.


L - Logic level low, or ALE


P - PSEN







87C552










87C552













87C552









NOTES:

1.Active Mode:

- e. The following pins must be forced to V_{DD}: EA, RST, Port 0, and EW.
- f. The following pins must be forced to VSS: STADC, AVss, and AVref-
- g. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins.
- h. The following pins must be disconnected: XTAL2 and all pins not specified above.

2.Idle Mode:

- a. The following pins must be forced to VDD: Port 0 and EW.
- b. The following pins must be forced to V_{SS}: RST, STADC, AV_{ss}., AV_{ref-}, and EA.
- c. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
- d. The following pins must be disconnected: XTAL2 and all pins not specified above.

3.Power Down Mode:

- a. The following pins must be forced to V_{DD}: Port 0 and EW.
- b. The following pins must be forced to V_{SS} : RST, STADC, XTAL1, AV_{ss}., AV_{ref-}, and \overline{EA} .
- c. Ports 1.6 and 1.7 should be connected to V_{DD} through resistors of sufficiently high value such that the sink current into these pins cannot exceed the I_{OL1} spec of these pins. These pins must not have logic 0 written to them prior to this measurement.
- d. The following pins must be disconnected: XTAL2 and all pins not specified above.

87C552

EPROM CHARACTERISTICS

The 87C552 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C552 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C552 manufactured by Signetics.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 32 and 16. Figure 17 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 32. Note that the 87C552 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 32. The code byte to be programmed into that location is applied to port 0. RST, PSEN, and pins of ports 2 and 3 specified in Table 3 are held at the "Program Code Data" levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 16.

To program the encryption table, repeat the 25-pulse programming sequence for

addresses 0 through 1FH, using the *Pgm Encryption Table* levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25-pulse programming sequence using the "Pgm Lock Bit" levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be red is applied to ports 1 and 2 as shown in Figure 17. The other pins are held at the "Verify Code Data" levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips Components

(031H) = 94H indicates 87C552

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to the light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000μW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

Table 3. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signagure	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0

NOTES

1.0 = Valid low for that pin; 1 = valid high for that pin.

 $2.V_{PP} = 12.75V \pm 0.25V.$


 $3.V_{DD} = 5V \pm 10\%$ during programming and verification.


ALE/PROG receives 25 programming pulses whill V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.


January 7, 1993

[™]Trademark phrase of Intel Corporation.

87C552








87C552

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$ to +27°C, $V_{DD} = 5V\pm10\%$, $V_{SS} = 0V$ (See Figure 35)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
I _{PP}	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μѕ
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

80CE558/83CE558/89CE558



GENERAL DESCRIPTION

The 80CE558/83CE558/89CE558 (hereafter generically referred to as 8XCE558) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XCE558 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83CE558 32k bytes mask programmable ROM
- 80CE558 ROMless version of the 83CE558
- 89CE558 32k bytes FEEPROM

The 8XCE558 contains a non-volatile 32k × 8 read-only program memory (83CE558) or FEEPROM (89CE558), a volatile 1024 × 8 read/write data memory, five 8-bit I/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority- level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces

(UART and I²C-bus), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XCE558 can be expanded using standard TTL compatible memories and logic.

In addition, the 8XCE558 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three-byte. With a 16 MHz system clock, 58% of the instructions are executed in 0.75µs and 40% in 1.5µs. Multiply and divide instructions require 3µs.

FEATURES

- 80C51 central processing unit
- 32k × 8 ROM resp. FEEPROM expandable externally to 64k bytes
- ROM/FEEPROM Code protection
- 1024 × 8 RAM, expandable externally to 64k bytes
- Seconds Timer
- Two standard 16-bit timer/counters

- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- A 10-bit ADC with eight multiplexed analog inputs and programmable autoscan
- Two 8-bit resolution, pulse width modulation outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- 15 interrupt sources with 2 priority levels (2 to 6 external sources possible)
- Extended temperature range (-40 to +85°C)
- 4.5 to 5.5V supply voltage range
- Frequency range for 80C51 standard oscillator: 3.5 MHz to 16 MHz
- PLL oscillator with 32 kHz reference and software-selectable system clock frequency¹
- Software enable/disable of ALE output pulse
- Electromagnetic compatibility improvements
- Wake-up from Power-down by external or seconds interrupt


Note 1 Not available yet in the 89CE558

ORDERING INFORMATION

ROMless	ROM EPROM TEMPERATURE RANGE °C AND PACKAGE		FREQUENCY MHz	DRAWING NUMBER	
80CE558EBB	83CE558EBB	89CE558EBB	0 to +70, 80-Pin Plastic Quad Flat Pack	3.5 to 16	SOT318
80CE558EFB	83CE558EFB	89CE558EFB	-40 to +85, 80-Pin Plastic Quad Flat Pack	3.5 to 16	SOT318


80CE558/83CE558/89CE558

BLOCK DIAGRAM




80CE558/83CE558/89CE558

FUNCTIONAL DIAGRAM



80CE558/83CE558/89CE558

PINNING DIAGRAM



80CE558/83CE558/89CE558

PIN DESCRIPTION

SYMBOL	PIN	DESCRIPTION				
AV _{ref} AV _{ref} +	1 2	Low end of analog to digital conversion reference resistor High end of analog to digital conversion reference resistor.				
AV _{SS1} AV _{DD1}	3 4	Analog ground for ADC Analog power supply (+5V) for ADC				
AV _{SS2} AV _{DD2}	77 76	Analog ground; for PLL oscillator Analog power supply; (+ 5V) for PLL oscillator				
P5.7– P5.0	5- 12	Port 5 8-bit input port Port pin Alternative function P5.0-P5.7 Eight input channels to ADC (ADC0-ADC7)				
V _{DD1-4}		Digital power supply: +5V power supply pins during normal operation and power reduction modes. All pins must be connected.				
V _{SS1-4}		Digital ground: circuit ground potential. All pins must be connected.				
V _{DD1} V _{SS1}	14 13	Digital power supply				
V _{DD2} V _{SS2}	28 29	Digital power supply				
V _{DD3} V _{SS3}	53 54	Digital power supply				
V _{DD4} V _{SS4}	66 67	Digital power supply				
ADEXS	15	Start ADC operation: Input starting analog to digital conversion triggered by a programmble edge (ADC operation can also be started by software). This pin must not float				
PWMO	16	Pulse width modulation output 0				
PWMT	17	Pulse width modulation output 1				
EW	18	Enable watchdog timer: Enable for T3 watchdog timer and disable Power-down mode. This pin must not float.				
P4.0 – P4.7	19 – 22 24 – 27	Port 4 8-bit quasi-bidirectional I/O port Port pin Alternative function				
		P4.0 CMSR0 } P4.1 CMSR1 } P4.2 CMSR2 } Timer T2: compare and set/reset P4.3 CMSR3 outputs on a match with timer T2 P4.4 CMSR4 } P4.5 CMSR5 } P4.6 CMT0 } Timer T2: compare and toggle outputs P4.7 CMT1 } P4.7 cmpare and toggle outputs on a match with timer T2				
RSTIN	30	Reset: Input to reset the 8xCE558.				
RSTOUT	23	Reset: Output of the 8xCE558 for resetting peripheral devices during initialization and Watchdog Timer overflow.				
P1.0 – P1.7	31 – 38	Port 1 8-bit quasi-bidirectional I/O port Port pin Alternative function P1.0 CT0/INT3}: Capture timer inputs for P1.2 CT2/INT4} timer T2 or external interrupt inputs P1.3 CT3/INT5} P1.4 T2 : T2 event input, rising edge triggered P1.5 RT2 : T2 timer reset input, rising edge triggered P1.6 P1.7				
SCL	39	I ² C-bus serial clock I/O port				

80CE558/83CE558/89CE558

PIN DESCRIPTION (Continued)

SDA	40	IPC—bus serial data I/O port
		If SCL and SDA are not connected to I ² C-buslines, their input levels should be defined otherwise (e.g. by a pull-up resistor to Vdd) in order to prevent these port input stages from floating, which could affect the total power consumption. Especially during Power-down Mode extra power consumption by floating inputs is an adverse effect.
P3.0 – P3.7	41 48	8-bit quasi-bidirectional I/O port Port pin Alternative function P3.0 RXD : Serial input port P3.1 TXD : Serial output port P3.2 INTO : External interrupt P3.3 INTT : External interrupt P3.4 TO : Timer 0 external input P3.5 T1 : Timer 1 external input P3.6 WR : External data memory write strobe P3.7 RD : External data memory read strobe
XTAL2	51	Crystal pin 2: output of the inverting amplifier that forms the oscillator. Left open-circuit when an external oscillator clock is used.
XTAL1	52	Crystal pin 1: input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator clock signal when an external oscillator is used. Must be connected to logic HIGH if the PLL oscillator is selected (SELXTAL1 = LOW)
P2.0 – P2.7	55 – 62	Port2: 8-bit quasi-bidirectional I/O port with internal pull-ups. During access to external memories (RAM/ROM) that use 16-bit addresses (MOVX@DPTR) Port 2 emits the high order address byte. The alternative function of P2.7 for the 89CE558 is the output enable signal for verify/read modes (active low). Port 2 can sink/source one TTL (=4 LSTTL) input. It can drive CMOS inputs without external pull-ups.
PSEN	63	Program Store Enable output: read strobe to the external program memory via Port 0 and 2. Is activated twice each machine cycle during fetches from external program memory. When executing out of external program memory two activations of PSEN are skipped during each access to external data memory. PSEN is not activated (remains HIGH) during no fetches from external program memory. PSEN can sink/source 8 LSTTL inputs. It can drive CMOS inputs without external pull–ups.
ALE/WE	64	Address Latch Enable output: latches the low byte of the address during access of external memory in normal operation. It is activated every six oscillator periods except during an external data memory access. ALE/WE can sink/–source 8 LSTTL inputs. It can drive CMOS inputs without an external pull—up. The alternative function for the 89CE558 is the programming pulse input WE. To prohibit the toggling of ALE pin (RFI noise reduction) the bit RFI in the PCON Register (PCON.5) must be set by software. This bit is cleared on RESET and can be set and cleared by software. When set, ALE pin will be pulled down internally, switching an external address latch to a quiet state. The MOVX instruction will still toggle ALE as a normal MOVX. ALE will retain its normal high value during Idle mode and a low value during Power—down mode while in the "RFI" mode. Additionally during internal access (EA = 1) ALE will toggle normally when the address exceeds the internal program memory size. During external access (EA = 0) ALE will always toggle normally, whether the flag "RFI" is set or not.
EA	65	External Access Input: When, during RESET, EA is held at a TTL HIGH level the CPU executes out of the internal program memory, provided the program counter is less than 32768. When EA is held at a TTL low level during RESET, the CPU executes out of external program memory via Port 0 and Port 2. EA is not allowed to float. EA is latched during RESET and don't care after RESET.
P0.7–P0.0	68 –75	Port 0: 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory (during theses accesses internal pull-ups are activated). Port 0 can sink/source 8 LSTTL inputs.
XTAL3	78	Crystal pin, output of the inverting amplifier that forms the 32 KHz oscillator
XTAL4	79	Crystal pin, input to the inverting amplifier that forms the 32 KHz oscillator, must be connected to logic LOW if the PLL oscillator is not selected (SELXTAL1 = HIGH).
SELXTAL1	80	Must be connected to logic HIGH level to select the HF oscillator, using the XTAL1/XTAL2 crystal. If pulled low the PLL is selected for clocking of the controller, using the XTAL3/ XTAL4 crystal.

To avoid a 'latch—up' effect at Power—on, the voltage on any pin at any time must not be higher or lower than $V_{DD}+0.5V$ or $V_{SS}-0.5V$ respectively.

ELECTROMAGNETIC COMPATIBILITY (EMC) IMPROVEMENTS

Primary attention was paid on the reduction of electromagnetic emission of the microcontroller 8xCE558.

The following features effect in reducing the electromagnetic emission and additionally improve the electromagnetic susceptibility:

- Four supply voltage pins (V_{DD}) and four ground pins (V_{SS}) with a pair of V_{DD} and V_{SS} at two adjacent pins in the center at one side of the package and at two adjacent pins at the opposite side of the package and one more V_{SS} pin at each of the other two sides of the package
- Separated V_{DD} pins for the internal logic and the port buffers
- Internal decoupling capacitance improves the EMC radiation behavior and the EMC immunity
- External capacitors are to be located as close as possible between pins V_{DD1} and V_{SS1}, V_{DD2} and V_{SS2}, V_{DD3} and V_{SS3} as well as V_{DD4} and V_{SS4}; ceramic chip capacitors are recommended (100nF).

Useful in applications that require no external memory or temporarily no external memory:

The ALE output signal (pulses at a frequency of f_{CLK}/6) can be disabled under software control (bit 5 in the SFR PCON: "RFI"); if disabled, no ALE pulse will occur. ALE pin will be pulled down internally, switching an external address latch to a quiet state. The MOVX instruction will still toggle ALE (external data memory is accessed). ALE will retain its normal HIGH value during Idle mode and a LOW value during Power-down mode while in the "RFI" reduction mode. Additionally during internal access (EA = 1) ALE will toggle normally when the address exceeds the internal program memory size. During external access (EA = 0) ALE will always toggle normally, whether the flag "RFI" is set or not.

1.0 FUNCTIONAL DESCRIPTION

General

The 8xCE558 is a stand-alone high-performance microcontroller designed for use in real time applications such as instrumentation, industrial control, medium to high-end consumer applications and specific automotive control applications.


In addition to the 80C51 standard functions, the device provides a number of dedicated hardware functions for these applications.

The 8xCE558 is a control-oriented CPU with on-chip program and data memory. It can be extended with external program memory up to 64 K bytes. It can also access up to 64 K bytes of external data memory. For systems requiring extra capability, the 8xCE558 can be expanded using standard memories and peripherals.

The 8xCE558 has two software selectable modes of reduced activity for further power reduction— Idle and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial ports and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative. The Power-down mode can be terminated by an external Reset and by any one of the two external interrupts. (see description Wake-up from Power-down mode).

1.1 Memory organization

The central processing unit (CPU) manipulates operands in three memory spaces; these are the 64 K-byte external data memory, 1024 byte internal data memory (consisting of 256 bytes standard RAM and 768 bytes AUX-RAM) and the 64 K-byte internal and external program memory (see Figure 1).



80CE558/83CE558/89CE558

1.1.1 Program Memory

The program memory of the 8xCE558 consists of 32 Kbyte ROM resp. FEEPROM ("Flash Memory") on-chip, externally expandable up to 64 Kbyte. If the EA pin is held HIGH, the 8xCE558 executes out of the internal program memory unless the address exceeds 7FFFH. Locations 8000H through OFFFFH are then fetched from the external program memory. If the EA pin was set LOW during RESET the 8xCE558 fetches all instructions from the external program memory. The EA input is latched during RESET and is don't care after RESET.

By setting a mask programmable security bit (ROM) resp. by software programmable security byte (FEEPROM) the internal program memory content is protected i.e. it cannot be read out at any time by any test mode or by any instruction in the external program memory space. The MOVC instructions are the only which have access to program code in the internal or external program memory. The EA input is latched during RESET and is 'don't care' after RESET. This implementation prevents from reading internal program code by switching from external program memory to internal program memory during MOVC instruction or an instruction that handles immediate data.

Table 1 lists the access to the internal and external program memory with MOVC instructions when the security feature has been activated.

1.1.2 Internal Data Memory

The internal data memory is divided into three physically separated parts:

256 byte of RAM, 768 byte of AUX-RAM, and a 128-byte special function area. These can be addressed each in a different way (see also Table 2).

- RAM 0 to 127 can be addressed directly and indirectly as in the 80C51. Address pointers are R0 and R1 of the selected registerbank.
- RAM 128 to 255 can only be addressed indirectly. Address pointers are R0 and R1 of the selected registerbank.
- AUX-RAM 0 to 767 is indirectly addressable as external DATA MEMORY locations 0 to 767 via MOVX-Datapointer instruction, unless it is disabled by setting ARD = 1.
- AUX-RAM 0 to 767 is indirectly addressable via pageregister (XRAMP) and MOVX-Ri instructions, unless it is disabled by setting ARD = 1 (see Figure 2). When executing from internal


program memory, an access to AUX-RAM 0 to 767 will not affect the ports P0, P2, P3.6 and P3.7. An access to external DATA MEMORY locations higher than 767 will be performed with the MOVX @ DPTR instructions in the same way as in the 80C51 structure, so with P0 and P2 as data/address bus and P3.6 and P3.7 as write and read timing signals. Note that the external DATA MEMORY cannot be accessed with R0 and R1 as address pointer if the AUX-RAM is enabled (ARD = 0, default).

- The Special Function Registers (SFR) can only be addressed directly in the address range from 128 to 255 (see table 4).
- Four 8-register banks occupy locations 0 through 31 in the lower RAM area. Only one of these banks may be enabled at a time. The next 16 bytes, locations 32 through 47, contain 128 directly addressable bit locations. The stack can be located anywhere in the internal 256 byte RAM. The stack depth is only limited by the available internal RAM space of 256 bytes (see Figure 3). All registers except the program counter and the four 8-register banks reside in the Special Function Register address space.

Table 1.

	Access to Internal Program Memory	Access to External Program Memory
MOVC in internal program memory	YES	YES
MOVC in external program memory	NO	YES

If the security feature has not been activated, there are no restrictions for MOVC instructions.



80CE558/83CE558/89CE558

Table 2.

LO	CATION	ADDRESSED
RAM	0 to127	Direct and Indirect
AUX-RAM	0 to767	Indirect Only with MOVX
RAM	128 to255	IndirectOnly
SFR	128 to 255	Direct Only

AUX-RAM Page Register XRAMP

The AUX-RAM Page Register is used to select one of three 256-byte pages of the internal 768-byte AUX-RAM for MOVX-accesses via R0 or R1. Its reset value is (XXXXXX00).

		7	6	5	4	3	2	1	0
ı	XRAMP (0FAH)	x	x	x	х	×	х	XRAMP1	XRAMP0

x: undefined during read, a write operation must write "0" to these location

BIT	SYMBOL	FUNCTION
XRAMP.7	-	(reserved for future use 1)
XRAMP.6	- 1	(reserved for future use 1)
XRAMP.5	1 - 1	(reserved for future use 1)
XRAMP.4	- 1	(reserved for future use 1)
XRAMP.3	- 1	(reserved for future use 1)
XRAMP.2	- 1	(reserved for future use 1)
XRAMP.1	XRAMP1	AUX-RAM page select bit 1 AUX-RAM page select bit 0
XRAMP.0	XRAMP0	1 0

NOTES:

Table 3 shows the memory locations for all possible MOVX-accesses:

Table 3.

ARD1	XRAMP1	XRAMP0	MOVX @Ri,A and MOVX A,@Ri instructions access:
0	0	0	AUX-RAM locations 0 255 (reset cond.)
0	0	1	AUX-RAM locations 256 511
0	1	0	AUX-RAM locations 512 767
0	1	1	*** no valid memory access ***
1	Х	х	External RAM locations 0 255

ARD1	XRAMP1	XRAMPO	MOVX @DPTR,A and MOVX A,@DPTR instructions access:		
0	Х	х	AUX-RAM locations 0 767 (reset cond.) External RAM locations 768 65535		
1	x	×	External RAM locations 0 65535		

NOTES:

1. ARD (AUX-RAM Disable) is a bit in Special Function Register PCON

^{4.} User software should not write 1s to reserved bits. These bits may be used in future 80C51 family products to invoke new features. In that case, the reset or inactive value of the new bit will be LOW, and its active value will be HIGH. The value read from a reserved bit is indeterminate.

80CE558/83CE558/89CE558

Table 4. Special Function Register Memory Map and Reset Values

			HIGH	NIBBLE OF SE	R ADDRESS			
LOW	8	9	Α	В	С	D	E	F
0	P0 % 11111111	P1 % 11111111	P2 % 11111111	P3 % 11111111	P4 % 11111111	PSW % 00000000	ACC % 00000000	B % 00000000
1	SP 00000111							
2	DPL 00000000							
3	DPH 00000000							
4								
5						4.00		
6	ADRSL0 # XXXXXXXX	ADRSL1 # XXXXXXXX	ADRSL2 # XXXXXXXX	ADRSL3 # XXXXXXXX	ADRSL4 # XXXXXXXX	ADRSL5 # XXXXXXXX	ADRSL6 # XXXXXXXX	ADRSL7 # XXXXXXXX
7	PCON 00000000				P5 # XXXXXXXX	ADCON 00000000	ADPSS 00000000	ADRSH # 000000XX
8	TCON % 00000000	S0CON % 00000000	IEN0 % 00000000	IP0 % X0000000	TM2IR % 00000000	S1CON % 00000000	IEN1 % 00000000	IP1 % 00000000
9	TMOD 00000000	S0BUF XXXXXXXX	CML0 00000000		CMH0 00000000	S1STA # 11111000		PLLCON 00001101
Α	TL0 00000000		CML1 00000000		CMH1 00000000	S1DAT 00000000	TM2CON 00000000	XRAMP XXXXXX00
В	TL1 00000000		CML2 00000000		CMH2 00000000	S1ADR 00000000	CTCON 00000000	FMCON * 000X0000
С	TH0 00000000		CTL0 # XXXXXXXX		CTH0 # XXXXXXXX		TML2 # 00000000	PWM0 00000000
D	TH1 00000000		CTL1 # XXXXXXXX		CTH1 # XXXXXXXX		TMH2 # 00000000	PWM1 00000000
Е			CTL2 # XXXXXXXX		CTH2 # XXXXXXXX	10000	STE 11000000	PWMP 00000000
F			CTL3 # XXXXXXXX		CTH3 # XXXXXXXX		RTE 00000000	T3 00000000

% = Bit addressable register

= Read only register

X = Undefined

* = only in 89CE558

1.2 Addressing

The 8xCE558 has five modes for addressing:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register plus Index-Register-Indirect

The first three methods can be used for addressing destination operands. Most

instructions have a "destination/source" field that specifies the data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.


Access to memory addresses is as follows:

- Register in one of the four 8-register banks through Register, Direct or Register-Indirect addressing
- 1024 bytes of internal RAM through Direct or Register-Indirect addressing. Bytes 0-127 of internal RAM may be addressed directly/indirectly. Bytes

128-255 of internal RAM share their address location with the SFRs and so may only be addressed indirectly as data RAM. Bytes 0-767 of AUX-RAM can only be addressed indirectly via MOVX.

- Special Function Register through direct addressing at address locations 128-255 (see Figure 4).
- External data memory through Register-Indirect addressing
- Program memory look-up tables through Base- Register plus Index-Register-Indirect addressing

80CE558/83CE558/89CE558



Direct Byte Address (Hex) Register Bit Address (Hex) PT2 PCM2 PCM1 PCM0 PCT3 PCT2 PCT1 PCT0 FF FE FD FC FB FA F9 F8 F8H IP₁ F6 F5 F4 F3 F2 F1 FOH ET2 ECM2 ECM ECM0 ECT3 ECT2 ECT1 ECT0 EF EE ED EC EB EA E9 E8 FAH IFN1 E7 E6 E5 E4 E3 E2 EO ACC EOH E1 CR2 ENS1 STA STO CR1 CRO DBH DD DC DB D8 SICON FO RS1 RS0 OV F1 P D6 D5 D4 D3 D1 DOH D7 D2 DO PSW T2OV CMI2 CMI1 CMI0 CTI3 CTI2 CTI1 CTI0 CE CD CC CB CA C9 CSH C8 TM2IR C5 C4 C3 C2 P4 COH C7 C6 C1 CO PS1 PS0 PT1 PX1 PTO PXO вен BD ВС BB BA IPO BE **B8** вон В7 **B**6 **B**5 В4 ВЗ B2 B1 BO P3 ES1 ES0 ET1 EX1 ET0 EX0 H8A AE AD AC AB AA A9 **A8** IEN0 AOH A6 A5 **A**4 A3 A2 A1 AO P2 SM2 REN TB8 RBs 9E 9D 90 9B 9A SOCON 99 98 90H 97 96 95 94 93 92 91 90 P1 TF1 TFO IE1 IEO TR₁ TRO IT1 ITO RRH RF 8E 8D 8C 8B TCON A8 89 88 85 84 83 82 Figure 4. Special Function Register Bit Addresses

1.3 I/O facilities

The 8xCE558 has six 8-bit ports. Ports 0 to 3 are the same as in the 80C51, with the exception of the additional functions of Port 1. The parallel I/O function of Port 4 is equal to that of Ports 1, 2 and 3. Port 5 has a parallel input port function, but has no function as an output port.

The SDA and SCL lines serve the serial port Sl01 (I 2 C). Because the I 2 C-bus may be active while the device is disconnected from V $_{DD}$, these pins, are provided with open drain drivers.

Ports 0, 1, 2, 3, 4 and 5 perform the following alternative functions:

- Port 0: provides the multiplexed low-order address and data bus used for expanding the 8xCE558 with standard memories and peripherals.
- Port 1: Port 1 is used for a number of special functions:
- 4 capture inputs (or external interrupt request inputs if capture information is not utilized)
- external counter input
- external counter reset input

- Port 2: provides the high-order address bus when the BxCE558 is expanded with external Program Memory and/or external Data Memory.
- Port 3: pins can be configured individually to provide:
 - external interrupt request inputs
 - counter inputs
- receiver input and transmitter output of serial port SIO 0 (UART)
- control signals to read and write external Data Memory

80CE558/83CE558/89CE558

- Port 4: can be configured to provide signals indicating a match between timer counter T2 and its compare registers.
- Port 5: may be used in conjunction with the ADC interface. Unused analog inputs can be used as digital inputs. As Port 5 lines may be used as inputs to the ADC, these digital inputs have an inherent hysteresis to prevent the input logic from drawing too much current from the power lines when driven by analog signals. Channel to channel crosstalk should be taken into consideration when both digital and analog signals are simultaneously input to Port 5 (see DC characteristics).

All ports are bidirectional with the exception of Port 5 which is an input port.

Pins of which the alternative function is not used may be used as normal bidirectional

The generation or use of a Port 1, Port 3 or Port 4 pin as an alternative function is carried out automatically by the 8xCE558 provided the associated Special Function Register bit is set HIGH.

The pull-up arrangements of Ports 1 - 5 are shown in Figure 5.

1.4 Pulse Width Modulated Outputs

The 8XCE558 contains two pulse width modulated output channels (see Figure 6). These channels generate pulses of

programmable length and interval. The repetition frequency is defined by an 8-bit prescaler PWMP, which supplies the clock for the counter. The prescaler and counter are common to both PWM channels. The 8-bit counter counts modulo 255, i.e., from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of two registers: PWM0 and PWM1. Provided the contents of either of these registers is greater than the counter value, the corresponding PWMO or PWM1 output is set LOW. If the contents of these registers are equal to, or less than the counter value, the output will be HIGH. The pulse-width-ratio is therefore defined by the contents of the registers PWM0 and PWM1. The pulse-width-ratio is in the range of 0/255 to 255/255 and may be programmed in increments of 1/255.

Buffered PWM outputs may be used to drive DC motors. The rotation speed of the motor would be proportional to the contents of PWMn. The PWM outputs may also be configured as a dual DAC. In this application, the PWM outputs must be integrated using conventional operational amplifier circuitry. If the resulting output voltages have to be accurate, external buffers with their own analog supply should be used to buffer the PWM outputs before they are integrated. The repetition frequency fpwm, at the PWMn outputs is give by:

$$fpwm = \frac{f_{CLK}}{2 \times (1 + PWMP) \times 255}$$

This gives a repetition frequency range of 123Hz to 31.4kHz ($f_{\rm CLK}=16{\rm MHz}$). By loading the PWM registers with either 00H or FFH, the PWM channels will output a constant HIGH or LOW level, respectively. Since the 8-bit counter counts modulo 255, it can never actually reach the value of the PWM registers when they are loaded with FFH.

When a compare register (PWM0 or PWM1) is loaded with a new value, the associated output is updated immediately. It does not have to wait until the end of the current counter period. Both PWMn output pins are driven by push-pull drivers. These pins are not used for any other purpose.

Prescaler frequency control register PWMP

PWMP (FEH) 7 6 5 4 3 2 1 0 MSR LSB

Bit Function

PWMP.0-7 Prescaler division factor = (PWMP) + 1.

PWM0 (FCH) PWM1 (FDH) 7 6 5 4 3 2

MSB


Reading PWMP gives the current reload value. The actual count of the prescaler cannot be read.

LSB

 Bit
 Function

 PWM0.0-7
 Low/high ratio of

 PWM1.0-7
 PWMn = (PWMn)/255 - (PWMn)



80CE558/83CE558/89CE558

1.5 Analog / Digital Converter

In order to have a minimum of ADC service overhead in the microcontroller program, the ADC is able to operate autonomously by it's configurable autoscan feature and a set of 8 buffer registers (10 bit), which store the result of the conversion of each analog input channel. The functional diagram of the ADC is shown in Figure 7.

Feature Overview:

- 10-bit resolution.
- 8 multiplexed analog inputs.
- Programmable autoscan of the analog inputs.
- Bit oriented 8-bit scan-select register to select analog inputs.
- Continuous scan or one time scan configurable from 1 to 8 analog inputs.
- Start of a conversion by software or with an external signal.
- Programmable prescaler (div by 2, 4, 6, 8) to adapt to different oscillator frequencies.
- Eight 10-bit buffer registers, one register for each analog input channel.
- Conversion time for one A/D conversion:
 15µs ... 50µs

Differential non-linearity : DLe 1 LSB.

• Integral non-linearity : ILe 2 LSB.

Offset error : OSe 2 LSB.Gain error : Ge 0.4 %.

Absolute voltage error : Ae 3 LSB.

Channel to channel matching : Mctc 1 LSB.

Crosstalk between analog inputs
 Ct < -60dB.
 @10 0 kHz.

- Monotonic and no missing codes.
- Separated analog (AVDD, AVSS) and digital (VDD, VSS) supply voltages.
- Reference voltage at two special pins : AVREF- and AVREF+.

1.5.1 Functional description:

Table 5.

ADCON	A/D control register	read/ write
ADPSS	Analog port scan-select register	read/ write
ADRSLn	8 A/D result registers, contain the 8 lower bits	read only
ADRSH	A/D result register, contains the 2 higher bits	read only
P5	Digital input port (shared with ana- log inputs)	read only

After a RESET of the microcontroller the ADCON and ADPSS register bits are initialized to zero, registers ADRSLn and ADRSH are undefined.

ADRSLn and ADRSH are specified as read only registers to prevent conflict situations between software write operation and writing the A/D conversion result in ADRSn by the hardware.

1.5.2 Idle and Power-down Mode for the A/D converter


If the Idle or Power-down Mode is activated, then an A/D conversion in progress is aborted, the ADSST flag is cleared and the internal clock is halted. The interrupt flag ADINT will not be set. The ADRSn registers 10 bit buffer (see table NO TAG) are not affected.

Table 6 shows resultant conversion times (tconv) at external clock frequencies (f_{CLK}) and ADC prescaler divisors (m), which are programmable by the bits ADCON.7 and ADCON.6. For conversion times outside the specified range the specified characteristics are not guaranteed; those conversion times are put in brackets.


Table 6. Configuration time configurable examples (tcony/ms)

	_			
f _{CLK}	6MHz	8MHz	12MHz	16MHz
2 4 6 8	26 50 [74] [98]	19.5 37.5 [55.5] [73.5]	[13] 25 37 49	[9.75] 18.75 27.75 36.75

conversion time = 6 x m + 1 machine cycles



80CE558/83CE558/89CE558



80CE558/83CE558/89CE558

1.5.3 A/D Control Register ADCON

	7	6	5	4	3	2	1	0
ADCON (D7H)	ADPR1	ADPR0	ADPOS	ADINT	ADSST	ADCSA	ADSRE	ADSFE

Bit	Symbol	Function
ADCON.7	ADPR1	Control bit for the prescaler.
ADCON.6	ADPR0	Control bit for the prescaler. ADPR1=0 APPR0=0 Prescaler divides by 2. ADPR1=0 ADPR0=1 Prescaler divides by 4. ADPR1=1 ADPR0=0 Prescaler divides by 6. ADPR1=1 ADPR0=1 Prescaler divides by 8.
ADCON.5	ADPOS	ADPOS is reserved for future use. Must be "0" if ADCON is written.
ADCON.4	ADINT	ADC interrupt flag. This flag is set when all selected analog inputs are converted, as well in continuous scan as in one time scan mode. An interrupt is invoked if this interrupt is enabled. ADINT must be cleared by software. It cannot be set by software.
ADCON.3	ADSST	ADC start and status. Setting this bit by software or by hardware (via ADEXS input) starts the A/D conversion of the selected analog inputs. ADSST stays a 'one' in continuous scan mode. In one time scan mode, ADSST is cleared when the last selected analog input channel has been converted. As long as ADSST is a one, new start commands to the ADC- block are ignored. An A/D conversion in progress is aborted if ADSST is cleared by software.
ADCON.2	ADCSA	Continuous scan of the selected analog input after a start of A/D conversion. One time scan of the selected analog inputs after a start of A/D conversion.
ADCON.1	ADSRE	A rising edge at inputs ADEXS will start the A/D conversion and generate a capture signal. A rising edge at input ADEXS has no effect.
ADCON.0	ADSFE	A falling edge at input ADEXS will start the A/D conversion and generate a capture signal. A falling edge at input ADEXS has no effect.

1.5.4 A/D Input Port Scan-Select Register ADPSS

	7	6	5	4	3	2	1	0
ADPSS (E7H)	ADPSS7	ADPSS6	ADPSS5	ADPSS4	ADSS3	ADPSS2	ADPSS1	ADPSS0

ADPSS7-0 For each individual bit position:

- 0 = The corresponding analog input is skipped in the auto-scan loop.
- 1 = The corresponding analog input is included in the auto-scan loop.

If all bits are 'zero' then no A/D conversion can be started. If ADPSS is written while an A/D conversion is in progress (ADSST in the ADCON register is 'one') then the auto-scan loop with the previous selected analog inputs is completed first. The next auto-scan loop is performed with the new selected analog inputs.

1.5.5 A/D Result Registers ADRSLn and ADRSH:

There are 8 ADRSLn registers and one ADRSH register. Reading an ADRSLn register by software copies at the same time the two highest bits of the corresponding 10-bitconversion value in two latches. These

two latches form bit position 0 and bit position 1 of register ADRSH. The upper 6 bits of ADRSH are all 0's if read. ADRSLn and ADRSH are read only registers.

1.6 Timer / Counters

The 8xCE558 contains three 16-bit timer/event counters: Timer 0, Timer 1 and Timer T2 and one 8-bit timer, T3. Timer 0 and Timer 1 may be programmed to carry out the following functions:

- Measure time intervals and pulse durations
- Count events
- Generate interrupt requests

1.6.1 Timer 0 and Timer 1

Timers 0 and 1 each have a control bit in SFR TMOD that selects the timer or counter function of the corresponding timer.

In the timer function, the register is incremented every machine cycle. Thus, one

can think of it as counting machine cycles. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the counter function, the register is incremented in response to a 1-to-0 transition at the corresponding external input pin, T0 or T1. In this function, the external input pin, T0 or T1. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a HIGH in one cycle and a LOW in the next cycle, the counter is incremented. Thus, it takes two machine cycles (24 oscillator periods) to recognize a 1- to-0 transition. There are no restrictions on the duty cycle of the external input signal, but to insure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

Timer 0 and Timer 1 can be programmed independently to operate in one of four modes:

80CE558/83CE558/89CE558

- Mode 0: 8-bit timer or 8-bit counter each with divide by-32 prescaler
- Mode 1: 16-bit time-interval or event counter
- Mode 2: 8-bit time-interval or event counter with automatic reload upon overflow
- Mode 3: -Timer 0: one 8-bit time-Interval or event counter and one 8-bit time-Interval counter

-Timer 1: stopped

When Timer 0 is in Mode 3, Timer 1 can be programmed to operate in Modes 0, 1 or 2 but cannot set an interrupt request flag or generate an interrupt. However the overflow from Timer 1 can be used to pulse the serial port baud-rate generator.

With a 16 MHz crystal, the counting frequency of these timer/counters is as follows:


- In the timer function, the timer is incremented at a frequency of 1,33 MHz a division by 12 of the oscillator frequency
- 0 Hz to an upper limit of 0.66 MHz (1/24 of the oscillator requency) when programmed for external inputs


Both internal and external inputs can be

gated to the counter by a second external source for directly measuring pulse durations.

When configured as a counter, the register is incremented on every falling edge on the corresponding input pin, T0 or T1. The incremented register value can be read earliest during the second machine cycle after that one, during which the incrementing pulse occured.

The counters are started and stopped under software control. Each one sets its interrupt request flag when it overflows from all HIGHs to all LOWs (or automatic reload value), with the exception of mode 3 as previously described





80CE558/83CE558/89CE558

1.6.2 Timer T2

Timer T2 is a 16 bit timer/counter which has capture and compare facilities.

The operational diagram is shown in Figure 8.


The 16 bit timer/counter is clocked via a prescaler with a programmable division factor of 1, 2, 4 or 8. The input of the prescaler is clocked with 1/12 of the clock frequency, or by an external source connected to the T2 input, or it is switched off. The maximum repetition rate of the external clock source is fclk/12, twice that of Timer 0 and Timer 1. The prescaler is incremented on a rising

edge. It is cleared if its division factor or its input source is changed, or if the timer/counter is reset (see also Figure 11: TM2CON). T2 is readable 'on the fly', without any extra read latches; this means that software precautions have to be taken against misinterpretation at overflow from least to most significant byte while T2 is being read. T2 is not loadable and is reset by the RST signal or at the positive edge of the input signal RT2, if enabled. In the Idle mode the timer/counter and prescaler are reset and halted.


T2 is connected to four 16-bit Capture


Registers: CT0, CT1, CT2 and CT3. A rising or falling edge on the inputs CT0I, CT1I, CT2I or CT3I (alternative function of Port 1) results in loading the contents of T2 into the respective Capture Registers and an interrupt request.

Using the Capture Register CTCON (see figure 5), these inputs may invoke capture and interrupt request on a positive, a negative edge or on both edges. If neither a positive nor a negative edge is selected for capture input, no capture or interrupt request can be generated by this input.



80CE558/83CE558/89CE558






80CE558/83CE558/89CE558


The contents of the Compare Registers CM0, CM1 and CM2 are continuously compared with the counter value of Timer T2. When a match occurs, an interrupt may be invoked. A

match of CM0 sets the bits 0-5 of Port 4, a CM1 match resets these bits and a CM2 match toggles bits 6 and 7 of Port 4, provided these functions are enabled by the STE resp.

RTE registers. A match of CM0 and CM1 at the same time results in resetting bits 0-5 of Port 4. CM0, CM1 and CM2 are reset by the RSTIN signal.



For more information concerning the TM2CON, CTCON, TM2IR and the STE/RTE registers see IC20 handbook 1992.



80CE558/83CE558/89CE558

Port 4 can be read and written by software without affecting the toggle, set and reset signals. At a byte overflow of the least significant byte, or at a 16-bit overflow of the timer/counter, an interrupt sharing the same interrupt vector is requested. Either one or both of these overflows can be programmed to request an interrupt.

All interrupt flags must be reset by software.

1.7 Watchdog Timer (T3) (see Figure 16)

In addition to Timer T2 and the standard timers, a watchdog timer consisting of an 11-bit prescaler and an 8-bit timer is also incorporated.

The timer is incremented every 1,5 ms,

derived from the oscillator frequency of 16 MHz by the following:

 $f_{timer} = f_{CLK}$ 12×2048

When a timer overflow occurs, the microcontroller - but not the PLL - is reset and a reset output pulse is generated at pin RSTOUT.

To prevent a system reset the timer must be reloaded in time by the application software. If the processor suffers a hardware/software malfunction, the software will fail to reload the timer. This failure will produce a reset upon overflow thus preventing the processor running out of control. The watchdog timer can only be reloaded if the condition flag


WLE = PCON.4 has been previously set by software.


At the moment the counter is loaded the condition flag isautomatically cleared.

The time interval between the timer's reloading and the occurrence of a reset depends on the reloaded value. For example, this may range from 1,5 ms to 0,375 s when using an oscillator frequency of 16 MHz.

In the Idle state the watchdog timer and reset circuitry remain active.

The watchdog timer is controlled by the watchdog enable pin (EW). A LOW level enables the watchdog timer and disables the Power-down mode. A HIGH level disables the watchdog timer and enables the Power-down mode.





80CE558/83CE558/89CE558

1.8 Serial I/O

The 8xCE558 is equipped with two independent serial ports: SIOO and SIO1. SIOO is the full duplex UART port, identical to the PCB80C51 serial port. SIO1 is an I²C-bus serial I/O interface with byte oriented master and slave functions.

1.8.1 SIO0 (UART)

SIO 0 is a full duplex serial I/O port - it can transmit and receive simultaneously. This serial port is also receive-buffered. It can commence reception of a second byte before the previously received byte has been read from the receive register. If, however, the first byte has still not been read by the time reception of the second byte is complete, one of the bytes will be lost. The SIOO receive and transmit registers are both accessed via the SOBUF special function register. Writing to SOBUF loadsthe transmit register, and reading SOBUF accesses to a physically separate receive register. SIOO can operate in 4 modes:

Mode 0: Serial data is transmitted and received through RXD. TXD outputs the shift clock. 8 data bits

are transmitted/received (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.

Mode 0: 10 bits are transmitted via TXD or received through RXD: a start bit (0), 8 data bits (LSB first), and a stop bit(1). On receive, the stop bit is put into RB8 (S0CON special function register). The baud rate is variable.

Mode 0: 11 bits are transmitted through TXD or received through RXD: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8 in SOCON) can be assigned the value of 0 or 1. With nominal software, TB8 can be the parity bit (P in PSW). During a receive, the 9th data bit is stored in RB8 (SOCON), and the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.

Mode 0: 11 bits are transmitted through TXD or received through RXD: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a

stop bit (1). Mode 3 is the same as Mode 2 except the baud rate which is variable in Mode 3.

In all four modes, transmission is initiated by any instruction that writes to the SOBUF function register. Reception is initiated in Mode 0 when RI = 0 and REN = 1. In the other three modes, reception is initiated by the incoming start bit provided that REN = 1.

Modes 2 and 3 are provided for multiprocessor communications. In these modes, 9 data bits are received with the 9th bit written to RB8. The 9th bit is followed by the stop bit. The port can be programmed so that with receiving the stop bit, the serial port interrupt will be activated if, and only if RB8 = 1.

This feature is enabled by setting bit SM2 in SOCON. This feature may be used in multiprocessor systems.

For more information about how to use the UART in combination with the registers SOCON, PCON, IENO, SOBUF and Timer register refer to the 80C51 Data Handbook IC20 1992.

	(MSB)							(LSB)
S0CON (98H)	SMO	SM1	SM2	REN	TB8	RB8	TI	RI

Where SM0, SM1 specify the serial port mode, as follows:

is lollow	э.				
SM0	SM1	Mode Rate	Description	Baud	
0	0	0	shift register	f _{CLK} /12	
0	1	1	8-bit UART	variable	
1	0	2	9-bit UART	f _{CLK} /64 or f _{CLK} /32	
1	1	3	9-bit UART	variable	

- SM2 enables the multiprocessor communication feature in modes 2 and 3. In mode 2 or 3, if SM2 is set to 1,, then RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1, then RI will not be activated if a valid stop bit was not received. In mode 0, SM2 should be 0.
- REN enables serial reception. Set by software to enable reception. Clear by software to disable reception.

- TB8 is the 9th data bit that will be transmitted in modes 2 and 3. Set or clear by software as desired.
- RB8 in modes 2 and 3, is the 9th data bit that was received. In mode 1, if SM2 = 0, RB8 is the stopbit that was received in mode 0, RB8 is not used.
- TI is the transmit interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.
- RI is the receive interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.

Figure 17. Serial Port Control (S0CON) Register

80CE558/83CE558/89CE558

1.8.2 SIO1 (I²C-bus Interface)

The I²C-bus is a simple bidirectional 2-wire bus for efficient inter-IC data exchange. Out-standing features of the I²C-bus are:

- Only two bus lines are required: a serial clock line (SCL) and a serial data line (SDA)
- Each device connected to the bus is software addressable by a unique address
- Masters can operate as Master-transmitter or as Master-receiver
- It's a true multi-master bus including collision detection and arbitration to prevent data corruption if two or more masters simultaneously initiate data transfer
- Serial clock synchronization allows devices with different bit rates to communicate via the same serial bus
- ICs can be added to or removed from an I²C-bus system without affecting any other circuit on the bus
- Fault diagnostics and debugging are simple; malfunctions can be immediately traced

For more information on the I²C-bus specification please refer to the Philips publication number 9398 393 40011 and/or the 80C51 Data Handbook IC20 1992.

The on-chip I²C logic provides a serial interface that meets the I²C-bus specification, supporting all I²C-bus modes of operation, they are:

Master transmitter

- Master receiver
- Slave transmitter
- Slave receiver

The SI01 logic performs a byte oriented data transport, clock generation, address recognition and bus control arbitration are all controlled by hardware. Via two pins the external I²C-bus is interfaced to the SIO1 logic:

SCL serial clock I/O and SDA (serial data I/O), (see Special Function Register bit S1CON.6/ENS1 for enabling the SIO1 logic).

The SIO1 logic handles byte transfer autonomously. It keeps track of the serial transfers, and a status register (S1STA) reflects the status of SIO1 and the I²C-bus.

Via the following four Special Function Registers the CPU interfaces to the I²C logic.

S1CON control register. Bit addressable by the CPU

S1STA status register whose contents

may be used as a vector to service routines.

S1DAT data shift register. The data byte is stable as long as

S1CON.3/SI=1.

S1ADR slave address register. It's LSB enables/ disables general call

enables/ disables general call address recognition.

The Control Register, S1CON: The CPU can read from and write to this 8-bit, directly addressable SFR. Two bits are affected by the SIO1 hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the I²C bus. The STO bit is also cleared when ENS1 = "0".

S1CON (D8H)

_ 7	6	5	4	3	2	1	0
CR2	ENS1	STA	sто	SI	AA	CR1	CRO

ENS1, the SIO1 Enable Bit

ENS1 = "0": When ENS1 is "0", the SDA and SCL outputs are in a high impedance state. SDA and SCL input signals are ignored, SIO1 is in the "not addressed" slave state, and the STO bit in S1CON is forced to "0". No other bits are affected.


ENS1 = "1": When ENS1 is "1", SIO1 is enabled.

In the following text, it is assumed that ENS1 = "1".

ENS1 should not be used to temporarily release SIO1 from the I²C-bus since, when ENS1 is reset, the I2C bus status is lost. The AA flag should be used instead (see description of the AA flag in the following text).

STA, the START Flag

STA = "1": When the STA bit is set to enter a master mode, the SIO1 hardware checks the status of the I2C bus and generates a START condition if the bus is free. If the bus is not free, then SIO1 waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal serial clock generator.



80CE558/83CE558/89CE558

If STA is set while SIO1 is already in a master mode and one or more bytes are transmitted or received, SIO1 transmits a repeated START condition. STA may be set at any time. STA may also be set when SIO1 is an addressed slave.

STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.

STO, the STOP Flag

STO = "1": When the STO bit is set while SIO1 is in a master mode, a STOP condition is transmitted to the I²C bus. When the STOP condition is detected on the bus, the SIO1 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from an error condition. In this case, no STOP condition is transmitted to the I²C bus. However, the SIO1 hardware behaves as if a STOP condition has been received and switches to the defined "not addressed" slave receiver mode. The STO flag is automatically cleared by hardware.

If the STA and STO bits are both set, the a STOP condition is transmitted to the I²C bus if SIO1 is in a master mode (in a slave mode, SIO1 generates an internal STOP condition which is not transmitted). SIO1 then transmits a START condition.

STO = "0": When the STO bit is reset, no STOP condition will be generated.

SI, the Serial Interrupt Flag

SI = "1": When the SI flag is set, then, if the EA and ES1 (interrupt enable register) bits are also set, a serial interrupt is requested. SI is set by hardware when one of the following events occur:

- A START condition is generated in MST mode.
- The own slave address has been received during AA = logic 1.
- The general call address has been received while S1ADR.0 and AA = logic
- A data byte has been received or transmitted as selected slave.
- A STOP or START condition is received as selected slave receiver or transmitter.

While SI is set, the low period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A high level on the SCL line is unaffected by the serial interrupt flag. SI must be reset by software.

SI = "0": When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.

AA, the Assert Acknowledge Flag

AA = "1": If the AA flag is set, an acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- The "own slave address" has been received
- The general call address has been received while the general call bit (GC) in S1ADR is set
- A data byte has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

AA = "0": if the AA flag is reset, a not acknowledge (high level to SDA) will be returned during the acknowledge clock pulse on SCI when:

- A data has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

When SIO1 is in the not addressed slave mode, its own slave address and the general call address are ignored. Consequently, no acknowledge is returned, and a serial interrupt is not requested. Thus, SIO1 can be temporarily released from the I2C bus while the bus status is monitored. While SIO1 is released from the bus, START and STOP conditions are detected, and serial data is shifted in. Address recognition can be resumed at any time by setting the AA flag. If the AA flag is set when the part's own slave address or the general call address has been partly received, the address will be recognized at the end of the byte transmission.

CR0, CR1, and CR2, the Clock Rate Bits
These three bits determine the serial clock
frequency when SIO1 is in a master mode.
The various serial rates are shown in Table 7.

Table 7. Serial Clock Rates

.a oo.la. olook riates									
			BIT FREQUENCY (kHz) AT f _{CLK}						
CR 2	CR 1	CR 0	12MHz	16MHz					
1	0	0	50	66.7					
1	0	1	3.75	5					
1	1	0	75	100					
1	1	1	100	-					
0	0	0	200	266.7					
0	0	1	7.5	10					
0	1	0	300	400					
ō	1	1	400	-					

The frequencies shown in Table 7 are unimportant when SIO1 is in a slave mode. In the slave modes, SIO1 will automatically synchronize with any clock frequency up to 100kHz.

Except from the bit rate selection (see table 2) and the timing of the SCL and SDA signals (see AC electrical charac- teristics in section 10) the SIO circuit is the same as described in detail in the 80C51 Data Handbook IC20 1992 for the 8xC552 microcontroller.

ΔΔ

Assert acknowledge bit, When this bit is set, an acknow-ledge is returned after any one of the following conditions:

- Own slave address is received
- General call address is received (S1ADR.0 = logic 1)

is a selected slave receiver

- A data byte is received, while the device is programmed to be a master receiver
- is programmed to be a master receiver

 A data byte is received, while the device

When the bit is reset, no acknowledge is returned. Consequently, no interrupt is requested when the own address or general is received

SI

SIO1 interrupt flag. This is set, and an interrupt request is generated, after any of the following events occur:

- A START condition is generated in MST mode
- The own slave address has been received during AA = logic 1
- The general call address has been received while S1ADR.0 and AA = logic
- A data byte has been received or transmitted in MST mode (even if arbitration is lost)
- A data byte has been received or transmitted as selected slave
- A STOP or START condition is received as selected slave receiver or transmitter

STO

STOP flag. When in master mode, and this bit is set a STOP condition is generated. A STOP condition detected on the I²C-bus clears this bit. This bit may also be set in slave mode in order to recover from an error condition. Then no STOP condition is generated to the I²C-bus, but the hardware releases the SDA and SCL lines and switches to the not selected receiver mode. The STOP flag is cleared by the hardware.

STA

START flag. When this bit is set in slave mode, the hardware checks the I²C-bus and generates a START condition if the bus is

80CE558/83CE558/89CE558

free or after the bus becomes free. If the device operates in master mode it will generate a repeated START condition.

ENS₁

0 = Serial I/O

Disabled and reset. SDA and SCL outputs are open drain.

1 = Serial I/O Enabled.

Serial status register S1STA (S1STA is a read only register)

S1STA (D9H)

7	6	5	4	3	2	1	0
SC4	SC3	SC2	SC1	SC0	0	0	0

S1STA.3 - S1STA.7 hold a status code. S1STA.0 - S1STA.2 are held LOW. The contents of the status register may be used as a vector to a service routine. This optimize the response time of the software and consequently that of the I²C-bus.

Abbreviations used:

SLA: 7-bit slave address

R : Read bit
W : Write bit

ACK : Acknowledgement

(acknowledge bit = logic 0)

ACK: Not acknowledgement (acknowledge bit = logic 1)

DATA: 8b-t data byte to or from I²C-bus

MST : Master SLV : Slave

SLV : Slave TRX : Transmitter REC : Receiver

The following is a list of the status codes:

MST/TRX mode

S1STA value

08H - A START condition has been transmitted

10H - A repeated START condition has been transmitted

18H - SLA and W have been transmitted, ACK has been received

20H - SLA and W have been transmitted, ACK received

28H - DATA and S1DAT has been transmitted, ACK received

30H - DATA and S1DAT has been transmitted, ACK received

38H - Arbitration lost in SLA, R/W or

MST/REC mode S1STA value

38H - Arbitration lost while returning ACK

40H - SLA and R have been transmitted, ACKreceived

48H - SLA and R have been transmitted, ACKreceived

50H - DATA has been received, ACK returned

58H - DATA has been received, ACK returned

SLV/REC mode

S1STA value

60H - Own SLA and W have been received, ACK returned

68H - Arbitration lost in SLA, R/W as MST. Own SLA and W have been received.

ACK returned

70H - General CALL has been received. ACK returned

78H - Arbitration lost in SLA, R/W as MST.General call has been received

80H - Previously addressed with own SLA.DATA byte received, ACK returned

88H - Previously addressed with own SLA.DATA byte received, ACK returned

90H - Previously addressed with general call.DATA byte has been received, ACK has been returned

98H - Previously addressed with general call. DATA byte has been received, ACK has been returned

A0H - A STOP condition or repeated STARTcondition has been received while still addressed as SLV/REC or SLV/TRX.

SLV/TRX mode

S1STA value

A8H - Own SLA and R have been received, ACK returned

B0H - Arbitration lost in SLA, R/W as MST.Own SLA and R have been received, ACK returned

B8H - DATA byte has been transmitted, ACK returned

COH - DATA byte has been transmitted, ACK returned

C8H - Last DATA byte has been transmitted (AA = logic 0), ACK received

Miscellaneous

S1STA value

OOH - Bus error during MST mode or selected (AA = logic 0), ACK received

The data shift register S1DAT S1DAT (DAH)



This register contains the serial data to be transmitted or data which has been received. Bit 7 is transmitted or received first; i.e. data is shifted from right to left.

The address register S1ADR S1ADR (DBH)



S1ADR.0, GC : 0 = 1 general call address is not recognized

1 = general call address recognized

S1ADR.7 - 1 : own slave address

This 8-bit register may be loaded with the 7-bit slave address to which the controller will respond when programmed as a slave receiver/transmitter. The LSB (GC) is used to determine whether the general call address is recognized.


1.9 Interrupt System

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronously to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution a multiple-source, two-priority-level, nested interrupt system is provided. Interrupt response time in a single-interrupt system is in the range from 2.25us to 6.75 us when using a 16 MHz crystal. The latency time depends on the sequence of instructions executed directly after an interrupt request.

The 8xCE558 acknowledges interrupt requests from 15 sources as follows (see Figure 19):

- UART serial I/O port receive/transmit interrupt
- I²C-bus interface serial I/O interrupt
- ADC autoscan completion interrupt
- 'Seconds' timer interrupt SEC (ored with INT1)

80CE558/83CE558/89CE558



- INTO and INT1 external interrupts
- Timer 0 and Timer 1 internal timer/counter interrupts
- Timer 2 internal timer/counter byte and/or 16-bit overflow, 3 compare and 4 capture

interrupts (or 4 additional external interrupts) (1)

80CE558/83CE558/89CE558

The External Interrupts INTO and INTT can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in register TCON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON. When an external interrupt is generated, the corresponding request flag is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated. If the interrupt was level-activated then the interrupt request flag remains set until the external interrupt pin INTx goes high. Consequently the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated. As these external interrupts are active LOW a "wire-ORing" of several interrupt sources to one input pin allows expansion.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective timer/counter register (except for Timer 0 in Mode 3 of the serial interface). When a Timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The eight Timer/Counter T2 Interrupt sources are: 4 capture Interrupts (¹), 3 compare interrupts and an overflow interrupt. The appropriate interrupt request flags must be cleared by software.

The UART Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware. The service routine will normally have to determine whether it was RI or TI that generated the interrupt, and the bit will have to be cleared by software.

The I²C Interrupt is generated by bit SI in register S1CON. This flag has to be cleared by software.

The ADC Interrupt is generated by bit ADINT, which is set when of all selected analog inputs to be scanned, the conversion is finished. ADINT must be cleared by software. It cannot be set by software.

All of the bits that generate interrupts can be

set or cleared by software, with the same result as though it had been set or cleared by hardware (except the ADC interrupt request flag ADINT, which cannot be set by software). That is, interrupts can be generated or pending interrupts can be cancelled in software.

The Interrupts X0, T0, X1, T1, SEC, S0 and S1 are capable to terminate the Idle Mode.

Interrupt Enable Registers

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable special function registers IENO and IEN1. All interrupt sources can also be globally enabled or disabled by setting or clearing bit EA in IENO. The interrupt enable registers are described in Figures 20 and 21.

Interrupt Priority Structure

Each interrupt source can be assigned one of two priority levels. Interrupt priority levels are defined by the interrupt priority special function registers IPO and IP1. IPO and IP1 are described in Figures 22 and 23.

Interrupt priority levels are as follows: "0"—low priority

"1"-high priority

A low priority interrupt may be interrupted by a high priority interrupt. A high priority interrupt cannot be interrupted by any other interrupt source. If two requests of different priority occur simultaneously, the high priority level request is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus, within each priority level, there is a second priority structure determined by the polling sequence. This second priority structure is shown in Table 8.

Interrupt Handling

The interrupt sources are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the previous machine cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware- generated LCALL is not blocked by any of the following conditions:

- An interrupt of higher or equal priority level is already in progress.
- The current machine cycle is not the final cycle in the execution of the instruction in progress. (No interrupt request will be serviced until the instruction in progress is completed.)
- The instruction in progress is RETI or any access to the interrupt priority or interrupt enable registers. (No interrupt will be serviced after RETI or after a read or write to IPO, IP1, IEO, or IE1 until at least one other instruction has been subsequently executed.)

The polling cycle is repeated with every machine cycle, and the values polled are the values present at S5P2 of the previous machine cycle. Note that if an interrupt flag is active but is not being responded to because of one of the above conditions, and if the flag is inactive when the blocking condition is removed, then the blocked interrupt will not be serviced. Thus, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.


The processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate service routine. In some cases it also clears the flag which generated the interrupt, and in others it does not. It clears the Timer 0, Timer 1, and external interrupt flags. An external interrupt flag (IEO or IE1) is cleared only if it was transition-activated. All other interrupt flags


are not cleared by hardware and must be cleared by the software. The LCALL pushes the contents of the program counter on to the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to as shown in Table 9.


Execution proceeds from the vector address until the RETI instruction is encountered. The RETI instruction clears the "priority level active" flip-flop that was set when this interrupt was acknowledged. It then pops the top two bytes from the stack and reloads the program counter. Execution of the interrupted program continues from where it was interrupted.

Note 1): If a capture register is unused and it's contents is of no interest, then the corresponding input pin CTnl/P1.n (n: 0...3) may be used as a (configurable) positive and/or negative edge triggered additional external interrupt input (INT2, INT3, INT4, INT5).

80CE558/83CE558/89CE558










Table 8. Interrupt Priority Structure

SOURCE	NAME	PRIORITY WITHIN LEVEL
		(highest)
External interrupt 0	Xo	1
SIO1 (I ² C)	S1	
ADC completion	ADC	
Timer 0 overflow	ТО	
T2 capture 0	сто	
T2 compare 0	СМО	
External interrupt 1/seconds interrupt	X1/SEC	
T2 capture 1	CT1	
T2 compare 1	CM1	
Timer 1 overflow	T1	
T2 capture 2	CT2	
T2 compare 2	CM2	
SIO0 (UART)	S0	
T2 capture 3	СТЗ	
Timer T2 overflow	T2	↓
		(lowest)

80CE558/83CE558/89CE558

Table 9. Interrupt Vector Addresses

SOURCE	NAME	VECTOR ADDRESS
External interrupt 0	Xo	0003H
Timer 0 overflow	то	000BH
External interrupt 1/seconds interrupt	X1/SEC	0013H
Timer 1 overflow	T1	001BH
SIO0 (UART)	S0	0023H
SIO1 (I ² C)	S1	002BH
T2 capture 0	СТ0	0033H
T2 capture 1	CT1	003BH
T2 capture 2	CT2	0043H
T2 capture 3	CT3	004BH
ADC completion	ADC	0053H
T2 compare 0	CMO	005BH
T2 compare 1	CM1	0063H
T2 compare 2	CM2	006BH
T2 overflow	T2	0073H

	7	6	5	4	3	2	1	0
PCON (87H)	SMOD	ARD	RFI	WLE	GF1	GF0	PD	IDL
Bit Syml	bol	Functio	n					
PCON.7 SMO	D					o logic 1 the g used in mo		
PCON.6 ARD			is disable	d, so that a	II MOVX-Ins	to a 1 the inte tructions accord PCB80C5	ess the ex	yte AUX-RAM ternal data
PCON.5 RFI			Reduced radio frequency interference bit. When set to a 1 the toggling of ALE pin is prohibited. This bit is cleared on RESET (see also sections Features (EMC) and Pinning).					
PCON.4 WLE						must be set r). It is cleare		
PCON.3 GF1				urpose flag				
PCON.2 GF0				urpose flag				_
PCON.1 PD					ing this bit a put EW is h	ctivates the igh.	power-dov	vn mode.
PCON.0 IDL			ldle mode	bit. Setting	this bit act	vates the id	e mode.	
		is are writte	n to PD and	IDL at the	same time,	PD takes		

80CE558/83CE558/89CE558

1.10 Power reduction modes Two software-selectable modes of reduced

power consumption are implemented. These are the Idle Mode and the Power-down Mode. Idle Mode operation permits the interrupt, serial ports and timer blocks T0, T1 and T3 to function while the CPU is halted. The following functions are switched off when the microcontroller enters the Idle Mode:

CPU (halted)

• Timer 2 (stopped and reset)

PWM0, PWM1 (reset, output = HIGH)
 ADC (aborted if conversion

in progress)

The following functions remain active during Idle Mode. These functions may generate an interrupt or reset and thus terminate the Idle Mode:

- Timer 0, Timer 1, Timer 3 (Watchdog timer)
- UART
- I²C
- External interrupt
- Second Timer

In Power-down Mode the system clock is halted. If the PLL oscillator is selected (SELXTAL1 = 0) and the RUN32 bit is set, the 32 kHz oscillator keeps running, otherwise its stopped. If the HF-oscillator (SELXTAL1 = 1) is selected, it is freezed after setting the bit PD in the PCON register.

1.10.1 Power Control Register

The modes Idle and Power-down are activated by software via the Special Function Register PCON. Its hardware address is 87h. PCON is not bit addressable. The reset value of PCON is (00000000).

1.10.2 Idle Mode

The instruction that sets PCON.0 is the last instruction executed in the normal operating mode before Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during Idle mode.

The status of external pins during Idle mode is shown in Table 10.

There are three ways to terminate the Idle mode:

Activation of any enabled interrupt X0, T0, X1, SEC, T1, S0 or S1 will cause PCON.0 to be cleared by hardware terminating Idle mode. The interrupt is serviced, and following return from interrupt instruction RETI, the next instruction to be executed will be the one which follows the instruction that wrote a logic 1 to PCON.0.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.


The second way of terminating the Idle mode is with an external hardware reset. Since the oscillator is still running, the hardware reset is required to be active for two machine cycles (24 HF oscillator periods) to complete the reset operation if the HF oscillator is selected.

Table 10. External Pin Status During Idle and Power-Down Modes

MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	SCL/SDA	PWM0/PWM1
Idle	Internal	1	1	data	data	data	data	data	operative (1)	HIGH
ldle	External	1	1	high - Z	data	Address	data	data	operative (1)	HIGH
Power-down	Internal	0	0	data	data	data	data	data	high-Z	HIGH
Power-down	External	0	0	high - Z	data	data	data	data	high-Z	HIGH

Status of external pins during Idle and Power-down ModeTable

Note 1): In Idle Mode SCL and SDA can be active as outputs only if SIO1 is enabled; if SIO1 is disabled (S1CON.6/ENS1 = 0) these pins are in a high-impedance state.



80CE558/83CE558/89CE558

When the PLL oscillator is selected a hardware reset of \geq 1 μ sec is required and the microcontroller restarts within 63 msec after the reset has finished.

The third way of terminating the Idle mode is by internal watchdog reset. The microcontroller restarts after 3 machine cycles in all cases.

1.10.3 Power-down mode

The instruction that sets PCON.1 is the last executed prior to going into the Power-down mode. Once in Power-down mode, the HF oscillator is stopped. The 32 KHz oscillator may stay running. The content of the on-chip RAM and the Special Function Registers are not saved. Note that the Power-down mode can not be entered when the watchdog has been enabled.

The Power-down mode can be terminated by an external RESET in the same way as in the 80C51 (RAM is saved, SFRs are cleared due to RESET) or in addition by any one of the external interrupts, INTO, INTT or Seconds interrupt. (see description Wake-up from Power-down mode)

The status of the external pins during Power-down mode is shown in Table 10. If the Power-down mode is activated while in external program memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the data is a logic1, the port pin is held HIGH during the Power-down mode by the strong pull-up transistor P1 (see Figure 5)

1.10.4 Wake-up from Power-down Mode The Power-down mode of the 8xCE558 can

also be terminated by any one of the three enabled interrupts, INTO, INT1 or Seconds interrupt.

A termination with these interrupts do not affect the internal data memory and does not affect the Special Function Registers. This gives the possibility to exit Power-down without changing the port output levels. To terminate the Power-down mode with an external interrupt, INTO or INT1 must be switched to be level-sensitive and must be enabled. The external interrupt input signal INTO or INT1 must be kept LOW till the oscillator has restarted and stabilized (see Figure 26) in order to prevent any interrupt priority problems during wake-up. A Seconds interrupt will terminate the Power-down mode if enabled and INT1 is level sensitive. Wake-up time is 60 ms in this case. The priority of the desired wake-up interrupt should be higher than the priorities of all other enabled interrupt sources. The instruction following the one that put the device into the Power-down mode will be the first one which will be executed after the wake-up.

1.11 Oscillator circuits

The input signal SELXTAL1 selects for XTAL1, 2 oscillator (standard 80C51) or the PLL oscillator. The not selected oscillator is halted and its XTAL pin must be not connected.

1.11 1 XTAL1, 2 Oscillator circuit (standard 80C51)

The oscillator circuit of the 8xCE558 is a single-stage inverting amplifier in a Pierce oscillator configuration. The circuitry between the XTAL1 and XTAL2 is basically an inverter blased to the transfer point. Either a crystal or

ceramic resonator can be used as the feedback element to complete the oscillator circuitry. Both are operated in parallel resonance. XTAL1 is the high gain amplifier input, and XTAL2 is the output (see Figure 27). To drive the 8xCE558 externally, XTAL1 is driven from an external source and XTAL2 left open-circuit (see Figure 28).

1.11.2 XTAL3, 4 circuitry, PLL oscillator See appendix 1, "Specification PLL oscillator for 80C51 derivatives."


1.12 Reset Circuitry

The reset input pin RSTIN is connected to a Schmitt trigger for noise reduction (see Figure 29). Is the HF-oscillator selected a reset is accomplished by holding the RSTIN pin HIGH for at least 2 machine cycles (24 system clock periods). Is the PLL-oscillator selected the RSTIN-pulse must have a width of 1 μs at least, independent of the 32 kHz-oscillator is running or not (see PLL description). The CPU responds by executing an internal reset. The RSTOUT pin represents the signal resetting the CPU and can be used to reset peripheral devices.

The RSTOUT level also could be high due to a Watchdog timer overflow.

The length of the output pulse from T3 is 3 machine cycles. A pulse of such short duration is necessary in order to recover from a processor or system fault as fast as possible.

During reset, ALE and PSEN output a HIGH level. In order to perform a correct reset, this level must not be affected by external elements.



80CE558/83CE558/89CE558


A reset leves the internal registers as follows:


REGISTER	CONT	ENT
ACC	0000	0000
ADCON	xx00	0000
ADRSH ADPSS	0000	0000
ADRSL0-7	XXXX	XXXX
В	0000	0000
CML0-CML2	0000	0000
CMH0-CMH2	0000	0000
CTCON CTL0-CTL3	0000 xxxx	0000 xxxx
CTHO-CTH3	XXXX	XXXX
DPL	0000	0000
DPH	0000	0000
FMCON IENO	000x 0000	0000
IEN1	0000	0000
IPO	x000	0000
IP1	0000	0000
PCON PLLCON	0000	0000
PSW	0000	1101 0000
PWMO	0000	0000
PWM1	0000	0000
PWMP	0000	0000
P0-P4 P5	1111 xxxx	1111 xxxx
RTE	0000	0000
SOBUF	XXXX	XXXX
SOCON	0000	0000
S1ADR S1CON	0000	0000
SIDAT	0000	0000
SISTA	1111	1000
SP	0000	0111
STE TCON	1100	0000
THO, TH1	0000	0000
TMH2	0000	0000
TLO, TL1	0000	0000
TML2	0000	0000
TMOD TM2CON	0000	0000
TM2IR	0000	0000
T3	0000	0000
XRAMP	xxxx	xx00


The internal RAM is not affected by reset. At power-on, the RAM content is indeterminate.


1.13 Power-on Reset

An automatic reset can be obtained by switching on V_{DD} , if the RSTIN pin is connected to V_{DD} via a capacitor, as shown in Figure 30. Is the HF oscillator selected the V_{DD} rise time must not exceed 10 ms and the capacitor should be at least 2.2 μ F. The decrease of the RSTIN pin voltage depends on the capacitor and the internal resistor R_{RST}. That voltage must remain above the lower threshold for at minimum the HF-oscillator start-up time plus 2 machine cycles. Is the PLLC-oscillator selected a 0.1 nF capacitor is sufficient to obtain an automatic reset.









80CE558/83CE558/89CE558

2.0 INSTRUCTION SET

The 8xCE558 uses the powerful instruction set of the PC880C51. It consists of 49 single-byte, 45 two-byte and 17 three-byte instructions. Using a 16 MHz quartz, 64 of the instructions are executed in 0.75 μ s, 45 in 1,5 μ s and the multiply, divide instructions in 3 μ s.

A summary of the instruction set is given in table 7.

The 8xCE558 has additional Special Function Registers to control the on-chip peripherals.

2.1 Addressing Modes

Most instructions have a "destination, source" field that specifies the data type, addressing modes and operands involved. For all these

instructions, except for MOVs, the destination operand is also the source operand (e.g. ADD A,R7).

There are five kinds of addressing modes:

- Register Addressing
- R0 R7 (4 banks)
- A,B,C (bit), AB (2 bytes), DPTR (double byte)
- Direct Addressing
- lower 128 bytes of internal Main RAM (including the 4 R0-R7 register banks)
- Special Function Registers 1
- 28 bits in a subset of the internal Main RAM
- 128 bits in a subset of the Special Function Registers

- Register-Indirect Addressing
- internal Main RAM (@R0, @R1, @SP [PUSH/POP])
- internal Auxiliary RAM (@R0, @R1, @DPTR)
- external Data Memory (@R0, @R1, @DPTR)
- Immediate Addressing
 - Program Memory (in-code 8 bit or 16 bit constant)
- Base-Register-plus Index-Register-Indirect Addressing
- Program Memory look-up table (@DPTR+A, @PC+A)

The first three addressing modes are usable for destination operands.

80C51 FAMILY INSTRUCTION SET

Table 11. 80C51 Instruction Set Summary

Interrupt Response Time: Refer to Hardware Description Chapter.

Instructions	that	Affect	Flag	Settings	(1)
--------------	------	--------	------	----------	----	---

Instruction		Flag	9	Instruction		Flag	
	С	OV	AC		С	ΟV	AC
ADD	Х	Х	Х	CLR C	0		
ADDC	Х	Х	Х	CPL C	Х		
SUBB	Х	Х	Х	ANL C, bit	Х		
MUL	0	Х		ANL C,/bit	Х		
DIV	0	Х		ANL C, bit	Х		
DA	Х			ORL C,/bit	Х		
RRC	Х			MOV C.bit	Х		
RLC	Х			CJNE	Х		
SETR C	1						

(1)Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

Notes on instruction set and addressing modes:

	· · · · · · · · · · · · · · · · · · ·
Rn	Register R7-R0 of the currently selected Register Bank.
direct	8-bit internal data location's address. This could be an Internal Data RAM location (0-127) or a SFR [i.e., I/O port, control register, status register, etc. (128-255)].
@Ri	8-bit internal data RAM location addressed indirectly through register R1 or R0 of the actual register bank
#data	8-bit constant included in the instruction.
#data 16	16-bit constant included in the instruction
addr 16	16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the 64k-byte Program Memory address space.
addr 11	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2k-byte page of program memory as the first byte of the following instruction.
rel	Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.
bit	Direct Addressed bit in Internal Data RAM or Special Function Register.

80CE558/83CE558/89CE558

Table 11. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	BYTE	CYCLES
ARITHME	TIC OPERATIONS			
ADD	A,Rn	Add register to Accumulator	1	1
ADD	A,direct	Add direct byte to Accumulator	2	1
ADD	A,@Ri	Add indirect RAM to Accumulator	1	1
ADD	A,#data	Add immediate data to Accumulator	2	1
ADDC	A,Rn	Add register to Accumulator with carry	1	1
ADDC	A,direct	Add direct byte to Accumulator with carry	2	1
ADDC	A,@Ri	Add indirect RAM to Accumulator with carry	1	1
ADDC	A,#data	Add immediate data to A _{CC} with carry	2	1
SUBB	A,Rn	Subtract Register from A _{CC} with borrow	1	1
SUBB	A,direct	Subtract direct byte from A _{CC} with borrow	2	1
SUBB	A,@Ri	Subtract indirect RAM from A _{CC} with borrow	1	1
SUBB	A,#data	Subtract immediate data from A _{CC} with borrow	2	1
INC	Α	Increment Accumulator	1	1
INC	Rn	Increment register	1	1
INC	direct	Increment direct byte	2	1
INC	@Ri	Increment indirect RAM	1	1
DEC	Α	Decrement Accumulator	1	1
DEC	Rn	Decrement Register	1	1
DEC	direct	Decrement direct byte	2	1
DEC	@Ri	Decrement indirect RAM	1	1
INC	DPTR	Increment Data Pointer	1	2
MUL	AB	Multiply A and B	1	4
DIV	AB	Divide A by B	1	4
DA	Α	Decimal Adjust Accumulator	1	1
LOGICAL	OPERATIONS			
ANL	A,Rn	AND Register to Accumulator	1	1
ANL	A,direct	AND direct byte to Accumulator	2	1
ANL	A,@Ri	AND indirect RAM to Accumulator	1	1
ANL	A,#data	AND immediate data to Accumulator	2	1
ANL	direct,A	AND Accumulator to direct byte	2	1
ANL	direct,#data	AND immediate data to direct byte	3	2
ORL	A,Rn	OR register to Accumulator	1	1
ORL	A,direct	OR direct byte to Accumulator	2	1
ORL	A,@Ri	OR indirect RAM to Accumulator	1	1
ORL	A,#data	OR immediate data to Accumulator	2	1
ORL	direct,A	OR Accumulator to direct byte	2	1
ORL	direct,#data	OR immediate data to direct byte	3	2
XRL	A,Rn	Exclusive-OR register to Accumulator	1	1
XRL	A,direct	Exclusive-OR direct byte to Accumulator	2	1

80CE558/83CE558/89CE558

Table 11. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	BYTE	CYCLES
LOGICAL	OPERATIONS (Continu	led)		
XRL	A,@Ri	Exclusive-OR indirect RAM to Accumulator	1	1
XRL	A,#data	Exclusive-OR immediate data to Accumulator	2	1
XRL	direct,A	Exclusive-OR Accumulator to direct byte	2	1
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2
CLR	Α	Clear Accumulator	1	1
CPL	Α	Complement Accumulator	1	1
RL	Α	Rotate Accumulator left	1	1
RLC	Α	Rotate Accumulator left through the carry	1	1
RR	Α	Rotate Accumulator right	1	1
RRC	Α	Rotate Accumulator right through the carry	1	1
SWAP	Α	Swap nibbles within the Accumulator	1	1
DATA TRA	NSFER			
MOV	A,Rn	Move register to Accumulator	1	1
MOV	A,direct	Move direct byte to Accumulator	2	1
MOV	A,@Ri	Move indirect RAM to Accumulator	1	1
MOV	A,#data	Move immediate data to Accumulator	2	1
MOV	Rn,A	Move Accumulator to register	1	1
MOV	Rn,direct	Move direct byte to register	2	2
MOV	RN,#data	Move immediate data to register	2	1
MOV	direct,A	Move Accumulator to direct byte	2	1
MOV	direct,Rn	Move register to direct byte	2	2
MOV	direct, direct	Move direct byte to direct	3	2
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2
MOV	direct,#data	Move immediate data to direct byte	3	2
MOV	@Ri,A	Move Accumulator to indirect RAM	1	1
VOM	@Ri,direct	Move direct byte to indirect RAM	2	2
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1
MOV	DPTR,#data16	Load Data Pointer with a 16-bit constant	3	2
MOVC	A,@A+DPTR	Move Code byte relative to DPTR to A _{CC}	1	2
MOVC	A,@A+PC	Move Code byte relative to PC to A _{CC}	1	2
MOVX	A,@Ri	Move external RAM (8-bit addr) to A _{CC}	1	2
MOVX	A@DPTR	Move external RAM (16-bit addr) to A _{CC}	1	2
MOVX	A,@Ri,A	Move A _{CC} to external RAM (8-bit addr)	1	2
MOVX	@DPTR,A	Move A _{CC} to external RAM (16-bit addr)	1	2
PUSH	direct	Push direct byte onto stack	2	2
POP	direct	Pop direct byte from stack	2	2
хсн	A,Rn	Exchange register with Accumulator	1	1
хсн	A,direct	Exchange direct byte with Accumulator	2	1
хсн	A,@Ri	Exchange indirect RAM with Accumulator	1	1
XCHD	A,@Ri	Exchange low-order digit indirect RAM with Acc	1	1

80CE558/83CE558/89CE558

Table 11. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	BYTE	CYCLES
BOOLEAN	VARIABLE MANIPUL	ATION		
CLR	С	Clear carry	1	1
CLR	bit	Clear direct bit	2	1
SETB	С	Set carry	1	1
SETB	bit	Set direct bit	2	1
CPL	С	Complement carry	1	1
CPL	bit	Complement direct bit	2	1
ANL	C,bit	AND direct bit to carry	2	2
ANL	C,/bit	AND complement of direct bit to carry	2	2
ORL	C,bit	OR direct bit to carry	2	2
ORL	C,/bit	OR complement of direct bit to carry	2	2
MOV	C,bit	Move direct bit to carry	2	1
MOV	bit,C	Move carry to direct bit	2	2
JC .	rel	Jump if carry is set	2	2
JNC	rel	Jump if carry not set	2	2
JB	rel	Jump if direct bit is set	2	2
JNB	rel	Jump if direct bit is not set	2	2
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2
PROGRA	M BRANCHING			
ACALL	addr11	Absolute subroutine call	2	2
LCALL	addr16	Long subroutine call	3	2
RET		Return from subroutine	1	2
RETI		Return from interrupt	1	2
AJMP	addr11	Absolute jump	2	2
LJMP	addr16	Long jump	3	2
SJMP	rel	Short jump (relative addr)	2	2
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if Accumulator is zero	2	2
JNZ	rel	Jump if Accumulator is not zero	2	2
CJNE	A,direct,rel	Compare direct byte to A _{CC} and jump if not equal	3	2
CJNE	A,#data,rel	Compare immediate to \mathbf{A}_{CC} and jump if not equal	3	2
CJNE	RN,#data,rel	Compare immediate to register and jump if not equal	3	2
CJNE	@Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	2
DJNZ	Rn,rel	Decrement register and jump if not zero	2	2
DJNZ	direct,rel	Decrement direct byte and jump if not zero	3	2
NOP		No operation	1	1

80CE558/83CE558/89CE558

3.0 FLASH EEPROM

3.1 General

- 32 kbyte electrically erasable interal program memory with Block-and Page-Erase option ("Flash Memory").
- Internal fixed boot ROM.
- Up to 32 kbyte external program memory in combination with the internal FEEPROM (EA=1).
- Up to 64 kbyte external program memory if the internal program memory is switched off (EA=0).

The FEEPROM can be read and written byte-wise. Full Erase, Block Erase, and Page erase will erase 32 kbyte, 256 bytes and 32 bytes respectively. In-circuit programming and out-of-circuit programming is possible. On-chip erase and write timing generation and on chip high voltage generation contribute to a user friendly interface.

3.2 Features

- Read: byte-wise

- Write: byte-wise within 2.5 ms. (previously erased by a

page, block or full erase).

- Erase: Page Erase (32 bytes) within 5 ms. Block Erase (256

bytes) within 5 ms. Full Erase (32 kbyte) within 5 ms. Erased bytes contain

FFH.

 Endurance: 100 erase and write cycles each byte at T_{amb} = 22°C

- Retention: 10 years

Out-of-circuit programming:

Parallel programming with 87C51 compatible hardware Interface to programmer.

- In-circuit programming:

Serial programming via RS232 interface under boot ROM program control. Auto baud rate selection. Intel Hex Object file Format.

- The user program can call routines in the boot ROM for erase, write and verify of the FEEPROM.
- High programming voltage generation: on chip
- Zero point on-chip oscillator and timer to generate the write and erase time durations.
- Programmable security for the code in the FEEPROM to prevent software piracy. The Security Byte is located in

the highest address (7FFFH) of the FEEPROM.

 Supply voltage monitoring circuit on-chip to prevent loss of information in the FEEPROM during power-on and power-off.

3.3 Memory map

Figure 31 shows the memory map of the user program memory and the boot ROM. They are located in the same program address space. Two bits UBS1 and UBS0 of the FEEPROM control special function register FMCON select between the two memory blocks.

User program memory selection

If UBS1 and UBS0 are both 0, then the user program memory is mapped into the 64k program memory space and the boot ROM cannot be selected. This is the situation after a reset when PSEN and ALE have not been pulled down during reset. Program execution starts at 0000H in the internal FEEPROM or in the external program memory dependent on the level of EA during reset.

Boot ROM selection

If UBS1 and UBS0 are both '1' then the boot ROM is mapped into the 64k program memory space and the user program memory cannot be selected. This is the situation after a reset when during reset PSEN and EA are pulled down while ALE stay high. Program execution starts at 0000H of the boot ROM. The boot ROM size is 1 kbyte and its address map is repeated after each 1k addresses. Besides serial the in-circuit programming routines the Boot ROM contains the routines for erase write and verify of the FEEPROM which can be called by the user program (LJMP/LCALL to the address space between 63k and 64k).

Switching between user program memory and boot ROM

Switching between user program memory (internal or external) and boot ROM is possible if UBS1 and UBS0 are 0,1 or 1,0. Then in the program memory address space between 0 and 63k the user program memory is selected and in the memory space between 63k and 64k the boot ROM is selected.

To switch from user program memory to boot ROM first UBS0 must be set (UBS1 stay 0) and a jump or call instruction to a location >63k must be executed. At the moment of crossing the 63k address border by a call or jump instruction the switching between user and boot memory is performed without timing problems.

To switch from boot ROM to user program memory the boot program will be running between 63k and 64k. UBS1 is set and UBS0 is cleared and a jump or return instruction to a location <63k must be executed. At the moment of crossing the 63k address border by a jump or return instruction the switching from boot ROM to user memory (internal or external) is performed. After crossing the 63k address border UBS1 is immediately cleared by hardware and the total 64k memory space is mapped as user program memory. By clearing UBS1 by hardware, no special requirements to the user program are necessary to do that after a boot routine or erase or write routine.


A small restriction for memory switching is that no memory switching is allowed from or to the address space between 63k and 64k of the user program memory because the UBS bits must stay 0 in this range and no 63k address crossing would take place. This restriction can be avoided if the memory switching is always done by a subroutine in the address range between 0 and 63k.

Description

The user program code in the FEEPROM is executed as in the standard 80C51 microcontroller. Erase and write cycles in the FEEPROM are always performed under control of the boot program in the boot ROM in the address space between 63k and 64k. Address and data parameters are passed via DPTR and accumulator A respectively. During an erase or write cycle in the FEEPROM no other access or program execution in the FEEPROM is possible. All interrupts must be disabled when the user program calls a user routine in the boot ROM.


The boot routine for serial programming takes care of addressing, data transfer, blank-check, verify, high voltage control, error message, interrupt disabling/enabling and return to the user program memory. It also contains the serial communication routine.

The FEEPROM control register FMCON is a special function register. It contains the control bits for verify, write, erase and boot ROM switching.



Note 1): Reserved for future use; a write operation must write "0" to the location

80CE558/83CE558/89CE558



- UBS1 is cleared by hardware if program is executed below the 63k border and UBS0=0.
- In the program execution between 63k and 64k in the user program no call or jump to the BTROM is allowed.




Figure 31. Program memory map and operation modes

80CE558/83CE558/89CE558

UBS1	UBSO	User - Boot selection bits
0	0	User memory mapped from 0 to 64k
0	1	User memory mapped from 0 to 63k Boot ROM mapped from 63k to 64k
1	0	User memory mapped from 0 to 63k, but UBS1 bit cleared by hardware in this user address range. Boot ROM mapped from 63k to 64k.
1	1	Boot ROM mapped from 0 to 64k.

	High voltage indication bit. Read only. Is 1 as long as the high voltage for an erase or write opera-
	tion is present.

FCB3	FCB2	FCB1	FCB0	Function Code Bits	
0	0	0	0	Value after reset.	
0	1	0	1	Byte Write or byte read (verify)	
1	1	0	0	Page Erase (32 byte boundaries).	
0	0	1	1	Block Erase (256 byte boundaries).	
1	0	1	0	Full Erase (32k byte).	

The four FCB bits are by write protected if the security feature is activated. Then only instructions in the internal program memory (FEEPROM) are able to write FCB3-0, boot ROM and external program memory instructions cannot change FCB3-0 except the full erase code can be loaded.

The duration of a write or erase operation is determined by the FEEPROM timer. This timer includes a zero point RC oscillator and cannot be controlled by software.

For calling a user routine in the Boot ROM first all interrupts must be disabled and the DPTR and A have to be loaded with the desired values. After setting UBS0 = 1 and UBS1 = 0 and selecting the function via FCB-bits the respective user routine will be called.

The table below lists the boot ROM user routines, which can be called by the user

program. The content of FMCON, A and DPTR before calling is by (IN) and by (OUT) after described return. The boot ROM user routines do not change other registers or Data memory.

X = don't care or not defined

V = verified byte (read back)

1) = 5 LSB's of DPTR are don't care

2) = 5 LSB's of DPTR are "0"

3) = 8 LSB's of DPTR are don't care

4) = 8 LSB's of DPTR contain 08H.

Example of user software (internal or external) that calls the Page Erase routine in the boot-ROM to erase a page in the FEEPROM (32 bytes) starting at address

location 1260H.

CLR EA ; Disable all interrupts

MOV DPTR, # 1260H; Load page-address

MOV FMCON, # 4CH; Load Page-Erase code

LCALL OFFAAH

; Call Page-Erase routine

; in boot-ROM (5 ms)

SETB EA; Enable interrupts again

Example of user software (internal or external) that calls the Byte-Write routine in the boot-ROM to write the content of R5 into the FEEPROM address location 1263H.

CLK EA ; Disable all interrupts MOV DPTR, # 1263H ; Load byte address

MOV A, R5 ; Load byte to be written

MOV FMCON, # 45H ; Load byte-write code

LCALL 0FFADH ; Call byte-write routine

; in boot-ROM (2.5 ms)

SETB EA; Enable interrupts again

XRL A, R5 ; Compare the "read-back" byte

JNZ ; Jump if verify error

BOOT-ROM ROU- TINE	CALL ADDRESS	FMCON (IN)	FMCON (OUT)	A (IN)	(OUT)	DPTR (IN)	DPTR (OUT)
BYTE_READ	FFBAH	45H	15H	XXH	BYTE	BYTE ADDRESS	BYTE ADDRESS
BYTE_WRITE	FFADH	45H	15H	BYTE	BYTE (V)	BYTE ADDRESS	BYTE ADDRESS
PAGE_ERASE	FFAAH	46H	16H	XXH	08H	PAGE ADDRESS 1)	PAGE ADDRESS 2)
BLOCK_ERASE	FFA5H	43H	13H	XCXH	02H	BLOCK ADDRESS 3)	BLOCK ADDRESS 4)
FULL_ERASE	FFA0H	4AH	1AH	XXH	0AH	XXXXH	0018H

80CE558/83CE558/89CE558

3.4 Security

The security feature protects against software piracy and prevents that the content of the FEEPROM can be read undesirable. The Security Byte is located in the highest address location 7FFFH of the FEEPROM and is the same as all other bytes of the FEEPROM

The Security Byte should be 01010000B to activate and 00H or FFH to activate the security feature. This security code is chosen in such a way that single bit failures will not change the security mode.

If the security feature is deactivated, then there are no access restrictions to the FEEPROM.

If the security feature is activated, then the external program memory has no access to the FEEPROM with the MOVC instructions. Also bits FCB3-0 of FMCON cannot be written by external program code or boot ROM code. This prevents in-circuit programming and verification. Only the Full Erase code can be written to FCB0-3 of FMCON. At the end of a full erase operation the security feature is deactivated. Also parallel programming and verify is inhibited if the security feature is activated, only a full

erase is possible. Note that the security mode does not change immediately when the security code is written into the security byte 7FFFH, but after a reset or power-on. This allows the verification of the loaded code in the FEEPROM, including the Security Byte.

3.5 Parallel programming

Unlike standard EPROM programming, no high programming supply voltage must be applied to the EA pin and only one programming pulse must be applied to the ALE/WE pin. The parallel programming mode is entered with the steady signals RST=1, PSEN=0, EA=1 and SELTAL1 = 1. The XTAL1, 2 clock must have a frequency between 4 and 6MHz. The following table shows the logic levels for programming, erasing, verifying and read signature.

MODE	ALE/WE	P2.7	P2.6	P3.7	P3.6
Full erase	~	1	1	0	1
Program FEEPROM	1 7_	1	0	1	1
Verifiy FEEPROM	l 1	0	0	1	1
Read signature	1	0	0	0	0

ALE/WE Write Enable signal (program/erase), active low

P2.6, P2.7, P3.6, P3.7

output enable signal for verify/read modes, active low

Data and address bits:

P0.0-P0.7: D0 - D7 Program data input / verify or read data output


P1.0-P1.: A0 - A7 Input low order address bits.

P2.0-P2.5, P3.4: A8 - A14 Input high order


The 89CE558 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. These bytes are read by the same procedure as for a normal verification of locations 30H and 31H, except that P3.6 and P3.7 need to be pulled to LOW.


ADDRESS	CONTENT	MEANING
30H	15H	Philips
31H	B5H	89CE558

The 89CE558 has a Security Byte in location 7FFFH (the highest address) of the FEEPROM, which should be programmed to 01010000B to activate the security feature.



80CE558/83CE558/89CE558






FEEPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$. $V_{DD} = 5V \pm 10\%$. $V_{SS} = 0V$ (See Figure 35)

SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator frequency (standard oscillator)	4	6	MHz
t _{AVWL}	Address setup to WE LOW	48t _{CLCL}	-	
t _{WHAX}	Address hold after WE HIGH	48t _{CLCL}	-	
t _{DVWL}	Data setup to WE LOW	48t _{CLCL}	-	
t _{WHDX}	Data hold after WE HIGH	48t _{CLCL}	-	
t _{EHWL}	P2.7 (ENABLE) HIGH to WE LOW	48t _{CLCL}	-	
twhel	WE HIGH to P2.7 (ENABLE) LOW	48t _{CLCL}	-	
t _{WLWHp}	WE width (programming)	2.25	2.75	ms
t _{WLWHe}	WE width (erase)	4.5	5.5	ms
t _{AVQV}	Address to data valid	-	48t _{CLCL}	
t _{ELQV}	P2.7 (ENABLE) Low to data valid	-	48t _{CLCL}	
t _{EHQZ}	Data float after P2.7 (ENABLE) HIGH	0	48t _{CLCL}	

80CE558/83CE558/89CE558



3.6 Serial programming of FEEPROM

Serial in-circuit programming (boot-mode) is entered if during and after RESET PSEN and EA are pulled down, PSEN via a resistor of 2 kOhm to VSS. The two UBS bits are set to 1 by hardware and program execution starts at 0000H of the boot ROM. P3.0 (RXD) and P3.1 (TXD) form the serial RS232 interface. A baud rate of 4800 or 9600 Baud is possible after reset (LLC clock is 11.01 MHz) if the PLL oscillator is selected. The receive and transmit channel have the same baudrate. The boot routine inputs the Intel Hex Object Format. The baud rate will be selected automatically after reception of the first character (:) of the object file. No other characters are allowed to preceed the first (:) character. Programming is only started if the first received record has the right type indication (TT). If the security feature is activated then the programming starts with a Full Erase, otherwise only the addressed page(s) will be erased and the not alterated bytes are rewritten. During the erase or write operation the next string of bytes can be received. Xon and Xoff handshake codes are used to control the serial transfer. At the end

of the programming a message that indicates a successful or not successful programming, will be returned over the RS232 interface channel. If the programming was successful then the user program can be started up at 0000H in FEEPROM by a reset for user mode (EA = high, PSEN not affected). If the programming was not successful the boot program halts and a retry can be started by a reset for the boot mode.

3.6 Boot Routine

The boot routine transmits the next "one ASCII character" messages via the RS232 interface:

- "." After each record type TT = 00H indication in the HEX file.
- " X " Checksum error of a record in the HEX file detected.
- "Y" Wrong record type received
- " Z " Buffer overflow error (Check Xon/Xoff of terminal)
- " R " Verification error (of last written byte)
- " V " End record received and programming of FEEPROM was successful

No messages are transmitted if the baud rate of the first character (:) can not be detected.

The boot routine can also be started by the internal or external user program (LJMP FC07H). FMCON must be loaded previously with 40H. Interrupt registers, stack pointer, Timer 0, UART, P3.0 and P3.1 must be in the reset state. EA and PSEN must not be affected. A reset is needed to restart the user program after programming.


The next baudrates will be detected automatically within the specified μC clock range in MHz.

Baudrate	f _{CLK} (min)	f _{CLK} (max)
1200	1 1)	3.6
2400	2 1)	7.3
4800	4	19.7 11)
9600	7.9	29.5 1)
19200	15.7	59 1)

Note 1): value outside the specifed clock range

Note that the boot routines can (re) program any number of bytes from 1 byte to 32k bytes, independent in which order or at which location.

80CE558/83CE558/89CE558



NOTE: In the following, each letter corresponds to one hexadecimal digit in ASCII representation (the digits 0 through 9, and the letters A through F).

Definitions:

Record start character

BC

Byte Count. The hexadecimal number of data bytes in the record. This may theoretically be any number from 0 to 255 prefer to deal with 16 data bytes per record (as shown in the example below). AAAA

НН

 Load address in hexadecimal of first data byte in this record.

CC

- TT Record type. The record type is 00 for data records and 01
 - for the end record.

 One hexadecimal data byte.
- Record checksum. This is the 2's complement of the summation of all of the bytes in the record from the byte count through the last data byte. While the summation is calculated, it is always truncated to a one byte result. Thus, if all of the bytes in the record are summed, including the checksum itself, the result will always be 00 if the record is valid

Construction of data records (using the notation defined above) is as follows:

The last record in a file is the end record and contains no data. Usually the end record will appear as shown in the first example below. However, in some cases a 16 bit checksum of all of the data bytes in the entire file may be inserted in the address field of the end record. This checksum would correspond to one generated by an EPROM programmer during file load, and its inclusion does not violate the rules for this format. This is shown in the second example.

:0000001FF

:00B12C0122

Successive hex records need not appear in sequential address order. For instance, a record for address 0000 might appear after a record for address 7FE0. All of the bytes in a single record, however, must be in sequence. Any characters that appear outside of a record (i.e. after a checksum, but before the next ":") should be ignored, if present.

An example of a valid hex file follows:

- :10010000C2F0E53030E704F404D2F08531F030F786
- :100110000763F0FF05F0B2F0A430F00A63F0FFF4DB
- :0C0120002401500205F085F032F5332276
- :0000001FF

80CE558/83CE558/89CE558

4.0 LIMITING VALUES

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on V _{DD} to V _{SS}	-0.5 to +6.5	V
Voltage on any other pin to V _{SS}	-0.5 to V _{dd} + 0.5	V
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

NOTES:

^{1.}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

^{2.}This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions are taken to avoid applying greater than the rated maxima.

Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80CE558/83CE558/89CE558

5.0 DC CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS

 V_{DD} = 5V (\pm 10%), V_{SS} = 0V, Tamb = 0°C to +70°C (8xCE558EBx). All voltages with respect to V_{SS} unless otherwise specified.

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{DD}	Supply voltage		4.5	5.5	V
I _{DD}	Supply current operating : 89CE558 83CE558	See notes 1 and 2 f _{CLK} = 16MHz V _{DD} = 5.5 V		50 40	mA mA
I _{ID}	Idle mode : 89CE558 83CE558	See notes 1 and 3 f _{CLK} = 16MHz V _{DD} = 5.5 V		10 8	mA mA
I _{PD}	Power-down current	See note 4 2V < V _{PD} < V _{DDmax}		100	μА
Inputs					•
V _{IL}	Input LOW voltage, except EA, SCL, SDA		-0.5	0.2V _{DD} -0.1	V
V _{IL1}	Input LOW voltage to EA		-0.5	0.2V _{DD} -0.3	V
V _{IL2}	Input LOW voltage to SCL, SDA 5		-0.5	0.3V _{DD}	V
V _{IH}	Input HIGH voltage, except XTAL1, RST, SCL, SDA		0.2V _{DD} +0.9	V _{DD} +0.5	V
V _{IH1}	Input HIGH voltage, XTAL1, RST		0.7V _{DD}	V _{DD} +0.5	V
V _{iH2}	Input HIGH voltage, SCL, SDA ⁵		0.7V _{DD}	6.0	V
l _{IL}	Input current LOW level, Ports 0, 1, 2, 3, 4	V _{IN} = 0.45V		-50	μА
I _{TL}	Transition current HIGH to LOW, Ports 0, 1, 2, 3, 4	See note 6		-650	μА
土I _{IL1}	Input leakage current, Port 0, EA, ADEXS, EW	0.45V < V ₁ < V _{DD}		10	μА
±I _{IL2}	Input leakage current, SCL, SDA	0V < V _I < 6V 0V < V _{DD} < 5.5V		10	μА
±I _{IL3}	Input leakage current, Port 5	0.45V < V _I < V _{DD}		1	μА
Outputs					
V _{OL}	Output low voltage, Ports 1, 2, 3, 4	I _{OL} = 1.6mA ^{7,17}		0.45	V
V _{OL1}	Output low voltage, Port 0, ALE, PSEN, PWM0, PWM1	I _{OL} = 3.2mA ^{7,17}		0.45	V
V _{OL2}	Output low voltage, SCL, SDA	I _{OL} = 3.0mA ^{7,17}		0.4	V
V _{OH}	Output high voltage, Ports 1, 2, 3, 4	V _{DD} =5V±10% -I _{OH} = 60µA -I _{OH} = 25µA -I _{OH} = 10µA	2.4 0.75V _{DD} 0.9V _{DD}		V V
V _{OH1}	Output high voltage (Port 0 in external bus mode, ALE, PSEN, RST, PWM0, PWM1) 8	V _{DD} =5V±10% -I _{OH} = 800μA -I _{OH} = 300μA -I _{OH} = 80μA	2.4 0.75V _{DD} 0.9V _{DD}		v v
R _{RST}	Internal reset pull-down resistor		50	150	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C		10	pF

80CE558/83CE558/89CE558

DC ELECTRICAL CHARACTERISTICS (Continued)

V_{DD} = 5V (± 10%), V_{SS} = 0V, Tamb = -40°C to +85°C (8xCE558EFx). DC parameters not included here are the same as in the 8xCE558EBB, DC electrical characteristics

All voltages with respect to V_{SS} unless otherwise specified.

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Inputs					
V _{IL}	Input LOW voltage, except EA, SCL, SDA		-0.5	0.2V _{DD} -0.15	٧
V _{IL1}	Input LOW voltage to EA		-0.5	0.2V _{DD} -0.35	٧
V _{IH}	Input HIGH voltage, except XTAL1, RST, SCL, SDA		0.2V _{DD} +1.0	V _{DD} +0.5	٧
V _{IH1}	Input HIGH voltage, XTAL1, RST		0.7V _{DD} +0.1	V _{DD} +0.5	٧
I _{IL}	Input current LOW level, Ports 1, 2, 3, 4	V _{IN} = 0.45V		-75	μА
I _{TL}	Transition current HIGH to LOW, Ports 1, 2, 3, 4	See note 6		-750	μА

DC ELECTRICAL CHARACTERISTICS ANALOG

 $AV_{DD} = 5V (\pm 10\%)$, $AV_{SS} = 0V$, $Tamb = 0^{\circ}C$ to $+70^{\circ}C$ (8xCE558EBx).

 $AV_{DD}=5V~(\pm~10\%), AV_{SS}=0V, Tamb=-40^{\circ}C~to~+85^{\circ}C~(8xCE558EFx).$ All voltages with respect to V_{SS} unless otherwise specified.

		TEST	LIM			
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT	
AV_{DD}	Analog supply voltage	$AV_{DD} = V_{DD} \pm 0.2V$	4.5	5.5	٧	
Al _{DD}	Analog supply current	Port 5 = 0 to AV _{DD} see note 19		1.2	mA	
Al _{ID}	Idle mode	see note 18		50	μА	
Al _{PD}	Power-down mode	2V < AV _{PD} < AV _{DD} see note 18		50	μΑ	
Analog Inp	outs					
AV _{IN}	Analog input voltage		AV _{SS} -0.2	AV _{DD} +0.2	V	
AV _{REF}	Reference voltage: AV _{REF-} AV _{REF+}		AV _{SS} -0.2	AV _{DD} +0.2	V V	
R _{REF}	Resistance between AV _{REF+} and AV _{REF-}		10	50	kΩ	
CIA	Analog input capacitance			15	pF	
DL _e	Differential non-linearity 9, 10, 11,			±1	LSB	
ILe	Integral non-linearity 9, 12			±2	LSB	
OS _e	Offset error 9, 13			±2	LSB	
G _e	Gain error ^{9, 14}			±0.4	%	
A _e	Absolute voltage error 9, 15			±3	LSB	
M _{CTC}	Channel to channel matching			±1	LSB	
Ct	Crosstalk between inputs of port 5 16	0-100kHz		-60	dB	

80CE558/83CE558/89CE558

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- 1.See Figures 37 and 39 through 41 for IDD test conditions.
- 2. The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_t = 5 ns$; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; EA = RST = Port $0 = EW = SCL = SDA = V_{DD}$; ADEXS = V_{SS} .

3. The idle mode supply current is measured with all output pins disconnected;

XTAL1 driven with $t_r = t_r = 5 \text{ns}$; $V_{IL} = V_{SS} + 0.5 \text{V}$; $V_{IH} = V_{DD} - 0.5 \text{V}$; XTAL2 not connected; Port $0 = EW = SCL = SDA = SELXTAL\ 1 = V_{DD}$; $EA = RST = ADEXS = V_{SS}$.

- 4. The power-down current is measured with all output pins disconnected:
 - XTAL2 not connected; Port 0 = EW = SCL = SDA = SELXTAL 1 = VDD; EA = RST = ADEXS = XTAL1 = VSS.
- 5.The input threshold voltage of SCL and SDA (SIO1) meets the I2C specification, so an input voltage below 0.3 V_{DD} will be recognized as a logic 0 while an input voltage above 0.7 VDD will be recognized as a logic 1.
- 6.Pins of ports 1, 2, 3, and 4 source a transition current when they are being externally driven from HIGH to LOW. The transition current reaches its maximum value when VIN is approximately 2V.
- 7.Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vol of ALE and ports 1, 3 and 4. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 8. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VDD specification when the address bits are stabilizing.
- 9.Conditions: AV_{REF}. = 0V; AV_{DD} = 5.0V, AV_{REF+} = 5.12V. V_{DD} = 5.0V, V_{SS} = 0V, ADC is monotonic with no missing codes. Measurement by continuous conversion of AV_{IN} = -20mV to 5.12V in steps of 0.5mV, derivating parameters from collected conversion results of ADC. ADC prescaler programmed according to the actual oscillator frequency, resulting in a conversion time within the specified range for t_{conv} (15 μs ... 50µs).
- 10. The differential non-linearity (DL_e) is the difference between the actual step width and the ideal step width.
- 11. The ADC is monotonic; there are no missing codes.
- 12. The integral non-linearity (IL_e) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error.
- 13. The offset error (OSe) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve. The offset error is constant at every point of the actual transfer curve.
- 14. The gain error (G_e) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve.
- 15. The absolute voltage error (A_e) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve.
- 16. This should be considered when both analog and digital signals are simultaneously input to port 5.
- 17. Under steady state (non-transient) conditions, IOL must be externally limited as follows:

Maximum IOL per port pin: 10 mA Maximum IOL 8-bit port -Port 0 : 26 mA


Ports 1, 2, 3 and 4: 15 mA

Maximum total IOL for all output pins : 86 mA


If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions

- 18. AliD is measured with SELXTAL1 = VDD.
- 19. Al_{ID} and Al_{PD} are measured with the 32 kHz oscillator being halted, XTAL3 not connected and XTAL4 = V_{SS}.

80CE558/83CE558/89CE558



80CE558/83CE558/89CE558



80CE558/83CE558/89CE558

6.0 AC CHARACTERISTICS **AC ELECTRICAL CHARACTERISTICS**

 V_{DD} = 5V \pm 10% (EBx), V_{SS} = 0V, T_{CLCL} min = 1/fmax (maximum operating frequency)

 V_{DD} = 5V \pm 10% (EFx), V_{SS} = 0V, T_{CLCL} min = 1/fmax (maximum operating frequency)

Tamb = 0°C to +70°C, T_{CLCL} min = 63 ns for 8xCE558EBx

 $Tamb = -40 ^{\circ}C \text{ to } +85 ^{\circ}C, T_{CLCL} \text{ min } = 63 \text{ ns for } 8xCE558EFx \\ C1 = 100 \text{ pF for Port 0, ALE and PSEN ; C1} = 80 \text{ pF for all other outputs unless otherwise specified.}$

			12MHz CLOCK		16MHz CLOCK		VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	42	Oscillator					3.5	16	MHz
t.HLL	42	ALE pulse width	127		85		2t _{CLCL} -40		ns
t _{AVLL}	42	Address valid to ALE LOW	28		8		t _{CLCL} -55		ns
t _{LLAX}	42	Address hold after ALE LOW	48		28		t _{CLCL} -35		ns
t _{LLIV}	42	ALE LOW to valid instruction in		234		150		4t _{CLCL} -100	ns
t _{LLPL}	42	ALE LOW to PSEN LOW	43		23		t _{CLCL} -40		ns
t _{PLPH}	42	PSEN pulse width	205		143		3t _{CLCL} -45		ns
t _{PLIV}	42	PSEN LOW to valid instruction in		145		83		3t _{CLCL} -105	ns
t _{PXIX}	42	Input instruction hold after PSEN	0		0		0		ns
t _{PXIZ}	42	Input instruction float after PSEN		59		38		t _{CLCL} -25	ns
t _{AVIV}	42	Address to valid instruction in		312		208		5t _{CLCL} -105	ns
t _{PLAZ}	42	PSEN LOW to address float		10		10		10	ns
Data Memo	ry								
t _{LLAX}	43, 44	Address valid to ALE LOW	28		8		t _{CLCL} -55		ns
t _{RLRH}	43	RD pulse width	400		275				ns
t _{WLWH}	44	WR pulse width	400		275		6t _{CLCL} -100		ns
t _{RLDV}	43	RD LOW to valid data in		252		148		5t _{CLCL} -165	ns
t _{RHDX}	43	Data hold after RD	0		0		0		ns
t _{RHDZ}	43	Data float after RD		97		55		2t _{CLCL} -70	ns
tLLDV	43	ALE LOW to valid data in		517		350	8t _{CLCL} -1		ns
t _{AVDV}	43	Address to valid data in		585		398		9t _{CLCL} -165	ns
t _{LLWL}	43, 44	ALE LOW to RD or WR LOW	200	300	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	43, 44	Address valid to WR LOW or RD LOW	203		120		4t _{CLCL} -130		ns
t _{QVWX}	44	Data valid to WR transition	23		3		t _{CLCL} -60		ns
t _{DW}	44	Data before WR	433		288		7t _{CLCL} -150		ns
twhax	44	Data hold after WR	33		13		t _{CLCL} -50		ns
t _{RLAZ}	43	RD low to address float		0		0		0	ns
twhLH	43, 44	RD or WR HIGH to ALE HIGH	43	123	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
UART Timi	ng - Shift R	egister Mode (Test Conditions: T _{amb} = 0°	C to +70°	C; V _{SS} =	0V; Load	Capacita	nce = 80pF)		
t _{XLXL}	46	Serial port clock cycle time	1.0		0.75		12t _{CLCL}		μs
t _{QVXH}	46	Output data setup to clock rising edge	700		492		10t _{CLCL} -133		ns
t _{XHQX}	46	Output data hold after clock rising edge	50		8		2t _{CLCL} -117		ns
t _{XHDX}	46	Input data hold after clock rising edge	0		0		0		ns
t _{XHDV}	46	Clock rising edge to input data valid		700		492		10t _{CLCL} -133	ns

80CE558/83CE558/89CE558

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER		UNIT	
	MIN	MAX	7
e timing (refer to Figure 45)			
SCL clock frequency	0	100	kHz
Bus free time between a STOP and START condition	4.7	-	μs
Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	μs
LOW period of the SCL clock	4.7	-	μs
High period of the SCL clock	4.0	-	μs
Set-up time for a repeated START condition	4.7	-	μs
Data hold time	O ¹		μs
Data set-up time	250	-	ns
Rise time of both SDA and SCL signals	-	1000	ns
Fall time of both SDA and SCL signals	-	300	ns
Set-up time for STOP condition	4.0	-	μs
Capacitive load for each bus line	-	400	pF
	e timing (refer to Figure 45) SCL clock frequency Bus free time between a STOP and START condition Hold time (repeated) START condition. After this period, the first clock pulse is generated LOW period of the SCL clock High period of the SCL clock Set-up time for a repeated START condition Data hold time Data set-up time Rise time of both SDA and SCL signals Fall time of both SDA and SCL signals Set-up time for STOP condition	PARAMETER PARAMETER PARAMETER MIN e timing (refer to Figure 45) SCL clock frequency Bus free time between a STOP and START condition 4.7 Hold time (repeated) START condition. After this period, the first clock pulse is generated LOW period of the SCL clock 4.0 Set-up time for a repeated START condition 4.7 Data hold time Data set-up time Rise time of both SDA and SCL signals Fall time of both SDA and SCL signals Set-up time for STOP condition 4.0	## timing (refer to Figure 45) SCL clock frequency 0 100 Bus free time between a STOP and START condition 4.7 - Hold time (repeated) START condition. After this period, the first clock pulse is generated LOW period of the SCL clock 4.7 - High period of the SCL clock 4.0 - Set-up time for a repeated START condition 4.7 - Data hold time 0¹ Data set-up time 250 - Rise time of both SDA and SCL signals - 1000 Fall time of both SDA and SCL signals - 300 Set-up time for STOP condition 4.0 -


All values referred to VIH and VIL max levels.


NOTES:

1.A device must internally provide a hold time of at least 300 ns from the SDA signal (referred to the V_{IH min} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.


For 62ns < t_{CLCL} < 570ns, 16MHz > f $_{CLK}$ > 3.5MHz) the SI01 interface meets concerning AC parameters the I²C-bus specification for bit-rates up to 100 kbit/s.










80CE558/83CE558/89CE558







80CE558/83CE558/89CE558







80CE558/83CE558/89CE558





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I ²C-system provided the system conforms to the I ²C specifications defined by Philips.

80C562/83C562

Single-chip 8-bit microcontroller with 8-bit A/D, capture/compare timer, high-speed outputs, PWM

DESCRIPTION

The 80C562/83C562 (hereafter generically referred to as 8XC562) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83C562/83C562 has the same instruction set as the 80C51.

The 8XC562 contains a non-volatile 256 x 8 read-only program memory, a volatile 256 × 8 read/write data memory (83C562) (the 80C562 is ROMless), a volatile 256 × 8 read/write data memory, six 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, two pulse width modulated outputs, standard 80C51 UART, a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 83C562 can be expanded using standard TTL compatible memories and logic


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12MHz crystal, 58% of the instructions are executed in 1µs and 40% in 2µs. Multiply and divide instructions require 4µs.



FEATURES

- 80C51 instruction set
- 8k x 8 ROM expandable externally to 64k bytes
- 256 x 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- Capable of producing eight synchronized, timed outputs
- An 8-bit ADC with eight multiplexed analog inputs
- Two 8-bit resolution, pulse width modulated outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- Three temperature ranges
 - 0 to +70°C
 - -40 to +85°C
 - -40 to +125°C

PIN CONFIGURATION



Pin	Function	Pin	Function
1	P5.0/ADC0	35	XTAL1
2	V _{DD}	36	Vas
3	STADC	37	V _{BB}
4	PWMO	38	NC
5	PWM1	39	P2.0/A08
6	EW	40	P2.1/A09
7	P4.0/CMSR0	41	P2.2/A10
8	P4.1/CMRS1	42	P2.3/A11
9	P4.2CMSR2	43	P2.4/A12
10	P4.3/CMSR3	44	P2.5/A13
11	P4.4/CMSR4	45	P2.6/A14
12	P4.5/CMSR5	46	P2.7/A15
13	P4.6/CMT0	47	PSEN
14	P4.7/CMT1	48	ALE
15	RST	49	EX
16	P1.0/CT01	50	P0.7/AD7
17	P1.1/CT1I	51	P0.6/AD6
18	P1.2/CT2l	52	P0.5/AD5
19	P1.3/CT3I	53	P0.4/AD4
20	P1.4/T2	54	P0.3/AD3
21	P1.5/RT2	55	P0.2/AD2
22	P1.6	56	P0.1/AD1
23	P1.7	57	P0.0/AD0
24	P3.0/RxD	58	AVref
25	P3.1TxD	59	AVref+
26	P3.2/INTO	60	AV ₃₈
27	P3.3/INT1	61	AV _{DD}
28	P3.4/T0	62	P5.7/ADC7
29	P3.5/T1	63	P5.6/ADC6
30	P3.6/WR	64	P5.5/ADC5
31	P3.7/RD	65	P5.4/ADC4
32	NC	66	P5.3/ADC3
33	NC	67	P5.2/ADC2
34	XTAL2	68	P5.1/ADC1

80C562/83C562


ORDERING INFORMATION

PHILIPS PART ORDER NUMBER PART MARKING		PHILIPS NORTH AMERICA PART ORDER NUMBER					TEMPERATURE RANGE °C	
ROMiess	ROM	ROMiess	ROM	Drawing Number	EPROM	Drawing Number	AND PACKAGE	FREQ MHz
PCB80C562- 16WP	PCB83C562- 16WP/xxx	S80C562-4A68	S83C562-4A68	SOT188	S87C552-4A68 ²	0398E	0 to +70, Plastic Leaded Chip Carrier	16
					S87C552-4K68 ²	1473A	0 to +70, Plastic Leaded Chip Carrier w/Window	16
PCF80C562- 12WP	PCF83C562- 12WP/xxx	S80C562-2A68	S83C562-2A68	SOT188	S87C552-5A68 ²	0398E	-40 to +85, Plastic Leaded Chip Carrier	12
					S87C552-5K68 ²	1473A	-40 to +85, Plastic Leaded Chip Carrier w/Window	12
PCA80C562- 12WP	PCA83C562- 12WP/xxx	S80C562-6A68	S83C562-6A68	SOT188			-40 to +125, Plastic Leaded Chip Carrier	12

NOTES:


- 80C562 and 83C562 frequency range is 1.2MHz–12MHz or 1.2MHz–16MHz.
 87C552 frequency range is 3.5MHz–16MHz. For full specification, see the 87C552 data sheets.
 xxx denotes the ROM code number.

LOGIC SYMBOL



80C562/83C562

BLOCK DIAGRAM



80C562/83C562

PIN DESCRIPTION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
V _{DD}	2	1	Digital Power Supply: +5V power supply pin during normal operation, idle and power-down mode.
STADC	3	١	Start ADC Operation: Input starting analog to digital conversion (ADC operation can also be started by software).
PWMO	4	0	Pulse Width Modulation: Output 0.
PWM1	- 5	0	Pulse Width Modulation: Output 1.
EW	6	ı	Enable Watchdog Timer: Enable for T3 watchdog timer and disable power-down mode.
P0.0-P0.7	57–50	1/0	Port 0: Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pull-ups when emitting 1s.
P1.0–P1.7	16–23 16–23 16–19 20 21	1/O 1/O 1/O 1	Port 1: 8-bit I/O port. Alternate functions include: (P1.0–P1.7): Quasi-bidirectional port pins. CT0I–CT3I (P1.0–P1.3): Capture timer input signals for timer T2. T2 (P1.4): T2 event input RT2 (P1.5): T2 timer reset signal. Rising edge triggered.
P2.0-P2.7	39–46	1/0	Port 2: 8-bit quasi-bidirectional I/O port. Alternate function: High-order address byte for external memory (A08–A15).
P3.0-P3.7	24–31 24 25 26 27 28 29 30 31	I/O	Port 3: 8-bit quasi-bidirectional I/O port. Alternate functions include: RxD(P3.0): Serial input port. TxD (P3.1): Serial output port. INT0 (P3.2): External interrupt. INT1 (P3.3): External interrupt. T0 (P3.4): Timer 0 external input. T1 (P3.5): Timer 1 external input. WR (P3.6): External data memory write strobe. RD (P3.7): External data memory read strobe.
P4.0-P4.7	7–14 7–12 13, 14	1/O O O	Port 4: 8-bit quasi-bidirectional I/O port. Alternate functions include: CMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs on a match with timer T2. CMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a match with timer T2.
P5.0P5.7	68–62, 1		Port 5: 8-bit input port. ADC0-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to ADC.
RST	15	1/0	Reset: Input to reset the 87C552. It also provides a reset pulse as output when timer T3 overflows.
XTAL1	35	1	Crystal Input 1: Input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external clock signal when an external oscillator is used.
XTAL2	34	0	Crystal Input 2: Output of the inverting amplifier that forms the oscillator. Left open–circuit when an external clock is used.
V _{SS}	36, 37		Digital ground.
PSEN	47	0	Program Store Enable: Active-low read strobe to external program memory.
ALE	48	0	Address Latch Enable: Latches the low byte of the address during accesses to external memory. It is activated every six oscillator periods. During an external data memory access, one ALE pulse is skipped. ALE can drive up to eight LS TTL inputs and handles CMOS inputs without an external pull-up.
EA	49	1	External Access: When EA is held at TTL level high, the CPU executes out of the internal program ROM provided the program counter is less than 8192. When EA is held at TTL low level, the CPU executes out of external program memory. EA is not allowed to float.
AV _{REF} _	58		Analog to Digital Conversion Reference Resistor: Low-end.
AV _{REF+}	59	ı	Analog to Digital Conversion Reference Resistor: High-end.
AV _{SS}	60	1	Analog Ground
AV _{DD}	61		Analog Power Supply

NOTE:

January 8, 1992 873

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than V_{DD} +0.5V or V_{SS} - 0.5V, respectively.

80C562/83C562

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To ensure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

IDLE MODE

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers

remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	PWM0/ PWM1
Idle	Internal	1	1	Data	Data	Data	Data	Data	High
Idle	External	1	1	Float	Data	Address	Data	Data	High
Power-down	Internal	0	0	Data	Data	Data	Data	Data	High
Power-down	External	0	0	Float	Data	Data	Data	Data	High

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Input, output DC current on any single I/O pin	5.0	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w
Storage temperature range	-65 to +150	°C

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80C562/83C562

DC ELECTRICAL CHARACTERISTICS

 V_{SS} , $AV_{SS} = 0V$

		TEST	LIM	ITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{DD}	Supply voltage PCB8XC562 PCF8XC562 PCA8XC562		4.0 4.0 4.5	6.0 6.0 5.5	> > >
I _{DD}	Supply current operating: PCB8XC562 PCF8XC562 PCA8XC562	See notes 1 and 2 fosc = 16MHz fosc = 12MHz fosc = 12MHz	4.5	45 34 30	mA mA mA
I _{ID}	Idle mode: PCB8XC562 PCF8XC562 PCA8XC562	See notes 1 and 3 $f_{OSC} = 16MHz$ $f_{OSC} = 12MHz$ $f_{OSC} = 12MHz$		10 8 7	mA mA mA
I _{PD}	Power-down current: PCB8XC562 PCF8XC562 PCA8XC562	See notes 1 and 4; 2V < V _{PD} < V _{DD} max		50 50 100	μΑ μΑ μΑ
Inputs			<u> </u>		
V _{IL}	Input low voltage, except EA		-0.5	0.2V _{DD} 0.1	٧
V _{IL1}	Input low voltage to EA		-0.5	0.2V _{DD} -0.3	V
V _{IH}	Input high voltage, except XTAL1, RST		0.2V _{DD} +0.9	V _{DD} +0.5	٧
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{DD}	V _{DD} +0.5	V
I _{IL}	Logical 0 input current, ports 1, 2, 3, 4	V _{IN} = 0.45V		-50	μА
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, 4	See note 5		-650	μА
±l _{IL1}	Input leakage current, port 0, EA, STADC, EW	0.45V < V ₁ < V _{DD}		10	μА
Outputs				<u> </u>	
V _{OL}	Output low voltage, ports 1, 2, 3, 4	I _{OL} = 1.6mA ⁶		0.45	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN, PWM0, PWM1	I _{OL} = 3.2mA ⁶		0.45	٧
V _{OH}	Output high voltage, ports 1, 2, 3, 4	V _{DD} + 5V±10% -I _{OH} = 60μA -I _{OH} = 25μA -I _{OH} = 10μA	2.4 0.75V _{DD} 0.9V _{DD}		V V V
V _{OH1}	Output high voltage (port 0 in external bus mode, ALE, PSEN, PWM0, PWM1) ⁷	V _{DD} + 5V±10% -I _{OH} = 400μA -I _{OH} = 150μA -I _{OH} = 40μA	2.4 0.75V _{DD} 0.9V _{DD}		V V
V _{OH2}	Output high voltage (RST)	–l _{OH} = 400μA –l _{OH} = 120μA	2.4 0.8V _{DD}		V V
R _{RST}	Internal reset pull-down resistor		50	150	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C		10	pF

80C562/83C562

DC ELECTRICAL CHARACTERISTICS (Continued)


	1	TEST	LIN	IITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT	
Analog Inp	uts					
AV _{DD}	Analog supply voltage: PCB8XC562 PCF8XC562 PCA8XC562	$AV_{DD} = V_{DD} \pm 0.2V$ $AV_{DD} = V_{DD} \pm 0.2V$ $AV_{DD} = V_{DD} \pm 0.2V$	4.0 4.0 4.5	6.0 6.0 5.5	V V V	
Al _{DD}	Analog supply current: operating:	Port 5 = 0 to AV _{DD}		1.2	mA	
Al _{iD}	Idle mode: PCB8XC562 PCF8XC562 PCA8XC562			50 50 100	μ Α μ Α μ Α	
Al _{PD}	Power-down mode: PCB8XC562 PCF8XC562 PCA8XC562	2V < AV _{PD} < AV _{DD} max		50 50 100	μΑ μΑ μΑ	
AVIN	Analog input voltage		AV _{SS} -0.2	AV _{DD} +0.2	V	
AV _{REF}	Reference voltage: AV _{REF} - AV _{REF+}		AV _{SS} -0.2	AV _{DD} +0.2	v v	
R _{REF}	Resistance between AV _{REF+} and AV _{REF-}		5	25	kΩ	
CIA	Analog input capacitance			15	pF	
t _{ADS}	Sampling time			6t _{CY}	μs	
t _{ADC}	Conversion time (including sampling time)			24t _{CY}	μѕ	
DL	Differential non-linearity ^{8, 9, 10}			±1	LSB	
ILe	Integral non-linearity ^{8, 11}			±1	LSB	
OS _e	Offset error ^{8, 12}			±1	LSB	
G _e	Gain error ^{8, 13}			0.4	%	
M _{CTC}	Channel to channel matching			±1	LSB	
Ct	Crosstalk between inputs of port 514	0-100kHz		60	dB	

NOTES:

- See Figures 8 through 12 for IDD test conditions.
- The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; $V_{IL} = V_{SS} + 0.5V$;
- $V_{H} = V_{DD} 0.5V$; XTAL2 not connected; EA = RST = Port 0 = EW = V_{DD} ; STADC = V_{SS} .

 The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_r = 10$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} 0.5V$; XTAL2 not connected; Port 0 = EW = V_{DD} ; EA = RST = STADC = V_{SS} .
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = EW = VDD; EA = RST = STADC = XTAL1 = VSS.
- Pins of ports 1, 2, 3, and 4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions
- 7. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VDD specification when the address bits are stabilizing
- Conditions: AV_{REF} = 0V; AV_{DD} = 5.0V, AV_{REF} = 5.12V. ADC is monotonic with no missing codes.
- The differential non-linearity (DLe) is the difference between the actual step width and the ideal step width. (See Figure 1.)
- 10. The ADC is monotonic; there are no missing codes.
- 11. The integral non-linearity (ILe) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error. (See Figure 1.)
- 12. The offset error (OSe) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve. (See Figure 1.)
- 13. The gain error (Ge) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve. (See Figure 1.)
- 14. This should be considered when both analog and digital signals are simultaneously input to port 5.

80C562/83C562



80C562/83C562

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			12MHz	CLOCK	VARIABL	E CLOCK	1
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	16	MHz
t _{LHLL}	2	ALE pulse width	127		2t _{CLCL} -40		ns
t _{AVLL}	2	Address valid to ALE low	28		t _{CLCL} -55		ns
t _{LLAX}	2	Address hold after ALE low	48		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		234		4t _{CLCL} -100	ns
tLLPL	2	ALE low to PSEN low	43		t _{CLCL} -40		ns
t _{PLPH}	2	PSEN pulse width	205		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		145		3t _{CLCL} -105	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		59		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		312		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memo	ry						
t _{AVLL}	3, 4	Address valid to ALE low	43		t _{CLCL} -35		ns
t _{RLRH}	3	RD pulse width	400		6t _{CLCL} -100		ns
t _{WLWH}	4	WR pulse width	400		6t _{CLCL} -100		ns
t _{RLDV}	3	RD low to valid data in		252		5t _{CLCL} -165	ns
t _{RHDX}	3	Data hold after RD	0		0		ns
t _{RHDZ}	3	Data float after RD		97		2t _{CLCL} -70	ns
t _{LLDV}	3	ALE low to valid data in		517		8t _{CLCL} -150	ns
t _{AVDV}	3	Address to valid data in		585		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	203		4t _{CLCL} -130		ns
tavwx	4	Data valid to WR transition	23		t _{CLCL} -60		ns
t _{DW}	4	Data before WR	433		7t _{CLCL} -150		ns
twhax	4	Data hold after WR	33		t _{CLCL} -50		ns
t _{RLAZ}	3	RD low to address float		0		0	ns
t _{WHLH}	3, 4	RD or WR high to ALE high	43	123	t _{CLCL} -40	t _{CLCL} +40	ns
External Cl	ock				•		•
t _{CHCX}	5	High time ³	20		20		ns
t _{CLCX}	5	Low time ³	20		20		ns
t _{CLCH}	5	Rise time ³		20		20	ns
t _{CHCL}	5	Fall time ³		20		20	ns

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

80C562/83C562

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A – Address C – Clock D – Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data
R - RD signal
t - Time


V – Valid W – WRisignal


X – No longer a valid logic levelZ – Float

Examples: t_{AVLL} = Time for address valid


 $\label{eq:toALE low.} \mbox{t_{LLPL} = Time for ALE low to}$


PSEN low.







80C562/83C562













80C562/83C562




80C562/83C562











Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

8XC575 overview

8XC575 OVERVIEW

The 8XC575 is a single chip microcontroller derivative of the 80C51. The 8XC575 has the same instruction set and core architecture as the industry standard 80C51. The features of the 8XC575 include the following:

- 8K bytes EPROM
- 256 bytes RAM
- Two standard 80C51 16-bit Timers
- One 16-bit Timer 2
- Programmable Counter Array
- Watchdog Timer
- Enhanced UART
- Four Analog Comparators
- Low V_{CC} Detect Circuit
- Oscillator Failure Detect Circuit
- Schmitt Trigger Inputs
- Power On Reset Detection Circuit
- Low Active Reset
- Asynchronous Low Port Reset
- Port 2 Selectable Open Drain Output
- Reduced EMI mode
- 40-pin DIP, 44-pin PLCC, 44-pin QFP

Low Active RESET

One of the most notable features on this part is the low active reset. At this time this is the only 80C51 derivative available that has low active reset. This feature makes it easier to interface the 8XC575 into an application to accommodate the power-on and low voltage

conditions that can occur. The low active reset operates exactly the same as high active reset with the exception that the part is put into the reset mode by applying a low level to the reset pin. For power-on reset it is also necessary to invert the power-on reset circuit; connecting the 8.2K resistor from the reset pin to $V_{\rm CC}$ and the 10µf capacitor from the reset pin to ground. Figure 1 shows all of the reset related circuitry.

When reset the port pins on the 87C575 are driven low asynchronously. This is different from all other 80C51 derivatives.

The 8XC575 also has Low voltage detection circuitry that will, if enabled, force the part to reset when V_{CC} (on the part) fails below a set level. Low Voltage Reset is enabled by a normal reset. Low Voltage Reset can be disabled by clearing LVRE (bit 4 in the WDCON SFR) then executing a watchdog feed sequency (A5H to WFEED1 followed immediately by 5A to WFEED2). In addition there is a flag (LVF) that is set if a low voltage condition is detected. The LVF flag is set even if the Low Voltage detection circuitry is disabled. Notice that the Low voltage detection circuitry does not drive the RST# pin so the LVF flag is the only way that the microcontroller can determine if it has been reset due to a low voltage condition.

The 8XC575 has an on-chip power-on detection circuit that sets the POF (PCON.4) flag on power up or if the V_{CC} level momentarily drops to 0V. This flag can be used to determine if the part is being started from a power-on (cold start) or if a reset has occurred due to another condition (warm start).

Timers

The 87C575 has four on-chip timers.

Timers 0 and 1 are identical in every way to Timers 0 and 1 on the 80C51.

Timer 2 on the 8XC575 is identical to the 80C52 Timer 2 (described in detail in the 80C52 overview) with the exception that it is an up or down counter. To configure the Timer to count down the DCEN bit in the T2MOD special function register must be set and a low level must be present on the T2EX pin (P1.1).

The Watchdog timer operation and implementation is the same as that for the 8XC550 (described in the 8XC550 overview) with the exception that the reset values of the WDCON and WDL special function registers have been changed. The changes in these registers cause the watchdog timer to be enabled with a timeout of 98304 × T_{OSC} when the part is reset. The watchdog can be disabled by executing a valid feed sequence and then clearing WDRUN (bit 2 in the WDCON SFR).

Programmable Counter Array (PCA)

The Programmable Counter Array is a special Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc.. The basic PCA configuration is shown in Figure 1.




Table 1. 87C575 Special Function Registers

Table 1.	87C575 Special Fu	inction F	Register	S							
SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	ADDRESS	, SYMBO	L, OR ALT	ERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	EOH	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	_	-	-	_	-	_	LO	AO	xxxxxx00B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
	Module 0 Capture High	FAH									xxxxxxxxB
	Module 1 Capture High	FBH									xxxxxxxxB
	Module 2 Capture High	FCH									xxxxxxxB
	Module 3 Capture High Module 4 Capture High	FDH FEH									xxxxxxxxB
i i	Module 0 Capture Low	EAH									xxxxxxxxB
	Module 1 Capture Low	EBH									xxxxxxxxB
	Module 2 Capture Low	ECH									xxxxxxxxB
	Module 3 Capture Low	EDH									xxxxxxxxB
CCAP4L#	Module 4 Capture Low	EEH									xxxxxxxxB
CCAPMO#	Module 0 Mode	DAH		ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM1#	Module 1 Mode	DBH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	х0000000В
CCAPM2#	Module 2 Mode	DCH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM3#	Module 3 Mode	DDH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM4#	Module 4 Mode	DEH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	х0000000В
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*#	PCA Counter Control	D8H	CF	CR	_	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000B
	PCA Counter High PCA Counter Low	F9H E9H									00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE				CPS1	CPS0	ECF	00xxx000B
			EF	EE	ED	EC	EB	EA	E9	E8	
CMP*#	Comparator	E8H	EC3DP	EC2DP	EC1DP	EC0DP	C3RO	C2RO	C1RO	C0RO	оон
CMPE#	Comparator Enable	91H	EC3TDC	EC2TDC	EC1TDC	EC0TDC	EC3OD	EC2OD	EC10D	EC0OD	00Н
DPH	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H									00H 00H
			AF	ΑE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00Н
			BF	BE	BD	ВС	BB	ВА	B9	B8	
IP*	Interrupt Priority	B8H		PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	EXI	T2EX	T2	FFH
			A7	A 6	A 5	A4	А3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	В3	B2	B1	В0	
P3*	Port 3	вон	RD	WR	T1	T0	INTT	INTO	TxD	RxD	FFH

^{*} SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

Table 1. 87C575 Special Function Registers (Continued)

lable 1.	8/C5/5 Special Ft	INCLION F	egister	S (COIIII	nueu)						
SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	ADDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
P2OD#	Port 2 Pullup Disable	A1H									оон
PCON	Power Control	87H	SMOD1	SMOD0	OSF ¹	POF ¹	LVF ¹	GF0	PD	IDL	00xxx000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	DOH	CY	AC	F0	RS1	RS0	ov	_	Р	оон
RACAP2H#	Timer 2 Capture High	СВН			•				•		оон
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A 9H									оон
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
		1	9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SMO	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IE0	оон
			CF	CE	CD	СС	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	С8Н	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00Н
T2MOD#	Timer 2 Mode Control	СЭН	-	-	_	_	-	-		DCEN	xxxxxxx0B
TH0	Timer High 0	8CH									00Н
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00Н
TL0	Timer Low 0	8AH									00H
TL1 TL2#	Timer Low 1 Timer Low 2	8BH CCH									00H
112#	Timer Low 2	CCH									00H
TMOD	Timer Mode	89H	GATE	С/Т	M1	MO	GATE	C/T	M1	M0	оон
			C7	C6	C5	C4	C3	C2	C1	C0	
WDCON*#	Watchdog Timer Control	COH	PRE2	PRE1	PRE0	LVRE	OFRE	WDRUN	WDTOF	WDMOD	11111101B
WDL#	Watchdog Timer Reload	C1H									00Н
WFEED1#	Watchdog Feed 1	C2H									xxH
WFEED2#	Watchdog Feed 2	СЗН	l								xxH

SFRs are bit addressable.

March 1993 885

[#] SFRs are modified from or added to the 80C51 SFRs.

1. Reset value depends on reset source.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/12 the oscillator frequency, 1/4 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 4):

CPS1 CPS0 PCA Timer Count Source

0 0 1/12 oscillator frequency 0 1 1/4 oscillator frequency 1 0 Timer 0 overflow 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 3.

The watchdog timer function is implemented in module 4 as implemented in other parts that have a PCA that are available on the market. However, if a watchdog timer is required in the target application, it is recommended to use the hardware watchdog timer that is implemented on the 87C575 separately from the PCA (see Figure 12).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 5). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set, The CF bit can only

be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 3.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 6). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 7 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.

PCA Capture Mode


To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 8.

16-bit Software Timer Mode


The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 9).


High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 10).



8XC575 overview





8XC575 overview




Figure 5. CMOD: PCA Counter Mode Register

	Bit Add	dressable								
	Γ	CF	CR	_	CCF4	CCF3	CCF2	CCF1	CCF0	
	Bit:	7	6	5	4	3	2	1	0	1
Symbol	Funct	lon								
-,										
CF							er rolls over. ly be cleared			f bit ECF in CMOD is
	set. Cl	F may be : Counter Ru	set by eithe	r hardware	or software	but can onl	ly be cleared	by softwar	e.	f bit ECF in CMOD is oftware to turn the PCA
CF	set. Cl PCA C counte	F may be : Counter Ru er off.	set by eithe	r hardware it. Set by s	or software	but can onl	ly be cleared	by softwar	e.	
CF	set. CI PCA C counte Not im	F may be : Counter Ruer off. plemented	set by eithe in control b d, reserved	r hardware it. Set by se for future u	or software oftware to tu	but can onlurn the PCA	be cleared counter on.	d by softwar Must be cl	e. eared by se	
CF CR	set. Cl PCA C counte Not im PCA M	F may be : Counter Ruer off. plemented Module 4 in	set by eithe un control b d, reserved nterrupt flag	r hardware it. Set by se for future u . Set by ha	or software oftware to tu use*. urdware whe	but can onlurn the PCA	y be cleared counter on. or capture of	d by softwar Must be cl	re. eared by se	oftware to turn the PCA
CF CR - CCF4	set. CI PCA C counte Not im PCA N	F may be : Counter Ruer off. plemented Module 4 in Module 3 in	set by either un control by the control by the control by the control of the cont	r hardware it. Set by so for future u . Set by ha g. Set by ha	or software oftware to tu use*. urdware whe ardware whe	but can only urn the PCA on a match c on a match c	by be cleared counter on. or capture of cap	d by softwar Must be cle ccurs. Must ccurs. Must	re. eared by so be cleared be cleared	oftware to turn the PCA
CF CR CCF4 CCF3	Set. CI PCA C counte Not im PCA N PCA N	F may be : Counter Ru er off. plemented Module 4 in Module 3 in	set by eithe un control b d, reserved nterrupt flag nternupt flag nterrupt flag	r hardware it. Set by so for future u i. Set by ha g. Set by ha i. Set by ha	or software oftware to tu use*. urdware whe ardware whe urdware whe	but can only urn the PCA en a match c en a match c en a match c	by be cleared counter on. or capture of cap	d by softwar Must be cle ccurs. Must ccurs. Must ccurs. Must	ee. eared by so be cleared be cleared be cleared	oftware to turn the PCA by software. d by software.

Figure 6. CCON: PCA Counter Control Register


8XC575 overview


dress	CCAPM0 CCAPM1 CCAPM2 CCAPM3 CCAPM4							Rese	et Value = X000 0000F
Not Bi	t Addressat	ole							
[-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	
Bit:	7	6	5	4	3	2	1	0	•
Fund	tion								
Enab Capt	le Compara ure Positive	ator. ECOM e, CAPPn =	n = 1 enab 1 enables	les the com positive edg	e capture.				
Matc	h. When M/	ATn = 1, α ι	natch of th	e PCA coun	•		ompare/cap	ture registe	er causes the CCFn b
		OGn = 1, a	match of th	ne PCA cou	nter with thi	s module's o	compare/ca	pture regist	er causes the CEXn
Pulse	Width Mod	dulation Mo	de. PWMn	= 1 enables	s the CEXn	pin to be us	ed as a puls	se width mo	odulated output.
Enab	le CCF inte	rrupt. Enat	les compa	re/capture fl	ag CCFn in	the CCON	register to g	enerate an	interrupt.
	Not Bi Bit: Func Not in Enab Capt Capt Matco in CC Togg pin to Pulse	CCAPM1 CCAPM2 CCAPM3 CCAPM4 Not Bit Addressat	CCAPM1 ODBH CCAPM2 ODCH CCAPM3 ODDH CCAPM4 ODEH Not Bit Addressable - ECOMn Bit: 7 6 Function Not implemented, reserved Enable Comparator. ECOM Capture Positive, CAPPn = Capture Negative, CAPPn Match. When MATn = 1, a r in CCON to be set, flagging Toggle. When TOGn = 1, a pin to toggle. Pulse Width Modulation Mo	CCAPM1 ODBH CCAPM2 ODCH CCAPM3 ODDH CCAPM4 ODEH Not Bit Addressable - ECOMn CAPPn Bit: 7 6 5 Function Not implemented, reserved for future to Enable Comparator. ECOMn = 1 enables Capture Positive, CAPPn = 1 enables Capture Negative, CAPPn = 1 enables Match. When MATn = 1, a match of the in CCON to be set, flagging an interrup Toggle. When TOGn = 1, a match of the pin to toggle. Pulse Width Modulation Mode. PWMn	CCAPM1 ODBH CCAPM2 ODCH CCAPM3 ODDH CCAPM4 ODEH Not Bit Addressable - ECOMn CAPPn CAPNn Bit: 7 6 5 4 Function Not implemented, reserved for future use*. Enable Comparator. ECOMn = 1 enables the com Capture Positive, CAPPn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1 enables the com Capture Positive APNn = 1 enables the com Capture Positive, CAPNn = 1 enables negative ed Capture Negative, CAPNn = 1	CCAPM1 ODBH CCAPM2 ODCH CCAPM3 ODDH CCAPM4 ODEH Not Bit Addressable - ECOMn CAPPn CAPNn MATn Bit: 7 6 5 4 3 Function Not implemented, reserved for future use*. Enable Comparator. ECOMn = 1 enables the comparator func Capture Positive, CAPPn = 1 enables positive edge capture. Capture Negative, CAPNn = 1 enables negative edge capture. Match. When MATn = 1, a match of the PCA counter with this in CCON to be set, flagging an interrupt. Toggle. When TOGn = 1, a match of the PCA counter with this pin to toggle. Pulse Width Modulation Mode. PWMn = 1 enables the CEXn	CCAPM1 ODBH CCAPM2 ODCH CCAPM3 ODDH CCAPM4 ODEH Not Bit Addressable - ECOMn CAPPn CAPNn MATn TOGn Bit: 7 6 5 4 3 2 Function Not implemented, reserved for future use*. Enable Comparator. ECOMn = 1 enables the comparator function. Capture Positive, CAPPn = 1 enables positive edge capture. Capture Negative, CAPNn = 1 enables negative edge capture. Match. When MATn = 1, a match of the PCA counter with this module's of in CCON to be set, flagging an interrupt. Toggle. When TOGn = 1, a match of the PCA counter with this module's opin to toggle. Pulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be us	CCAPM1 ODBH CCAPM2 ODCH CCAPM3 ODDH CCAPM4 ODEH Not Bit Addressable - ECOMn CAPPn CAPNn MATn TOGn PWMn Bit: 7 6 5 4 3 2 1 Function Not implemented, reserved for future use*. Enable Comparator. ECOMn = 1 enables the comparator function. Capture Positive, CAPPn = 1 enables positive edge capture. Capture Negative, CAPNn = 1 enables negative edge capture. Match. When MATn = 1, a match of the PCA counter with this module's compare/cap in CCON to be set, flagging an interrupt. Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/cap in to toggle. Pulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse	CCAPM1 ODBH CCAPM2 ODCH CCAPM3 ODDH CCAPM4 ODEH Not Bit Addressable - ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn Bit: 7 6 5 4 3 2 1 0 Function Not implemented, reserved for future use*. Enable Comparator. ECOMn = 1 enables the comparator function. Capture Positive, CAPPn = 1 enables positive edge capture. Capture Negative, CAPNn = 1 enables negative edge capture. Match. When MATn = 1, a match of the PCA counter with this module's compare/capture registe in CCON to be set, flagging an interrupt. Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture registe

Figure 7. CCAPMn: PCA Modules Compare/Capture Registers

-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION
X	0	0	0	0	0	0	0	No operation
X	Х	1	0	0	0	0	X	16-bit capture by a positive-edge trigger on CEXn
Х	X	0	1	0	0	0	Х	16-bit capture by a negative trigger on CEXn
X	X	1	1	0	0	0	Х	16-bit capture by a transition on CEXn
X	1	0	0	1	0	0	X	16-bit Software Timer
X	1	0	0	1	1	0	Х	16-bit HighSpeed Output
Х	1	0	0	0	0	1	0	8-bit PWM
Х	1	0	0	1	Х	0	Х	Watchdog Timer


Figure 8. PCA Module Modes (CCAPMn Register)





890

March 1993



Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 11 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn, the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

WATCHDOG TIMER

The watchdog timer is not directly loadable by the user. Instead, the value to be loaded into the main timer is held in an autoload register or is part of the mask ROM programming. In order to cause the main timer to be loaded with the appropriate value, a special sequence of software action must take place. This operation is referred to as feeding the watchdog timer.

To feed the watchdog, two instructions must be sequentially executed successfully. No


intervening instruction fetches are allowed, so interrupts should be disabled before feeding the watchdog. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. If WFEED1 is correctly loaded and WFEED2 is not correctly loaded, then an immediate underflow will occur.

The watchdog timer subsystem has two modes of operation. Its principal function is a watchdog timer. In this mode it protects the system from incorrect code execution by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. If the user does not employ the watchdog function, the watchdog subsystem can be used as a timer. In this mode, reaching the terminal count sets a flag. In most other respects, the timer mode possesses the characteristics of the watchdog mode. This is done to protect the integrity of the watchdog function.

The watchdog timer subsystem consists of a prescaler and a main counter. The prescaler has 8 selectable taps off the final stages and the output of a selected tap provides the clock to the main counter. The main counter is the section that is loaded as a result of the software feeding the watchdog and it is the section that causes the system reset

(watchdog mode) or time-out flag to be set (timer mode) if allowed to reach its terminal count

Programming the Watchdog Timer Both the EPROM and ROM devices have a set of SFRs for holding the watchdog autoload values and the control bits. The watchdog time-out flag is present in the watchdog control register and operates the same in all versions. In the EPROM device, the watchdog parameters (autoload value and control) are always taken from the SFRs. In the ROM device, the watchdog parameters can be mask programmed or taken from the SFRs. The selection to take the watchdog parameters from the SFRs or from the mask programmed values is controlled by EA (external access). When EA is high (internal ROM access), the watchdog parameters are taken from the mask programmed values. If the watchdog is mask programmed to the timer mode, then the autoload values and the pre-scaler taps are taken from the SFRs. When EA is low (external access), the watchdog parameters are taken from the SFRs. The user should be able to leave code in his program which initializes the watchdog SFRs even though he has migrated to the mask ROM part. This allows no code changes from EPROM prototyping to ROM coded production parts.



Watchdog Detailed Operation

EPROM Device (and ROMless Operation: EA = 0)

In the ROMless operation (ROM part, EA = 0) and in the EPROM device, the watchdog operates in the following manner (see figure

Whether the watchdog is in the watchdog or timer mode, when external RESET is applied, the following takes place:

- Watchdog mode bit set to watchdog mode.
- Watchdog run control bit set to ON.
- Autoload register set to 00 (min. count).
- Watchdog time-out flag cleared.
- Prescaler is cleared.
- Prescaler tap set to the highest divide.
- Autoload takes place.

The watchdog can be fed even though it is in the timer mode.

Note that the operational concept is for the watchdog mode of operation, when coming out of a hardware reset, the software should load the autoload registers, set the mode to watchdog, and then feed the watchdog (cause an autoload). The watchdog will now be starting at a known point.

If the watchdog is in the watchdog mode and running and happens to underflow at the time

the external RESET is applied, the watchdog time-out flag will be cleared.

When the watchdog is in the watchdog mode and the watchdog underflows, the following action takes place (see Figure 16:

- Autoload takes place.
- Watchdog time-out flag is set
- Mode bit unchanged.
- Watchdog run bit unchanged.
- Autoload register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset.

Note that if the watchdog underflows, the program counter will start from 00H as in the case of an external reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

When the watchdog is in the timer mode and the timer software underflows, the following action takes place:

- Autoload takes place.
- Watchdog time-out flag is set
- Mode bit unchanged.
- Watchdog run bit unchanged.

- Autoload register unchanged.
- Prescaler tap unchanged.

Mask ROM Device (EA = 1)

In the mask ROM device, the watchdog mode bit (WDMOD) is mask programmed and the bit in the watchdog command register is read only and reflects the mask programmed selection. If the mask programmed mode bit selects the timer mode, then the watchdog run bit (WDRUN) operates as described under EPROM Device. If the mask programmed bit selects the watchdog mode, then the watchdog run bit has no effect on the timer operation (see figure 15).

Watchdog Function

The watchdog consists of a programmable prescaler and the main timer. The prescaler derives its clock from the on-chip oscillator. The prescaler consists of a divide by 12 followed by a 13 stage counter with taps from stage 6 through stage 13. This is shown in Figure 17. The tap selection is programmable. The watchdog main counter is a down counter clocked (decremented) each time the programmable prescaler underflows. The watchdog generates an underflow signal (and is autoloaded) when the watchdog is at count 0 and the clock to decrement the watchdog occurs. The watchdog is 8 bits long and the autoload value can range from 0 to FFH. (The

autoload value of 0 is permissible since the prescaler is cleared upon autoload).

This leads to the following user design equations. Definitions :t_{OSC} is the oscillator period, N is the selected prescaler tap value, W is the main counter autoload value, the minimum watchdog time-out value (when the autoload value is 0), t_{MAX} is the maximum time-out value (when the autoload value is FFH), t_D is the design time-out value.

 $t_{MIN} = t_{OSC} \times 12 \times 64$

 $t_{MAX} = t_{MIN} \times 128 \times 256$

 $t_D = t_{MIN} \times 2^{PRESCALER} \times W + 1$ (where prescaler = 0, 1, 2, 3, 4, 5, 6, or 7)

Note that the design procedure is anticipated to be as follows. A t_{MAX} will be chosen either from equipment or operation considerations and will most likely be the next convenient value higher than t_D . (If the watchdog were inadvertently to start from FFH, an overflow would be guaranteed, barring other anomalies, to occur within t_{MAX}). Then the value for the prescaler would be chosen from:

prescaler = $log2 (t_{MAX} / (t_{OSC} \times 12 \times 256)) - 6$

This then also fixes t_{MIN} . An autoload value would then be chosen from:

$$W = t_D / t_{MIN} - 1$$

The software must be written so that a feed operation takes place every $t_{\rm D}$ seconds from the last feed operation. Some tradeoffs may need to be made. It is not advisable to include feed operations in minor loops or in subroutines unless the feed operation is a specific subroutine.

Watchdog Control Register (WDCON) (Bit Addressable) Address C0

The following bits of this register are read only in the ROM part when EA is high: WDMOD, PRE0, PRE1, and PRE2. That is, the register will reflect the mask programmed values. In the ROM part with EA high, these bits are taken from mask coded bits and are not readable by the program. WDRUN is read only in the ROM part when EA is high and

WDMOD is in the watchdog mode. When WDMOD is in the timer mode, WDRUN functions normally.

The parameters written into WDMOD, PREO, PRE1, and PRE2 by the program are not applied directly to the watchdog timer subsystem. The watchdog timer subsystem is directly controlled by a second register which stores these bits. The transfer of these bits from the user register (WDMOD) to the second control register takes place when the watchdog is fed. This prevents random code execution from directly foiling the watchdog function. This does not affect the operation where these bits are taken from mask coded values.

The reset values of the WDCON and WDL registers will be such that the timer resets to the watchdog mode with a timeout period of $12\times64\times128\times t_{OSC}.$ The watchdog timer will not generate an interrupt. Additional bits in WDCON are used to disable reset generation by the oscillator fail and low voltage detect circuits. WDCON can be written by software only by executing a valid watchdog feed sequence.

WDCON Register Bit Definitions

	3	
WDCON.7	PRE2	Prescaler Select 2,
		reset to 1
WDCON.6	PRE1	Prescaler Select 1,
		reset to 1
WDCON.5	PRE0	Prescaler Select 0,
		reset to 1
WDCON.4	LVRE	Low Voltage Reset
		Enable, reset to 1
		(enabled)
WDCON.3	OFRE	Oscillator Fail Reset
		Enable, reset to 1
		(enabled)
WDCON.2	WDRUN	Watchdog Run,
		reset to 1 (enabled)
WDCON.1	WDTOF	Watchdog Timeout
		Flag, reset to 0
WDCON.0	WDMOD	Watchdog Mode,
		reset to 1 (watchdog
		mode)

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of this book for the 80C51. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 87C575 UART also fully supports multiprocessor communication as does the standard 80C51 UART.


When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SMO and the function of SCON.7 is determined by PCON.6 (SMODO) (see Figure 13). If SMODO is set then SCON.7 functions as FE. SCON.7 functions as SMO when SMODO is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 14.


Automatic Address Recognition


Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 15.


The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address


Mode 0 is the Shift Register mode and SM2 is ignored.















Figure 18. SCON: Serial Port Control Register



Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "|Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves

can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	1111 1010
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	1111 1100
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary t make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as


don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". this effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

Analog Comparators

Four analog comparators are provided on chip. Three comparators have a common negative reference CMPR- and independent positive inputs CMP1+, CMP2+, CMP3+ on port 3. The fourth comparator has independent positive and negative inputs CMP0+ and CMP0- on port 1. The CMP register contains an output and enable bit for each comparator. The CMP register is bit addressable and is located at SFR address E8H. Figure 21 shows the connection of the comparators.

Pullups at the comparator input pins will be disabled by hardware when the comparator is enabled. In addition, to make inputs high impedance, the corresponding port SFR bits must be set by software to disable the pulldowns.



CMP Register Bit Definitions

CMP.7 enable comparator 3,
disable pullups at P3.4, P3.7
CMP.6 enable comparator 2,
disable pullups at P3.4, P3.6
CMP.5 enable comparator 1,
disable pullups at P3.4, P3.5
CMP.4 enable comparator 0,
disable pullups at P1.0, P1.1
CMP.3 comparator 3 output (readonly)
CMP.1 comparator 2 output (readonly)
CMP.1 comparator 1 output (readonly)
CMP.0 comparator 0 output (readonly)

All comparators are disabled automatically in power down mode, in idle mode unused comparators should be disabled by software to save power. A comparator can generate an interrupt that will terminate idle mode when used to drive a PCA capture input.

The CMPE register contains bits to enable each comparator to drive external output pins or internal PCA capture inputs. Pullups at the output pins are disabled by hardware when the external comparator output is enabled. The comparator output is wire-ORed with the corresponding port SFR bit, so the SFR bit must also be set by software to enable the output.

CMPE Register Bit Definitions

CMPE.7 enables comparator 3 to drive CEX3

CMPE.6 enables comparator 2 to drive CEX2 CMPE.5 enables comparator 1 to drive CEX1

CMPE.4 enables comparator 0 to drive CFX0

CMPE.3 enables comparator 3 output on P1.6 (open drain)

CMPE.2 enables comparator 2 output on P1.5 (open drain)

CMPE.1 enables comparator 1 output on P1.4 (open drain)

CMPE.0 enables comparator 0 output on P1.3 (open drain)

When 1s are written to CMPE bits 7-4, the comparator outputs will drive the corresponding capture input. When 1s are written to CMPE bits 3-0 the comparator output will also drive the corresponding port 1 pin. If the comparator's enabled to drive the capture input but not the port pin, then the port pin can be used for general purpose I/O. When a comparator output is enabled, pullups at the output pin are disabled and the output becomes open drain.

There are two special function registers associated with the comparators. They are CMP which contains the comparator enables and a bit that can be read by software to determine the state of each comparator's output, and CMPE which controls whether the output from each comparator drives the associated output pin or a capture input associated with one of the PCA modules.


The CMP registers bits 0–3 can be read by software to determine the state of the output of each comparator. To do this the associated comparator must be enabled but the output in port 1 can be disabled. This allows easy polling of the comparator output value without the need to use up a port pin.

The CMPE register allows the comparator to drive the associated PCA module capture input, so that on compare a capture can be generated in the PCA. Bits 0-3 of this register enable the comparator output to drive the associated port 1 output circuitry. Used as a comparator output this circuitry is open drain. To enable the comparator output to drive to port 1, the corresponding port bit must also be set to disable the pulldown. If the comparator is not enabled to drive the port 1 circuitry, the associated port 1 pin can be used for other I/O. This includes when a comparator is enabled to drive the capture input to a PCA module.

Reduced EMI Mode

There are two bits in the AUXR register that can be set to reduce the internal clock drive and disable the ALE output. AO (AUXR.0) when set turns off the ALE output. LO (AUXR.1) when set reduces the drive of the internal clock circuitry. Both bits are cleared on Reset. With LO set the 87C575 will still operate at 12MHz, but will have reduced EMI in the range above 100MHz.

8XC575 overview



8XC575 Reduced EMI Mode

AUXR (0X8E)

|--|

- AO: Turns off ALE output.
- LO: Reduces drive of internal clock circuitry. 8XC575 spec'd to 12 MHz when LO set.

80C575/83C575/87C575

DESCRIPTION

The Philips 80C575/83C575/87C575 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity.


The 8XC575 contains an 8k × 8 ROM (83C575) EPROM (87C575), a 256 × 8 RAM, 32 I/O lines, three 16-bit counter/timers, a Programmable Counter Array (PCA), a seven-source, two-priority level nested interrupt structure, an enhanced UART, four analog comparators, power-fail detect and oscillator fail detect circuits, and on-chip oscillator and clock circuits.

In addition, the 8XC575 has a low active reset, and the port pins are reset to a low level. There is also a fully configurable watchdog timer, and internal power on clear circuit. The part includes idle mode and power-down mode states for reduced power consumption.

FEATURES

- 80C51 based architecture
 - 8k × 8 ROM (83C575)
 - 8k × 8 EPROM (87C575)
 - ROMless (80C575)
 - 256 × 8 RAM
 - Three 16-bit counter/timers
 - Programmable Counter Array
 - Enhanced UART
 - Boolean processor
 - Oscillator fail detect
 - Low active reset
- Asynchronous low port reset
- Schmitt trigger inputs
- 4 analog comparators
- Watchdog timer
- Low V_{CC} detect
- Memory addressing capability
- 64k ROM and 64k RAM
- Power control modes:
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- 4.0 to 16MHz
- Extended temperature ranges
- OTP package available

PIN CONFIGURATIONS




ORDERING INFORMATION

ROMless	ROM	EPROM	TEMPERATURE RANGE °C AND PACKAGE¹	FREQ (MHz)	DRAWING NUMBER
P80C575EBPN	P83C575EBP N	P87C575EBPN	0 to +70, 40-Pin Plastic Dual In-line Package, OTP	16	0415C
P80C575EBAA	P83C575EBA A	P87C575EBAA	0 to +70, 44-Pin Plastic Leaded Chip Carrier, OTP	16	0403G
		P87C575EBFFA	0 to +70, 40-Pin Ceramic Dual In-line Package, UV	16	0590B
		P87C575EBLKA	0 to +70, 44-Pin Ceramic Leaded Chip Carrier, UV	16	1472A
P80C575EHPN	P83C575EHPN	P87C575EHPN	-40 to +125, 40-Pin Plastic Dual In-line Package, OTP	16	0415C
P80C575EHAA	P83C575EHAA	P87C575EHAA	-40 to +125, 44-Pin Plastic Leaded Chip Carrier, OTP	16	0403G
		P87C575EHFFA	-40 to +125, 40-Pin Ceramic Dual In-line Package, UV	16	0590B
		P87C575EHLKA	-40 to +125, 44-Pin Ceramic Leaded Chip Carrier, UV	16	1472A
P80C575EBBB	P83C575EBBB	P87C575EBBB	0 to +70, 44-Pin Plastic Quad Flat Pack, OTP	16	1118D


^{1.} OTP - One Time Programmable EPROM. UV - Erasable EPROM


80C575/83C575/87C575

CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS




PLASTIC QUAD FLAT PACK PIN FUNCTIONS





80C575/83C575/87C575

BLOCK DIAGRAM



80C575/83C575/87C575

PIN DESCRIPTIONS

	PI	NUMB	ER								
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION						
V _{SS}	20	22	16	1	Groui	Ground: 0V reference.					
V _{CC}	40	44	38	1		Power Supply: This is the power supply voltage for normal, idle, and power-down operation.					
P0.0-0.7	39-32	43-36	37-30	I/O	float a addre applic bytes Exterr async have	Port 0: Port 0 is an open-drain bidirectional I/O port. Port 0 pins that have 1s written to them loat and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also receives code bytes during EPROM programming and outputs code bytes during program verification. External pull-ups are required during program verification. During reset, prot 0 will be asynchronously driven low and will remain low until written to by software. All port 0 pins nave Schmitt trigger inputs with 200mV hysteresis. A weak pulldown on port 0 guarantees positive leakage current (see DC Electrical Characteristics: I _{L1}).					
P1.0-P1.7	1-8	2-9	40-44 1-3	I/O	pins the externaddre port 1 port 1	ort 1: Port 1 is an 8-bit bidirectional I/O port. Port 1 pins have internal pull-ups such that ns that have 1s written to them can be used as inputs but will source current when kternally pulled low (see DC Electrical Characteristics: I _{IL}). Port 1 receives the low-order ddress byte during program memory verification and EPROM programming. During reset, ort 1 will be asynchronously driven low and will remain low until written to by software. All ort 1 pins have Schmitt trigger inputs with 50mV hysteresis. Port 1 pins also serve ternate functions as follows:					
	1	2	40	1/0	P1.0	P1.0 T2 Timer 2 external I/O CMP0+ Comparator 0 positive input					
	2	3	41	ı	P1.1	T2EX CMP0-	Timer 2 capture input Comparator 0 negative input				
	3	4	42	1	P1.2	ECI	PCA count input				
İ	4	5	43	1/0	P1.3	CEX0 CMP0	PCA module 0 external I/O Comparator 0 output				
	5	6	44	1/0	P1.4 CEX1 PCA module 1 external I/O CMP1 Comparator 1 output						
	6	7	1	1/0	P1.5	P1.5 CEX2 PCA module 2 external I/O CMP2 Comparator 2 output					
	7	8	2	1/0	P1.6	P1.6 CEX3 PCA module 3 external I/O CMP3 Comparator 3 output					
	8	9	3	1/0	P1.7	CEX4	PCA module 4 external I/O				
P2.0-P2.7	21-28	24-31	18-25	1/0	writter (see I acces @DP receiv During softwa drain	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them can be used as inputs, but will source current when externally pulled low (see DC Electrical Characteristics: I _L). Port 2 emits the high-order address byte during accesses to external program and data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. Port 2 receives the high-order address byte during program verification and EPROM programming. During reset, port 2 will be asynchronously driven low and will remain low until written to by software. Port 2 can be made open drain by writing to the P2OD register (AIH). In open drain mode, weak pulldowns on port 2 guarantee positive leakage current (see DC Electrical Characteristics I _L 1).					
P3.0-P3.7	10-17	11, 13-19	5, 7-13	1/0	that he pulled while when two le async have s	ave 1s wri l low (see transmittir outputting vels by the hronously Schmitt tri	an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins except P3.1 tten to them can be used as inputs but will source current when externally DC Electrical Characteristics: I _L). P3.1 will be a high impedance pin except 10 serial data, in which case the strong pull-up will remain on continuously a 1 level. The P3.1 output drive level when transmitting can be set to one of e writing to the P3.1 register bit. During reset all pins (except P3.1) will be driven low and will remain low until written to by software. All port 3 pins 10 gger inputs with 200mV hysteresis, except P3.2 and P3.3, which have 50mV 3 pins serve alternate functions as follows:				

80C575/83C575/87C575

PIN DESCRIPTIONS (Continued)

	PII	NUMB	ER	Ī				
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION			
					Port 3: (continued)			
	10	11	5	1	P3.0 RxD Serial receive port			
	11	13	7	0	P3.1 TxD Serial transmit port			
	12	14	8	- 1	P3.2 INTO External interrupt 0			
	13	15	9	- 1	P3.3 INT1 External interrupt 1			
	14	16	10	1	P3.4 T0 Timer/counter 0 input CMPR- Common - reference to comparators 1, 2, 3			
	15	17	11	1	P3.5 T1 Timer/counter 1 input CMP1+ Comparator 1 positive input			
	16	18	12	0	P3.6 WR External data memory write strobe CMP2+ Comparator 2 positive input			
	17	19	13	0	P3.7 RD External data memory read strobe CMP3+ Comparator 3 positive input			
RST	9	10	4	l	Reset: A low on this pin asynchronously resets all port pins to a low state except P3.1. The pin must be held low with the oscillator running for 24 oscillator cycles to initialize the nternal registers. An internal diffused resistor to $V_{\rm CC}$ permits a power on reset using only an external capacitor to $V_{\rm SS}$. RST has a Schmitt trigger input stage to provide additional noise mmunity with a slow rising input voltage.			
ALE/PROG	30	33	27	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE is switched off if the bit 0 in the AUXR register (8EH) is set. This pin is also the program pulse nput (PROG) during EPROM programming.			
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.			
EĀ/V _{PP}	31	35	29	1	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 1FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 1FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.			
XTAL1	19	21	15	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.			
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.			

POWER ON CLEAR / POWER ON FLAG

An on-chip Power On Detect Circuit resets the 8XC575 and sets the Power Off Flag (PCON.4) on power up or if $V_{\rm CC}$ drops to zero momentarily. The POF can only be cleared by software. The RST pin is not driven by the power on detect circuit. The POF can be read by software to determine that a power failure has occurred and can also be set by software.

LOW VOLTAGE DETECT

An on-chip Low Voltage Detect circuit sets the Low Voltage Flag (PCON.3) if V_{CC} drops below V_{LOW} (see DC Electrical Characteristics) and resets the 8XC575 if the Low Voltage Reset Enable bit (WDCON.4) is set. If the LVRE is cleared, the reset is disabled but LVF will still be set if V_{CC} is low. The RST pin is not driven by the low voltage detect circuit. The LVF can be read by software to determine that V_{CC} was low. The LVF can be set or cleared by software.

OSCILLATOR FAIL DETECT

An on-chip Oscillator Fail Detect circuit sets the Oscillator Fail Flag (PCON.5) if the oscillator frequency drops below OSCF for one or more cycles (see AC Electrical Characteristics: OSCF) and resets the 8XC575 if the Oscillator Fail Reset Enable bit (WDCON.3) is set. If OFRE is cleared, the reset is disabled but OSF will still be set if the oscillator fails. The RST pin is not driven by the oscillator fail detect circuit. The OSF can be read by software to determine that an oscillator failure has occurred. The OSF can be set or cleared by software.

80C575/83C575/87C575

WATCHDOG TIMER

The watchdog timer is not directly loadable by the user. Instead, the value to be loaded into the main timer is held in an autoload register or is part of the mask ROM programming. In order to cause the main timer to be loaded with the appropriate value, a special sequence of software action must take place. This operation is referred to as feeding the watchdog timer.

To feed the watchdog, two instructions must be sequentially executed successfully. No intervening instruction fetches are allowed, so interrupts should be disabled before feeding the watchdog. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. If WFEED1 is correctly loaded and WFEED2 is not correctly loaded, then an immediate underflow will occur.

The watchdog timer subsystem has two modes of operation. Its principal function is a watchdog timer. In this mode it protects the system from incorrect code execution by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. If the user does not employ the watchdog function, the watchdog subsystem can be used as a timer. In this mode, reaching the terminal count sets a flag. In most other respects, the timer mode possesses the characteristics of the watchdog mode. This is done to protect the integrity of the watchdog function.

The watchdog timer subsystem consists of a prescaler and a main counter. The prescaler has 8 selectable taps off the final stages and the output of a selected tap provides the clock to the main counter. The main counter is the section that is loaded as a result of the software feeding the watchdog and it is the section that causes the system reset (watchdog mode) or time-out flag to be set (timer mode) if allowed to reach its terminal count.

Programming the Watchdog Timer

Both the EPROM and ROM devices have a set of SFRs for holding the watchdog autoload values and the control bits. The watchdog time-out flag is present in the watchdog control register and operates the same in all versions. In the EPROM device, the watchdog parameters (autoload value and control) are always taken from the SFRs. In the ROM device, the watchdog parameters can be mask programmed or taken from the SFRs. The selection to take the watchdog parameters from the SFRs or from the mask programmed values is controlled by EA (external access). When EA is high (internal

ROM access), the watchdog parameters are taken from the mask programmed values. If the watchdog is mask programmed to the timer mode, then the autoload values and the pre-scaler taps are taken from the SFRs. When EA is low (external access), the watchdog parameters are taken from the SFRs. The user should be able to leave code in his program which initializes the watchdog SFRs even though he has migrated to the mask ROM part. This allows no code changes from EPROM prototyping to ROM coded production parts.

Watchdog Detailed Operation

EPROM Device (and ROMless Operation: EA = 0)

In the ROMless operation (ROM part, EA = 0) and in the EPROM device, the watchdog operates in the following manner.

Whether the watchdog is in the watchdog or timer mode, when external RESET is applied, the following takes place:

- Watchdog mode bit set to watchdog mode.
- Watchdog run control bit set to ON.
- Autoload register set to 00 (min. count).
- Watchdog time-out flag cleared.
- Prescaler is cleared.
- Prescaler tap set to the highest divide.
- Autoload takes place.

The watchdog can be fed even though it is in the timer mode.

Note that the operational concept is for the watchdog mode of operation, when coming out of a hardware reset, the software should load the autoload registers, set the mode to watchdog, and then feed the watchdog (cause an autoload). The watchdog will now be starting at a known point.

If the watchdog is in the watchdog mode and running and happens to underflow at the time the external RESET is applied, the watchdog time-out flag will be cleared.

When the watchdog is in the watchdog mode and the watchdog underflows, the following action takes place:

- Autoload takes place.
- Watchdog time-out flag is set
- Mode bit unchanged.
- Watchdog run bit unchanged.
- Autoload register unchanged.
- Prescaler tap unchanged.

All other device action same as external reset

Note that if the watchdog underflows, the program counter will start from 00H as in the case of an external reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

When the watchdog is in the timer mode and the timer software underflows, the following action takes place:

- Autoload takes place.
- Watchdog time-out flag is set
- Mode bit unchanged.
- Watchdog run bit unchanged.
- Autoload register unchanged.
- Prescaler tap unchanged.

Mask ROM Device (EA = 1)

In the mask ROM device, the watchdog mode bit (WDMOD) is mask programmed and the bit in the watchdog command register is read only and reflects the mask programmed selection. If the mask programmed mode bit selects the timer mode, then the watchdog run bit (WDRUN) operates as described under EPROM Device. If the mask programmed bit selects the watchdog mode, then the watchdog run bit has no effect on the timer operation.

Watchdog Function

The watchdog consists of a programmable prescaler and the main timer. The prescaler derives its clock from the on-chip oscillator. The prescaler consists of a divide by 12 followed by a 13 stage counter with taps from stage 6 through stage 13. The tap selection is programmable. The watchdog main counter is a down counter clocked (decremented) each time the programmable prescaler underflows. The watchdog generates an underflow signal (and is autoloaded) when the watchdog is at count 0 and the clock to decrement the watchdog occurs. The watchdog is 8 bits long and the autoload value can range from 0 to FFH. (The autoload value of 0 is permissible since the prescaler is cleared upon autoload).

This leads to the following user design equations. Definitions: t_{OSC} is the oscillator period, N is the selected prescaler tap value, W is the main counter autoload value, t_{MIN} is the minimum watchdog time-out value (when the autoload value is 0), t_{MAX} is the maximum

80C575/83C575/87C575

time-out value (when the autoload value is FFH), t_D is the design time-out value.

 $t_{MIN} = t_{OSC} \times 12 \times 64$

 $t_{MAX} = t_{MIN} \times 128 \times 256$

 $t_D = t_{MIN} \times 2^{PRESCALER} \times W + 1$ (where prescaler = 0, 1, 2, 3, 4, 5, 6, or 7)

Note that the design procedure is anticipated to be as follows. A t_{MAX} will be chosen either from equipment or operation considerations and will most likely be the next convenient value higher than t_D. (If the watchdog were inadvertently to start from FFH, an overflow would be guaranteed, barring other anomalies, to occur within t_{MAX}). Then the value for the prescaler would be chosen from:

prescaler = log2 (t_{MAX} / ($t_{OSC} \times 12 \times 256$)) - 6

This then also fixes t_{MIN}. An autoload value would then be chosen from:

 $W = t_D / t_{MIN} - 1$

The software must be written so that a feed operation takes place every $t_{\rm D}$ seconds from the last feed operation. Some tradeoffs may need to be made. It is not advisable to include feed operations in minor loops or in subroutines unless the feed operation is a specific subroutine.

Watchdog Control Register (WDCON) (Bit Addressable) Address C0

The following bits of this register are read only in the ROM part when EA is high: WDMOD, PRE0, PRE1, and PRE2. That is, the register will reflect the mask programmed values. In the ROM part with EA high, these bits are taken from mask coded bits and are not readable by the program. WDRUN is read only in the ROM part when EA is high and WDMOD is in the watchdog mode. When WDMOD is in the timer mode, WDRUN functions normally.

The parameters written into WDMOD, PREO, PRE1, and PRE2 by the program are not applied directly to the watchdog timer subsystem. The watchdog timer subsystem is directly controlled by a second register which stores these bits. The transfer of these bits from the user register (WDMOD) to the second control register takes place when the watchdog is fed. This prevents random code execution from directly foiling the watchdog function. This does not affect the operation where these bits are taken from mask coded values.

The reset values of the WDCON and WDL registers will be such that the timer resets to the watchdog mode with a timeout period of

 $12\times64\times128\times t_{OSC}.$ The watchdog timer will not generate an interrupt. Additional bits in WDCON are used to disable reset generation by the oscillator fail and low voltage detect circuits. WDCON can be written by software only by executing a valid watchdog feed sequence.

WDCON Register Bit Definitions WDCON.7 PRE2 Prescaler Select 2.

		reset to 1
WDCON.6	PRE1	Prescaler Select 1,
		reset to 1
WDCON.5	PRE0	Prescaler Select 0,
		reset to 1
WDCON.4	LVRE	Low Voltage Reset
		Enable, reset to 1
		(enabled)
WDCON.3	OFRE	Oscillator Fail Reset
		Enable, reset to 1
		(enabled)
WDCON.2	WDRUN	Watchdog Run,
		reset to 1 (enabled)
WDCON.1	WDTOF	Watchdog Timeout
		Flag, reset to 0
WDCON.0	WDMOD	Watchdog Mode,
		reset to 1 (watchdog
		mode)

INTERNAL RESET

Internal resets generated by the power on, low voltage, and oscillator fail detect circuits are self timed to guarantee proper initialization of the 8XC575. Reset will be held approximately 24 oscillator periods after normal conditions are detected by all enabled detect circuits. Internal resets do not drive RST but will cause missing pulses on ALE.

ANALOG COMPARATORS

Four analog comparators are provided on chip. three comparators have a common negative reference CMPR- and independent positive inputs CMP1+, CMP2+, CMP3+ on port 3. The fourth comparator has independent positive and negative inputs CMP0+ and CMP0- on port 1. The CMP register contains an output and enable bit for each comparator. The CMP register is bit addressable and is located at SFR address FRH

Pullups at the comparator input pins will be disabled by hardware when the comparator is enabled. In addition, to make inputs high impedance, the corresponding port SFR bits must be set by software to disable the pulldowns.

CMP Register Bit Definitions

CMP.7 enable comparator 3, disable pullups at P3.4, P3.7 CMP.6 enable comparator 2, disable pullups at P3.4, P3.6 CMP.5 enable comparator 1, disable pullups at P3.4, P3.5 CMP.4 enable comparator 0, disable pullups at P1.0, P1.1 CMP.3 comparator 3 output (readonly) CMP.2 comparator 1 output (readonly) CMP.1 comparator 0 output (readonly) CMP.0 comparator 0 output (readonly)

All comparators are disabled automatically in power down mode, in idle mode unused comparators should be disabled by software to save power. A comparator can generate an interrupt that will terminate idle mode when used to drive a PCA capture input.

The CMPE register contains bits to enable each comparator to drive external output pins or internal PCA capture inputs. Pullups at the output pins are disabled by hardware when the external comparator output is enabled. The comparator output is wire-ORed with the corresponding port SFR bit, so the SFR bit must also be set by software to enable the output.

CMPE Register Bit Definitions

CMPE.7	enables comparator 3 to drive
	CEX3

CMPE.6 enables comparator 2 to drive CFX2

CMPE.5 enables comparator 1 to drive CEX1

CMPE.4 enables comparator 0 to drive CFX0

CMPE.3 enables comparator 3 output on P1.6 (open drain)

CMPE.2 enables comparator 2 output on P1.5 (open drain)

CMPE.1 enables comparator 1 output on P1.4 (open drain)

CMPE.0 enables comparator 0 output on P1.3 (open drain)

When 1s are written to CMPE bits 7-4, the comparator outputs will drive the corresponding capture input. When 1s are written to CMPE bits 3-0 the comparator output will also drive the corresponding port 1 pin. If the comparator s enabled to drive the capture input but not the port pin, then the port pin can be used for general purpose I/O. When a comparator output is enabled, pullups at the output pin are disabled and the output becomes open drain.

80C575/83C575/87C575

Interrupt Enable (IE) Register

EΑ	IE.7	enable all interrupts
EC	IE.6	enable PCA interrupt
ET2	IE.5	enable Timer 2 interrupt
ES	IE.4	enable Serial I/O interrupt
ET1	IE.3	enable Timer 1 interrupt
EX1	IE.2	enable External interrupt 1
ET0	IE.1	enable Timer 0 interrupt
EX0	IE.0	enable External interrupt 0

Interrupt Priority (IP) Register

interr	interrupt Priority (IP) Register						
	IP.7	reserved					
PPC	IP.6	PCA interrupt priority					
PT2	IP.5	Timer 2 interrupt priority					
PS	IP.4	Serial I/O interrupt priority					
PT1	IP.3	Timer 1 interrupt priority					
PX1	IP.2	External interrupt 1 priority					
PT0	IP.1	Timer 0 interrupt priority					
PX0	IP.0	External interrupt 0 priority					

Priority	Source	Flag	Vector
1	INTO	IE0	03H highest priority
2	Timer 0	TF0	0BH
3	INT1	IE1	13H
4	Timer 1	TF1	1BH
5	PCA	CF,CCFn	33H
6	Serial I/O	RI,TI	23H
7	Timer 2	TF2/EXF2	2BH lowest priority

Power Control (PCON) Posictor

PO	wer C	ontroi (PC	ON) Register
SM	OD1	PCON.7	double baud rate bit
SM	OD0	PCON.6	SCON.7 access control
os	F	PCON.5	oscillator fail flag
PO	F	PCON.4	power off flag
LVF		PCON.3	low voltage flag
GF	0	PCON.2	general purpose flag
PD		PCON.1	power down mode bit
IDL		PCON.0	idle mode bit

Auxilliary Register Bit Definitions (AUXR = 8EH)

AO AUXR.0 ALE Off,

when set turns off ALE

LO AUXR.1 Low Speed,

reduces internal clock drive

Port 2 Pullup Disable Register (P2OD = 0A1H)

Port 2 pullups can be disabled by writing ones to P2OD. Each bit in P2OD controls the corresponding bit in P2. P2OD resets to all zeros enabling Port 2 pullups. Writing one to a P2OD bit disables pullups at the corresponding port 2 bit making the output open drain.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 901.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. The control bits for the reduced power modes are in the special function register PCON. Power-down mode can be terminated with either a hardware reset or external interrupt. With an external interrupt INTO or INTT must be enabled and configured as level sensitive. Holding the pin low restarts to oscillator and bringing the pin back high completes the exit.

DESIGN CONSIDERATIONS

At power-on, the voltage on V_{CC} must come up with RST low for a proper start-up.

Table 1 shows the state of I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

80C575/83C575/87C575

ROM CODE SUBMISSION

When submitting ROM code for the 83C575, the following must be specified:

- 1. 8k byte user ROM data
- 2. 32 byte ROM encryption key
- 3. ROM security bits
- 4. The watchdog timer parameters.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 1FFFH	DATA	7:0	User ROM Data
2000H to 201FH	KEY	7:0	ROM Encryption Key FFH = no encryption
2020H	SEC	0	ROM Security Bit 1
2020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security
2030H	WMOD	0	Watchdog mode bit; 00H = timer mode 01H = watchdog mode
2031H	PRE2:0	2:0	Watchdog prescaler selection; $00H = \text{divide by } 12 \times 64$ $07H = \text{divide by } 12 \times 64 \times 128$ (see specification)
2032H	WD	7:0	Watchdog autoload value (see specification)

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA# is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT	
Operating temperature under bias	-55 to +125		
Storage temperature range	-65 to +150	°C	
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V	
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V	
Maximum I _{OL} per I/O pin	15	mA	
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w	

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80C575/83C575/87C575

DC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C and -40°C to +125°C, V_{CC} = 5V ±20%, V_{SS} = 0V

SYMBOL		TEST CONDITIONS		LIMITS	1	UNIT
	PARAMETER		MIN	TYP1	MAX	
√ _{IL}	Input low voltage (Ports 0, 2, 3, except 3.2, 3.3)		-0.5	V	0.5V _{CC} -0.6	٧
V _{IL1}	Input low voltage (Ports 1, 3.2, 3.3)		-0.5		0.65V _{CC} -0.5	V
V _{IL2}	Input low voltage (EA)		0		0.2V _{CC} -0.45	· V
V _{IL3}	Input low voltage (XTAL1, RST)		-0.5		0.2V _{CC} -0.1	٧
V _{IH}	Input high voltage (Ports 0, 2, 3, except 3.2, 3.3)		0.5V _{CC} +0.8		V _{CC} +0.5	٧
V _{IH1}	Input high voltage (Ports 1, 3.2, 3.3)		0.8V _{CC} +0.3		V _{CC} +0.5	٧
V _{IH2}	Input high voltage (EA)		0.2V _{CC} +0.9		V _{CC} +0.5	٧
V _{IH3}	Input high voltage (XTAL1, RST)		0.7V _{CC}		V _{CC} +0.5	٧
HYS	Hysteresis (Ports 0, 2, 3, except 3.2, 3.3)		200			mV
HYS1	Hysteresis (Ports 1, 3.2, 3.3)		50			mV
V _{OL}	Output voltage low (Ports 1, 2, 3, except 3.1)	I _{OL} = 1.6mA			0.45	٧
V _{OL1}	Output voltage low (Ports 0, ALE, PSEN)	I _{OL} = 3.2mA		· · · · · · · · · · · · · · · · · · ·	0.45	٧
V _{OL2}	Output voltage low P3.1 with bit cleared P3.1 with bit set	l _{OL} = 10.0mA l _{OL} = 1.6mA			0.50 0.45	V
V _{OH}	Output voltage high (Ports 1, 2, 3, except P3.1)	I _{OH} = -30μA I _{OH} = -10μA	V _{CC} -0.7 V _{CC} -0.3			V V
V _{OH1}	Output voltage high (Port 0 in external bus mode, ALE, PSEN)	l _{OH} = -3.2mA l _{OH} = -200μA	V _{CC} -0.7 V _{CC} -0.3			V V
V _{OH2}	Output voltage high P3.1 with bit cleared P3.1 with bit set	I _{OH} = -10.0mA I _{OH} = -1.6mA	V _{CC} -1.5 V _{CC} -1.5			V
V _{IO}	Offset voltage comparator inputs		-35		+35	mV
V _{CR}	Common mode range comparator inputs		0		V _{CC}	٧
I _{IL}	Logical 0 input current (Ports 1, 2, 3, except 3.1)	V _{IN} = 0.45V			-75	μА
I _{TL}	Logical 1-to-0 transition current (Ports 2, 3, except 3.1, 3.2, 3.3) 4	See Note 4			-600	μА
I _{TL1}	Logical 1-to-0 transition current (Ports 1, 3.2, 3.3)	See Note 4			-450	μА
l _{L1}	Input leakage current (Port 0, Port2 in open drain mode) ⁹	0.45 < V _{IN} < V _{CC}	2		40	μА
l _{L2}	Input leakage current (EA, P3.1)	0.45 < V _{IN} < V _{CC}	-10		+10	μА
I _{LC}	Input leakage current comparator inputs	0 < V _{IN} < V _{CC}	-1.0		+1.0	μА
lcc	Power supply current: ⁷ Active mode @ 16MHz ⁵ Idle mode @ 16MHz Power-down mode	See note 6		20 8 5	30 12 75	mA mA μA
R _{RST}	Internal reset pull-up resistor	V _{IN} = 0V	50		200	kΩ
V _{LOW}	Low V _{CC} detect voltage		4.0		4.45	V
C _{IO}	Pin capacitance ¹⁰	f = 1MHz			10	pF

NOTES: (SEE NEXT PAGE)

80C575/83C575/87C575

NOTES TO THE DC ELECTRICAL CHARACTERISTICS TABLE:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the VoH on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is between V_{IH} and V_{IL}
- ICCMAX at other frequencies can be determined from Figure 8.
- See Figures 9 through 12 for I_{CC} test conditions.

 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum IOL per port pin: 10mA Maximum IOL per 8-bit port: 26mA 71mA Maximum total I_{OL} for all outputs:

If IoL exceeds the test condition, VoL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- Specification applies to Port 2 when P2OD bit is set.
- 10.15pF MAX for the EA/VPP and P0.0 pins.

80C575/83C575/87C575

AC ELECTRICAL CHARACTERISTICS $T_{amb}=0\,^{\circ}\text{C}$ to +70 $^{\circ}\text{C}$ and –40 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$, $V_{CC}=5V$ ±20%, $V_{SS}=0V^{1.2}$

			VARIABL	VARIABLE CLOCK			
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT		
1/t _{CLCL}	1	Oscillator frequency: Speed Versions 8XC575 E	6	16	MHz		
OSCF		Oscillator fail detect frequency	0.6	5.5	MHz		
TR		Comparator response time		10	μs		
t _{LHLL}	1	ALE pulse width	2t _{CLCL} -40		ns		
tavll	1	Address valid to ALE low	t _{CLCL} -25	1	ns		
LLAX	1	Address hold after ALE low	t _{CLCL} -25		ns		
t _{LLIV}	1	ALE low to valid instruction in		4t _{CLCL} -75	ns		
t _{LLPL}	1	ALE low to PSEN low	t _{CLCL} -25		ns		
ФГБН	1	PSEN pulse width	3t _{CLCL} -45		ns		
t _{PLIV}	1	PSEN low to valid instruction in		3t _{CLCL} -70	ns		
t _{PXIX}	1	Input instruction hold after PSEN	0		ns		
t _{PXIZ}	1	Input instruction float after PSEN		t _{CLCL} -25	ns		
t _{AVIV}	1	Address to valid instruction in		5t _{CLCL} -85	ns		
t _{PLAZ}	1	PSEN low to address float		10	ns		
Data Memo	ry						
t _{RLRH}	2, 3	RD pulse width	6t _{CLCL} -100		ns		
twLwH	2, 3	WR pulse width	6t _{CLCL} -100		ns		
t _{RLDV}	2, 3	RD low to valid data in		5t _{CLCL} -110	ns		
t _{RHDX}	2, 3	Data hold after RD	0		ns		
t _{RHDZ}	2, 3	Data float after RD		2t _{CLCL} -28	ns		
t _{LLDV}	2, 3	ALE low to valid data in		8t _{CLCL} -150	ns		
t _{AVDV}	2, 3	Address to valid data in		9t _{CLCL} -165	ns		
t _{LLWL}	2, 3	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	ns		
t _{AVWL}	2, 3	Address valid to WR low or RD low	4t _{CLCL} -75		ns		
tovwx	2, 3	Data valid to WR transition	t _{CLCL} -30		ns		
twhox	2, 3	Data hold after WR	t _{CLCL} -25		ns		
t _{RLAZ}	2, 3	RD low to address float		0	ns		
twhlh	2, 3	RD or WR high to ALE high	t _{CLCL} -25	t _{CLCL} +25	ns		
External C	lock						
t _{снсх}	5	High time	12		ns		
tclcx	5	Low time	12		ns		
фсьсн	5	Rise time		20	ns		
t _{CHCL}	5	Fall time		20	ns		
Shift Regis	ter						
t _{XLXL}	4	Serial port clock cycle time	12t _{CLCL}		ns		
tavxH	4	Output data setup to clock rising edge	10t _{CLCL} -133		ns		
t _{XHQX}	4	Output data hold after clock rising edge	2t _{CLCL} -60		ns		
txHDX	4	Input data hold after clock rising edge	0		ns		
txHDV	4	Clock rising edge to input data valid		10t _{CLCL} -133	ns		

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 80C32/52 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

80C575/83C575/87C575

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

t - Time V - Valid

W- WR signal

X - No longer a valid logic level


Z - Float


Examples: t_{AVLL} = Time for address valid to


ALE low.


 t_{LLPL} = Time for ALE low to


PSEN low.
































80C575/83C575/87C575

EPROM CHARACTERISTICS

To put the 87C575 in the EPROM programming mode, PSEN must be held high during power up, then driven low with reset active. The 87C575 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C575 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C575 manufactured by Philips.

Table 2 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the secuity bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C575 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 2 are held at the 'Program Code Data' levels indicated in Table 2. The ALE/PROG is pulsed low 25 times as shown in Figure 14.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EAV_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the 'Verify Code Data' levels indicated in Table 2. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(B0H) = 97H indicates 87C575

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 2, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.


Table 2. EPROM Progamming Modes


MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	0	0	1	1	0	0	0	0
Program code data	0	0	0*	V _{PP}	1	0	1	1
Verify code data	0	0	1	1	0	0	1	1
Pgm encryption table	0	0	0*	V _{PP}	1	0	1	0
Pgm security bit 1	0	0	0*	V _{PP}	1	1	1	1
Pgm security bit 2	0	0	0*	V _{PP}	1	1	0	0


NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- V_{PP} = 12.75V ±0.25V.
- 3. V_{CC} = 5V±10% during programming and verification.
- * ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

[™]Trademark phrase of Intel Corporation.








80C575/83C575/87C575

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 16)

SYMBOL	PARAMETER	MIN	MAX	UNIT	
V _{PP}	Programming supply voltage	12.5	13.0	V	
Ipp	Programming supply current		50	mA	
1/t _{CLCL}	Oscillator frequency	4	6	MHz	
t _{AVGL}	Address setup to PROG low	48t _{CLCL}			
t _{GHAX}	Address hold after PROG	48t _{CLCL}			
t _{DVGL}	Data setup to PROG low	48t _{CLCL}			
t _{GHDX}	Data hold after PROG	48t _{CLCL}			
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}			
tshGL	V _{PP} setup to PROG low	10		μs	
[‡] GHSL	V _{PP} hold after PROG	10		μs	
t _{GLGH}	PROG width	90	110	μs	
t _{AVQV}	Address to data valid		48t _{CLCL}		
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}		
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}		
t _{GHGL}	PROG high to PROG low	10		μs	



I²C bus addresses

8XC652/654 overview

8XC652/654 OVERVIEW

The 8XC652, 8XC654, and 8XC654 (hereafter referred to collectively as 8XC652/4) are derivatives of the 80C51 8-bit CMOS microcontroller. The 8XC652/4 contains all of the features of the 80C51 (that is, the standard counter/timers T0 and T1, the standard serial I/O (UART), and four 8-bit I/O ports). In addition, the 8XC652/4 has the following:

- 8k bytes of ROM (8XC652)
- 16k bytes of ROM (8XC654, 8XCE654)
- 256 bytes of RAM
- I²C bus serial I/O

The only difference between the 8XC652 and the 8XC654 is that the 8XC654 has 16k bytes of program memory while the 8XC652 has 8k bytes. The 8XCE554 has the same features as the 8XC654 but is improved for electromagnetic compatibility. All other features of these parts are identical.

The 8XC652/4 is pin-for-pin compatible and code compatible with the 80C51, except of additional V_{SS} pins at the QFP package. There are some differences in the P1.6 and P1.7 pin functions that are described in detail later in this section and there is the difference of latching the logical level at the EA pin during Reset. All of the 80C51 functions are present, including the external 64k program and data memory expansion, Boolean processing, and two reduced power modes.

Differences from the 80C51

The data and program memory are organized similar to the 80C51. The 8XC652/4 program memory differs in that it has 8k/16k bytes of on-chip ROM. When EA has been high

during RESET the 8XC652/4 fetches instructions from the internal ROM unless the address exceeds 1FFFH/3FFFH. Locations 2000H/4000H to FFFFH are fetched from external program memory. When EA has been held low during RESET, all instruction fetches are from external memory.

The organization of the data memory is similar to the 80C51 except that the 8XC652/4 has an additional 128 bytes of RAM overlapped with the special function register space. This additional RAM is addressed using indirect addressing only and is available as stack space. (This memory addition is the same as in the 80C52 and 83C552. See Figure 1 for a memory map.)

Special Function Registers

The 8XC652/4 special function register space is the same as that on the 80C51 except that it contains four additional SFRs. The added registers are: S1CON, S1STA, S1DAT,, and S1ADR. In addition to these, the standard UART special function registers SCON and SBUF have been renamed S0CON and S0BUF for clarity.

Since the standard 80C51 on-chip functions are the same on the 8XC652/4, the SFR locations, bit locations, and operation are unchanged. The only exception is in the interrupt enable and interrupt priority SFRs. These have been changed to include the interrupt from the I²C serial port. Table 1 shows the special function registers, their direct address, the bit addresses, and the value in the register after a reset.

I²C Serial Communication—SIO1

The I^2C serial port is identical to the I^2C serial port on the 8XC552. The operation of this

subsystem is described in detail in the 8XC552 section of this manual.

Note that in both the 8XC652/4 and the 8XC552 the I²C pins are alternate functions to port pins P1.6 and P1.7. Because of this, P1.6 and P1.7 on these parts do not have a pull-up structure as found on the 80C51. Therefore P1.6 and P1.7 have open drain outputs on the 8XC652/4.

Idle and Power-Down Operation

Idle mode operation permits the interrupt, serial ports, and timer blocks to continue to function while the CPU is halted. The following functions remain active during idle mode. These functions may generate an interrupt or reset and thus end the idle mode:


- UART, I²C interface
- Timer 0, Timer 1
- External interrupt

In idle mode, port pins P1.6 and P1.7 function as SCL and SDA, respectively, if the I²C serial port is enabled. The power-down operation freezes the oscillator. The power-down mode can only be activated by setting the PD bit in the PCON register. The power-down mode in the 8XC652/4 operates exactly the same as in the 80C51.

ROM Code Protection (83C652/83C654/83CE654)

The 83C652/83C654/83CE654 has an additional security feature. ROM code protection is mask programmable and therefore user dependent. This feature may be requested during ROM code submission. When enabled, access to the internal ROM is only possible when executing from internal program memory, not in the EA-mode (external access).

March 1993 919



March 1993 920

Table 1. 8XC652/654 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	1	BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION LSB							
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00Н
DPTR:	Data pointer										
DPH DPL	(2 bytes) Data pointer high Data pointer low	83H 82H									00H
			AF	ΑE	AD	AC	AB	AA	A 9	A8	
IE*#	Interrupt enable	A8H	EA		ES1	ES0	ET1	EX1	ET0	EX0	0x000000B
	·		BF	BE	BD	BC	BB	BA	B9	B8	1
IP*#	Interrupt priority	B8H	_	T	PS1	PS0	PT1	PX1	PT0	PX0	хх000000В
		}	87	86	85	84	83	82	81	80	1
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	1
P1*#	Port 1	90H	SDA	SCL] FFH
			A7	A 6	A5	A4	A 3	A 2	A1	AO	1
P2*	Port 2	AOH	A15	A14	A13	A12	A11	A10	A9	A8	FFH
			B7	B6	B5	B4	В3	B2	B1	В0	
P3*	Port 3	вон	RD	WR	T1	ТО	INT1	INTO	TXD	RXD	FFH
PCON	Power control	87H	SMOD	_	_		GF1	GF0	PD	IDL	0ххх0000В
			9F	9E	9D	9C	9B	9A	99	98]
S0CON*#	Serial 0 port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00Н
S0BUF#	Serial 0 data buffer	99H	İ								xxxxxxxxB
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	ov	F1	Р	00Н
S1DAT#	Serial 1 data	DAH									00Н
SP	Stack pointer	81H								_	07H
S1ADR#	Serial 1 address	DBH			SL	AVE ADDI	RESS			GC	00Н
S1STA#	Serial 1 status	D9H	SC4	SC3	SC2	SC1	SC0	0	0	0	F8H
			DF	DE	DD	DC	DB	DA	D9	D8	}
S1CON*#	Serial 1 control	D8H	CR2	ENS1	STA	STO	SI	AA	CR1	CR0	00000000В
			8F	8E	8D	8C	8B	8A	89	88]
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00Н
TH1	Timer high 1	8DH									00H
TH0	Timer high 0	8CH									00H
TL1	Timer low 1	8BH									00H
TH0	Timer low 0	8AH									00Н
TMOD	Timer mode	89H	GATE	C/T	M1	МО	GATE	C/T	M1	MO	00H

March 1993 921

^{*} SFRs are bit addressable.
SFRs are modified from or added to the 80C51 SFRs.

Interrupt System

The interrupt system is the same as in the 80C51 except that the 8XC652/4 acknowledges interrupt requests from six sources as follows:

- INTO external interrupt 0
- INT1 external interrupt 1
- Timer 0 overflow
- Timer 1 overflow
- I²C serial I/O interrupt
- UART serial interrupt

See Figure 2 for a function diagram of the 8XC652/4 interrupt structure. Each interrupt vectors to a separate location in program memory for its service program. Each source can be individually enabled or disabled by a corresponding bit in the IE register; moreover, each interrupt may be programmed to a high or low priority level using a corresponding bit in the IP register. Also, all enabled sources can be globally disabled or enabled.


Both external interrupts can be programmed to be level-activated or transition-activated; an active LOW level allows "Wire-ORing" or several input sources to the input pin.

Each interrupt source can be set for either high priority or low priority. If two separate interrupts are requested simultaneously, the processor will branch to the vector associated with the interrupt that has the higher priority. If there are simultaneous requests from sources that have the same priority, then the

interrupts will be serviced in the following

- 1. INTO external interrupt 0
- 2. I2C serial I/O interrupt
- 3. Timer 0 overflow
- 4. INTT external interrupt 1
- 5. Timer 1 overflow
- 6. UART serial I/O interrupt


A low priority interrupt routine can be interrupted by an interrupt having a higher priority. A high priority interrupt cannot be interrupted. All of the features of the 8XC652/4 that have not been discussed in this section are the same as those on the 80C51.



March 1993 922

I²C bus addresses

8XC652/654 overview




IE (A8H)	EA	-	ES1	ES0	ET1	EX1	ЕТО	EXO	
	MSE	1						LSB	

Bit IE.7	Symbol	Function General enable/disable control
11.7	LA	0 = No interrupt enabled
		1 = Any individually enabled
		interrupt will be accepted
IE.6	_	Unused
IE.5	ES1	Enable SIO1 (I2C) interrupt
1E.4	ES0	Enable SIO0 (UART) interrupt
IE.3	ET1	Enable timer 1 interrupt
IE.2	EX1	Enable external 1 interrupt
IE.1	ET0	Enable timer 0 interrupt
IE.0	EX0	Enable external 0 interrupt
		0 = interrupt disabled
		1 = interrupt enabled

1 = interrupt enabled

Interrupt Priority Register



Bit	Symbol	Function
IP.7	_	Unused
IP.6	_	Unused
IP.5	PS1	SIO1 (I ² C) interrupt priority level
IP.4	PS0	SIO0 (UART) interrupt priority level
IP.3	PT1	Timer 1 interrupt priority level
IP.2	PX1	Enable interrupt 1 priority level
IP.1	PT0	Timer 0 interrupt priority level
IP.0	PX0	External interrupt 0 priority level

0 = Low priority

1 = High priority

The following vectors indicate the ROM location where the appropriate interrupt service routine starts.

Source	Vector
External 0 (EX0)	0003H
Timer 0 overflow (T0)	000BH
External 1 (EX1)	0013H
Timer 1 overflow (T1)	001BH
Serial I/O 0 (UART) (S0)	0023H
Serial I/O 1 (I ² C) (S1)	002BH

March 1993 923

80C652/83C652

DESCRIPTION

The P80C652/83C652 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 80C652/83C652 has the same instruction set as the 80C51. Three versions of the derivative exist:

83C652 — 8k bytes mask programmable ROM

80C652 - ROMless version

80C652 — EPROM version (described in a separate chapter)

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 8XC652 contains a non-volatile 8k × 8 read-only program memory, a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I²C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC652 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16(24)MHz crystal, 58% of the instructions are executed in 0.75(0.5)µs and 40% in 1.5(1)µs. Multiply and divide instructions require 3(2)µs.




FEATURES


- 80C51 central processing unit
- 8k × 8 ROM expandable externally to
 64k butce
- 256 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
 - Idle mode
- Power-down mode
- ROM code protection
- Extended frequency range: 1.2 to 24 MHz
- Three operating ambient temperature ranges:
 - 0 to +70°C
- -40 to +85°C
- -40 to +125°C


LOGIC SYMBOL


January 7, 1993




PIN CONFIGURATIONS








CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



NOTES TO QFP ONLY:

 Due to EMC improvements, all V_{SS} pins (6, 16, 28, 39) must be connected to V_{SS} on the 80C652/83C652.

80C652/83C652

ORDER INFORMATION

PHILIPS PART ORDER NUMBER PART MARKING		ŀ		NORTH AMERICA RDER NUMBER TEMPERATURE RANGE (°C)		FREQ
ROMiess	ROM ³	Drawing Number	ROMIess ROM		AND PACKAGE	MHz ^{1,2}
P80C652FBP	P83C652FBP/xxx	SOT129	S80C652-4N40	S83C652-4N40	0 to +70, Plastic Dual In-line Package	16
P80C652FBA	P83C652FBA/xxx	SOT187	S80C652-4A44	S83C652-4A44	0 to +70, Plastic Leaded Chip Carrier	16
P80C652FBB	P83C652FBB/xxx	SOT311	S80C652-4B44	S83C652-4B44	0 to +70, Plastic Quad Flat Pack	16
P80C652FFP	P83C652FFP/xxx	SOT129	S80C652-5N40	S83C652-5N40	-40 to +85, Plastic Dual In-line Package	16
P80C652FFA	P83C652FFA/xxx	SOT187	S80C652-5A44	S83C652-5A44	-40 to +85, Plastic Leaded Chip Carrier	16
P80C652FFB	P83C652FFB/xxx	SOT311	S80C652-5B44	S83C652-5B44	–40 to +85, Plastic Quad Flat Pack	16
P80C652FHP	P83C652FHP/xxx	SOT129	S80C652-6N40	S83C652-6N40	-40 to +125, Plastic Dual In-line Package	16
P80C652FHA P80C652FHB	P83C652FHA/xxx	SOT187 SOT311	S80C652-6A44 S80C652-6B44	S83C652-6A44 S83C652-6B44	-40 to +125, Plastic Leaded Chip Carrier -40 to +125, Plastic Quad Flat Pack	16
P80C652IBP	P83C652IBP/xxx	SOT129	S80C652-AN40	S83C652-AN40	0 to +70, Plastic Dual In-line Package	24
P80C652IBA	P83C652IBA/xxx	SOT187	S80C652-AA44	S83C652-AA44	0 to +70, Plastic Leaded Chip Carrier	24
P80C652IBB	P83C652IBB/xxx	SOT311	S80C652-AB44	S83C652-AB44	0 to +70, Plastic Quad Flat Pack	24
P80C652IFP	P83C652IFP/xxx	SOT129	S80C652-BN40	S83C652-BN40	-40 to +85, Plastic Dual In-line Package	24
P80C652IFA	P83C652IFA/xxx	SOT187	S80C652-BA44	S83C652-BA44	-40 to +85, Plastic Leaded Chip Carrier	24
P80C652IFB	P83C652IFB/xxx	SOT311	S80C652-BB44	S83C652-BB44	-40 to +85, Plastic Quad Flat Pack	24


- 80C652 and 83C652 frequency range is 1.2MHz–16MHz or 1.2 to 24MHz.
 For specification of the EPROM version, see the 87C652 data sheet.
 xxx denotes the ROM code number.

80C652/83C652


		TEMPERATURE RANGE (°C)	FREQ
EPROM ²	Drawing Number	AND PACKAGE	MHz ^{1,2}
S87C652-4N40	0415C	0 to +70, Plastic Dual In-line Package	16
S87C652-4F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
S87C652-4A44	0403G	0 to +70, Plastic Leaded Chip Carrier	16
S87C652-4K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C652-4B44	1118D	0 to +70, Plastic Quad Flat Pack	16
S87C652-5N40	0415C	-40 to +85, Plastic Dual In-line Package	16
S87C652-5F40	0590B	-40 to +85, Ceramic Dual In-line Package w/Window	16
S87C652-5A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	16
S87C652-5K44	1472A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
S87C652-5B44	1118D	-40 to +85, Plastic Quad Flat Pack	16
S87C652-7N40	0415C	0 to +70, Plastic Dual In-line Package	20
S87C652-7F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
S87C652-7A44	0403G	0 to +70, Plastic Leaded Chip Carrier	20
S87C652-7K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
S87C652-8N40	0415C	-40 to +85, Plastic Dual In-line Package	20
S87C652-8F40	0590B	-40 to +85, Ceramic Dual In-line Package w/Window	20
S87C652-8A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	20
S87C652-8K44	1472A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	20
L			

80C652/83C652

CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS




NOTES TO QFP ONLY:

Due to EMC improvements, all V_{SS} pins (6, 16, 28, 39) must be connected to V_{SS} on the 80C652/83C652.

80C652/83C652

BLOCK DIAGRAM



929

80C652/83C652

PIN DESCRIPTIONS

	PIN NUMBER				
MNEMONIC	DIP	PLCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	6, 16, 28, 39	ı	Ground: 0V reference. With the QFP package all V _{SS} pins (V _{SS1} to V _{SS4}) must be connected.
V _{DD}	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	1–8	2–9	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Alternate functions include:
P1.6	7	8	2	1/0	SCL: I ² C-bus serial port clock line.
P1.7	8	9	3	1/0	SDA: I ² C-bus serial port data line.
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _L). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	1	INTO (P3.2): External interrupt
	13 14	15 16	9 10		INT1 (P3.3): External interrupt T0 (P3.4): Timer 0 external input
	15	17	11	i	T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} .
ALE	30	33	27	1/0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	29	32	26	0	Program Store Enable: Read strobe to external program memory via Port 0 and Port 2. It is activated twice each machine cycle during fetches from the external program memory. When executing out of external program memory two activations of PSEN are skipped during each access to external data memory. PSEN is not activated (remains HIGH) during no fetches from external program memory. PSEN can sink/source 8 LSTTL inputs and can drive CMOS inputs without external pull–ups.
EA	31	35	29	ı	External Access: If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 8192. If during a RESET, EA is held a TTL LOW level, the CPU executes out of external program memory. EA is not allowed to float.
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.
NOTE:					

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{DD} + 0.5V or V_{SS} – 0.5V, respectively.

930

80C652/83C652

ROM CODE PROTECTION (83C652)

The 8XC652 has an additional security feature. ROM code protection may be selected by setting a mask–programmable security bit (i.e., user dependent). This feature may be requested during ROM code submission. When selected, the ROM code is protected and cannot be read out at any time by any test mode or by any instruction in the external program memory space.

The MOVC instructions are the only instructions that have access to program code in the internal or external program memory. The EA input is latched during RESET and is "don't care" after RESET (also if the security bit is not set). This implementation prevents reading internal program code by switching from external program memory to internal program memory during a MOVC instruction or any other instruction that uses immediate data.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 924.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Serial Control Register (S1CON) - See Table 2

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

			BIT FRE	QUENCY (kH	z) AT fosc		
CR2	CR1	CRO	6MHz	12MHz	16MHz	24MHz	f _{OSC} DIVIDED BY
0	0	0	23	47	62.5	94	256
0	0	1	27	54	71	107¹	224
0	1	0	31.25	62.5	83.3	125 ¹	192
0	1	1	37	75	100	150 ¹	160
1	0	0	6.25	12.5	17	25	960
1	0	1	50	100	133 ¹	200 ¹	120
1	1	0	100	200 ¹	267 ¹	400 ¹	60
1	1	1	0.24 < 62.5 0 to 255	0.49 < 62.5 0 to 254	0.65 < 55.6 0 to 253	0.98 < 50.0 0 to 251	96 × (256 – (reload value Timer 1)) reload value range Timer 1 (in mode 2)

NOTES:

January 7, 1993 931

^{1.} These frequencies exceed the upper limit of 100kHz of the I^2 C-bus specification and cannot be used in an I^2 C-bus application.

80C652/83C652

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to + 6.5	٧
Input, output current on any single pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

DEVICE SPECIFICATIONS

	SUPPLY VOLTAGE (V)			UENCY Hz)	TEMPERATURE RANGE
TYPE	MIN.	MAX.	MIN.	MAX.	(° C)
P8XC652FBx	4.0	6.0	1.2	16	0 to +70
P8XC652FFx	4.0	6.0	1.2	16	-40 to +85
P8XC652FHx	4.5	5.5	1.2	16	-40 to +125
P8XC652IBx	4.5	5.5	1.2	24	0 to +70
P83X652IFx	4.5	5.5	1.2	24	-40 to +85

932

80C652/83C652

DC ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V$

			TEST	LIN		
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input low voltage,	_				
	except EA, P1.6/SCL, P1.7/SDA	0 to +70°C		-0.5	0.2V _{DD} -0.1	V
		-40 to +85°C		-0.5	0.2V _{DD} -0.15	V
		-40 to +125°C		-0.5	0.2V _{DD} 0.25	V
V_{1L1}	Input low voltage to EA	0 to +70°C		-0.5	0.2V _{DD} -0.3	٧
		-40 to +85°C		-0.5	0.2V _{DD} -0.35	٧
		-40 to +125°C		-0.5	0.2V _{DD} -0.45	٧
V_{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁶			-0.5	0.3V _{DD}	V
V _{IH}	Input high voltage, except XTAL1, RST,					
	P1.6/SCL, P1.7/SDA	0 to +70°C		0.2V _{DD} +0.9	V _{DD} +0.5	V
		-40 to +85°C		0.2V _{DD} +1.0	V _{DD} +0.5	V
		-40 to +125°C		0.2V _{DD} +1.0	V _{DD} +0.5	V
V_{IH1}	Input high voltage, XTAL1, RST	0 to +70°C		0.7V _{DD}	V _{DD} +0.5	٧
		-40 to +85°C		0.7V _{DD} +0.1	V _{DD} +0.5	٧
		-40 to +125°C		0.7V _{DD} +0.1	V _{DD} +0.5	٧
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁶			0.7V _{DD}	6.0	٧
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		I _{OL} = 1.6mA ^{8, 9}		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN		l _{OL} = 3.2mA ^{8, 9}		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		I _{OL} = 3.0mA		0.4	٧
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN10		I _{OH} = -60μA	2.4		٧
			I _{OH} = -25μ A	0.75V _{DD}		٧
			I _{OH} = -10μA	0.9V _{DD}		V
V_{OH1}	Output high voltage; port 0 in external bus mode		l _{OH} = -800μA	2.4		٧
			Ι _{ΟΗ} = -300μΑ	0.75V _{DD}		V
			I _{OH} = -80μ A	0.9V _{DD}		
I _{IL}	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C	V _{IN} = 0.45V		-50	
	,	-40 to +85°C			-75	μ Α μ Α
		-40 to +125°C]	_75	μA
		-40 to +125 C			,,,	μ.
lπ	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C	See note 7		-650	
		-40 to +85°C			-750	μA μA
		-40 to +125°C			-750	μA
I _{L1}	Input leakage current, port 0, EA		0.45V < V _I < V _{DD}		±10	μA
l _{L2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V _I < 6.0V 0V < V _{DD} < 6.0V		±10	μ Α μ Α

80C652/83C652


DC ELECTRICAL CHARACTERISTICS (CONTINUED)

			TEST	LIMITS		
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
I _{DD}	Power supply current:		See note 1			
	Active mode @ 16MHz ^{2, 11}		V _{DD} =6.0V	ł	26.5	mA
	Active mode @ 24MHz ^{2, 11}		V _{DD} =5.5V		33.8	mA
	Idle mode @ 16MHz ^{3, 11}				6	mA
	ldle mode @ 24MHz ^{3, 11}	į į			7	mA
	Power down mode ^{4, 5}	1			50	μA
	Power down mode ^{4, 5}	-40 to +125°C			100	μΑ
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
C _{IO}	Pin capacitance		Freq.=1MHz		10	pF

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- See Figures 9 through 11 for IDD test conditions.
- The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_i = 5$ ns; $V_{IL} = \dot{V}_{SS} + 0.5V$; $\dot{V}_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = P1.6 = P1.7 = V_{DD}$. See Figure 9.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_t = t_t = 5$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} 0.5V$; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{DD} ; EA = RST = V_{SS} . See Figure 10.
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = VDD; EA = RST = V_{SS}. See Figure 11.
- $2V \le V_{PD} \le V_{DD} max$
- The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 0.3V_{DD} will be recognized as a logic 0 while an input voltage above 0.7VDD will be recognized as a logic 1.
- Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 8. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 9. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} = 10mA per port pin; Maximum In the second state of the
- address bits are stabilizing.
- 11. IDDMAX for other frequencies can be derived from Figure 1, where FREQ is the external oscillator frequency in MHz. IDDMAX is given in mA.

80C652/83C652



80C652/83C652

AC ELECTRICAL CHARACTERISTICS^{1, 2} (16 MHz type)

			16MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	16	MHz
t LHLL	2	ALE pulse width	85		2t _{CLCL} -40		ns
tavll	2	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	2	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
L LPL	2	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	2	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
tрхіх	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memor	ry	•		•			
t _{RLRH}	3, 4	RD pulse width	275		6t _{CLCL} -100		ns
twLwH	3, 4	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	3, 4	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	3, 4	Data hold after RD	0		0		ns
t _{RHDZ}	3, 4	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	3, 4	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tovwx	3, 4	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	3, 4	Data setup time before WR	288		7t _{CLCL} -150		ns
twHQX	3, 4	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	3, 4	RD low to address float		0		0	ns
twhlh	3, 4	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regist	ler						
t _{XLXL}	5	Serial port clock cycle time ³	0.75		12t _{CLCL}		μѕ
tovxH	5	Output data setup to clock rising edge ³	492		10t _{CLCL} -133		ns
t _{XHQX}	5	Output data hold after clock rising edge ³	80		2t _{CLCL} -117		ns
t _{XHDX}	5	Input data hold after clock rising edge ³	0	1	0		ns
t _{XHDV}	5	Clock rising edge to input data valid ³		492		10t _{CLCL} -133	ns
External Clo	ock					OLOL P	
t _{CHCX}	6	High time ³	20		20	tclcl-tclcx	ns
tclcx	6	Low time ³	20	 	20	t _{CLCL} - t _{CHCX}	ns
tolch	6	Rise time ³	-	20		20	ns
OLUM		Fall time ³		20			

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

80C652/83C652

AC ELECTRICAL CHARACTERISTICS^{1, 2} (24 MHz type)

			24MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	24	MHz
t _{LHLL}	2	ALE pulse width	43		2t _{CLCL} -40		ns
t _{avll}	2	Address valid to ALE low	17		t _{CLCL} -25		ns
t _{LLAX}	2	Address hold after ALE low	17		t _{CLCL} -25		ns
t _{LLIV}	2	ALE low to valid instruction in		102		4t _{CLCL} -65	ns
t _{LLPL}	2	ALE low to PSEN low	17		t _{CLCL} -25		ns
t PLPH	2	PSEN pulse width	80		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		65		3t _{CLCL} -60	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		17		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		128		5t _{CLCL} -80	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memor	ry	•					
t _{RLRH}	3, 4	RD pulse width	150		6t _{CLCL} -100		ns
t _{WLWH}	3, 4	WR pulse width	150		6t _{CLCL} -100		ns
t _{RLDV}	3, 4	RD low to valid data in		118		5t _{CLCL} -90	ns
t _{RHDX}	3, 4	Data hold after RD	0	1	0		ns
t _{RHDZ}	3, 4	Data float after RD		55		2t _{CLCL} -28	ns
t _{LLDV}	3, 4	ALE low to valid data in		180		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		210		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	75	175	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	92		4t _{CLCL} -75		ns
tovwx	3, 4	Data valid to WR transition	12	1	t _{CLCL} -30		ns
t _{DW}	3, 4	Data setup time before WR	162		7t _{CLCL} -130		ns
twhax	3, 4	Data hold after WR	17	1	t _{CLCL} -25		ns
t _{RLAZ}	3, 4	RD low to address float		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	17	67	t _{CLCL} -25	t _{CLCL} +25	ns
Shift Regist	ter						L
t _{XLXL}	5	Serial port clock cycle time ³	0.5	I	12t _{CLCL}		μѕ
tovxH	5	Output data setup to clock rising edge ³	283		10t _{CLCL} -133		ns
t _{XHQX}	5	Output data hold after clock rising edge ³	23	1	2t _{CLCL} -60		ns
t _{XHDX}	5	Input data hold after clock rising edge ³	0	t	0		ns
t _{XHDV}	5	Clock rising edge to input data valid ³	 	283		10t _{CLCL} -133	ns
External Clo				<u> </u>		I OLOL TE	L
tcHCX	6	High time ³	17	1	17	tclcl-tclcx	ns
tclcx	6	Low time ³	17	 	17	tolor - tohox	ns
t _{CLCH}	6	Rise time ³	<u> </u>	5	ļ	5	ns
-OLUM	<u> </u>	Fall time ³		5		5	ļ

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

80C652/83C652


AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	OUTPUT
SCL TIMI	NG CHARACTERISTICS		
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0µs¹
t _{LOW}	SCL LOW time	≥ 16 t _{CLCL}	> 4.7µs¹
t _{HIGH}	SCL HIGH time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{RC}	SCL rise time	≤ 1μs	_2
t _{FC}	SCL fall time	≤ 0.3μs	< 0.3μs ³
SDA TIMI	NG CHARACTERISTICS		
t _{SU} ; DAT1	Data set-up time	≥ 250ns	> 20 t _{CLCL} - t _{RD}
t _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs¹
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}
t _{HD} ; DAT	Data hold time	≥ 0ns	> 8 t _{CLCL} - t _{FC}
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7µs ¹
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{BUF}	Bus free time	≥ 14 t _{CLCL}	> 4.7μs ¹
t _{RD}	SDA rise time	≤ 1μs	_2
t _{FD}	SDA fall time	≤ 0.3μs	< 0.3μs ³

NOTES

- 1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
- 2. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1µs.
- Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.
- t_{CLCL} = 1/f_{OSC} = one oscillator clock period at pin XTAL1. For 63ns (42ns) < t_{CLCL} < 285ns (16MHz (24MHz) > f_{OSC} > 3.5MHz) the SI01 interface meets the I²C-bus specification for bit-rates up to 100 kbit/s.

TIMING SIO1 (I2C) INTERFACE



80C652/83C652

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input data H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data R - RD signal t - Time

V - Valid W - WR signal


X - No longer a valid logic level


Z - Float

Examples: t_{AVLL} = Time for address valid


to ALE low.


 t_{LLPL} = Time for ALE low to PSEN low.






80C652/83C652





80C652/83C652






NOTE:

AC INPUTS DURING TESTING ARE DRIVEN AT VDD-0.5 FOR A LOGIC '1' AND 0.45V FOR A LOGIC '0'. TIMING MEASUREMENTS ARE MADE AT VIH MIN FOR A LOGIC '1' AND VIL MAX FOR A LOGIC '0'.

Figure 7. AC Testing Input/Output





NOTE:


NOTE: FOR TIMING PURPOSES, A PORT IS NO LONGER FLOATING WHEN A 100MV CHANGE FROM LOAD VOLTAGE OCCURS, AND BEGINS TO FLOAT WHEN A 100MV CHANGE FROM THE LOADED V_{OH}/V_{OL} LEVEL OCCURS. $|O_H/V_{OL}| \ge \pm 20$ mA.

Figure 8. Float Waveform

80C652/83C652







NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not
exceed the I_{OL1} specification.



Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

87C652

DESCRIPTION

The 87C652 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C652 has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C652 contains a non-volatile 8k × 8 EPROM, a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I²C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C652 can be expanded using standard TTL compatible memories and logic.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 0.75µs and 40% in 1.5µs. Multiply and divide instructions require 3µs.





FEATURES

- 80C51 central processing unit
- 8k x 8 EPROM expandable externally to 64k bytes (EPROM is not expandable)
- 256 x 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
- Idle mode
- Power-down mode
- · Five package styles
- Extended temperature range
- OTP package available
- Three speed ranges
 - 16MHz
 - 20MHz


PIN CONFIGURATION







LOGIC SYMBOL



87C652

ORDER INFORMATION

	PHILIPS RT ORDER NUMBER PART MARKING	ł	PHILIPS NORTH AMERICA PART ORDER NUMBER		TEMPERATURE RANGE (°C)	FREQ
ROMIess	ROM	Drawing Number	ROMless	ROM	AND PACKAGE 40 0 to +70 Plastic Dual In-line Package	
P80C652FBP	P83C652FBP/xxx	SOT129	S80C652-4N40	S83C652-4N40	0 to +70, Plastic Dual In-line Package	16
P80C652FBA	P83C652FBA/xxx	SOT187	S80C652-4A44	S83C652-4A44	0 to +70, Plastic Leaded Chip Carrier	16
P80C652FBB	P83C652FBB/xxx	SOT311	S80C652-4B44	S83C652-4B44	0 to +70, Plastic Quad Flat Pack	16
P80C652FFP	P83C652FFP/xxx	SOT129	S80C652-5N40	S83C652-5N40	-40 to +85, Plastic Dual In-line Package	16
P80C652FFA	P83C652FFA/xxx	SOT187	S80C652-5A44	S83C652-5A44	-40 to +85, Plastic Leaded Chip Carrier	16
P80C652FFB	P83C652FFB/xxx	SOT311	S80C652-5B44	S83C652-5B44	-40 to +85, Plastic Quad Flat Pack	16
P80C652FHP	P83C652FHP/xxx	SOT129	S80C652-6N40	S83C652-6N40	-40 to +125, Plastic Dual In-line Package	16
P80C652FHA	P83C652FHA/xxx	SOT187	S80C652-6A44	S83C652-6A44	-40 to +125, Plastic Leaded Chip Carrier	16
P80C652FHB	P83C652FHB/xxx	SOT311	S80C652-6B44	S83C652-6B44	-40 to +125, Plastic Quad Flat Pack	16
P80C652IBP	P83C652IBP/xxx	SOT129	S80C652-AN40	S83C652-AN40	0 to +70, Plastic Dual In-line Package	24
P80C652IBA	P83C652IBA/xxx	SOT187	S80C652-AA44	S83C652-AA44	0 to +70, Plastic Leaded Chip Carrier	24
P80C652IBB	P83C652IBB/xxx	SOT311	S80C652-AB44	S83C652-AB44	0 to +70, Plastic Quad Flat Pack	24
P80C652IFP	P83C652IFP/xxx	SOT129	S80C652-BN40	S83C652-BN40	-40 to +85, Plastic Dual In-line Package	24
P80C652IFA	P83C652IFA/xxx	SOT187	S80C652-BA44	S83C652-BA44	-40 to +85, Plastic Leaded Chip Carrier	24
P80C652IFB	P83C652IFB/xxx	SOT311	S80C652-BB44	S83C652-BB44	–40 to +85, Plastic Quad Flat Pack	24


- 80C652 and 83C652 frequency range is 1.2MHz–16MHz or 1.2 to 24MHz.
 87C652 frequency range is 3.5MHz–16MHz or 3.5MHz–20MHz.
 The 87C652 EPROM is not expandable.
 xxx denotes the ROM code number.

87C652

		TEMPERATURE RANGE (°C)	FREQ
EPROM	Drawing Number	AND PACKAGE	MHz
S87C652-4N40	0415C	0 to +70, Plastic Dual In-line Package	16
S87C652-4F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
S87C652-4A44	0403G	0 to +70, Plastic Leaded Chip Carrier	16
S87C652-4K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C652-4B44	1118D	0 to +70, Plastic Quad Flat Pack	16
S87C652-5N40	0415C	-40 to +85, Plastic Dual In-line Package	16
S87C652-5F40	0590B	-40 to +85, Ceramic Dual In-line Package w/Window	16
S87C652-5A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	16
S87C652-5K44	1472A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
S87C652-5B44	1118D	-40 to +85, Plastic Quad Flat Pack	16
			ļ
S87C652-7N40	0415C	0 to +70, Plastic Dual In-line Package	20
S87C652-7F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
S87C652-7A44	0403G	0 to +70, Plastic Leaded Chip Carrier	20
S87C652-7K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
S87C652-8N40	0415C	-40 to +85, Plastic Dual In-line Package	20
S87C652-8F40	0590B	-40 to +85, Ceramic Dual In-line Package w/Window	20
S87C652-8A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	20
S87C652-8K44	1472A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	20
	<u> </u>		

87C652

CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



37

38

39

40

41

42

43

44

P0.6/AD6

P0.5/AD5

P0.4/AD4

P0.3/AD3

P0.2/AD2

P0.1/AD1

P0.0/AD0

Vcc

P3.3/INT1

P3.4/T0

P3.5/T1

P3.6/WR

P3.7/RD

XTAL2

XTAL1

Vss

15

16

18


19

20

21


22

PLASTIC QUAD FLAT PACK PIN FUNCTIONS



87C652

BLOCK DIAGRAM



87C652

PIN DESCRIPTION

		PIN NO.			
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	ı	Ground: 0V reference.
Vcc	40	44	38	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the ode bytes during program verification in the 87C652. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2–9	40–44, 1–3	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:
P1.6	7	8	2	1/0	SCL: I ² C-bus serial port clock line.
P1.7	8	9	3	1/0	SDA: I ² C-bus serial port data line.
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
l	11	13	7	0	TxD (P3.1): Serial output port
	12 13	14 15	8	1	INTO (P3.2): External interrupt INTT (P3.3): External interrupt
	14	16	10	li	To (P3.4): Timer 0 external input
	15	17	11	ı	T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	l	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .
ALE/PROG	30	33	27	I/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 87C652 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	1	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 1FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
XTAL1	19	21	15	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than $V_{CC} + 0.5V$ or $V_{SS} - 0.5V$, respectively.

87C652

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page NO TAG.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the

RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

IDLE MODE

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Serial Control Register (S1CON) - See Table 2

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

			BIT FRE	QUENCY (kHz) AT fosc		
CR2	CR1	CR0	6MHz	12MHz	16MHz	20MHz	f _{OSC} DIVIDED BY
0	0	0	23	47	62.5	78	256
0	0	1	27	54	71	89	224
0	1	0	31.25	62.5	83.3	104 ¹	192
0	1	1	37	75	100	125 ¹	160
1	0	0	6.25	12.5	17	21	960
1	0	1	50	100	133 ¹	166 ¹	120
1	1	0	100	200 ¹	267 ¹	334 ¹	60
1	1	1	> 0.25 < 62.5 0 to 255	> 0.5 < 62.5 0 to 254	> 0.65 < 55.6 0 to 253	> 0.81 < 69.4 0 to 253	96 × (256 – (reload value Timer 1)) (Reload value range: 0 – 254 in mode 2)

NOTES:

January 7, 1993 949

^{1.} These frequencies exceed the upper limit of 100kHz of the I^2 C-bus specification and cannot be used in an I^2 C-bus application.

87C652

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} to V _{SS}	-0.5 to + 13	V
Voltage on any other pin to V _{SS}	-0.5 to + 6.5	V
Input, output current on any single pin	±5	mA
Input, output current on any two pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

DEVICE SPECIFICATIONS

		SUPPLY VOLTAGE (V)		UENCY Hz)	TEMPERATURE
TYPE	MIN.	MAX.	MIN.	MAX.	(°C)
S87C652-4	4.5	5.5	3.5	16	0 to +70
S87C652-5	4.5	5.5	3.5	16	-40 to +85
S87C652-7	4.5	5.5	3.5	20	0 to +70
S87C652-8	4.5	5.5	3.5	20	-40 to +85

87C652

DC ELECTRICAL CHARACTERISTICS V_{SS} = 0V

			TEST	LIM	ITS	
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0°C to +70°C -40°C to +85°C		-0.5 -0.5	0.2V _{CC} - 0.1 0.2V _{CC} - 0.15	V V
V _{IL1}	Input low voltage to EA	0°C to +70°C -40°C to +85°C		-0.5 -0.5	0.2V _{CC} - 0.3 0.2V _{CC} - 0.35	>>
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁶			-0.5	1.5	٧
VIH	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0°C to +70°C -40°C to +85°C		0.2V _{CC} + 0.9 0.2V _{CC} + 1.0	V _{CC} + 0.5 V _{CC} + 0.5	V
V _{IH1}	Input high voltage, XTAL1, RST	0°C to +70°C -40°C to +85°C		0.7V _{CC} 0.7V _{CC} + 0.1	V _{CC} + 0.5 V _{CC} + 0.5	V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁶			3.0	6.0	٧
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		I _{OL} = 1.6mA ⁸		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN		I _{OL} = 3.2mA ⁸		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		I _{OL} = 3.0mA		0.4	V
V _{OH}	Output high voltage, ports 1, 2, 3	0°C to +70°C -40°C to +85°C	l _{OH} = -60μA l _{OH} = -25μA	2.4 0.75V _{CC}		>
V _{OH1}	Output high voltage, Port 0 in external bus mode, ALE, PSEN, RST ⁹	0°C to +70°C -40°C to +85°C	l _{OH} = -400μA l _{OH} = -150μA	2.4 0.75V _{CC}		V V
I _{IL}	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to +70°C -40°C to +85°C	V _{IN} = 0.45V		-50 -75	μ Α μ Α
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0°C to +70°C -40°C to +85°C	See Note 7		-650 -750	μA μA
I _{L1}	Input leakage current, port 0		0.45 < V _i < V _{CC}		±10	μА
l _{L2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V _i < 6.0V 0V < V _{CC} < 6.0V		±10	μ Α μ Α
Icc	Power supply current: Active mode @ 16MHz² Idle mode @ 16MHz³ Power down mode 4.5 Power down mode 4.5	0°C to +70°C -40°C to +125°C	See Note 1 V _{CC} = 6.0V		25 6 50 135	mA mA μA
R _{RST}	Internal reset pull-down resistor	-40 0 10 + 123 0		50	150	μA kΩ
C _{IO}	Pin Capacitance		Freq. = 1MHz		10	pF

951

NOTES: See next page.

January 7, 1993

87C652

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- See Figures 20 through 23 for I_{CC} test conditions.
- 2. The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_f = t_f = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{CC} -0.5V; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = V_{CC}; f_{CLK} = 16MHz. See Figure 20.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_r = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{CC} -0.5V; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{CC}; EA = RST = V_{SS}; f_{CLK} = 16MHz. See Figure 21.
 The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{CC}; EA = RST = V_{SS}.
- See Figure 23.
- 5. $2V \le V_{PD} \le V_{CC} max$.
- The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I2C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.
- 7. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 8. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. Io. can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the address bits are stabilizing.

87C652

AC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C, or T_{amb} = -40°C to +85°C, V_{SS} = 0V^{1, 2}

			16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	12	Oscillator frequency			3.5	16	MHz
t _{LHLL}	12	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	12	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	12	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	12	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	12	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	12	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	12	PSEN low to valid instruction in	1	83		3t _{CLCL} -105	ns
t _{PXIX}	12	Input instruction hold after PSEN	0		0		ns
фxiz	12	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	12	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	12	PSEN low to address float	1	10		10	ns
Data Memo	ory						
t _{AVLL}	13, 14	Address valid to ALE low	28	1	t _{CLCL} -35		ns
trleh	13, 14	RD pulse width	275		6t _{CLCL} -100		ns
tww	13, 14	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	13, 14	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	13, 14	Data hold after RD	0		0		ns
t _{RHDZ}	13, 14	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	13, 14	ALE low to valid data in		350		8t _{CLCL} -150	ns
tavdv	13, 14	Address to valid data in		398		9t _{CLCL} -165	ns
tLLWL	13, 14	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	13, 14	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tavwx	13, 14	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	13, 14	Data setup time before WR	288		7t _{CLCL} -150		ns
twHax	13, 14	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	13, 14	RD low to address float		0		0	ns
twhLH	13, 14	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regis	ter					1	
txlxl	15	Serial port clock cycle time4	0.75	I	12t _{CLCL}		μs
tavxH	15	Output data setup to clock rising edge ⁴	492		10t _{CLCL} -133		ns
t _{XHQX}	15	Output data hold after clock rising edge ⁴	8		2t _{CLCL} -117		ns
txHDX	15	Input data hold after clock rising edge ⁴	0		0		ns
t _{XHDV}	15	Clock rising edge to input data valid ⁴		498	†	10t _{CLCL} -133	ns
External C	lock	*		-			
t _{CHCX}	16	High time⁴	20	T	20	t _{CLCL} -t _{LOW}	ns
tclcx	16	Low time ⁴	20		20	tclcl - thigh	ns
t _{CLCH}	16	Rise time ⁴	1	20		20	ns
t _{CHCL}	16	Fall time ⁴	T	20	1	20	ns

87C652

AC ELECTRICAL CHARACTERISTICS (Continued) $T_{amb}=0\,^{\circ}\text{C}$ to +70 $^{\circ}\text{C}$, or $T_{amb}=-40\,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$, $V_{SS}=0V^{1,~2}$

			20MHz	CLOCK	VARIABL	E CLOCK	1
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	12	Oscillator frequency			3.5	20	MHz
t _{LHLL}	12	ALE pulse width	60	1	2t _{CLCL} -40		ns
tavll	12	Address valid to ALE low	25		t _{CLCL} -25		ns
t _{LLAX}	12	Address hold after ALE low	25		t _{CLCL} -25		ns
t _{LLIV}	12	ALE low to valid instruction in		135		4t _{CLCL} -65	ns
t _{LLPL}	12	ALE low to PSEN low	25		t _{CLCL} -25		ns
t _{PLPH}	12	PSEN pulse width	105		3t _{CLCL} -45		ns
t _{PLIV}	12	PSEN low to valid instruction in		90		3t _{CLCL} -60	ns
t _{PXIX}	12	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	12	Input instruction float after PSEN		25		t _{CLCL} -25	ns
t _{AVIV}	12	Address to valid instruction in	1	170		5t _{CLCL} -80	ns
t _{PLAZ}	12	PSEN low to address float		10		10	ns
Data Memo	ory			<u> </u>		·	
t _{AVLL}	13, 14	Address valid to ALE low	25		t _{CLCL} -25		ns
t _{RLRH}	13, 14	RD pulse width	200		6t _{CLCL} -100		ns
twwh	13, 14	WR pulse width	200		6t _{CLCL} -100		ns
t _{RLDV}	13, 14	RD low to valid data in		160		5t _{CLCL} -90	ns
t _{RHDX}	13, 14	Data hold after RD	0		0		ns
t _{RHDZ}	13, 14	Data float after RD		72		2t _{CLCL} -28	ns
t _{LLDV}	13, 14	ALE low to valid data in		250		8t _{CLCL} -150	ns
t _{AVDV}	13, 14	Address to valid data in		285		9t _{CLCL} -165	ns
t _{LLWL}	13, 14	ALE low to RD or WR low	100	200	3t _{CLCL} -50	3t _{CLCL} +50	ns
tavwl	13, 14	Address valid to WR low or RD low	125		4t _{CLCL} -75		ns
tavwx	13, 14	Data valid to WR transition	20		t _{CLCL} -30		ns
t _{DW}	13, 14	Data setup time before WR	220		7t _{CLCL} -130		ns
twhax	13, 14	Data hold after WR	25		t _{CLCL} -25		ns
t _{RLAZ}	13, 14	RD low to address float		0		0	ns
t _{WHLH}	13, 14	RD or WR high to ALE high	25	75	t _{CLCL} -25	t _{CLCL} +25	ns
Shift Regis	ter						
t _{XLXL}	15	Serial port clock cycle time ⁴	0.6		12t _{CLCL}		μs
tavxH	15	Output data setup to clock rising edge ⁴	367		10t _{CLCL} -133		ns
t _{XHQX}	15	Output data hold after clock rising edge ⁴	40		2t _{CLCL} -60		ns
t _{XHDX}	15	Input data hold after clock rising edge ⁴	0		0		ns
t _{XHDV}	15	Clock rising edge to input data valid ⁴		367		10t _{CLCL} -133	ns
External C	lock			1	1		
t _{CHCX}	16	High time ⁴	17		17	t _{CLCL} _t _{LOW}	ns
tclcx	16	Low time ⁴	17		17	tolol - thigh	ns
t _{CLCH}	16	Rise time ⁴	1	20		20	ns
		Fall time ⁴	 	20	+		

87C652

AC ELECTRICAL CHARACTERISTICS (Continued)

 $T_{amb} = 0$ °C to +70°C, or $T_{amb} = -40$ °C to +85°C, $V_{SS} = 0V^{1,2}$

SYMBOL	PARAMETER	INPUT	ОИТРИТ
I ² C Interfac	ce		
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0μs ⁴
t _{LOW}	SCL low time	≥ 16 t _{CLCL}	> 4.7μs ⁴
t _{HIGH}	SCL high time	≥ 14 t _{CLCL}	> 4.0μs ⁴
t _{RC}	SCL rise time	≤ 1μs	_5
t _{FC}	SCL fall time	≤ 0.3μs	< 0.3μs ⁶
t _{SU} ; DAT1	Data set-up time	≥ 250ns	> 20 t _{CLCL} - t _{RD}
t _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs ⁴
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}
t _{HD} ; DAT	Data hold time	≥ Ons	> 8 t _{CLCL} - t _{FC}
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL} ⁴	> 4.7μs ⁴
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL} ⁴	> 4.0µs ⁴
t _{BUF}	Bus free time	≥ 14 t _{CLCL} ⁴	> 4.7μs ⁴
t _{RD}	SDA rise time	≤ 1μs ⁷	_5
t _{FD}	SDA fall time	≤ 300ns ⁷	< 0.3μs ⁶

- Parameters are valid over operating temperature range and voltage range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

- 4. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
- 5. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1 µs.
- 6. Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.
- 7. t_{CLCL} = 1/f_{OSC} = one oscillator clock period at pin XTAL1. For 63ns < t_{CLCL} < 285ns (16MHz > f_{OSC} > 3.5MHz) the I²C interface meets the I²C-bus specification for bit-rates up to 100 kbit/s.

87C652

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

R - RD signal t - Time V - Valid W - WR signal X - No longer a valid logic level Z - Float

Q - Output data

A - Address C - Clock D - Input data H - Logic level high


 $\textbf{Examples:} \ \ t_{AVLL} = Time \ for \ address \ valid$ to ALE low. t_{LLPL} = Time for ALE low to PSEN low.

L - Logic level low, or ALE


P - PSEN


I - Instruction (program memory contents)


t_{LHLL} ALE t_{PLPH} TAVLL t_{LLPL} PSEN t_{PXIZ} t_{PXIX} INSTR IN A0--A7 PORT 0 A0-A7 t_{AVIV} PORT 2 A8--A15 A8-A15 Figure 12. External Program Memory Read Cycle



87C652










957


87C652










87C652









NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not exceed the I_{OL1} specification.

87C652

EPROM CHARACTERISTICS

The 87C652 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C652 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C652 manufactured by Philips Components.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 24 and 25. Figure 26 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 24. Note that the 87C652 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 24. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 25.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the "Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 26. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port of for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 5H indicates manufactured by Philips

(031H) = 99H indicates 87C652

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

Table 3. EPROM Programming Modes

	•	_						
MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V_{PP}	1	1	0	0


NOTES:


- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. $V_{CC} = 5V \pm 10\%$ during programming and verification.
- ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a
 minimum of 10μs.


January 7, 1993

[™]Trademark phrase of Intel Corporation.

87C652








87C652

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (see Figure 27)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	٧
Ірр	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
^t DVGL	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t ∈нsн	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
^t SHGL	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
^t GLGH	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

83C654

DESCRIPTION

The P83C654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83C654 has the same instruction set as the 80C51. Two versions of the derivative exist:

83C654 — 16k bytes mask programmable ROM

87C654 — EPROM version (described in a separate data sheet)

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 83C654 contains a non-volatile 16k×8 read-only program memory, a volatile 256×8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I²C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC654 can be expanded using standard TTL compatible memories and logic.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16(24)MHz crystal, 58% of the instructions are executed in 0.75(0.5)µs and 40% in 1.5(1)µs. Multiply and divide instructions require 3(2)µs.





FEATURES

- 80C51 central processing unit
- 16k × 8 ROM expandable externally to 64k bytes
- 256 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
 - Idle mode
 - Power-down mode
- ROM code protection
- Extended frequency range: 1.2 to 24 MHz
- Three operating ambient temperature ranges:
 - 0 to +70°C
- -40 to +85°C
- -40 to +125°C


PIN CONFIGURATIONS







LOGIC SYMBOL



83C654

ORDERING INFORMATION

ORDE	PS PART R NUMBER MARKING		TH AMERICA ER NUMBER		TEMPERATURE RANGE °C	
ROMiess ¹	ROM	ROMless ¹	ROM	Drawing Number	AND PACKAGE	FREQ MHz ^{2,3}
P80C652FBP	P83C654FBP/xxx	S80C652-4N40	S83C654-4N40	SOT129	0 to +70, Plastic Dual In-line Package	16
					0 to +70, Ceramic Dual In-line Package w/Window	16
P80C652FBA	P83C654FBA/xxx	S80C652-4A44	S83C654-4A44	SOT187	0 to +70, Plastic Leaded Chip Carrier	16
P80C652FBB	P83C654FBB/xxx	S80C652-4B44	S83C654-4B44	SOT311	0 to +70, Plastic Quad Flat Pack	16
P80C652FFP	P83C654FFP/xxx	S80C652-5N40	S83C654-5N40	SOT129	-40 to +85, Plastic Dual In-line Package	16
P80C652FFA	P83C654FFA/xxx	S80C652-5A44	S83C654-5A44	SOT187	-40 to +85, Plastic Leaded Chip Carrier	16
P80C652FFB	P83C654FFB/xxx	S80C652-5B44	S83C654-5B44	SOT311	-40 to +85, PlasticQuad Flat Pack	16
P80C652FHP	P83C654FHP/xxx	S80C652-6N40	S83C654-6N40	SOT129	-40 to +125, Plastic Dual In-line Package	16
P80C652FHA	P83C654FHA/xxx	S80C652-6A44	S83C654-6A44	SOT187	-40 to +125, Plastic Leaded Chip Carrier	16
P80C652FHB	P83C654FHB/xxx	S80C652-6B44	S83C654-6B44	SOT311	-40 to +125, PlasticQuad Flat Pack	16
P80C652IBP	P83C654IBP/xxx	S80C652-AN40	S83C654-AN40	SOT129	0 to +70, Plastic Dual In-line Package	24
P80C652IBA	P83C654IBA/xxx	S80C652-AA44	S83C654-AA44	SOT187	0 to +70, Plastic Leaded Chip Carrier	24
P80C652IBB	P83C654IBB/xxx	S80C652-AB44	S83C654-AB44	SOT311	0 to +70, Plastic Quad Flat Pack	24
P80C652IFP	P83C654IFP/xxx	S80C652-BN40	S83C654-BN40	SOT129	-40 to +85, Plastic Dual In-line Package	24
P80C652IFA	P83C654IFA/xxx	S80C652-BA44	S83C654-BA44	SOT187	–40 to +85, Plastic Leaded Chip Carrier	24
P80C652IFB	P83C654IFB/xxx	S80C652-BB44	S83C654-BB44	SOT311	–40 to +85, Plastic Quad Flat Pack	24

NOTES:


- For full specification, see the 80C652/83C652 data sheet.
 83C654 frequency range is 1.2MHz 16MHz or 1.2MHz 24MHz.
 For specification of the EPROM version, see the 87C654 data sheet.
 xxx denotes the ROM code number.

83C654


		TEMPERATURE	
		RANGE °C	
EPROM ³	Drawing Number	AND PACKAGE	FREQ MHz ^{2,3}
S87C654-4N40	0415C	0 to +70, Plastic Dual In-line Package	16
S87C654-4F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
S87C654-4A44	0403G	0 to +70, Plastic Leaded Chip Carrier	16
S87C654-4K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C654-4B44	1118D	0 to +70, PlasticQuad Flat Pack	16
S87C654-5N40	0415C	-40 to +85, Plastic Dual In-line Package	16
S87C654-5F40	0590B	-40 to +85, Ceramic Dual In-line Package w/Window	16
S87C654-5A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	16
S87C654-5K44	1472A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
S87C654-5B44	1118D	-40 to +85, Plastic Quad Flat Pack	16
S87C654-7N40	0415C	0 to +70, Plastic Dual In-line Package	20
S87C654-7F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
S87C654-7A44	0403G	0 to +70, Plastic Leaded Chip Carrier	20
S87C654-7K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
S87C654-8N40	0415C	-40 to +85, Plastic Dual In-line Package	20
S87C654-8F40	0590B	-40 to +85, Ceramic Dual In-line Package w/Window	20
S87C654-8A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	20
			ļ
		Save Save Save Save Save Save Save Save	
	L		

83C654

PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS




NOTES TO QFP ONLY:

Due to EMC improvements, all V_{SS} pins (6, 16, 28, 39) must be connected to V_{SS} on the 80C652/83C654.

83C654

BLOCK DIAGRAM



83C654

PIN DESCRIPTIONS

MNEMONIC DIP Vss 20 VDD 40 P0.0-0.7 39-32 P1.0-P1.7 1-8 P1.6 7 P1.7 8 P2.0-P2.7 21-28 P3.0-P3.7 10-17 10 11 12 13 14 15 16 17 RST 9	2- 9 8 9	QFP 6, 16, 28, 39 38 37–30 40–44, 1–3 2 3 18–25 5, 7–13	TYPE	NAME AND FUNCTION
V _{DD} 40 P0.0-0.7 39-32 P1.0-P1.7 1-8 P1.6 7 P1.7 8 P2.0-P2.7 21-28 P3.0-P3.7 10-17	44 43–36 2–9 8 9 24–31	28, 39 38 37–30 40–44, 1–3 2 3 18–25	1 1/0	connected. Power Supply: This is the power supply voltage for normal, idle, and power-down operation. Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Alternate functions include: SCL: 2C-bus serial port data line. Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port
P1.0-P1.7	8 9 24-31 11, 13-19 11 13	37–30 40–44, 1–3 2 3 18–25	1/0 1/0 1/0 1/0 1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Alternate functions include: SCL: ²C-bus serial port clock line. SDA: ²C-bus serial port data line. Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port
P1.0-P1.7 1-8 P1.6 7 P1.7 8 P2.0-P2.7 21-28 P3.0-P3.7 10-17 10 11 12 13 14 15 16 17	2-9 8 9 24-31 11, 13-19	40–44, 1–3 2 3 18–25	1/0 1/0 1/0 1/0	float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Alternate functions include: SCL: ²C-bus serial port clock line. SDA: ²C-bus serial port data line. Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port
P1.6 7 P1.7 8 P2.0-P2.7 21-28 P3.0-P3.7 10-17	8 9 24–31 11, 13–19	1-3 2 3 18-25 5, 7-13	1/0 1/0 1/0	which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Alternate functions include: SCL: PC-bus serial port clock line. SDA: PC-bus serial port data line. Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port
P1.7 8 P2.0-P2.7 21-28 P3.0-P3.7 10-17 10 11 12 13 14 15 16 17	9 24–31 11, 13–19 11 13	3 18–25 5, 7–13	1/O 1/O	SDA: I ² C-bus serial port data line. Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port
P2.0-P2.7 21-28 P3.0-P3.7 10-17 10 11 12 13 14 15 16 17	11, 13–19	18–25 5, 7–13	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1 s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port
P3.0-P3.7 10-17 10 11 12 13 14 15 16 17	11, 13–19 11 13	5, 7–13	I/O	written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port
10 11 12 13 14 15 16 17	13–19 11 13	7–13 5	I	written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below: RxD (P3.0): Serial input port
11 12 13 14 15 16	13			RxD (P3.0): Serial input port
12 13 14 15 16 17		7		To D (Do 4) Contains and
13 14 15 16 17	14		0	TxD (P3.1): Serial output port
14 15 16 17		8	- 1	INTO (P3.2): External interrupt
15 16 17	15	9	1	INT1 (P3.3): External interrupt
16 17	16	10	1	T0 (P3.4): Timer 0 external input
17	17	11 12	0	T1 (P3.5): Timer 1 external input
	19	13	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
1	10	4	-	Reset: A high on this pint of two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} .
ALE 30	33	27	1/0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency. Note that one ALE pulse is skipped during each access to external data memory.
PSEN 29	32	26	0	Program Store Enable: Read strobe to external program memory via Port 0 and Port 2. It is activated twice each machine cycle during fetches from the external program memory. When executing out of external program memory two activations of PSEN are skipped during each access to external data memory. PSEN is not activated (remains HIGH) during no fetches from external program memory. PSEN can sink/source 8 LSTTL inputs and can drive CMOS inputs without external pull–ups.
EA 31	35	29	1	External Access: If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 16384. If during a RESET, EA is held a TTL LOW level, the CPU executes out of external program memory. EA is not allowed to float.
XTAL1 19	21	15	i	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2 18			0	Crystal 2: Output from the inverting oscillator amplifier.

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{DD} + 0.5V or V_{SS} - 0.5V, respectively.

83C654

ROM CODE PROTECTION (83C654)

The 83C654 has an additional security feature. ROM code protection may be selected by setting a mask-programmable security bit (i.e., user dependent). This feature may be requested during ROM code submission. When selected, the ROM code is protected and cannot be read out at any time by any test mode or by any instruction in the external program memory space.

The MOVC instructions are the only instructions that have access to program code in the internal or external program memory. The EA input is latched during RESET and is "don't care" after RESET (also if the security bit is not set). This implementation prevents reading internal program code by switching from external program memory to internal program memory during a MOVC instruction or any other instruction that uses immediate data.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 924.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Serial Control Register (S1CON) - See Table 2

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

			BIT FRE	BIT FREQUENCY (kHz) AT fosc			
CR2	CR1	CR0	6MHz	12MHz	16MHz	24MHz	f _{osc} divided by
0	0	0	23	47	62.5	94	256
0	0	1	27	54	71	107 ¹	224
0	1	0	31.25	62.5	83.3	125 ¹	192
0	1	1	37	75	100	150 ¹	160
1 1	0	0	6.25	12.5	17	25	960
] 1	0	1	50	100	133 ¹	200 ¹	120
1] 1	0	100	200¹	267¹	400 ¹	60
1	1	1	0.24 < 62.5 0 to 255	0.49 < 62.5 0 to 254	0.65 < 55.6 0 to 253	0.98 < 50.0 0 to 251	96 × (256 – (reload value Timer 1)) reload value range Timer 1 (in mode 2)

NOTES:

These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.

83C654

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to + 6.5	V
Input, output current on any single pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All
 voltages are with respect to V_{SS} unless otherwise noted.

DEVICE SPECIFICATIONS

		SUPPLY VOLTAGE (V)		UENCY Hz)	TEMPERATURE RANGE
TYPE	MIN.	MAX.	MIN.	MAX.	(°C)
P83C654FBx	4.0	6.0	1.2	16	0 to +70
P83C654FFx	4.0	6.0	1.2	16	-40 to +85
P83C654FHx	4.5	5.5	1.2	16	-40 to +125
P83C654IBx	4.5	5.5	1.2	24	0 to +70
P83C654IFx	4.5	5.5	1.2	24	-40 to +85

83C654

DC ELECTRICAL CHARACTERISTICS V_{SS} = 0V

			TEST	LIN	IITS	
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input low voltage,					
	except EA, P1.6/SCL, P1.7/SDA	0 to +70°C		-0.5	0.2V _{DD} -0.1	V
		-40 to +85°C		-0.5	0.2V _{DD} -0.15	V
		-40 to +125°C		-0.5	0.2V _{DD} -0.25	V
V_{IL1}	Input low voltage to EA	0 to +70°C		-0.5	0.2V _{DD} -0.3	٧
		-40 to +85°C		-0.5	0.2V _{DD} -0.35	٧
		-40 to +125°C		-0.5	0.2V _{DD} -0.45	٧
V_{iL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁶			-0.5	0.3V _{DD}	V
V _{IH}	Input high voltage, except XTAL1, RST,					
	P1.6/SCL, P1.7/SDA	0 to +70°C		0.2V _{DD} +0.9	V _{DD} +0.5	V V
		-40 to +85°C		0.2V _{DD} +1.0 0.2V _{DD} +1.0	V _{DD} +0.5	V
		-40 to +125°C			V _{DD} +0.5	
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C		0.7V _{DD}	V _{DD} +0.5	٧
		-40 to +85°C		0.7V _{DD} +0.1	V _{DD} +0.5	٧
		-40 to +125°C		0.7V _{DD} +0.1	V _{DD} +0.5	V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁶			0.7V _{DD}	6.0	V
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		I _{OL} = 1.6mA ^{8, 9}		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN		I _{OL} = 3.2mA ^{8, 9}		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		I _{OL} = 3.0mA		0.4	٧
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN10		I _{OH} = -60μA	2.4		٧
			$I_{OH} = -25\mu A$	0.75V _{DD}		٧
			I _{OH} = -10μA	0.9V _{DD}		V
V _{OH1}	Output high voltage; port 0 in external bus mode		l _{OH} = -800μA	2.4		٧
			I _{OH} =300μ Α I _{OH} =80μ Α	0.75V _{DD} 0.9V _{DD}		V
1.	Logical Cinquit current parts 1 2 2		10Н = -00ДА	0.3VDD		<u> </u>
l _{IL}	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C	$V_{IN} = 0.45V$	1	–50	μА
	1	-40 to +85°C			-75	μA
		-40 to +125°C			-75	μ A
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3,					
=	except P1.6/SCL, P1.7/SDA	0 to +70°C	See note 7		-650	μА
		-40 to +85°C			-750	μΑ
		-40 to +125°C			-750	μΑ
l _{L1}	Input leakage current, port 0, EA		0.45V < V _I < V _{DD}		±10	μΑ
l _{L2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V ₁ < 6.0V 0V < V _{DD} < 6.0V		±10	μ Α μ Α

83C654

DC ELECTRICAL CHARACTERISTICS (CONTINUED)


			TEST	LIA	LIMITS	
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
I _{DD}	Power supply current: Active mode @ 16MHz ^{2, 11}		See note 1 V _{DD} =6.0V		28.0	mA
	Active mode @ 24MHz ^{2, 11} Idle mode @ 16MHz ^{3, 11} Idle mode @ 24MHz ^{3, 11} Power down mode ^{4, 5}		V _{DD} =5.5V		35.0 6 7 50	mA mA mA μA
	Power down mode ^{4, 5}	-40 to +125°C			100	μΑ
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
C _{IO}	Pin capacitance		Freq.=1MHz		10	ρF

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- 1. See Figures 9 through 11 for IDD test conditions.
- The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} 0.5V$; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = V_{DD} . See Figure 9.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{DD} ; $\overline{EA} = RST = V_{SS}$. See Figure 10.
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = VDD; EA = RST = V_{SS}. See Figure 11.
- 5. $2V \le V_{PD} \le V_{DD} max$.
- 6. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I2C specification, so an input voltage below 0.3V_{DD} will be recognized as a logic 0 while an input voltage above 0.7VDD will be recognized as a logic 1.
- 7. Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 8. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Voi s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 9. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} = 10mA per port pin; Maximum I_{OL} = 26mA total for Port 0; Maximum I_{OL} = 15mA total for Ports 1, 2, and 3; Maximum I_{OL} = 71mA total for all output pins. If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

 10. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{DD} specification when the
- address bits are stabilizing.
- 11. IDDMAX for other frequencies can be derived from Figure 1, where FREQ is the external oscillator frequency in MHz. IDDMAX is given in mA.

83C654



83C654

AC ELECTRICAL CHARACTERISTICS^{1, 2} (16 MHz type)

			16MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	16	MHz
t _{LHLL}	2	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	2	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	2	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	2	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	2	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memo	ry						
t _{RLRH}	3, 4	RD pulse width	275	T T	6t _{CLCL} -100		ns
twlwh	3, 4	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	3, 4	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	3, 4	Data hold after RD	0		0		ns
t _{RHDZ}	3, 4	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	3, 4	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tavwx	3, 4	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	3, 4	Data setup time before WR	288		7t _{CLCL} -150		ns
twhax	3, 4	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	3, 4	RD low to address float		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regist	ter						
t _{XLXL}	5	Serial port clock cycle time ³	0.75		12t _{CLCL}		μѕ
t _{QVXH}	5	Output data setup to clock rising edge ³	492		10t _{CLCL} -133		ns
t _{XHQX}	5	Output data hold after clock rising edge ³	80		2t _{CLCL} -117		ns
t _{XHDX}	5	Input data hold after clock rising edge ³	0		0		ns
t _{XHDV}	5	Clock rising edge to input data valid ³		492		10t _{CLCL} -133	ns
External Cic	ock			*			
tchcx	6	High time ³	20		20	tclcl - tclcx	ns
tclcx	6	Low time ³	20		20	tclcl-tchcx	ns
t _{СССН}	6	Rise time ³		20		20	ns
tchcl	6	Fall time ³		20		20	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

83C654

AC ELECTRICAL CHARACTERISTICS^{1, 2} (24 MHz type)

1.2 24 N				24MHz	CLOCK	VARIABL	E CLOCK	
No.	SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
KWILL 2 Address valid to ALE low 17 \$\lorestyle=\text{CLC}-25\$ \$\lorestyle=\text{LLX}\$ \$\lorestyle=\text{LLX}\$ 2 Address hold after ALE low 17 \$\lorestyle=\text{CLC}-25\$ \$\lorestyle=\text{LLX}\$ \$\lorestyle=\text{LLX}\$ 2 ALE low to valid instruction in 17 \$\lorestyle=\text{LCL}-25\$ \$\lorestyle=\text{LLCL}-65\$ \$\lorestyle=\text{LLCL}-25\$ \$\lorestyle=L	1/t _{CLCL}	2	Oscillator frequency			1.2	24	MHz
Valual 2 Address valid to ALE low 17 tot.cl-25 Image: Control of the control o	t _{LHLL}	2	ALE pulse width	43		2t _{CLCL} -40		ns
k_LIV 2 ALE low to valid instruction in 102 4 k_CLC_65 4 k_LP_L 2 ALE low to PSEN low 17 clcc_25 4 4 k_LP_L 2 ALE low to PSEN low 17 clcc_25 4		2	Address valid to ALE low	17		t _{CLCL} -25		ns
k_LPL 2 ALE low to PSEN low 17 tc_Lc_25 Inc_LPL tp_LPH 2 PSEN pulse width 80 3t_c_L_45 Inc_LPL tp_LW 2 PSEN pulse width 80 3t_c_L_45 Inc_LPL tp_LX 2 PSEN low to valid instruction in 65 0 0 tpxxx 2 Input instruction hold after PSEN 17 0 0 0 tpxxx 2 Input instruction in old after PSEN 17 0	t _{LLAX}	2	Address hold after ALE low	17		t _{CLCL} -25		ns
Table 2 PSEN pulse width 80 3tc.c. 45 1 1 1 1 1 1 1 1 1	t _{LLIV}	2	ALE low to valid instruction in		102		4t _{CLCL} -65	ns
PSEN low to valid instruction in 65 3cc.c60 1cxxx 2 Input instruction hold after PSEN 0 0 0 1cc.c25 1cxxx 2 Input instruction float after PSEN 17 cc.c25 1cxxx 2 Input instruction float after PSEN 17 cc.c25 1cxxx 2 Input instruction float after PSEN 17 cc.c25 1cxxx 2 PSEN low to address float 10 10 10 10 10 10 10 1	t _{LLPL}	2	ALE low to PSEN low	17	ļ	t _{CLCL} -25		ns
texix 2 Input instruction hold after PSEN 0 0 1 texiz 2 Input instruction float after PSEN 17 total circl—25 1 taviv 2 Address to valid instruction in 128 5total—80 1 texiz 2 PSEN low to address float 10 10 10 Data Memory Use Memory	t _{PLPH}	2	PSEN pulse width	80		3t _{CLCL} -45		ns
texix 2 Input instruction hold after PSEN 0 0 0 1 tpxiz 2 Input instruction float after PSEN 17 tclcl-25 1 tww 2 Address to valid instruction in 128 5clcl-80 1 tpl.AZ 2 PSEN low to address float 10 10 10 tpl.AZ 2 PSEN low to address float 10 0 10 tpl.AZ 2 PSEN low to address float 10 0 10 Data Memory Use Institute of the Memory tpl.DX 3,4 MRD pulse width 150 6tcl.cl-100 10 tpl.DX 3,4 RD low to valid data in 118 5tcl.cl-90 1 tpl.DX 3,4 Data float after RID 0 0 0 2 tpl.DX 3,4 Data float after RID 0 0 0 3 2 2 1 1 180 2 2 1 1 1 <td>tPLIV</td> <td>2</td> <td>PSEN low to valid instruction in</td> <td></td> <td>65</td> <td></td> <td>3t_{CLCL}-60</td> <td>ns</td>	t PLIV	2	PSEN low to valid instruction in		65		3t _{CLCL} -60	ns
TANIV 2 Address to valid instruction in 128 5tc.ct.=80 10 10 10 10 10 10 10	t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
tann 2 Address to valid instruction in tepta. 128 5t_CLC_80 10 tal_AZ 2 PSEN low to address float 10 10 10 Data Memory URLERH 3, 4 RID pulse width 150 6t_CLC_100 11 twith 3, 4 RID pulse width 150 6t_CLC_100 11 twith 3, 4 PID bow to valid data in 118 5t_CLC_100 11 tal_DX 3, 4 Data hold after RID 0 0 0 0 tal_DX 3, 4 Data float after RID 55 2t_CLC_28 1 t_LDV 3, 4 Data float after RID 55 2t_CLC_28 1 t_LDV 3, 4 ALE low to valid data in 180 8t_CLC_150 9t_CLC_165 t_LDV 3, 4 ALE low to RD or WR low 75 175 3t_CLC_50 3t_CLC_150 t_LWM 3, 4 Address valid to WR transition 12 t_CLC_30 1 t_DVWX	t _{PXIZ}	2	Input instruction float after PSEN		17		t _{CLCL} -25	ns
Data Memory tRLRH 3, 4 RD pulse width 150 6tc.ct100 1 tw.WH 3, 4 WR pulse width 150 6tc.ct100 1 tRLDV 3, 4 RD low to valid data in 118 5tc.ct90 1 tRHDX 3, 4 Data float after RD 0 0 0 2tc.ct28 1 tLDV 3, 4 ALE low to valid data in 180 8tc.ct150 1 1 180 8tc.ct150 1 <td></td> <td>2</td> <td>Address to valid instruction in</td> <td></td> <td>128</td> <td></td> <td>5t_{CLCL}-80</td> <td>ns</td>		2	Address to valid instruction in		128		5t _{CLCL} -80	ns
tRLRH 3,4 RD pulse width 150 6tclcl_100 tm/mH 3,4 WR pulse width 150 6tclcl_100 tRLDV 3,4 RD low to valid data in 118 5tclcl_90 tRHDX 3,4 Data hold after RD 0 0 tRHDX 3,4 Data float after RD 55 2tclcl_228 tLDV 3,4 ALE low to valid data in 180 8tclcl_150 tAVDV 3,4 Address to valid data in 210 9tclcl_165 tLWM 3,4 ALE low to RD or WR low 75 175 3tclcl_50 3tclcl_150 tAVML 3,4 Address valid to WR low or RD low 75 175 3tclcl_150 3tclcl_150 tavmL 3,4 Address valid to WR low or RD low 92 4tclc_175 4tclc_175 town 3,4 Data valid to WR transition 12 tclc_1-30 12 tbW 3,4 Data valid to WR transition 12 tclc_1-30 12 tbW 3,4 Data	t _{PLAZ}	2	PSEN low to address float		10		10	ns
tm.WH 3, 4 WR pulse width 150 6tc.ct100 tr.DV 3, 4 RD low to valid data in 118 5tc.ct90 tr.DX 3, 4 Data hold after RD 0 0 tr.DX 3, 4 Data float after RD 55 2tc.ct28 tr.DX 3, 4 ALE low to valid data in 180 8tc.ct150 tavDV 3, 4 Address to valid data in 210 9tc.ct65 tavDV 3, 4 ALE low to RD or WR low 75 175 3tc.ct50 3tc.ct.+50 tavWL 3, 4 Address valid to WR low or RD low 92 4tc.ct75 4tc.ct75 tovwx 3, 4 Data valid to WR transition 12 tc.ct30 12 tow 3, 4 Data setup time before WR 162 7tc.ct130 12 twADX 3, 4 Data hold after WR 17 67 tc.ct25 12 tr.LAZ 3, 4 RD low to address float 0 0 0 0 twLL	Data Memo	ry						
tw_WH 3, 4 WR pulse width 150 6tclct-100 tRLDV 3, 4 RD low to valid data in 118 5tclct-90 tRHDX 3, 4 Data hold after RD 0 0 tRHDZ 3, 4 Data float after RD 55 2tclct-28 tLDV 3, 4 ALE low to valid data in 180 8tclct-150 tAVDV 3, 4 Address to valid data in 210 9tclct-165 tLWL 3, 4 ALE low to RD or WR low 75 175 3tclct-50 3tclct+50 tAVWL 3, 4 Address valid to WR low or RD low 92 4tclct-75 4tclct-75 towwx 3, 4 Data valid to WR transition 12 tclct-30 1tclct-30 tow 3, 4 Data setup time before WR 162 7tclct-130 1tclct-25 twALX 3, 4 Data hold after WR 17 67 tclct-25 tclct-25 tRLAZ 3, 4 RD or WR high to ALE high 17 67 tclct-25 tclct-125	t _{RLRH}	3, 4	RD pulse width	150	T	6t _{CLCL} -100		ns
trand 3, 4 RD low to valid data in 118 5t _{CLCL} -90 trand 3, 4 Data hold after RD 0 0 trand 3, 4 Data float after RD 55 2t _{CLCL} -28 trand 3, 4 ALE low to valid data in 180 8t _{CLCL} -150 trand 3, 4 Address to valid data in 210 9t _{CLCL} -165 trand 3, 4 ALE low to RD or WR low 75 175 3t _{CLCL} -50 3t _{CLCL} +50 trand 3, 4 Address valid to WR low or RD low 92 4t _{CLCL} -75 4t _{CLCL} -75 towwx 3, 4 Data valid to WR transition 12 t _{CLCL} -30 1t _{CLCL} -30 tow 3, 4 Data setup time before WR 162 7t _{CLCL} -130 1t _{CLCL} -130 twn 3, 4 Data hold after WR 17 t _{CLCL} -25 t _{CLCL} -25 trand 3, 4 RD low to address float 0 0 0 twn 3, 4 RD low to address float 0 0 0 t		3, 4	WR pulse width	150				ns
tribin 3, 4 Data hold after RID 0 0 0 tribin 3, 4 Data float after RID 55 2tclcl-28 2tclcl-28 tribin 3, 4 ALE low to valid data in 180 8tclcl-150 180 180clcl-150		3, 4	RD low to valid data in		118		5t _{CLCL} -90	ns
trindz 3, 4 Data float after RD 55 2t _{CLCL} -28 t_LDV 3, 4 ALE low to valid data in 180 8t _{CLCL} -150 t_LDV 3, 4 Address to valid data in 210 9t _{CLCL} -165 t_LWL 3, 4 Address to valid to WR low 75 175 3t _{CLCL} -50 3t _{CLCL} +50 t_AWL 3, 4 Address valid to WR low or RD low 92 4t _{CLCL} -75 4t _{CLCL} -75 t_OWX 3, 4 Data valid to WR transition 12 t _{CLCL} -30 12 t_OW 3, 4 Data setup time before WR 162 7t _{CLCL} -130 162 t_RLAZ 3, 4 Data hold after WR 17 t _{CLCL} -25 17 t_RLAZ 3, 4 RD low to address float 0 0 0 t_WHAL 3, 4 RD low to address float 17 67 t _{CLCL} -25 t _{CLCL} +25 Shift Register t_LXL 5 Serial port clock cycle time ³ 0.5 12t _{CLCL} t_OVXH 5 Outpu		3, 4	Data hold after RD	0		0		ns
t_LDV 3, 4 ALE low to valid data in 180 8t_CLC150 t_AVDV 3, 4 Address to valid data in 210 9t_CLC165 t_LWL 3, 4 ALE low to RD or WR low 75 175 3t_CLC50 3t_CLC_+50 t_LWL 3, 4 Address valid to WR low or RD low 92 4t_CLC75 4t_CLC75 t_OWX 3, 4 Data valid to WR transition 12 t_CLC30 12 t_OWX 3, 4 Data setup time before WR 162 7t_CLC130 12 t_WHOX 3, 4 Data hold after WR 17 t_CLC25 12 t_RLAZ 3, 4 RD low to address float 0 0 0 t_WHLH 3, 4 RD or WR high to ALE high 17 67 t_CLC25 t_CLC_+25 Shift Register t_XLXL 5 Serial port clock cycle time ³ 0.5 12t_CLC_ t_VXLXL 5 Output data setup to clock rising edge ³ 283 10t_CLC133 t_XHOX 5 Input data hold after clo		3, 4	Data float after RD		55		2t _{CLCL} -28	ns
t _{LLWL} 3, 4 ALE low to RD or WR low 75 175 3t _{CLCL} -50 3t _{CLCL} +50 t _{AVWL} 3, 4 Address valid to WR low or RD low 92 4t _{CLCL} -75 4t _{CLCL} -75 towx 3, 4 Data valid to WR transition 12 t _{CLCL} -30 12 tow 3, 4 Data setup time before WR 162 7t _{CLCL} -130 12 twHQX 3, 4 Data hold after WR 17 t _{CLCL} -25 12 t _{RLAZ} 3, 4 RD low to address float 0 0 0 t _{WHLH} 3, 4 RD or WR high to ALE high 17 67 t _{CLCL} -25 t _{CLCL} +25 Shift Register t _{XLXL} 5 Serial port clock cycle time ³ 0.5 12t _{CLCL} toVXH 5 Output data setup to clock rising edge ³ 283 10t _{CLCL} -133 t _{XHOX} 5 Input data hold after clock rising edge ³ 23 2t _{CLCL} -60 t _{XHOX} 5 Input data hold after clock rising edge ³ 283 10t _{CLCL} -133		3, 4	ALE low to valid data in		180		8t _{CLCL} -150	ns
tavwl. 3, 4 Address valid to WR low or RD low 92 4t _{CLCL} -75 tovwx 3, 4 Data valid to WR transition 12 t _{CLCL} -30 tow 3, 4 Data setup time before WR 162 7t _{CLCL} -130 twHox 3, 4 Data hold after WR 17 t _{CLCL} -25 tRLAZ 3, 4 RD low to address float 0 0 twHLH 3, 4 RD or WR high to ALE high 17 67 t _{CLCL} -25 t _{CLCL} +25 Shift Register txLXL 5 Serial port clock cycle time ³ 0.5 12t _{CLCL} 12t _{CLCL} tovxH 5 Output data setup to clock rising edge ³ 283 10t _{CLCL} -133 12t _{CLCL} -60 txHOX 5 Input data hold after clock rising edge ³ 23 2t _{CLCL} -60 12t _{CLCL} -60 txHDX 5 Clock rising edge to input data valid ³ 283 10t _{CLCL} -133 External Clock tcHCX 6 High time ³ 17 17 17 t _{CLCL} -t _{CLCX} <td>t_{AVDV}</td> <td>3, 4</td> <td>Address to valid data in</td> <td></td> <td>210</td> <td></td> <td>9t_{CLCL}-165</td> <td>ns</td>	t _{AVDV}	3, 4	Address to valid data in		210		9t _{CLCL} -165	ns
tavwl. 3, 4 Address valid to WR low or RD low 92 4t _{CLCL} -75 towx 3, 4 Data valid to WR transition 12 t _{CLCL} -30 tow 3, 4 Data setup time before WR 162 7t _{CLCL} -130 twHOX 3, 4 Data hold after WR 17 t _{CLCL} -25 tRLAZ 3, 4 RD low to address float 0 0 twHLH 3, 4 RD or WR high to ALE high 17 67 t _{CLCL} -25 t _{CLCL} +25 Shift Register txLXL 5 Serial port clock cycle time ³ 0.5 12t _{CLCL} 12t _{CLCL} tovxH 5 Output data setup to clock rising edge ³ 283 10t _{CLCL} -133 1t _{CLCL} -133 txHOX 5 Input data hold after clock rising edge ³ 0 0 0 txHDV 5 Clock rising edge to input data valid ³ 283 10t _{CLCL} -133 External Clock tcHCX 6 High time ³ 17 17 t _{CLCL} -t _{CLCX}	tLLWL	3, 4	ALE low to RD or WR low	75	175	3t _{CLCL} -50	3t _{CLCL} +50	ns
town 3, 4 Data valid to WR transition 12 tclcl-30 tow 3, 4 Data setup time before WR 162 7tclcl-130 twHox 3, 4 Data hold after WR 17 tclcl-25 tRLAZ 3, 4 RD low to address float 0 0 twHLH 3, 4 RD or WR high to ALE high 17 67 tclcl-25 tclcl+25 Shift Register txLXL 5 Serial port clock cycle time³ 0.5 12tclcL 12tclcL tovxH 5 Output data setup to clock rising edge³ 283 10tclcl-133 12tclcL-60 txHDX 5 Input data hold after clock rising edge³ 0 0 0 txHDX 5 Input data hold after clock rising edge³ 0 0 0 txHDX 5 Clock rising edge to input data valid³ 283 10tclcl-133 External Clock High time³ 17 17 tclcl -tclcx		3, 4	Address valid to WR low or RD low	92	T			ns
tow 3, 4 Data setup time before WR 162 7t _{CLCL} -130 twHOX 3, 4 Data hold after WR 17 t _{CLCL} -25 tRLAZ 3, 4 RD low to address float 0 0 twHLH 3, 4 RD or WR high to ALE high 17 67 t _{CLCL} -25 t _{CLCL} +25 Shift Register txLXL 5 Serial port clock cycle time³ 0.5 12t _{CLCL} tovXH 5 Output data setup to clock rising edge³ 283 10t _{CLCL} -133 txHOX 5 Output data hold after clock rising edge³ 23 2t _{CLCL} -60 txHDX 5 Input data hold after clock rising edge³ 0 0 txHDV 5 Clock rising edge to input data valid³ 283 10t _{CLCL} -133 External Clock tcHCX 6 High time³ 17 17 t _{CLCL} -t _{CLCX}	tovwx	3, 4	Data valid to WR transition	12				ns
trill a 3, 4 RD low to address float 0 0 0 twHLH 3, 4 RD or WR high to ALE high 17 67 tclcl-25 tclcl+25 Shift Register txLxL 5 Serial port clock cycle time³ 0.5 12tclcl		3, 4	Data setup time before WR	162				ns
trill a 3, 4 RD low to address float 0 0 0 twHLH 3, 4 RD or WR high to ALE high 17 67 tclcl-25 tclcl+25 Shift Register txLxL 5 Serial port clock cycle time³ 0.5 12tclcl	twhox	3, 4	Data hold after WR	17		t _{CLCL} -25		ns
twHLH 3, 4 RD or WR high to ALE high 17 67 t _{CLCL} -25 t _{CLCL} +25 Shift Register txLxL 5 Serial port clock cycle time³ 0.5 12t _{CLCL} 12t _{CLCL} 12t _{CLCL} 12t _{CLCL} 12t _{CLCL} -133 12t _{CLCL} -133		3, 4	RD low to address float		0		0	ns
Shift Register txLXL 5 Serial port clock cycle time ³ 0.5 12t _{CLCL} toVXH 5 Output data setup to clock rising edge ³ 283 10t _{CLCL} -133 txHQX 5 Output data hold after clock rising edge ³ 23 2t _{CLCL} -60 txHDX 5 Input data hold after clock rising edge ³ 0 0 txHDV 5 Clock rising edge to input data valid ³ 283 10t _{CLCL} -133 External Clock tcHCX 6 High time ³ 17 17 t _{CLCL} -t _{CLCX}		3, 4	RD or WR high to ALE high	17	67	t _{CLCL} -25	t _{CLCL} +25	ns
toVXH 5 Output data setup to clock rising edge³ 283 10tc_LC_1=133 1 t_{XHQX} 5 Output data hold after clock rising edge³ 23 2t_{CLCL}=60 1 t_{XHDX} 5 Input data hold after clock rising edge³ 0 0 0 1 t_{XHDV} 5 Clock rising edge to input data valid³ 283 10tc_LC_1=133 1 External Clock 1 High time³ 17 17 t_{CLCL}=140 1 17 17 t_{CLCL}=140 1 17 17 17 17 17 17 17 17 17 17 17 17 1	Shift Regis	ter						
toVXH 5 Output data setup to clock rising edge ³ 283 10t _{CLCL} -133 t _{XHOX} 5 Output data hold after clock rising edge ³ 23 2t _{CLCL} -60 t _{XHOX} 5 Input data hold after clock rising edge ³ 0 0 10t _{CLCL} -133 t _{XHOX} 5 Clock rising edge to input data valid ³ 283 10t _{CLCL} -133 External Clock t _{CHCX} 6 High time ³ 17 17 t _{CLCL} -t _{CLCX}	t _{XLXL}	5	Serial port clock cycle time ³	0.5		12t _{CLCL}		μs
txHOX 5 Output data hold after clock rising edge³ 23 2t _{CLCL} =60 txHDX 5 Input data hold after clock rising edge³ 0 0 txHDV 5 Clock rising edge to input data valid³ 283 10t _{CLCL} =133 External Clock tcHCX 6 High time³ 17 17 tcLcL = tcLcx		5	Output data setup to clock rising edge ³	283	1			ns
txHDX 5 Input data hold after clock rising edge³ 0 0 txHDV 5 Clock rising edge to input data valid³ 283 10t _{CLCL} -133 External Clock tcHCX 6 High time³ 17 17 tcLCL - tcLCX		5	<u> </u>	23				ns
txHDV 5 Clock rising edge to input data valid³ 283 10t _{CLCL} -133 External Clock tcHCX 6 High time³ 17 17 tcLcL - tcLcx		5	Input data hold after clock rising edge ³	0				ns
External Clock tcHCX 6 High time ³ 17 17 tcLCL - tcLCX		_			283		10t _{Cl Cl} -133	ns
orion ococ ocon		ock	<u> </u>	1				
	tchcx	6	High time ³	17		17	tclcl-tclcx	ns
		6				17	1	ns
		 	<u> </u>		5			ns
		6	Fall time ³		5		5	ns

975

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

83C654


AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	ОИТРИТ
SCL TIMII	NG CHARACTERISTICS		
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0µs¹
t _{LOW}	SCL LOW time	≥ 16 t _{CLCL}	> 4.7µs¹
tHIGH	SCL HIGH time	≥ 14 t _{CLCL}	> 4.0µs¹
t _{RC}	SCL rise time	≤ 1μs	_2
t _{FC}	SCL fall time	≤ 0.3μs	< 0.3μs ³
SDA TIMI	NG CHARACTERISTICS		
t _{SU} ; DAT1	Data set-up time	≥ 250ns	> 20 t _{CLCL} - t _{RD}
t _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs¹
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}
t _{HD} ; DAT	Data hold time	≥ Ons	> 8 t _{CLCL} - t _{FC}
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7µs ¹
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{BUF}	Bus free time	≥ 14 t _{CLCL}	> 4.7µs¹
t _{RD}	SDA rise time	≤ 1μs	_2
t _{FD}	SDA fall time	≤ 0.3μs	< 0.3μs ³

NOTES:

- At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
 Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1μs.
 Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.
- t_{CLCL} = 1/f_{OSC} = one oscillator clock period at pin XTAL1. For 63ns (42ns) < t_{CLCL} < 285ns (16MHz (24MHz) > f_{OSC} > 3.5MHz) the Sl01 interface meets the l²C-bus specification for bit-rates up to 100 kbit/s.

TIMING SIO1 (I2C) INTERFACE



83C654

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always "t" (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

 ${\sf A-Address}$

C - Clock

D - Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data
R - RD signal
t - Time
V - Valid


W - WR signal
X - No longer a valid logic level


Z - Float

Examples: t_{AVLL} = Time for address valid


to ALE low.


 t_{LLPL} = Time for ALE low to \overline{PSEN} low.






83C654





83C654






Figure 7. AC Testing Input/Output







Figure 8. Float Waveform

83C654







NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not
exceed the I_{OL1} specification.



Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

87C654

DESCRIPTION

The 87C654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C654 has the same instruction set as the 80C51. Two versions of the derivative exist:

83C654 - 16k bytes mask programmable ROM

87C654 - EPROM version

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 87C654 contains a non-volatile $16k \times 8$ EPROM, a volatile 256×8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I2C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 87C654 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 0.75 µs and 40% in 1.5 µs. Multiply and divide instructions require 3µs.




FEATURES


- 80C51 central processing unit
- 16k x 8 EPROM expandable externally to
- 256 × 8 RAM, expandable externally to
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
 - Idle mode
- Power-down mode
- Five package styles
- Extended temperature range
- Three speed ranges
- 20MHz


- 64k bytes
- 64k bytes


- OTP package available
- 16MHz



PIN CONFIGURATIONS







87C654

ORDERING INFORMATION

ORDE	PS PART R NUMBER MARKING	PHILIPS NOR PART ORDE			TEMPERATURE RANGE ℃	
ROMIess	ROM	ROMless	ROM	Drawing Number	AND PACKAGE	FREC MHz
P80C652FBP	P83C654FBP/xxx	S80C652-4N40	S83C654-4N40	SOT129	0 to +70, Plastic Dual In-line Package	16
					0 to +70, Ceramic Dual In-line Package w/Window	16
P80C652FBA	P83C654FBA/xxx	S80C652-4A44	S83C654-4A44	SOT187	0 to +70, Plastic Leaded Chip Carrier	16
P80C652FBB	P83C654FBB/xxx	S80C652-4B44	S83C654-4B44	SOT311	0 to +70, Plastic Quad Flat Pack	16
P80C652FFP	P83C654FFP/xxx	S80C652-5N40	S83C654-5N40	SOT129	-40 to +85, Plastic Dual In-line Package	16
P80C652FFA	P83C654FFA/xxx	S80C652-5A44	S83C654-5A44	SOT187	-40 to +85, Plastic Leaded Chip Carrier	16
P80C652FFB	P83C654FFB/xxx	S80C652-5B44	S83C654-5B44	SOT311	-40 to +85, Plastic Quad Flat Pack	16
P80C652FHP	P83C654FHP/xxx	S80C652-6N40	S83C654-6N40	SOT129	-40 to +125, Plastic Dual In-line Package	16
P80C652FHA	P83C654FHA/xxx	S80C652-6A44	S83C654-6A44	SOT187	-40 to +125, Plastic Leaded Chip Carrier	16
P80C652FHB	P83C654FHB/xxx	S80C652-6B44	S83C654-6B44	SOT311	-40 to +125, Plastic Quad Flat Pack	16
						
Don On Folia	Deces UDD/	0000050 11:15		007.0-		
P80C652IBP	P83C654IBP/xxx	S80C652-AN40	S83C654-AN40	SOT129	0 to +70, Plastic Dual In-line Package	24
P80C652IBA	P83C654IBA/xxx	S80C652-AA44	S83C654-AA44	SOT187	0 to +70, Plastic Leaded Chip Carrier	24
P80C652IBB	P83C654IBB/xxx	S80C652-AB44	S83C654-AB44	SOT311	0 to +70, Plastic Quad Flat Pack	24
P80C652IFP	P83C654IFP/xxx	S80C652-BN40	S83C654-BN40	SOT129	-40 to +85, Plastic Dual In-line Package	24
P80C652IFA P80C652IFB	P83C654IFA/xxx P83C654IFB/xxx	S80C652-BA44 S80C652-BB44	S83C654-BA44 S83C654-BB44	SOT187 SOT311	-40 to +85, Plastic Leaded Chip Carrier -40 to +85, Plastic Quad Flat Pack	24

NOTES:

- For full specification, see the 87C652 data sheet.
 87C654 frequency range is 3.5MHz 16MHz or 3.5MHz 24MHz.
 xxx denotes the ROM code number.


87C654

r			1
		TEMPERATURE RANGE °C	
EPROM	Drawing Number	AND PACKAGE	FREQ MHz
S87C654-4N40	0415C	0 to +70, Plastic Dual In-line Package	16
S87C654-4F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
S87C654-4A44	0403G	0 to +70, Plastic Leaded Chip Carrier	16
S87C654-4K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C654-4B44	1118D	0 to +70, Plastic Quad Flat Pack	16
S87C654-5N40	0415C	-40 to +85, Plastic Dual In-line Package	16
S87C654-5F40	0590B	–40 to +85, Ceramic Dual In-line Package w/Window	16
S87C654-5A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	16
S87C654-5K44	1472A	–40 to +85, Ceramic Leaded Chip Carrier w/Window	16
S87C654-5B44	1118D	–40 to +85, Plastic Quad Flat Pack	16
S87C654-7N40	0415C	0 to +70, Plastic Dual In-line Package	20
S87C654-7F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
S87C654-7A44	0403G	0 to +70, Plastic Leaded Chip Carrier	20
S87C654-7K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
			<u></u>
S87C654-8N40	0415C	-40 to +85, Plastic Dual In-line Package	20
S87C654-8F40	0590B	–40 to +85, Ceramic Dual In-line Package w/Window	20
S87C654-8A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	20
			ļ
			ļ
			ļ
			ļ
			<u></u>


983

87C654

CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS




PLASTIC QUAD FLAT PACK PIN FUNCTIONS



87C654

BLOCK DIAGRAM



87C654

PIN DESCRIPTIONS

	PIN NUMBER				
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	1	Ground: 0V reference.
V _{CC}	40	44	38	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C654. External pull-ups are required during program verification.
P1.0-P1.7	1-8	2–9	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:
P1.6 P1.7	7 8	8 9	2 3	I/O I/O	SCL: I ² C-bus serial port clock line. SDA: I ² C-bus serial port data line.
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during tetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11 12	13 14	7 8	0	TxD (P3.1): Serial output port INTO (P3.2): External interrupt
İ	13	15	9	i	INT1 (P3.3): External interrupt
	14	16	10	1	To (P3.4): Timer 0 external input
	15 16	17 18	11 12	6	T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	ı	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .
ALE/PROG	30	33	27	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 87C654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	29	I	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
XTAL1	19	21	15	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5V or V_{SS} – 0.5V, respectively.

87C654

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 924.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few

milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-

down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Serial Control Register (S1CON) - See Table 2

			_						٠
S1CON (D8H)	CR2	ENS1	STA	STO	SI	AA	CR1	CRO	l

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

			BIT FREQUENCY (kHz) AT fosc				
CR2	CR1	CR0	6MHz	12MHz	16MHz	20MHz	f _{OSC} DIVIDED BY
0	0	0	23	47	62.5	78	256
0	0	1	27	54	71	89 ¹	224
0	1	0	31.25	62.5	83.3	104 ¹	192
0	1	1	37	75	100	125 ¹	160
1	0	0	6.25	12.5	17	21	960
1	0	1	50	100	133 ¹	166 ¹	120
1	1	0	100	200 ¹	267 ¹	334 ¹	60
1	1	1	0.25 < 62.5 0 to 255	0.5 < 62.5 0 to 254	0.65 < 55.6 0 to 253	0.81 < 69.4 0 to 253	96 × (256 – (reload value Timer 1)) (Reload value range: 0 – 254 in mode 2)

987

NOTES:

^{1.} These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.

87C654

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} to V _{SS}	-0.5 to + 13	٧
Voltage on any other pin to V _{SS}	-0.5 to + 6.5	٧
Input, output current on any single pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- Characteristics section of this specification is not implied.

 This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima
- conventional precautions be taken to avoid applying greater than the rated maxima.

 3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

DEVICE SPECIFICATIONS

	SUPPLY (TEMPERATURE RANGE	
TYPE	MIN.	MAX.	MIN.	MAX.	(°C)
S87C654-4	4.5	5.5	3.5	16	0 to +70
S87C654-5	4.5	5.5	3.5	16	-40 to +85
S87C654-7	4.5	5.5	3.5	20	0 to +70
S87C654-8	4.5	5.5	3.5	20	-40 to +85

87C654

DC ELECTRICAL CHARACTERISTICS $V_{SS} = 0V$

			TEST	LIN	IITS	l
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C		-0.5 -0.5	0.2V _{CC} -0.1 0.2V _{CC} -0.15	V V
V _{IL1}	Input low voltage to EA	0 to +70°C -40 to +85°C		-0.5 -0.5	0.2V _{CC} -0.3 0.2V _{CC} -0.35	>>
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁶			-0.5	0.3V _{CC}	٧
V _{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C		0.2V _{CC} +0.9 0.2V _{CC} +1.0	V _{CC} +0.5 V _{CC} +0.5	V V
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C -40 to +85°C		0.7V _{CC} 0.7V _{CC} +0.1	V _{CC} +0.5 V _{CC} +0.5	V V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁶			0.7V _{CC}	6.0	٧
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		I _{OL} = 1.6mA ^{8, 9}		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN		I _{OL} = 3.2mA ^{8, 9}		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		I _{OL} = 3.0mA		0.4	٧
V _{OH}	Output high voltage, ports 1, 2, 3	0 to +70°C -40 to +85°C	I _{OH} =60μ A I _{OH} =25μ A	2.4 0.75V _{CC}		V
V _{OH1}	Output high voltage; port 0 in external bus mode, ALE, PSEN, RST ¹⁰	0 to +70°C -40 to +85°C	I _{OH} = -400μA I _{OH} = -150μA	2.4 0.75V _{CC}		V V
I _{IL}	Logical 0 input current, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C	V _{IN} = 0.45V		-50 -75	μ Α μ Α
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C	See note 7		-650 750	μA μA
l _{L1}	Input leakage current, port 0		0.45V < V ₁ < V _{CC}		±10	μА
l _{L2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V ₁ < 6.0V 0V < V _{CC} < 6.0V		±10	μ Α μ Α
lcc	Power supply current: Active mode @ 16MHz ²		See note 1 V _{CC} =6.0V		25	mA
	Idle mode @ 16MHz ³				6	mA
	Power down mode ^{4, 5}	0 to +70°C			50	μA
	Power down mode ^{4, 5}	-40 to +85°C			135	μA
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
CIO	Pin capacitance		Freq.=1MHz		10	pF

NOTES: See Next Page.

87C654

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- See Figures 9 through 11 for I_{CC} test conditions
- The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10$ ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{CC} -0.5V; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = V_{CC}; f_{CLK} = 16MHz. See Figure 9.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_i = t_i = 10$ ns; $V_{iL} = V_{SS} + 0.5V$; $V_{\text{IH}} = V_{\text{CC}} - 0.5V$; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{CC} ; EA = RST = V_{SS} ; f_{CLK} = 16MHz. See Figure 10.
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = VCC; EA = RST = V_{SS}. See Figure 11.
- 5. $2V \le V_{PD} \le V_{CC} max$.
- The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 0.3V_{CC} will be recognized as a logic 0 while an input voltage above 0.7V_{CC} will be recognized as a logic 1.
- Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- Under steady state (non-transient) conditions, IoL must be externally limited as follows: Maximum IoL = 10mA per port pin; Maximum I_{OL} = 26mA total for Port 0; Maximum I_{OL} = 15mA total for Ports 1, 2, and 3; Maximum I_{OL} = 71mA total for all output pins. If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

 10. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the
- address bits are stabilizing.

87C654

AC ELECTRICAL CHARACTERISTICS^{1, 2}

and the second s			16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			3.5	16	MHz
t _L HLL	2	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	2	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	2	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t LLPL	2	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	2	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
Фхіх	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memo	ry						
t _{AVLL}	3, 4	Address valid to ALE low	28		t _{CLCL} -35		ns
t _{RLRH}	3, 4	RD pulse width	275	1	6t _{CLCL} -100		ns
t _{WLWH}	3, 4	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	3, 4	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	3, 4	Data hold after RD	0		0		ns
t _{RHDZ}	3, 4	Data float after RD		55		2t _{CLCL} -70	ns
t LLDV	3, 4	ALE low to valid data in		350		8t _{CLCL} 150	ns
t _{AVDV}	3, 4	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
tavwl	3, 4	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tavwx	3, 4	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	3, 4	Data setup time before WR	288		7t _{CLCL} -150		ns
twhax	3, 4	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	3, 4	RD low to address float		0		0	ns
t _{WHLH}	3, 4	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regist	ter			•	•	•	<u> </u>
t _{XLXL}	5	Serial port clock cycle time ³	0.75	1	12t _{CLCL}		μs
t _{QVXH}	5	Output data setup to clock rising edge ³	492		10t _{CLCL} -133		ns
t _{XHQX}	5	Output data hold after clock rising edge ³	80	1	2t _{CLCL} -117		ns
t _{XHDX}	5	Input data hold after clock rising edge ³	0	1	0		ns
t _{XHDV}	5	Clock rising edge to input data valid ³		492		10t _{CLCL} -133	ns
External Cl	ock				•	Annual Control of the	
t _{CHCX}	6	High time ³	20		20	tclcl - tlow	ns
tclcx	6	Low time ³	20		20	tolor - thigh	ns
tclcH	6	Rise time ³		20	<u> </u>	20	ns
tchcl	6	Fall time ³		20		20	ns

- NOTES:

 1. Parameters are valid over operating temperature range unless otherwise specified.

 2. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

 3. These values are characterized but not 100% production tested.

87C654

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			20MHz CLOCK		VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			3.5	20	MHz
t _{LHLL}	2	ALE pulse width	60		2t _{CLCL} -40		ns
t _{avll}	2	Address valid to ALE low	25		t _{CLCL} -25		ns
t _{LLAX}	2	Address hold after ALE low	25		t _{CLCL} -25		ns
t _{LLIV}	2	ALE low to valid instruction in		135		4t _{CLCL} -65	ns
t _{LLPL}	2	ALE low to PSEN low	25		t _{CLCL} -25		ns
t _{PLPH}	2	PSEN pulse width	105		3t _{CLCL} -45		ns
tpLIV	2	PSEN low to valid instruction in		90		3t _{CLCL} -60	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		25		t _{CLCL} -25	ns
taviv	2	Address to valid instruction in		170		5t _{CLCL} -80	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memor	ry						
t _{avll}	3, 4	Address valid to ALE low	25		t _{CLCL} -25		ns
t _{RLRH}	3, 4	RD pulse width	200		6t _{CLCL} -100		ns
twwh	3, 4	WR pulse width	200		6t _{CLCL} -100		ns
t _{RLDV}	3, 4	RD low to valid data in		160		5t _{CLCL} -90	ns
t _{RHDX}	3, 4	Data hold after RD	0		0		ns
t _{RHDZ}	3, 4	Data float after RD		72		2t _{CLCL} -28	ns
t _{LLDV}	3, 4	ALE low to valid data in		250		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		285		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	100	200	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	125		4t _{CLCL} -75		ns
tavwx	3, 4	Data valid to WR transition	20		t _{CLCL} -30		ns
t _{DW}	3, 4	Data setup time before WR	220		7t _{CLCL} -130		ns
twhax	3, 4	Data hold after WR	25		t _{CLCL} -25		ns
t _{RLAZ}	3, 4	RD low to address float		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	25	75	t _{CLCL} -25	t _{CLCL} +25	ns
Shift Regist	er			-			
t _{XLXL}	5	Serial port clock cycle time ³	0.6		12t _{CLCL}		μѕ
t _{QVXH}	5	Output data setup to clock rising edge ³	367		10t _{CLCL} -133		ns
t _{XHQX}	5	Output data hold after clock rising edge ³	40	1	2t _{CLCL} -60		ns
t _{XHDX}	5	Input data hold after clock rising edge ³	0		0		ns
t _{XHDV}	5	Clock rising edge to input data valid ³		367		10t _{CLCL} -133	ns
External Clo	ock		L				
t _{CHCX}	6	High time ³	17	[17	tclcl - tlow	ns
tclcx	6	Low time ³	17		17	t _{CLCL} - t _{HIGH}	ns
tclch		D: .: 3	1	20		20	l
	6	Rise time ³	į.	20		20	ns

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.


87C654

AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	OUTPUT	
SCL TIMII	NG CHARACTERISTICS			
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0µs ¹	
t _{LOW}	SCL LOW time	≥ 16 t _{CLCL}	> 4.7μs ¹	
tHIGH	SCL HIGH time	≥ 14 t _{CLCL}	> 4.0µs ¹	
t _{RC}	SCL rise time	≤ 1μs	2	
t _{FC}	SCL fall time	≤ 0.3μs	< 0.3μs ³	
SDA TIMI	NG CHARACTERISTICS			
t _{SU} ; DAT1	Data set-up time	≥ 250ns	> 20 t _{CLCL} - t _{RD}	
t _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs¹	
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}	
t _{HD} ; DAT	Data hold time	≥ Ons	> 8 t _{CLCL} - t _{FC}	
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7μs ¹	
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0μs ¹	
t _{BUF}	Bus free time	≥ 14 t _{CLCL}	> 4.7μs ¹	
t _{RD}	SDA rise time	≤ 1μs	_2	
t FD	SDA fall time	≤ 0.3μs	< 0.3μs ³	

- At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
 Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1μs.
 Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and
- $t_{CLCL} = 1/t_{OSC}^{T}$ = one oscillator clock period at pin XTAL1. For 62ns < t_{CLCL} < 285ns (16MHz) > t_{OSC} > 3.5MHz) the SI01 interface meets the t_{CLCL}^{T} < 100 specification for bit-rates up to 100 kbit/s.

TIMING SIO1 (I²C) INTERFACE



87C654

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

r R – RD signal t – Time V – Valid W – WR signal X – No longer

A - Address
C - Clock
D - Input data
H - Logic level high

X - No longer a valid logic levelZ - Float

Examples: t_{AVLL} = Time for address valid


Q - Output data


I - Instruction (program memory contents)
 L - Logic level low, or ALE

to ALE low.


t_{LLPL} = Time for ALE low
to PSEN low.


P - PSEN







87C654







87C654










87C654









NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not exceed the I_{OL1} specification.

87C654

EPROM CHARACTERISTICS

The 87C654 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C654 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C654 manufactured by Philips Components.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 12 and 13. Figure 14 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 12. Note that the 87C654 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 13.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 14. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 99H indicates 87C654

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

Table 3. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0,	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0


NOTES:


- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. $V_{CC} = 5V \pm 10\%$ during programming and verification.
- ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.


January 7, 1993

[™]Trademark phrase of Intel Corporation.

87C654








87C654

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$ to $+27^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$ (See Figure 15)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
Ipp	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
^t GLGH	PROG width	90	110	μѕ
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t GHGL	PROG high to PROG low	10		μѕ





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

80CE654/83CE654

DESCRIPTION

The 83CE654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83CE654 has the same instruction set as the 80C51. Two versions of the derivative exist:

83CE654 — 16k bytes mask programmable ROM, 256 bytes RAM

80CE654 — ROMless version of the 83CE654

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 8XCE654 contains a non-volatile 16k × 8 read-only program memory (83CE654), a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I²C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XCE654 can be expanded using standard TTL compatible memories and logic.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16MHz crystal, 58% of the instructions are executed in 0.75µs and 40% in 1.5µs. Multiply and divide instructions require 3µs.



FEATURES


- 80C51 central processing unit
- 16k × 8 ROM expandable externally to 64k bytes
- 256 × 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- ROM code protection
- XTAL frequencey range: 1.2MHz to 16MHz
- Software enable/disable of ALE output pulse
- Electromagnetic compatibility (EMC) improvements
- Operating ambient temperature range:
 - P83CE654 FBB Tamb 0°C to +70°C
- P83CE654 FFB T_{amb} –40°C to +85°C

PIN CONFIGURATION



Pin	Function	Pin	Function
1	P1.5	23	P2.5/A13
2	P1.6/SCL	24	P2.6/A14
3	P1.7/SDA	25	P2.7/A15
4	RST	26	PSEN
5	P3.0/RxD	27	ALE
6	V _{SS4}	28	V _{SS2}
7	P3.1/TxD	29	EX
8	P3.2/INTO	30	P0.7/AD7
9	P3.3/INTT	31	P0.6/AD6
10	P3.4/T0	32	P0.5/AD5
11	P3.5/T1	33	P0.4/AD4
12	P3.6/WT	34	P0.3/AD3
13	P3.7RD	35	P0.2/AD2
14	XTAL2	36	P0.1/AD1
15	XTAL1	37	P0.0/AD0
16	V _{SS1}	38	v_{DD2}
17	V_{DD1}	39	V _{SS3}
18	P2.0/A8	40	P1.0
19	P2.1/A9	41	P1.1
20	P2.2/A10	42	P1.2
21	P2.3/A11	43	P1.3
22	P2.4/A12	44	P1.4

LOGIC SYMBOL



80CE654/83CE654

ORDERING INFORMATION

ROMIess	ROM	TEMPERATURE RANGE °C AND PACKAGE	FREQUENCY MHz	DRAWING NUMBER
P80CE654FBB	P83CE654FBB	0 to +70, Plastic Quad Flat Pack	1.2 to 16	SOT311
P80CE654FFB	P83CE654FFB	-40 to +85, Plastic Quad Flat Pack	1.2 to 16	SOT311

ELECTROMAGNETIC COMPATIBILITY (EMC) IMPROVEMENTS

Primary attention is paid on the reduction of electromagnetic emission of the microcontroller P83CE654.


The following features effect in reducing the electromagnetic emission and additionally improve the electromagnetic susceptibility:

- Two supply voltage pins (V_{DD1}, V_{DD2}) and four ground pins (V_{SS1} to V_{SS4})
- Separate V_{DD} pins for the internal logic and the port buffers

- Internal decoupling capacitance improves the EMC radiation behavior and the EMC immunity
- External capacitors are to be located as close as possible between pins V_{DD2} and V_{SS3} as well as V_{DD1} and V_{SS2}; ceramic chip capacitors are recommended (100nF).
- The ALE output signal (pulses at a frequency of f_{OSC}/6) can be disabled under software control (bit 5 in the SFR PCON: "RFI"); if disabled, no ALE pulse will occur.

ALE pin will be pulled down internally, switching an external address latch to a quiet state. The MOVX instruction will still toggle ALE as a normal MOVX. ALE will retain its normal high value during Idle mode and a low value during Power-down mode while in the "RFI" reduction mode. Additionally during internal access (EA = 1) ALE will toggle normally when the address exceeds the internal program memory size. During external access (EA = 0) ALE will always toggle normally, whether the flag "RFI" is set or not.

BLOCK DIAGRAM



80CE654/83CE654

PIN DESCRIPTIONS

MNEMONIC	PIN NUMBER	TYPE	NAME AND FUNCTION
V _{SS1} , V _{SS2} , V _{SS3} , V _{SS4}	16, 28, 39, 6	I	Ground: 0V reference. All pins must be connected.
V _{DD1} , V _{DD2}	17, 38	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation. Both pins must be connected.
P0.0-0.7	37–30	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 can sink/source 8 LSTTL inputs.
P1.0-P1.7	40–44, 1–3	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:
P1.6 P1.7	2	1/O 1/O	SCL: I ² C-bus serial port clock line. SDA: I ² C-bus serial port data line.
P2.0-P2.7	18–25	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _I). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	5, 7–13	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below.
	5	1	RxD (P3.0): Serial input port
	7 8	0	TxD (P3.1): Serial output port INTO (P3.2): External interrupt 0 or gate control input for timer/event counter 0
1	9	l i	INT1 (P3.3): External interrupt 0 or gate control input for timer/event counter 0
	10	i	To (P3.4): Timer 0 external input
	11	1	T1 (P3.5): Timer 1 external input
1	12	0	WR (P3.6): External data memory write strobe
	13	0	RD (P3.7): External data memory read strobe
RST	4	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal pull-down resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} .
ALE	27	I/O	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can sink/sourse 8 LSTTL inputs. It can drive CMOS inputs without an external pull-up. To prohibit the toggling of ALE pin (RFI noise reduction) the bit RFI in the PCON Register (PCON.5) must be set by software. This bit is cleared on RESET and can be cleared by software. When set, ALE pin will be pulled down internally, switching an external address latch to a quiet state. The MOVX instruction will still toggle ALE as a normal MOVX. ALE will retain its normal high value during Idle mode and a low value during Power-down mode while in the "RFI" mode. Additionally during internal access (EA = 1) ALE will toggle normally when the address exceeds the internal program memory size. During external access (EA = 0) ALE will always toggle normally, whether the flag "RFI" is set or not.
PSEN	26	0	Program Store Enable: The read strobe to external program memory. When the 8XCE654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. PSEN can sink/source 8 LSTTL inputs.
EA	29	i	External Access Enable: when, during RESET, EA is held at a TTL HIGH level the CPU executes out of the internal program ROM, provided the program counter is less than 16384. When EA is held at a TTL LOW level during RESET, the CPU executes out of external program memory via Port 0 and Port 2. EA is not allowed to float.
XTAL1	15	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher or lower than $V_{DD} + 0.5V$ or $V_{SS} - 0.5V$, respectively.

80CE654/83CE654

ROM CODE PROTECTION (83CE654)

The 83CE654 has an additional security feature. ROM code protection may be selected by setting a mask-programmable security bit (i.e., user dependent). This feature may be requested during ROM code submission. When selected, the ROM code is protected and cannot be read out at any time by any test mode or by any instruction in the external program memory space.

The MOVC instructions are the only instructions that have access to program code in the internal or external program memory. The EA input is latched during RESET and is "don't care" after RESET (also if the security bit is not set). This implementation prevents reading internal program code by switching from external program memory to internal program memory during a MOVC instruction or any other instruction that uses immediate data

Table 1 lists the access to the internal and external program memory by the MOVC instructions when the security bit has been set to a logical "1":

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 1001.


To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on VDD and RST must

come up at the same time for a proper start-up.

Power-on Reset (See Figure 1.) When VDD is turned on, and provided its rise-time does not exceed 10ms, an automatic reset can be obtained by connecting the RST pin to VDD via a 2.2µF capacitor. When the power is switched on, the voltage on the RST pin is equal to VDD minus the capacitor voltage, and decreases from V_{DD} as the capacitor charges through the internal resistor (R_{RST}) to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.



Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON. Table 2 shows the state of the I/O ports during low current operating modes.

Power Control Register PCON

These special modes are activated by software via the Special Function Register PCON. Its hardware address is 87H. PCON is not bit addressable. The reset value of PCON is (0x0x0000).

	7	6	5	4	3	2	1	0
PCON (87H)	SMOD	-	RFI	-	GF1	GF0	PD	IDL
Bit	Cumbal	1	_		tion			
	Symbol						٠	
PCON.7	SMOD	-				rate l		
						gic '		
						ouble	ed w	hen
					suse			
		-				i rate		
		t	he S	eria	Por	t is u	sed	in
		r	node	es 1,	2 or	3.		
PCON.6	_	(rese	rved	for f	uture	e us	e*)
PCON.5	RFI	١	Vher	ı set	to lo	gic 1	l the	•
		t	oggli	ng c	f AL	E pir	ıis	
		p	rohi	bited	l. Th	is bit	is	
		c	lear	ed o	n RE	SET		
PCON.4	-	(rese	rved	for f	uture	use	e*)
PCON.3	GF1	Ċ	ene	ral p	ourpo	se fl	ag b	it.
PCON.2	GF0	(Gene	ral c	ourpo	se fl	ag b	oit.
PCON.1	PD				•	it. S	•	
					tivate			3
		F	owe	er-do	wn n	node		
PCON.0	IDL					Setti		his
						e Idl	•	,,,,
		_				e wri	-	to
						the		
		-			takes		Juin	•
			rece			•		
		μ	ICCE	uen	UU.			

NOTE:

User software should not write 1s to reserved bits. These bits may be used in future 80C51 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

80CE654/83CE654

Table 1.

	ACCESS TO INTERNAL PROGRAM MEMORY	ACCESS TO EXTERNAL PROGRAM MEMORY
MOVC in internal program memory	YES	YES
MOVC in external program memory	NO	YES

NOTE:

If the security bit has been set to a logical 0, there are no restrictions for the MOVC instructions.

Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Serial Control Register (S1CON) - See Table 3

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 3. Serial Clock Rates

			BIT FRE	BIT FREQUENCY (kHz) AT f _{OSC}					
CR2	CR1	CR0	6MHz	12MHz	16MHz	f _{OSC} DIVIDED BY			
0	0	0	23	47	63	256			
0	0	1	27	54	71	224			
0	1	0	31	63	83	192			
0	1	1	37	75	100	160			
1	0	0	6.25	12.5	17	960			
1	0	1	50	100	133 ¹	120			
1	1	0	100	200 ¹	267 ¹	60			
1	1	1	0.24 < 62.5 0 < 255	0.49 < 62.5 0 < 254	0.65 < 55.6 0 < 253	96 × (256 – (reload value Timer 1)) reload value range Timer 1 (in mode 2)			

NOTES:

1. These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.

80CE654/83CE654

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
Voltage on V _{DD} to V _{SS}	-0.5 to +6.5	V
Voltage on any pin to V _{SS}	-0.5 to V _{DD} +0.5	V
Storage temperature range	-65 to +150	°C
Power dissipation (based on package heat transfer limitations, not device power consumption) ¹	1	w
Operating ambient temperature range FBB	0 to +70	0.0
FFB FFB	-40 to +85	°C °C

NOTE:

DEVICE SPECIFICATIONS

	SUPPLY VOLTAGE (V)			UENCY Hz)	TEMPERATURE RANGE
TYPE	MIN.	MAX.	MIN.	MAX.	(°C)
P83(0)CE654FBB	4.5	5.5	1.2	16	0 to +70
P83(0)CE654FFB	4.5	5.5	1.2	16	-40 to +85

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device, this is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

80CE654/83CE654

DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 5V$ ($\pm 10\%$), $V_{SS} = 0V$, $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ or $-40^{\circ}C$ to $+85^{\circ}C$


			TEST	LIMITS		
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C		-0.5 0.5	0.2V _{DD} -0.1 0.2V _{DD} -0.15	V
V _{IL1}	Input low voltage to EA	0 to +70°C -40 to +85°C		0.5 0.5	0.2V _{DD} -0.3 0.2V _{DD} -0.35	V
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁶			-0.5	0.3V _{DD}	٧
V _{IH}	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C		0.2V _{DD} +0.9 0.2V _{DD} +1.0	V _{DD} +0.5 V _{DD} +0.5	> >
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C -40 to +85°C		0.7V _{DD} 0.7V _{DD} +0.1	V _{DD} +0.5 V _{DD} +0.5	V V
V _{IH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁶			0.7V _{DD}	6.0	٧
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA ^{4,} ALE, PSEN		I _{OL} = 1.6mA ⁷		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN4		$I_{OL} = 3.2 \text{mA}^7$		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA ⁴		$I_{OL} = 3.0 \text{mA}^7$		0.4	٧
V _{OH}	Output high voltage, ports 1, 2, 3, except P1.6, P1.7, ALE, PSEN		I _{OH} = -60μ A ; V _{DD} = 5V (± 10%) I _{OH} = -25μ A I _{OH} = -10μ A	2.4 0.75V _{DD} 0.9V _{DD}		v v
V _{OH1}	Output high voltage; port 0 in external bus mode ⁵		$I_{OH} = -800\mu A;$ $V_{DD} = 5V (\pm 10\%)$ $I_{OH} = -300\mu A$ $I_{OH} = -80\mu A$	2.4 0.75V _{DD} 0.9V _{DD}		v v v
I _{IL}	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C	V _i = 0.45V V _i = 0.45V		-50 -75	μ Α μ Α
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C	V _i = 2.0V V _i = 2.0V		-650 -750	μ Α μ Α
ILII	Input leakage current, port 0, EA		0.45V < V _i < V _{DD}		±10	μА
I _{Li2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V _i < 5.5V 0V < V _{DD} < 5.5V		±10	μА
l _{DD}	Power supply current: Active mode @ 16MHz ^{1, 8} Idle mode @ 16MHz ^{2, 8} Power down mode ³		$V_{DD} = 5.5V$ $V_{DD} = 5V \pm 10\%$ $@2V < V_{PD} < V_{DDMAX}$		22 6 50	mA mA μA
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
C _{IO}	Pin capacitance of I/O buffer		Freq.=1MHz; T _{amb} = 25°C		10	рF

NOTES: See Next Page.

80CE654/83CE654

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_f = t_f = 5$ ns; $V_{1L} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = P1.6 = P1.7 = V_{DD}$.
- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTÁL2 not connected; Port 0 = P1.6 = P1.7 = V_{DD} ; \overline{EA} = RST = V_{SS} .
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = VDD; EA = XTAL1 = RST = V_{SS}
- 4. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL}s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VDD specification when the address bits are stabilizing.
- The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 0.3V_{DD} will be recognized as a logic 0 while an input voltage above 0.7V_{DD} will be recognized as a logic 1.
- Under steady state (non-transient) conditions, IoL must be externally limited as follows: Maximum IoL = 10mA per port pin; Maximum I_{OL} = 26mA total for Port 0; Maximum I_{OL} = 15mA total for Ports 1, 2, and 3; Maximum I_{OL} = 71mA total for all output pins. If I_{OL} exceeds the test conditions, Vol. may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions. IDDMAX for the 80/83CE654 at the other frequencies can be derived from Figure 1, where FREQ is the external oscillator frequency in MHz.
- IDDMAX is given in mA.



80CE654/83CE654

AC ELECTRICAL CHARACTERISTICS^{1, 2}

	FIGURE		16MHz	CLOCK	VARIABLE CLOCK		
SYMBOL		PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	16	MHz
t _{LHLL}	2	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	2	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{LLAX}	2	Address hold after ALE low	28		t _{CLCL} -35		ns
t _{LLIV}	2	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	2	ALE low to PSEN low	23		t _{CLCL} -40		ns
t _{PLPH}	2	PSEN pulse width	143		3t _{CLCL} -45		ns
t _{PLIV}	2	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		38		t _{CLCL} -25	ns
t _{AVIV}	2	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memo	ry				•		
tavll	3, 4	Address valid to ALE low	8		t _{CLCL} -55		ns
t _{RLRH}	3, 4	RD pulse width	275		6t _{CLCL} -100		ns
tww	3, 4	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	3, 4	RD low to valid data in		148		5t _{CLCL} -165	ns
t _{RHDX}	3, 4	Data hold after RD	0		0		ns
t _{RHDZ}	3, 4	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	3, 4	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	120		4t _{CLCL} -130		ns
tavwx	3, 4	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	3, 4	Data setup time before WR	288		7t _{CLCL} -150		ns
twhax	3, 4	Data hold after WR	13		t _{CLCL} -50		ns
t _{RLAZ}	3, 4	RD low to address float		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regist	er ³	I					
t _{XLXL}	5	Serial port clock cycle time	0.75		12t _{CLCL}		μs
t _{QVXH}	5	Output data setup to clock rising edge	492		10t _{CLCI} -133		ns
t _{XHQX}	5	Output data hold after clock rising edge	80		2t _{CLCL} -117		ns
t _{XHDX}	5	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	5	Clock rising edge to input data valid		492		10t _{CLCL} -133	ns
External Cl	ock	L				0.00	L
t _{CHCX}	6	High time	20	Ι	20	tclcl-tlow	ns
tclcx	6	Low time	20	<u> </u>	20	tclcl-thigh	ns
t _{CLCH}	6	Rise time		20		20	ns
t _{CHCL}	6	Fall time		20		20	ns
NOTES:	·	1			L		

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Test condition: T_{amb} = 0°C to +70C; V_{DD} = 5V + 10%; V_{SS} = 0V; load capacitance = 80pF.

80CE654/83CE654


AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	OUTPUT
SCL TIMI	NG CHARACTERISTICS	<u> </u>	
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{LOW}	SCL LOW time	≥ 16 t _{CLCL}	> 4.7μs ¹
tніgн	SCL HIGH time	≥ 14 t _{CLCL}	> 4.0μs ¹
t _{RC}	SCL rise time	≤ 1μs	_2
t _{FC}	SCL fall time	≤ 0.3μs	< 0.3μs ³
SDA TIMI	NG CHARACTERISTICS		
t _{SU} ; DAT1	Data set-up time	≥ 250ns	> 20 t _{CLCL} t _{RD}
t _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs¹
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}
t _{HD} ; DAT	Data hold time	≥Ons	> 8 t _{CLCL} - t _{FC}
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7μs ¹
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{BUF}	Bus free time	≥ 14 t _{CLCL}	> 4.7µs¹
t _{RD}	SDA rise time	≤ 1μs	_2
t _{FD}	SDA fall time	≤ 0.3μs	< 0.3μs ³

NOTES:

- 1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
- Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1μs.
 Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.
- $t_{CLCL} = 1/t_{OSC}$ = one oscillator clock period at pin XTAL1. For 62ns < t_{CLCL} < 285ns (16MHz > t_{OSC} > 3.5MHz) the SIO1 interface meets the t_{CLCL} < 285ns (200 + 200

TIMING SIO1 (I2C) INTERFACE



Oscillator Circuitry

The capacitors connected to the crystal should be: C1 = C2 = 20pF.

80CE654/83CE654

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input data H - Logic level high

1 - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN


Q - Output data R - RD signal t - Time V - Valid W - WR signal


X – No longer a valid logic levelZ – Float

Examples: t_{AVLL} = Time for address valid


to ALE low.


 $t_{LLPL} = Time for ALE low$ to PSEN low.







80CE654/83CE654







80CE654/83CE654











Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

87C750

DESCRIPTION

The Philips 83C750/87C750 offers the advantages of the 80C51 architecture in a small package and at low cost.


The 87C750 Microcontroller is fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS latch-up sensitivity.

The 87C750 contains a 1k × 8 EPROM, a 64 × 8 RAM, 19 I/O lines, a 16-bit auto-reload counter/timer, a five-source, fixed-priority level interrupt structure and an on-chip oscillator.

FEATURES

- 80C51 based architecture
- Small package sizes
- 24-pin DIP (300 mil "skinny DIP")
- 28-pin PLCC
- 87C750 available in erasable quartz lid or one-time programmable plastic packages
- Wide oscillator frequency range
- Low power consumption:
 - Normal operation: less than 11mA @ 5V, 12MHz
- Idle mode
- Power-down mode
- 1k×8 EPROM (87C750)
- 64 × 8 RAM
- 16-bit auto reloadable counter/timer
- Fixed-rate timer
- Boolean processor
- CMOS and TTL compatible
- Well suited for logic replacement, consumer and industrial applications
- LED drive outputs

PIN CONFIGURATIONS



ORDERING INFORMATION


EPROM	TEMPERATURE RANGE °C AND PACKAGE 1	FREQUENCY	DRAWING NUMBER
P87C750EBF FA	0 to +70, Ceramic Dual In-line Package, UV	3.5 to 16MHz	0586B
P87C750EFF FA	-40 to +85, Ceramic Dual In-line Package, UV	3.5 to 16MHz	0586B
P87C750EBPN	0 to +70, Plastic Dual In-line Package, OTP	3.5 to 16MHz	0410D
P87C750EF PN	-40 to +85, Plastic Dual In-line Package, OTP	3.5 to 16MHz	0410D
P87C750EB AA	0 to +70, Plastic Lead Chip Carrier, OTP	3.5 to 16MHz	0401F
P87C750EF AA	-40 to +85, Plastic Lead Chip Carrier, OTP	3.5 to 16MHz	0401F

NOTE:

OTP = One Time Programmable EPROM. UV = UV Erasable EPROM.

87C750

BLOCK DIAGRAM



87C750

PIN DESCRIPTIONS

PIN NO.				
MNEMONIC	DIP	LCC	TYPE	NAME AND FUNCTION
V _{SS}	12	14	1	Circuit Ground Potential
Vcc	24	28	1	Supply voltage during normal, idle, and power-down operation.
P0.0-P0.2	8–6	9–7	1/0	Port 0: Port 0 is a 3-bit open-drain, bidirectional port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. These pins are driven low if the port register bit is written with a 0. The state of the pin can always be read from the port register by the program.
				P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics listed in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O. Port 0 also provides alternate functions for programming the EPROM memory as follows:
	6	7	N/A	V _{PP} (P0.2) – Programming voltage input.
	7	8	I	OE/PGM (P0.1) — Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program mode.
	8	9	1	ASEL (P0.0) – Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used).
P1.0-P1.7	13–20	15–20, 23, 24	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: In). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below:
	18	20	1	INTO (P1.5): External interrupt.
	19	23	- 1	INT1 (P1.6): External interrupt.
	20	24	1	T0 (P1.7): Timer 0 external input.
P3.0-P3.7	5–1, 23–21	4–1, 6, 27–25	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{[L}). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 10-bit address is multiplexed into this port as specified by P0.0/ASEL.
RST	9	11	l	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{\rm SS}$ permits a power-on RESET using only an external capacitor to $V_{\rm CC}$. After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and $V_{\rm PP}$ to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input.
X1	11	13	l	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.
X2	10	12	0	Crystal 2: Output from the inverting oscillator amplifier.

87C750

OSCILLATOR CHARACTERISTICS

X1 and X2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled

interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode, the control bits for the reduced power modes are in the special function register PCON.

Table 1. External Pin Status
During Idle and
Power-Down Modes

MODE	Port 0	Port 1	Port 2
Idle	Data	Data	Data
Power-down	Data	Data	Data

DIFFERENCES BETWEEN THE 8XC750 AND THE 80C51

Program Memory

On the 8XC750, program memory is 1024 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows:

	Program Memory
Event	Address
Reset	000
External INTO	003
Counter/timer 0	00B
External INT1	013
Timer I	01B

Counter/Timer Subsystem

The 87C750 has one counter/timer called timer/counter 0. Its operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits with 16 bits of autoload. The controls for this counter are centralized in a single register called TCON.

Interrupt Subsystem – Fixed Priority

The IP register and the 2-level interrupt system of the 80C51 are eliminated. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows:

Highest priority: Pin INTO

Lowest priority:

Counter/timer flag 0

Pin INT1 Timer I

Special Function Register Addresses

Special function registers for the 8XC750 are identical to those of the 80C51, except for the changes listed below:

80C51 special function registers not present in the 8XC750 are TMOD (89), P2 (A0) and IP (B8). The 80C51 registers TH1 and TL1 are replaced with the 87C750 registers RTH and RTL respectively.

ABSOLUTE MAXIMUM RATINGS^{1, 2}

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage from V _{CC} to V _{SS}	-0.5 to +6.5	V
Voltage from any pin to V _{SS} (except V _{PP})	-0.5 to V _{CC} + 0.5	V
Power dissipation	1.0	w
Voltage on V _{PP} pin to V _{SS}	0 to +13.0	V
Maximum I _{OL} per I/O pin	10	mA

NOTES:

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

87C750

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$ for 87C750, $V_{SS} = 0V^1$

		TEST	LIN	IITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
VIL	Input low voltage		-0.5	0.2V _{DD} -0.1	٧
V _{IH}	Input high voltage, except X1, RST	1	0.2V _{CC} +0.9	V _{CC} +0.5	V
V _{IH1}	Input high voltage, X1, RST		0.7V _{CC}	V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 1 and 3	l _{OL} = 1.6mA ²		0.45	٧
V _{OL1}	Output low voltage, port 0	$I_{OL} = 3.2 \text{mA}^2$		0.45	٧
V _{OH}	Output high voltage, ports 1 and 3	I _{OH} =60μA	2.4		٧
		I _{OH} = -25μ A	0.75V _{CC}		V
		I _{OH} = -10μ A	0.9V _{CC}		V
С	Capacitance			10	pF
I _{IL}	Logical 0 input current, ports 1 and 3	V _{IN} = 0.45V		-50	μΑ
ITL	Logical 1 to 0 transition current, ports 1 and 33	V _{IN} = 2V (0 to 70C)	ł	-650	μΑ
		$V_{IN} = 2V (-40 \text{ to } +85C)$	l	-750	μΑ
ևլ	Input leakage current, port 0	0.45 < V _{IN} < V _{CC}		±10	μΑ
R _{RST}	Internal pull-down resistor		25	175	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C		10	pF
I _{PD}	Power-down current ⁴	V _{CC} = 2 to V _{CC} max		50	μΑ
V_{pp}	V _{PP} program voltage	V _{SS} = 0V V _{CC} = 5V±10% T _{amb} = 21°C to 27°C	12.5	13.0	٧
Ipp	Program current	V _{PP} = 13.0V		50	mA
lcc	Supply current (see Figure 3)5,6				

NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 Maximum I_{OL} per port pin:
 10mA (NOTE: This is 85°C spec.)

- Maximum lot, per port pin:

 10mA (NOTE: This is 85°C spec.)

 Maximum lot per 8-bit port:

 26mA (NOTE: This is 85°C spec.)

 Maximum lot lot for all outputs:

 67mA

 If lot exceeds the test condition, Vot may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test
- 3. Pins of ports 1 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.
- 4. Power-down I_{CC} is measured with all output pins disconnected; port 0 = V_{CC}; X2, X1 n.c.; RST = V_{SS}.
- 5. Active I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.; RST = port 0 = V_{CC}. I_{CC} will be slightly higher if a crystal oscillator is used.
- Idle I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.; port 0 = V_{CC}; RST = V_{SS}.

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10$ % for 87C750, $V_{SS} = 0V^{1,2}$

		12MHz	CLOCK	VARIABL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator frequency:			3.5	16	MHz
External Cl	ock (Figure 1)					
t _{CHCX}	High time	20		20		ns
[‡] CLCX	Low time	20		20		ns
‡CLCH	Rise time		20		20	ns
t _{CHCL}	Fall time		20		20	ns

NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise
- 2. Load capacitance for ports = 80pF.


87C750

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

C - Clock X - No longer a valid logic level Z - Float

D - Input data




H - Logic level high


L - Logic level low

Q - Output data

T - Time

V - Valid





87C750

PROGRAMMING CONSIDERATIONS

EPROM Characteristics

The 87C750 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C750 in the programming mode.

Figure 4 shows a block diagram of the programming configuration for the 87C750. Port pin P0.2 is used as the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used as the program (PGM') signal. This pin is used for the 25 programming pulses.

Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally, the high address should remain on port 3 for at least two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 3 is held stable and ASEL is kept low. Note: ASEL needs to be pulsed high only to change the high byte of the address

Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C750 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

Programming Operation

Figures 5 and 6 show the timing diagrams for the program/verify cycle. RESET should

initially be held high for at least two machine cycles. P0.1 (PGM) and P0.2 (VPP) will be at VOH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C750 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low.

Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

A high voltage V_{PP} level is then applied to the V_{PP} input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high.

The V_{PP} signal may now be driven to the V_{OH} level, placing the 87C750 in the verify mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the V_{PP} pin to the V_{PP} voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/ pin, bringing V_{PP} back down to the V_{C} level and verifying the byte.

Programming Modes

The 87C750 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application's code, a 16-byte encryption key array and two security bits. Programming and verification of these four elements are selected by a combination of the serial data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and

P0.2. The various combinations are shown in Table 3

Encryption Key Table

The 87C750 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is performed, the contents of the program memory location is XNOR'ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups. the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth.

Security Bits

Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions:

- Additional programming of the USER EPROM is inhibited.
- Additional programming of the encryption key is inhibited.
- Verification of the encryption key is inhibited.
- Verification of the USER EPROM and the security bit levels may still be performed.

(If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents).

Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array and the encryption key arrays. The security bit levels may still be verified.

87C750

Programming and Verifying Security Bits

Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and logic levels on port pins indicated in Table 3. When programming either security bit, it is not necessary to provide address or data information to the 870750 on ports 1 and 3.

Verification occurs in a similar manner using the RESET serial stream shown in Table 3. Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7.

Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if erased. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if erased.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent

erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flouriess part number 2345–5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000μW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 2. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.2 (V _{PP})
Program user EPROM	296H	_•	V _{PP}
Verify user EPROM	296H	V _{IH}	V _{IH}
Program key EPROM	292H	_ - -	V _{PP}
Verify key EPROM	292H	V _{IH}	V _{IH}
Program security bit 1	29AH	_;;`	V_{pp}
Program security bit 2	298H	_*	V _{PP}
Verify security bits	29AH	V _{IH}	V _{IH}

NOTE:

EPROM PROGRAMMING AND VERIFICATION

 T_{amb} = 21°C to +27°C, V_{CC} = 5V ±10%, V_{SS} = 0V

SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator/clock frequency	1.2	6	MHz
t _{AVGL} *	Address setup to P0.1 (PROG-) low	10μs + 24t _{CLCL}		
t _{GHAX}	Address hold after P0.1 (PROG-) high	48t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{GHDX}	Data hold after P0.1 (PROG-) high	36t _{CLCL}		
t _{SHGL}	V _{PP} setup to P0.1 (PROG-) low	10		μs
t _{GHSL}	V _{PP} hold after P0.1 (PROG-)	10		μs
t _{GLGH}	P0.1 (PROG-) width	90	110	μs
t _{AVQV} **	V _{PP} low (V _{CC}) to data valid		48t _{CLCL}	
t _{GHGL}	P0.1 (PROG-) high to P0.1 (PROG-) low	10		μs
tsynL	P0.0 (sync pulse) low	4t _{CLCL}		
t _{SYNH}	P0.0 (sync pulse) high	8t _{CLCL}		
t _{MASEL}	ASEL high time	13t _{CLCL}		
t _{MAHLD}	Address hold time	2t _{CLCL}		
t _{HASET}	Address setup to ASEL	13t _{CLCL}		
t _{ADSTA}	Low address to valid data		48t _{CLCL}	


NOTES:


^{3. *} Pulsed from V_{IH} to V_{IL} and returned to V_{IH} .


Address should be valid at least 24t_{CLCL} before the rising edge of P0.2 (V_{PP}).

^{5. **} For a pure verify mode, i.e., no program mode in between, t_{AVQV} is 14t_{CLCL} maximum.

87C750







8XC751 overview

8XC751 OVERVIEW

The Signetics 83C751/87C751 offers the advantages of the SC80C51 architecture in a small package and at a low cost. This microcontroller is fabricated with Philips Semiconductors high-density CMOS technology. Signetics epitaxial substrate minimizes CMOS latch-up sensitivity. The 83C751/87C751 (hereafter referred to collectively as the 83C751) contains a 2k × 8 ROM/EPROM, a 64 × 8 RAM, 19 I/O lines, a 16-bit auto-reload counter/timer, a fixed rate timer, a five source fixed priority interrupt structure, a bidirectional Inter-Integrated Circuit (I2C) serial bus interface, and an on-chip oscillator. The onboard inter-integrated circuit (I2C) bus interface allows the 83C751 to operate as a master or slave device on the I2C small area network. This capability facilitates I/O and RAM expansion, access to EPROM, processor to processor communication, and efficient interface to a wide variety of dedicated I2C peripherals. The 83C751 has the following features:

- SC80C51 based architecture
- Boolean processor
- Inter-integrated Circuit (I²C) serial bus interface
- Fixed-rate timer
- 16-bit auto reloadable counter/timer
- Small package sizes
 - 24-pin DIP (300 mil "skinny DIP")
 - 28-pin PLCC
- 2k × 8 ROM/EPROM
- Available in erasable quartz lid (87C751), one-time programmable (87C751), or mask programmable versions (83C751)
- Wide oscillator frequency range

- Low power consumption:
- Normal operation: less than 11mA @ 5V, 12MHz
- Idle mode
- Power-down mode
- CMOS and TTL compatible

This part is well suited for logic replacement in consumer and industrial applications.

Differences from the 80C51

Instruction Set

PLEASE NOTE: The instruction set of the 83C751 is identical to the 80C51 except for the instructions: MOVX, LCALL, and LJUMP, which are not implemented. Care must be taken not to use any of these instructions in a user program, especially when using a high level language such as C.

Memory Organization

The central processing unit (CPU) manipulates operands in two address spaces as shown in Figure 1. The part's internal memory space consists of 2k bytes of program memory, and 64 bytes of data RAM overlapped with the 128-byte special function register area. The differences from the 80C51 are in RAM size (64 bytes vs. 128 bytes), in external RAM access (not available on the 83C751), in internal ROM size (2k bytes vs. 4k bytes), and in external program memory expansion (not available on the 83C751). The 128-byte special function register (SFR) space is accessed as on the 80C51 with some of the registers having been changed to reflect changes in the 83C751 peripheral functions. The stack may be located anywhere in internal RAM by loading the 8-bit stack pointer (SP). It should be noted that stack depth is limited to 64 bytes, the amount of available RAM. A reset loads the stack pointer with 07 (which is pre-incremented on a PUSH instruction).

Special Function Registers

The 83C751 contains many of the special function registers (SFR) that are found on the 80C51. Due to the different peripheral features on the 83C751, there are several additional SFRs and several that have been changed. There is no port 2 on the 83C751 so the P2 SFR isn't used. The standard UART found on the 80C51 has been replaced by the I²C serial interface, so the UART SFRs, SCON, and SBUF have been replaced by I2CON and i2DAT, and two additional I²C registers have been added (I2STA and I2CFG).

Because the interrupt structure is single level on the 83C751, there is no need for the IP SFR, so it is not used. The counter/timer has only one mode of operation, so the TMOD SFR is not used. There is also only one counter/timer, so there is no need for the TL1 and TH1 SFRs found on the 80C51. These have been replaced on the 83C751 by RTL and RTH, the counter/timer reload registers. Table 1 shows the special function registers, their locations, and reset values.

Data Pointer (DPTR)

The data pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). In the 80C51 this register allows the access of external data memory using the MOVX instruction. Since the 83C751 does not support MOVX or external memory accesses, this register is generally used as a 16-bit offset pointer of the accumulator in a MOVC instruction. DPTR may also be manipulated as two independent 8-bit registers.

I/O Port Latches (Po. P1, P3)

The port latches function the same as those on the 80C51. Since there is no port 2 on the 83C751, the P2 latch is not used. Port 0 on the 83C751 has only 3 bits, so only 3 bits of the P0 SFR have a useful function.




Table 1. 8XC751 Special Function Registers

Table 1.	8XC751 Specia	DIRECT		BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION							RESET
SYMBOL	DESCRIPTION	ADDRESS	MSB	ADDRE		OL, OR A	LILINAI		. 3110110	LSB	VALUE
ACC*	Accumulator	EOH	E7	E6	E5	E4	E3	E2	E1	E0	00Н
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00Н
DPTR:	Data pointer		İ								
DPH	(2 bytes) High byte	83H 82H									00H
DPL	Low byte	02H	DF	DE	DD	DC	DB	DA	D9	D8	Wh
I ² CFG*#	I ² C configuration	D8H/RD	SLAVEN	MASTRQ	0	TIRUN	ΤΞ-	T =	CT1	СТО	0000xx00B
	J	WR	SLAVEN	MASTRQ	CLRTI	TIRUN	_	_	CT1	СТО	1
				<u> </u>	l		1		L	L	1
			9F	9E	9D	9C	9B	9A	99	98	
I ² CON*#	I ² C control	98H/RD	RDAT	ATN	DRDY	ARL	STR	STP	MASTER	_	81H
		WR	CXA	IDLE	CDR	CARL	CSTR	CSTP	XSTR	XSTP]
				•	_						
i ² DAT*#	I ² C data	99H/RD	RDAT	0	0	0	0	0	0	0	80H
		WR	XDAT	Х	Х	X	×	X	Х	X	
			FF	FE	FD	FC	FB	FA	F9	F8	
I ² STA*#	I ² C control	F8H	<u> </u>	IDLE	XDATA	XACTV	MAKSTR	MAKSTP	XSTR	XSTP	x0100000B
						70.0.0	1		, no in	7.011	1
			AF	AE	AD	AC	AB	AA	A 9	A 8	
IE*#	Interrupt enable	A8H	EA	<u> </u>	_	El2	ETI	EX1	ET0	EX0	00Н
								82	81	80	
P0*#	Port 0	80H		I _	_	Γ_	Ι _		SDA	SCL	xxxxx111B
					L	1	L	L			
			97	96	95	94	93	92	91	90	1
P1*	Port 1	90H	ТО	INT1	INTO	_	-	-	-	-	FFH
P3*	Port 3	вон	B7	B6	B5	B4	B3	B2	B1	B0	FFH
									· · · · · · · · · · · · · · · · · · ·		
PCON#	Power control	87H	_		_				PD	IDL	xxxxxx00B
					n	ъ.					
PSW*	Program status word	рон	D7 CY	D6 AC	D5 F0	D4 RS1	D3	D2 OV	D1	D0 P	0011
FOW	Program status word	DUN		AC	FU	HOI	RS0	OV	_	Р	00Н
SP	Stack pointer	81H									07H
	,		8F	8E	8D	8C	8B	8 A	89	88	****
TCON*#	Timer/counter control	88H	GATE	С/Т	TF	TR	IE0	IT0	IE1	IT1	00Н
								L		L	1
TL#	Timer low byte	8AH									00Н
TH#	Timer high byte	8CH									00Н
RTL#	Timer low reload	8BH									00Н
RTH#	Timer high reload	8DH									00H

^{*} SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

8XC751 overview

I/O Port Structure

D - -- DI--

The 8XC751 has two 8-bit ports (ports 1 and 3) and one 3-bit port (port 0). All three ports on the 8XC751 are bidirectional. Each consists of a latch (special function register P0, P1, P3), an output driver, and an input buffer. Three port 1 pins and two port 0 pins are multifunctional. In addition to being port pins, these pins serve the function of special features as follows:

Port Pin	Alternate Function
P0.0	I ² C clock (SCL)
P0.1	I ² C data (SDA)
P1.5	INTO (external interrupt 0 input)
P1.6	INT1 (external interrupt 1 input)
P1 7	T0 (timer 0 external input)

Ports 1 and 3 are identical in structure to the same ports on the 80C51. The structure of port 0 on the 8XC751 is similar to that of the 80C51 but does not include address/data input and output circuitry. As on the 80C51, ports 1 and 3 are quasi-bidirectional while port 0 is bidirectional with no internal pullups.

Timer/Counter

The 8XC751 has two timers: a 16-bit timer/counter and a 10-bit fixed-rate timer. The 16-bit timer/counter's operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits. The timer/counter is clocked by either 1/12 the oscillator frequency or by transitions on the T0 pin. The C/T pin in special function register TCON selects between these two modes. When the TCON TR bit is set, the timer/counter is enabled. Register pair TH and TL are incremented by the clock source. When the

register pair overflows, the register pair is reloaded with the values in registers RTH and RTL. The value in the reload registers is left unchanged. See the 83C751 counter/timer block diagram in Figure 2. The TF bit in special function register TCON is set on counter overflow and, if the interrupt is enabled, will generate an interrupt.

TCON Register

TR

GATE	C/T	TF	TR	IEO	ITO	IE1	IT1
MSB							LSB

GATE 1 - Timer/counter is enabled only when INT0 pin is high, and TR is 1

0 - Timer/counter is enabled whenTR is 1. C/T 1 - Counter/timer operation from

> 0 - Timer operation from internal clock

Set on overflow of TH.

0 - Cleared when processor vectors to interrupt routine and by reset.

 Timer/counter enabled. 0 - Timer/counter disabled.

IE0 Edge detected in TNTO. ITO

 INTO is edge triggered. 0 - INTO is level sensitive.

IE1 Edge detected on INT1.

1 - INTT is edge triggered. IT1

0 - INTT is level sensitive.

These flags are functionally identical to the corresponding 80C51 flags, except that there is only one timer on the 83C751 and the flags are therefore combined into one register.

Note that the positions of the IEO/ITO and IE1/IT1 bits are transposed from the positions used in the standard 80C51 TCON register.


Timer I is used to control the timing of the I2C bus and also to detect a "bus locked" condition, by causing an interrupt when nothing happens on the I2C bus for an inordinately long period of time while a transmission is in progress. If the interrupt does not occur, the program can attempt to correct the fault and allow the last I2C transmission to be repeated.

The I2C watchdog timer, timer I, is also available as a general-purpose fixed-rate timer when the I2C interface is not being used. A clock rate of 1/12 the oscillator frequency forms the input to the timer. Timer I has a timeout interval of 1024 machine cycles when used as a fixed-rate timer.

I²C Serial Interface

The I2C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Bidirectional data transfer between masters and slaves
- Serial addressing of slaves (no added
- Acknowledgment after each transferred byte
- Multimaster bus
- Arbitration between simultaneously transmitting masters without corruption of serial data on bus



March 1993 1025

8XC751 overview

80C51 Family Derivatives

A large family of I²C compatible ICs is available. See the I²C section of this manual for more details on the bus and available ICs.

The 83C751 I²C subsystem includes hardware to simplify the software required to drive the I²C bus. The hardware is a single bit interface which in addition to including the necessary arbitration and framing error checks, includes clock stretching and a bus timeout timer. The interface is synchronized to software either through polled loops or interrupts. Refer to the application note AN422, in Section 4, entitled "Using the 8XC751 Microcontroller as an I²C Bus Master" for additional discussion of the 83C751 I²C interface and sample driver routines.

Six time spans are important in I²C operation and are insured by timer I:

- The MINIMUM HIGH time for SCL when this device is the master.
- The MINIMUM LOW time for SCL when this device is a master. This is not very important for a single-bit hardware interface like this one, because the SCL low time is stretched until the software responds to the I²C flags. The software response time normally meets or exceeds the MIN LO time. In cases where the software responds within MIN HI + MIN LO) time, timer I will ensure that the minimum time is met
- The MINIMUM SCL HIGH TO SDA HIGH time in a stop condition.
- The MINIMUM SDA HIGH TO SDA LOW time between I²C stop and start conditions (4.7μs, see spec.).
- The MINIMUM SDA LOW TO SCL LOW time in a start condition
- The MAXIMUM SCL CHANGE time while an I²C frame is in progress. A frame is in progress between a start condition and the following stop condition. This time span serves to detect a lack of software response on this 8XC751 as well as external I²C problems. SCL "stuck low" indicates a faulty master or slave. SCL "stuck high" may mean a faulty device, or that noise induced onto the I²C bus caused all masters to withdraw from I²C arbitration.

The first five of these times are $4.7\mu s$ (see 1^2C specification) and are covered by the low order three bits of timer I. Timer I is clocked by the 8XC751 oscillator, which can vary in frequency from 0.5 to 16MHz. Timer I can be preloaded with one of four values to optimize timing for different oscillator frequencies. At lower frequencies, software response time is increased and will degrade maximum

performance of the I²C bus. See special function register I2CFG description for prescale values (CT0, CT1).

The MAXIMUM SCL CHANGE time is important, but its exact span is not critical. The complete 10 bits of timer I are used to count out the maximum time. When I2C operation is enabled, this counter is cleared by transitions on the SCL pin. The timer does not run between I2C frames (i.e., whenever reset or stop occurred more recently than the last start). When this counter is running, it will carry out after 1020 to 1023 machine cycles have elapsed since a change on SCL. A carry out causes a hardware reset of the 83C751 I2C interface and generates an interrupt if the timer I interrupt is enabled. In cases where the bus hangup is due to a lack of software response by this 83C751, the reset releases SCL and allows I2C operation among other devices to continue.

I²C Interrupts

If I²C interrupts are enabled (EA and EI2 are both set to 1), an I²C interrupt will occur whenever the ATN flag is set by a start, stop, arbitration loss, or data ready condition (refer to the description of ATN following). In practice, it is not efficient to operate the I²C interface in this fashion because the I²C interrupt service routine would somehow have to distinguish between hundreds of possible conditions. Also, since I²C can operate at a fairly high rate, the software may execute faster if the code simply waits for the I²C interface

Typically, the I²C interrupt should only be used to indicate a start condition at an idle slave device, or a stop condition at an idle master device (if it is waiting to use the I²C bus). This is accomplished by enabling the I²C interrupt only during the aforementioned conditions.

I²C Register I2CON

	7	6	5	4	3	2	1	0	
Read	RDAT	ATN	DRDY	ARL	STR	STP	MASTER	-	
Write	CXA	IDLE	CDR	CARL	CST	R CS	TP XSTR	XSTP	

Reading I2CON

RDAT

The data from SDA is captured into "Receive DATa" whenever a rising edge occurs on SCL. RDAT is also available (with seven low-order zeros) in the I2DAT register. The difference between reading it here and there is that reading I2DAT clears DRDY, allowing the I²C to proceed on to another bit. Typically, the first seven bits of a received byte are read from I2DAT, while the 8th is read here. Then I2DAT can be written to send the Ack bit and clear DRDY.

ATN "ATteNt of DRD" Thus. A

"ATteNtion" is 1 when one or more of DRDY, ARL, STR, or STP is 1. Thus, ATN comprises a single bit that can be tested to release the I²C service routine from a "wait loop."

DRDY

"Data ReaDY" (and thus ATN) is set when a rising edge occurs on SCL, except at idle slave. DRDY is cleared by writing CDR = 1, or by writing or reading the I2DAT register. The following low period on SCL is stretched until the program responds by clearing DRDY.

Checking ATN and DRDY

When a program detects ATN = 1, it should next check DRDY. If DRDY = 1, then if it receives the last bit, it should capture the data from RDAT (in I2DAT or I2CON). Next, if the next bit is to be sent, it should be written to I2DAT. One way or another, it should clear DRDY and then return to monitoring ATN. Note that if any of ARL, STR, or STP is set, clearing DRDY will not release SCL to high, so that the I²C will not go on to the next bit. If a program detects ATN = 1, and DRDY = 0, it should go on to examine ARL, STR, and STP.

ARL

- "Arbitration Loss" is 1 when transmit Active was set, but this 83C751 lost arbitration to another transmitter. Transmit Active is cleared when ARL is 1. There are four separate cases in which ARL is set
- If the program sent a 1 or repeated start, but another device sent a 0, or a stop, so that SDA is 0 at the rising edge of SCL. (If the other device sent a stop, the setting of ARL will be followed shortly by STP being set.)
- If the program sent a 1, but another device sent a repeated start, and it drove SDA low before the 83C751 could drive SCL low. (This type of ARL is always accompanied by STR = 1.)
- In master mode, if the program sent a repeated start, but another device sent a 1, and it drove SCL low before this 830751 could drive SDA low.
- In master mode, if the program sent stop, but it could not be sent because another device sent a 0.

8XC751 overview

STR "STaRt" is set to a 1 when an I²C start condition is detected at a non-idle slave or at a master. (STR is not set when an idle slave becomes active due to a start bit; the slave has nothing useful to do until the rising edge of SCL sets DRDY.)

STP "SToP" is set to 1 when an I²C stop condition is detected at a non-idle slave or at a master. (STP is not set for a stop condition at an idle slave.)

MASTER "MASTER" is 1 if this 83C751 is currently a master on the I²C.

MASTER is set when MASTRQ is 1 and the bus is not busy (i.e., if a start bit hasn't been received since reset or a "Timer I" time-out, or if a stop has been received since the last start). MASTER is cleared when ARL is set, or after the software writes MASTRQ = 0 and then XSTP = 1.

Writing I2CON

Typically, for each bit in an I²C message, a service routine waits for ATN = 1. Based on DRDY, ARL, STR, and STP, and on the current bit position in the message, it may then write I2CON with one or more of the following bits, or it may read or write the I2DAT register.

CXA Writing a 1 to "Clear Xmit Active" clears the Transmit Active state. (Reading the I2DAT register also does this.)

Regarding Transmit Active

Transmit Active is set by writing the I2DAT register, or by writing I2CON with XSTR = 1 or XSTP = 1. The I²C interface will only drive the SDA line low when Transmit Active is set, and the ARL bit will only be set to 1 when Transmit Active is set. Transmit Active is cleared by reading the I2DAT register, or by writing I2CON with CXA = 1. Transmit Active is automatically cleared when ARL is 1.

IDLE Writing 1 to "IDLE" causes a slave's I²C hardware to ignore the I²C until the next start condition (but if MASTRQ is 1, then a stop condition will make the 83C751 into a master).

CDR Writing a 1 to "Clear Data Ready" clears DRDY. (Reading or writing the I2DAT register also does this.)

CARL Writing a 1 to "Clear Arbitration Loss" clears the ARL bit.

CSTR Writing a 1 to "Clear STaRt" clears the STR bit.

CSTP Writing a 1 to "Clear SToP" clears the STP bit. Note that if one or more of DRDY, ARL, STR, or STP is 1, the low time of SCL is stretched until the service routine responds by clearing them.

XSTR Writing 1s to "Xmit repeated STaRt" and CDR tells the I2C hardware to send a repeated start condition. This should only be at a master. Note that XSTR need not and should not be used to send an "initial" (nonrepeated) start; it is sent automatically by the I2C hardware. Writing XSTR = 1 includes the effect of writing I2DAT with XDAT = 1; it sets Transmit Active and releases SDA to high during the SCL low time. After SCL goes high, the I2C hardware waits for the suitable minimum time and then drives SDA low to make the start condition.

XSTP Writing 1s to "Xmit SToP" and CDR tells the I2C hardware to send a stop condition. This should only be done at a master. If there are no more messages to initiate, the service routine should clear the MASTRQ bit in I2CFG to 0 before writing XSTP with 1. Writing XSTP = 1 includes the effect of writing I2DAT with XDAT = 0: it sets Transmit Active and drives SDA low during the SCL low time. After SCL goes high, the I2C hardware waits for the suitable minimum time and then releases SDA to high to make the stop condition.

NOTE: Because of the manner in which register bit addressing is implemented in the 80C51 family, the I2CON register should never be altered by use of the SETB, CLR, CPL, MOV (bit), or JBC instructions. This is due to the fact that read and write functions of this register are different. Testing of I2CON bits via the JB and JNB instructions is supported.

I²C Register I2DAT

	7	6	5	4	3	2	1	0	
Read	RDAT	0	0	0	0	0	0	0	
Write	XDAT	X	х	x	x	x	х	x	

RDAT "Receive DATa" is captured from SDA every rising edge of SCL.
Reading I2DAT also clears DRDY and the Transmit Active state.

XDAT "Xmit Data" sets the data for the next bit. Writing I2DAT also clears DRDY and sets the Transmit Active state Regarding Software Response Time

Because the 83C751 can run at 16MHz, and because the I²C interface is optimized for high-speed operation, it is quite likely that an I²C service routine will sometimes respond to DRDY (which is set at a rising edge of SCL) and write I2DAT before SCL has gone low again. If XDAT were applied directly to SDA, this situation would produce an I²C protocol violation. The programmer need not worry about this possibility because XDAT is applied to SDA only when SCL is low.

Conversely, a program that includes an I²C service routine may take a long time to respond to DRDY. Typically, an I²C routine operates on a flag-polling basis during a message, with interrupts from other peripheral functions enabled. If an interrupt occurs, it will delay the response of the I²C service routine. The programmer need not worry about this very much either, because the I²C hardware stretches the SCL low time until the service routine responds. The only constraint on the response is that it must not exceed the Timer I time-out, which is at least 765 microseconds.

I²C Register I2CFG

	7	6	5	4	3	2	1	0
Read	SLAVEN	MASTRO	0	TIRUN	-	-	CT1	СТО
Write	SLAVEN	MASTRQ	CLRTI	TIRUN	-	-	CT1	СТО

SLAVEN Writing a 1 to "SLAVe ENable" enables the slave functions of the I²C subsystem. If SLAVEN and MASTRQ are 0, the I²C hardware is disabled. This bit is cleared to 0 by reset and by an I²C time-out.

MASTRQWriting a 1 to "MASTRQ" requests mastership of the I²C. If a frame from another master is in progress when this bit is changed from 0 to 1, action is delayed until a stop condition is detected. Then, or immediately if a frame is not in progress, a start condition is sent and DRDY is set (thus making ATN 1 and generating an I²C interrupt). When a master wishes to release mastership status of the I²C, it writes a 1 to XSTP in I2CON. MASTRQ is cleared by reset and by an I²C time-out.

CLRTI Writing a 1 to this bit clears the Timer I interrupt flag. This bit position always reads as a 0.

TIRUN Writing a 1 to this bit lets Timer I run; a zero stops and clears it.
Together with SLAVEN, MASTRO, and MASTER, this bit determines operational modes as shown in Table 2

8XC751 overview

CT1,0 These two bits are programmed as a function of the OSC rate, to optimize the MIN HI and LO time of SCL when this 830751 is a master

on the I²C. The time value determined by these bits controls both of these parameters, and also

the timing for stop and start conditions. These bits are cleared to 00 by reset.

Table 2. Interaction of TIRUN with SLAVEN, MASTRQ, and MASTER

SLAVEN, MASTRQ, MASTER	TIRUN	OPERATING MODE
All O	0	The I ² C interface is disabled. Timer I is cleared and does not run. This is the state assumed after a reset. If an I ² C application wants to ignore the I ² C at certain times, it should write SLAVEN, MASTRQ, and TIRUN all to zero.
All 0	1	The I ² C interface is disabled. Timer I operates as a free-running time base. Use this mode only in non-I ² C applications.
Any or all 1	0	The I ² C interface is enabled. The 3 low-order bits of Timer I run for min-time generation, but the hi-order bits do not, so that there is no checking for I ² C being "hung." This configuration can be used for very slow I ² C operation.
Any or all 1	1	The I ² C interface is enabled. Timer I runs during frames on the I ² C, and is cleared by transitions on SCL, and by Start and Stop conditions. This is the normal state for I ² C operation.

Values to be used in the CT1 and CT0 bits are shown in Table 3. To allow the I²C bus to run at the maximum rate for a particular oscillator frequency, compare the actual oscillator rate to the f_{OSC} max column in the table. The value for CT1 and CT0 is found in the first line of the table where f_{OSC} max is greater than or equal to the actual frequency.

The table also shows the osc/12 count for various settings of CT1/CT0. This allows calculation of the actual minimum high and low times for SCL as follows:

SCL min high/low time = 12 * count (in microseconds) osc (in MHz)

For instance, at a 16MHz frequency, with CT1/CT0 set to 10, the minimum SCL high and low times will be 5.25µs

The table also shows the Timer I timeout period (given in machine cycles) for each CT1/CT0 combination. The timeout period varies because of the way in which minimum SCL high and low times are measured. When the I²C interface is operating, Timer I is preloaded at every SCL transition with a value dependent upon CT1/CT0. The preload value is chosen such that a minimum SCL high or low time has elapsed when Timer I reaches a count of 008 (the actual value preloaded into Timer I is 8 minus the osc/12 count).

I²C Register I2STA

R	ead or	ıly					
7	6	5	4	3	2	1	0
-	IDLE	XDATA	XACTV	MAKSTR	MAKSTP	XSTR	XSTP
м	SB						LSB

This register is read only and reflects the internal status of the I²C hardware. IDLE, XSTR, and XSTP reflect the status of the like named bits in the I2CON register.

XDATA The content of the transmitter

XACTV Transmitter active.

MAKSTR This bit is high while the hardware is effecting a start condition.

MAKSTP This bit is high while the hardware is effecting a stop condition.

XSTR This bit is active while the hardware is effecting a repeated start condition

XSTP This bit is active while the hardware is effecting a repeated stop condition.

Interrupts

The interrupt structure is a five-source, one-level interrupt system. Interrupt sources

common to the 80C51 are the external interrupts (INTO, INT1) and the timer/counter interrupt (ET0). The I²C interrupt (EI2) and Timer I interrupt (ETI) are the other two interrupt sources. The interrupt sources are listed below in their order of polling sequence priority.

Upon interrupt or reset the program counter is loaded with specific values for the appropriate interrupt service routine in program memory. These values are:

I	Program Memory	
Event	Address	Priority
Reset	000	Highest
INTO	003	-
Counter/Timer 0	00B	
INT1	013	
Timer I	01B	
I ² C	023	Lowest

The interrupt enable register (IE) is used to individually enable or disable the five sources. Bit EA in the interrupt enable register can be used to globally enable or disable all interrupt sources. The interrupt enable register is described below. All other interrupt details are based on the 80C51 interrupt architecture.

Table 3. CT1, CT0 Values

CT1, CT0	OSC/12 COUNT	f _{OSC} MAX	TIMEOUT PERIOD
10	7	16.8 M Hz	1023 cycles
01	6	14.25MHz	1022 cycles
00	5	11.7MHz	1021 cycles
11	4	9.14MHz	1020 cycles

interru	ot En	able F	?egister

EX	x	x	EI2	ЕΠ	EX1	ETO	EXO

Symbol Position

Function

8XC751 overview

80C51 Family Derivatives

EΑ	IE.7	Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit
-	IE.6	Reserved
-	IE.5	Reserved
El2	IE.4	Enables or disables the I ² C interrupt. If EI2 = 0, the I ² C interrupt is disabled
ETI	IE.3	Enables or disables the Timer I overflow interrupt. If ETI = 0, the Timer I interrupt is disabled.
EX1	IE.2	Enables or disables external interrupt 1. If EX1 = 0, external interrupt 1 is disabled.
ETO	IE.1	Enables or disables the Timer 0 overflow interrupt. If ET0 = 0, theTimer 0 interrupt is disabled.
EX0	IE.O	Enables or disables external interrupt 0. If EX0 = 0, external interrupt 0 is disabled.

83C751/87C751

DESCRIPTION

The Philips 83C751/87C751 offers the advantages of the 80C51 architecture in a small package and at low cost.

The 8XC751 Microcontroller is fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS latch-up sensitivity.

The 8XC751 contains a 2k × 8 ROM (83C751) EPROM (87C751), a 64 × 8 RAM, 19 I/O lines, a 16-bit auto-reload counter/timer, a five-source, fixed-priority level interrupt structure, a bidirectional inter-integrated circuit (I²C) serial bus interface, and an on-chip oscillator.


The on-board inter-integrated circuit (I²C) bus interface allows the 8XC751 to operate as a master or slave device on the I²C small area network. This capability facilitates I/O and RAM expansion, access to EEPROM, processor-to-processor communication, and efficient interface to a wide variety of dedicated I²C peripherals.



FEATURES

- 80C51 based architecture
- Inter-Integrated Circuit (I²C) serial bus interface
- Small package sizes
- 24-pin DIP (300 mil "skinny DIP")
- 28-pin PLCC
- 87C751 available in erasable quartz lid or one-time programmable plastic packages
- Wide oscillator frequency range
- Low power consumption:
 - Normal operation: less than 11mA @ 5V, 12MHz
- Idle mode
- Power-down mode
- 2k × 8 ROM (83C751) 2k × 8 EPROM (87C751)
- 64×8 RAM
- 16-bit auto reloadable counter/timer
- Fixed-rate timer
- Boolean processor
- CMOS and TTL compatible
- Well suited for logic replacement, consumer and industrial applications
- LED drive outputs

PIN CONFIGURATIONS



ORDERING INFORMATION


ROM EPROM		TEMPERATURE RANGE °C AND PACKAGE ¹	FREQUENCY MHz	DRAWING NUMBER
	S87C751-1F24	0 to +70, Ceramic Dual In-line Package, UV	3.5 to 12	0586B
	S87C751-2F24	–40 to +85, Ceramic Dual In-line Package, UV	3.5 to 12	0586B
	S87C751-4F24	0 to +70, Ceramic Dual In-line Package, UV	3.5 to 16	0586B
	S87C751-5F24	-40 to +85, Ceramic Dual In-line Package, UV	3.5 to 16	0568B
S83C751-1N24	S87C751-1N24	0 to +70, Plastic Dual In-line Package, OTP	3.5 to 12	0410D
S83C751-2N24	S87C751-2N24	-40 to +85, Plastic Dual In-line Package, OTP	3.5 to 12	0410D
S83C751-4N24	S87C751-4N24	0 to +70" Plastic Dual In-line Package, OTP	3.5 to 16	0410D
S83C751-5N24	S87C751-5N24	-40 to +85, Plastic Dual In-line Package, OTP	3.5 to 16	0410D
S83C751-1A28	S87C751-1A28	0 to +70, Plastic Leaded Chip Carrier, OTP	3.5 to 12	0401F
S83C751-2A28	S87C751-2A28	-40 to +85, Plastic Leaded Chip Carrier, OTP	3.5 to 12	0401F
S83C751-4A28	S87C751-4A28	0 to +70, Plastic Leaded Chip Carrier, OTP	3.5 to 16	0401F
S83C751-5A28	S87C751-5A28	-40 to +85, Plastic Leaded Chip Carrier, OTP	3.5 to 16	0401F

NOTE:

1. OTP = One Time Programmable EPROM. UV = UV Erasable EPROM.

83C751/87C751

BLOCK DIAGRAM



83C751/87C751

PIN DESCRIPTIONS

NAME AND FUNCTION Visa		PIN NO.			
Voc 24 28 1 Supply voltage during normal, Idle, and power-down operation. P0.0-P0.2 8-6 9-7 I/O Port 0: Ra 3-bit open-drain, bidirectional port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. Port 0 also serves as the serial PC interface. When this feature is activated by software, SCL and SDA are driven low in accordance with the IPC protocol. These pins are driven low if the port register bit is written that 0 or if the PC subsystem presents a 0. The state of the pin can always be read from the port register by the program. To comply with the IPC specification, P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-IPC applications. Port 0 also provides afternate functions for programming the EPROM memory as follows. N/A Vpr (P0.2) = Programming voltage input. PPGPM = 0 programming voltage input. PPGPM = 0 programming voltage input. PPGPM = 0 programming voltage input. PPGPM = 0 programming voltage input. ASEL (P0.0) = Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3 (only the three least significant bits are used). SDA (P0.1) = PCG data. SCL (P0.0) = IPC data. SCL (P0.0) = IPC data. SCL (P0.0) = IPC data. SCL (P0.0) = IPC clock. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have a termally pulled low will source current because of the internal pull-ups. Gee DC Electrical Characteristics: I ₁ , Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function leatures of the 90C51 family as listed below: INTO (P1.5): External interrupt. TO (P1.7): Timer 0 external input. Port 3. Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have a	MNEMONIC	DIP	LCC	TYPE	NAME AND FUNCTION
P0.0-P0.2 8-6 9-7 I/O Port 1: Port 0 is a 3-bit open-drain, bidirectional port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. Port 0 also serves as the serial IPC interface. When this feature is activated by software, SCL and SDA are driven low in accordance with the IPC protocol. These pins are driven low in the port register by the program. To comply with the PC specification, P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics isted in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-IPC applications. Port 0 also provides alternate functions for programming the EPROM memory as follows: Vpp (P0.2) – Programming voltage input. OEIPGM = 10 uptu thinbit indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 10 low address byte available on port 3. ASEL = 10 low address byte available on port 3. ASEL = 1 high address byte available on port 3. OSDA (P0.1) – IPC data. Sct. (P0.0) – 1PC clock. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled fow will source current because of the internal pull-ups. (See DC Electrical Characteristics: I ₁). Port 1 serves to output the addressed EPROM contents in the verify mode. Port 1 also serves the special function features of the 80CS1 family as listed below: INTT (P1.5): External interrupt. INTT (P1.5): External interrupt. INTT (P1.5): External interrupt. INTT (P1.5): External interrupt. INTT (P1.5): External interrupt. A limit of the PC specification purposes. The RESET serial sequence must be synchronized with the X inputs, port 3 pins that new external corporarming address is pull to the contrant serial sequen	MNEMONIC DIP LCC TYI V _{SS} 12 14 I V _{CC} 24 28 I		1	Circuit Ground Potential	
and in that state can be used as high-impectance inputs. Port 0 also serves as the serial IPC interface. When this feature is activated by software, SCL and Sare driven low in accordance with the IPC protocol. These pins are driven low if the port register bit is written with a 0 or if the IPC subsystem presents a 0. The state of the pin can always be read from the port register by the program. To comply with the IPC specification, P0.0 and P0.1 are open drain bidirectional IVO pins with the electrical characteristics, liety are close enough for the pins to still be used as general-purpose IVO in non-IPC applications. Port 0 also provides alternate functions for programming the EPROM memory as follows: NAV [P0.2] - Programming voltage input. OEIPGM 10.1) - Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3. ASEL = 1 high address byte available on port 3. ASEL = 1 high address byte available on port 3. ASEL = 1 high address byte available on port 3. ASEL = 1 high address byte available on port 3. OEIPCHOL Port 1 : Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I ₁). Port 1 serves to output the addressed EPROM contents in the verify mode, and accepts as inputs the value to program into the selected dress during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below: INTT (P1.5): External interrupt. TO (P1.7): Timer 0 external interrupt. P1.1 Port 1 13 I INC Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Sce DC Electrical Characteristics: I ₁). Port 3 also functions as the address sinput for the EPROM memory location to be programming of	V _{CC}	24	28		Supply voltage during normal, idle, and power-down operation.
electrical characteristics listed in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-I/C applications. Port 0 also provides alternate functions for programming the EPROM memory as follows: Vpp (P0.2) = Programming voltage input. Vpp (P0.2) = Programming voltage input. Vpp (P0.2) = Programming voltage input. OE/PGM (P0.1) = Input which specifies verify mode (output enable) or the program mode. OE/PGM = 0 program mode. OE/PGM = 0 program mode. OE/PGM = 0 program mode. OE/PGM = 0 program mode. OE/PGM = 0 low address byte available on port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3. ASEL = 1 high address byte available on port 3. ASEL = 1 high address byte available on port 3. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. SCL (P0.0) = IPC clock. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data. OSDA (P0.1) = IPC data	P0.0-P0.2	8–6	9–7	I/O	and in that state can be used as high-impedance inputs. Port 0 also serves as the serial I ² C interface. When this feature is activated by software, SCL and SDA are driven low in accordance with the I ² C protocol. These pins are driven low if the port register bit is written with a 0 or if the I ² C subsystem presents a 0. The state of the pin can always be read from the port register by the
7 8 1 OE/PGM (P0.1) - Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program mode. OE/PGM = 0 program mode. OE/PGM = 0 program mode. OE/PGM = 0 program mode. OE/PGM = 0 program mode. OE/PGM = 0 program mode. OE/PGM = 0 program mode. ASEL (P0.0) - Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used). SDA (P0.1) - IPC data. SCL (P0.0) - IPC data. SCL (P0.0) - IPC clock. SCL (P0					electrical characteristics listed in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-I ² C applications. Port 0 also provides alternate functions for programming the EPROM
Section Sect				i	
ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used). SDA (P0.1) – ² C data. SCL (P0.0) – ² C clock. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below: INTT (P1.5): External interrupt. INTT (P1.5): External interrupt. INTT (P1.7): Timer 0 external input. P3.0–P3.7 5–1, 4–1, 6, 23–21 27–25 27–25 27–25 27–25 27–25 27–25 27–25 28 28 28 28 28 28 28 28 28 28 28 28 28		7	8	l	OE/PGM = 1 output enabled (verify mode).
P1.0-P1.7 13-20 15-20, 1/O 23, 24 15-20, 23, 24 23, 24 24 24 24 24 25 24 25 25 25 25 26 26 26 26 26 26 26 26 26 26 26		8	9	1	ASEL = 0 low address byte available on port 3.
P1.0-P1.7 13-20 15-20, 23, 24 15-20, 23, 24 Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below: 18		7	8	1/0	
to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{III}). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode. Port 1 also serves the special function features of the 80C51 family as listed below: INTO (P1.5): External interrupt. INTT (P1.6): External interrupt. INTT (P1.6): External interrupt. To (P1.7): Timer 0 external input. Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical To (Paracteristics: I _{II}). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by Po.0/ASEL. Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on RESET using only an external capacitor to V _{CC} . After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input. Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.		8	9	1/0	SCL (P0.0) – I ² C clock.
P3.0–P3.7 P3.0–P3.7	P1.0-P1.7	1320		1/0	that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program
P3.0–P3.7 P3.0–P3.7 P3.0–		18	20	1	INTO (P1.5): External interrupt.
P3.0–P3.7 Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{1L}). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by P0.0/ASEL. Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on RESET using only an external capacitor to V _{CC} . After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and V _{PP} to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input. X1				1	, , , , , , , , , , , , , , , , , , ,
to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{II}). Port 3 also functions as the address input for the EPRGM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by Po.0/ASEL. Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on RESET using only an external capacitor to V _{CC} . After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and V _{PP} to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input. X1 11 13 1 Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.		20	24	1	T0 (P1.7): Timer 0 external input.
An internal diffused resistor to V _{SS} permits a power-on RESET using only an external capacitor to V _{CC} . After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and V _{PP} to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input. X1	P3.0-P3.7			1/0	to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by
X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.	RST	9	11	1	An internal diffused resistor to $V_{\rm SS}$ permits a power-on RESET using only an external capacitor to $V_{\rm CC}$. After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and $V_{\rm PP}$ to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the
X2 10 12 O Crystal 2: Output from the inverting oscillator amplifier.	X1	11	13	l	X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the
	X2	10	12	0	Crystal 2: Output from the inverting oscillator amplifier.

83C751/87C751

OSCILLATOR CHARACTERISTICS

X1 and X2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{CC} and RST must come up at the same time for a proper start-up.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control bits for the reduced power modes are in the special function register PCON.

Table 1. External Pin Status
During Idle and
Power-Down Modes

MODE	Port 0	Port 1	Port 2
Idle	Data	Data	Data
Power-down	Data	Data	Data

DIFFERENCES BETWEEN THE 8XC751 AND THE 80C51

Program Memory

On the 8XC751, program memory is 2048 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows:

	Program Memory
Event	Address
Reset	000
External INTO	003
Counter/timer 0	00B
External INT1	013
Timer I	01B
I ² C serial	023

Counter/Timer Subsystem

The 8XC751 has one counter/timer called timer/counter 0. Its operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits with 16 bits of autoload. The controls for this counter are centralized in a single register called TCON.

A watchdog timer, called Timer I, is for use with the I²C subsystem. In I²C applications, this timer is dedicated to time-generation and bus monitoring of the I²C. In non-I²C applications, it is available for use as a fixed time-base.

Interrupt Subsystem – Fixed Priority

The IP register and the 2-level interrupt system of the 80C51 are eliminated. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows:

Highest priority: Pin INTO

Counter/timer flag 0

Pin INT1

Lowest priority: Serial I²C

Serial Communications

The 8XC751 contains an I²C serial communications port instead of the 80C51 UART. The I²C serial port is a single bit hardware interface with all of the hardware necessary to support multimaster and slave operations. Also included are receiver digital filters and timer (timer I) for communication watch-dog purposes. The I²C serial port is controlled through four special function registers; I²C control, I²C data, I²C status, and I²C configuration.

Special Function Register Addresses

Special function registers for the 8XC751 are identical to those of the 80C51, except for the changes listed below:

80C51 special function registers not present in the 8XC751 are TMOD (89), P2 (A0) and IP (B8). The 80C51 registers TH1, TL1, SCON, and SBUF are replaced with the 8XC751 registers RTH, RTL, I2CON, and I2DAT, respectively. Additional special function registers are I2CFG (D8) and I2STA (F8). See Table 2.

Table 2. I²C Special Function Register Addresses

REG	REGISTER ADDRESS					BIT AD	DRESS			
NAME	SYMBOL	ADDRESS	MSB LSB							
I ² C control	12CON	98	9F	9E	9D	9C	9B	9A	99	98
I ² C data	I2DAT	99	_	_		_	_	_	_	_
I ² C configuration	12CFG	D8	DF	DE	DD	DC	DB	DA	D9	D8
I ² C status	12STA	F8	FF	FE	FD	FC	FB	FA	F9	F8

83C751/87C751

ABSOLUTE MAXIMUM RATINGS 1, 2

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage from V _{CC} to V _{SS}	-0.5 to +6.5	V
Voltage from any pin to V _{SS} (except V _{PP})	-0.5 to V _{CC} + 0.5	V
Power dissipation	1.0	w
Voltage on V _{PP} pin to V _{SS}	0 to +13.0	V
Maximum I _{OL} per I/O pin	10	mA

NOTES:

DC ELECTRICAL CHARACTERISTICS T_{amb} = 0°C to +70°C or -40°C to +85°C, V_{CC} = 5V \pm 10% for 87C751, V_{CC} = 5V \pm 20% for 83C751, V_{SS} = 0V¹

		TEST	LIM		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except SDA, SCL		-0.5	0.2V _{DD} -0.1	٧
V_{IH}	Input high voltage, except X1, RST		0.2V _{CC} +0.9	V _{CC} +0.5	٧
V _{IH1}	Input high voltage, X1, RST		0.7V _{CC}	V _{CC} +0.5	٧
	SDA, SCL, P0.2				
V_{IL1}	Input low voltage		-0.5	0.3V _{CC}	٧
V _{IH2}	Input high voltage		0.7V _{CC}	V _{CC} +0.5	٧
V_{OL}	Output low voltage, ports 1 and 3	$I_{OL} = 1.6 \text{mA}^2$		0.45	٧
V _{OL1}	Output low voltage, port 0.2	$I_{OL} = 3.2 \text{mA}^2$		0.45	٧
V _{OH}	Output high voltage, ports 1 and 3	I _{OH} = -60μA	2.4		٧
		l _{OH} = -25μ A	0.75V _{CC}		٧
		l _{OH} = -10μA	0.9V _{CC}		٧
	Port 0.0 and 0.1 (I ² C) – Drivers				
V_{OL2}	Output low voltage	$i_{OL} = 3mA$		0.4	٧
	Driver, receiver combined:	(over V _{CC} range)			
C	Capacitance			10	pF
IIL	Logical 0 input current, ports 1 and 3	V _{IN} = 0.45V		-50	μΑ
ITL	Logical 1 to 0 transition current, ports 1 and 33	$V_{IN} = 2V (0 \text{ to } 70^{\circ}\text{C})$		-650	μA
		$V_{IN} = 2V (-40 \text{ to } +85^{\circ}\text{C})$		-750	μA
l _{LI}	Input leakage current, port 0	0.45 < V _{IN} < V _{CC}		±10	μA
R _{RST}	Internal pull-down resistor		25	175	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C		10	pF
l _{PD}	Power-down current ⁴	V _{CC} = 2 to V _{CC} max		50	μА

^{1.} Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

^{2.} This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

83C751/87C751

DC ELECTRICAL CHARACTERISTICS (Continued) $T_{amb}=0^{\circ}C\ to\ +70^{\circ}C\ or\ -40^{\circ}C\ to\ +85^{\circ}C,\ V_{CC}=5V\ \pm10\%\ for\ 87C751,\ V_{CC}=5V\ \pm20\%\ for\ 83C751,\ V_{SS}=0V^1$

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{PP}	V _{PP} program voltage (for 87C751 only)	$V_{SS} = 0V$ $V_{CC} = 5V\pm10\%$ $T_{amb} = 21^{\circ}C \text{ to } 27^{\circ}C$	12.5	13.0	v
I _{PP}	Program current (for 87C751 only)	V _{PP} = 13.0V		50	mA
Icc	Supply current (see Figure 3)				

NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.
- 2. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum IOL per port pin: 10mA (NOTÉ: This is 85°C spec.) Maximum IOL per 8-bit port: 26mA

Maximum total I_{OL} for all outputs: 67mA

If IoL exceeds the test condition, VoL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed

3. Pins of ports 1 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.

- 1. A Power-down I_{CC} is measured with all output pins disconnected; port 0 = V_{CC}; X2, X1 n.c.; RST = V_{SS}.

 4. Foremark of the measured with all output pins disconnected; X1 driven with t_{LCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.; RST = port 0 = V_{CC}. I_{CC} will be slightly higher if a crystal oscillator is used.
- 6. Idle I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.; port 0 = V_{CC}; RST = V_{SS}.

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$ for 87C751, $V_{CC} = 5V \pm 20\%$ for 83C751, $V_{SS} = 0V^{1,2}$

		12MHz	VARIABL			
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator frequency:			3.5 3.5 0.5	12 16 12	MHz MHz MHz
External Cl	ock (Figure 1)		•			
t _{CHCX}	High time	20		20		ns
t _{CLCX}	Low time	20		20		ns
t _{CLCH}	Rise time		20		20	ns
t _{CHCL}	Fall time		20		20	ns

NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise
- 2. Load capacitance for ports = 80pF.

83C751/87C751

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The H - Logic level high L - Logic level low first character is always 't' (= time). The other characters, depending on their positions, Q - Output data indicate the name of a signal or the logical status of that signal. The designations are:


T - Time V - Valid


C - Clock


D - Input data

X - No longer a valid logic level

Z - Float







83C751/87C751

PROGRAMMING CONSIDERATIONS

EPROM Characteristics

The 87C751 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C751 in the programming mode.

Figure 4 shows a block diagram of the programming configuration for the 87C751. Port pin P0.2 is used as the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used as the program (PGM/) signal. This pin is used for the 25 programming pulses.

Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally, the high address should remain on port 3 for at least two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 3 is held stable and ASEL is kept low. Note: ASEL needs to be pulsed high only to change the high byte of the address

Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C751 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input, X1.

Programming Operation

Figures 5 and 6 show the timing diagrams for the program/verify cycle. RESET should

initially be held high for at least two machine cycles. P0.1 (PGM/) and P0.2 (VPP) will be at VOH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C751 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low.

Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

A high voltage V_{PP} level is then applied to the V_{PP} input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGM/ pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGM/ signal should remain high.

The V_{PP} signal may now be driven to the V_{OH} level, placing the 87C751 in the verify mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the V_{PP} pin to the V_{PP} voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/ pin, bringing V_{PP} back down to the V_{C} level and verifying the byte.

Programming Modes

The 87C751 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application's code, a 16-byte encryption key array and two security bits. Programming and verification of these four elements are selected by a combination of the serial data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and

P0.2. The various combinations are shown in Table 3

Encryption Key Table

The 87C751 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is performed, the contents of the program memory location is XNOR'ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups, the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth.

Security Bits

Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions:

- Additional programming of the USER EPROM is inhibited.
- Additional programming of the encryption key is inhibited.
- 3. Verification of the encryption key is inhibited
- 4. Verification of the USER EPROM and the security bit levels may still be performed.

(If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents.)

Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array and the encryption key arrays. The security bit levels may still be verified.

83C751/87C751

Programming and Verifying Security Bits

Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and logic levels on port pins indicated in Table 3. When programming either security bit, it is not necessary to provide address or data information to the 87C751 on ports 1 and 3.

Verification occurs in a similar manner using the RESET serial stream shown in Table 3. Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7. Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if erased. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if erased.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent

erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flourless part number 2345–5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000μW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch. should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.2 (V _{PP})
Program user EPROM	296H	_*	V_{PP}
Verify user EPROM	296H	V _{IH}	V _{IH}
Program key EPROM	292H	=*	V _{PP}
Verify key EPROM	292H	V _{IH}	V _{IH}
Program security bit 1	29AH	_*	V _{PP}
Program security bit 2	298H	-·*	V _{PP}
Verify security bits	29AH	V _{iH}	V _{IH}

NOTE:

EPROM PROGRAMMING AND VERIFICATION

 $T_{amb} = 21^{\circ}C$ to $+27^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$


SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator/clock frequency	1.2	6	MHz
t _{AVGL} *	Address setup to P0.1 (PROG-) low	10μs + 24t _{CLCL}		
t _{GHAX}	Address hold after P0.1 (PROG-) high	48t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{DVGL}	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
t _{GHDX}	Data hold after P0.1 (PROG-) high	36t _{CLCL}		
t _{SHGL}	V _{PP} setup to P0.1 (PROG-) low	10		μѕ
t _{GHSL}	V _{PP} hold after P0.1 (PROG-)	10		μs
t _{GLGH}	P0.1 (PROG-) width	90	110	μs
t _{AVQV} **	V _{PP} low (V _{CC}) to data valid		48t _{CLCL}	
t _{GHGL}	P0.1 (PROG-) high to P0.1 (PROG-) low	10		μs
tsynl	P0.0 (sync pulse) low	4t _{CLCL}		
t _{SYNH}	P0.0 (sync pulse) high	8t _{CLCL}		
t _{MASEL}	ASEL high time	13t _{CLCL}		
t _{MAHLD}	Address hold time	2t _{CLCL}		
thaset	Address setup to ASEL	13t _{CLCL}		
tadsta	Low address to valid data		48t _{CLCL}	


NOTES:

- Address should be valid at least 24t_{CLCL} before the rising edge of P0.2 (V_{PP}).
- * For a pure verify mode, i.e., no program mode in between, tAVQV is 14tCLCL maximum.


Pulsed from V_{IH} to V_{IL} and returned to V_{IH}.

83C751/87C751





83C751/87C751





Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

8XC752 overview

8XC752 OVERVIEW

The Signetics 83C752/87C752 is a single-chip control oriented microcontroller fabricated with Philips Semiconductors high-density CMOS technology minimizing CMOS latch-up sensitivity. Being a member of the 80C51 family, the 83C752 has a powerful instruction set, and has the same basic architecture as the 80C51. The 83C752 is essentially the popular industry-standard 83C751 with the inclusion of a five-channel multiplexed 8-bit ADC and a PWM output.

The 83C752 contains a $2k \times 8$ masked ROM, 64 bytes of RAM, 21 I/O lines, a 16-bit auto-reload timer/counter, a fixed-rate timer, a seven-source fixed-priority interrupt structure, a bidirectional Inter-Integrated Circuit (I^2C) serial bus interface, and an on-chip oscillator. This device also includes a five-channel multiplexed 8-bit ADC and a PWM output.

The on-board I²C bus interface allows the 83C752 to operate as a master or slave device on the I²C small area network. This capability facilitates I/O and RAM expansion, access to EEPROM, processor-to-processor communications, and efficient interface to a wide variety of dedicated I²C peripherals.

The EPROM version of this device, the 87C752, is also available in both quartz-lid erasable and plastic one-time programmable (OTP) packages. Once the array has been programmed, it is functionally equivalent to the masked ROM 83C752. Thus, unless explicitly stated otherwise, all references made to the 83C752 apply equally to the 87C752.

The 83C752 supports two power reduction modes of operation referred to as the idle mode and the power-down mode.

Differences from the 80C51

Instruction Set

The instruction set of the 83C752 is identical to the 80C51 except that:

MOVX, LCALL, and LJMP are not implemented.

If these instructions are executed, the appropriate number of instruction cycles will take place along with external fetches;

however, no operation will take place. The LJMP may not respond to all program address bits.

Memory Organization

The 83C752 manipulates operands in three memory address spaces. The first is the program memory space which contains program instructions as well as constants such as look-up tables. The program memory space contains 2k bytes in the 83C752.

The second memory space is the data memory array which has a logical address space of 128 bytes. However, only the first 64 (0 to 3FH) are implemented in the 83C752.

The third memory space is the special function register array having a 128-byte address space (80H to FFH). Only selected locations in this memory space are used (see Table 1). Note that the architecture of these memory spaces (internal program memory, internal data memory, and special function registers) is identical to the 80C51, and the 83C752 varies only in the amount of memory physically implemented.

The 83C752 does not directly address any external data or program memory spaces. For this reason, the MOVX instructions in the 80C51 instruction set are not implemented in the 83C752, nor are the alternate I/O pin functions RD and WR.

I/O Ports

The I/O pins provided by the 83C752 consist of port 0, port 1, and port 3.

Port 0

Port 0 is a 5-bit bidirectional I/O port and includes alternate functions on some pins of this port. Pins P0.3 and P0.4 are provided with internal pullups while the remaining pins (P0.0, P0.1, and P0.2) have open drain output structures. The alternate functions for port 0 are:

P0.0 SCL – the I²C bus clock P0.1 SDA – the I²C bus data P0.4 PWM – the PWM output

If the alternate functions, I²C and PWM, are not being used, then these pins may be used as I/O ports.

Port 1

Port 1 is an 8-bit bidirectional I/O port whose structure is identical to the 80C51, but also includes alternate input functions on all pins. The alternate pin functions for port 1 are:

P1.0-P1.4 - ADC0-ADC4 - A/D converter analog inputs
P1.5 INTO - external interrupt 0 input
P1.6 INTT - external interrupt 1 input
P1.7 - T0 - timer 0 external input

If the alternate functions INTO, INT1, or TO are not being used, these pins may be used as standard I/O ports, provided that the A/D is disabled. It is necessary to connect AV_{CC} and V_{SS} , respectively, in order to use these pins as standard I/O pins. When the A/D converter is enabled, the analog channel connected to the A/D may not be used as a digital input; however, the remaining analog inputs may be used as digital outputs. While the A/D is enabled, the analog inputs are floating.

Port 3

Port 3 is an 8-bit bidirectional I/O port whose structure is identical to the 80C51. Note that the alternate functions associated with port 3 of the 80C51 have been moved to port 1 of the 83C752 (as applicable). See Figure 1 for port bit configurations.

PWM Outputs

The single PWM output is an alternate function assigned to P0.4 and can be used to output pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler which generates the clock for the counter. This prescaler is contained in the PWMP register.


The 8-bit counter counts from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of the compare register, PWM. When the content's value matches that of the PWCM register, the PWCM output is set high. When the counter reaches zero, the PWM output is set low. The pulse width ratio (duty cycle) is defined by the contents of the compare register and is in the range of 0 to 1, programmed in increments of 1/255

Table 1. 8XC752 Special Function Registers

Table 1.	OXO752 Special	DIRECT			SS. SYMF	OL OR A	LTERNAT	IVE PORT	FUNCTIO	N	RESET
SYMBOL	DESCRIPTION	ADDRESS	MSB.						VALUE		
ACC*	Accumulator	EOH	E7	E6	E5	E4	E3	E2	E1	E0	00Н
ADAT#	A/D result	84H									00Н
ADCON*#	A/D control	AOH		-	ENADC	ADCI	ADCS	AADR2	AADR1	AADR0	СОН
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00Н
DPTR:	Data pointer										
DPL	(2 bytes) Data pointer low	82H									00Н
DPH	Data pointer high	83H									00H
.0			DF	DE	DD	DC	DB	DA	D9	D8	
I ² CFG*#	I ² C configuration	D8H/RD	SLAVEN	MASTRQ	0	TIRUN		_	CT1	СТО	0000xx00B
		WR	SLAVEN	MASTRQ	CLRTI	TIRUN	<u> </u>		CT1	СТО	
			9F	9E	9D	9C	9B	9A	99	98	
I ² CON*#	I ² C control	98H/RD	RDAT	ATN	DRDY	ARL	STR	STP	MASTER		81H
		WR	CXA	IDLE	CDR	CARL	CSTR	CSTP	XSTR	XSTP	
I ² DAT*#	I ² C data	99H/RD	RDAT	0	0	0	0	0	0	0	80H
		WR	XDAT	Х	Х	Х	X	Х	Х	Х	
			FF	FE	FD	FC	FB	FA	F9	F8	
I ² STA*#	I ² C status	F8H		IDLE	XDATA	XACTV	MAKSTR	MAKSTP	XSTR	XSTP	x0100000B
			AF	AE	AD	AC	AB	AA	A 9	A8	
IE*#	Interrupt enable	A8H	EA	EAD	ETI	ES	EPWM	EX1	ET0	EX0	00Н
					-	84	83	82	81	80	xxx11111B
P0*#	Port 0	80H	-	-	-	PWMO	-	-	SDA	SCL	
			97	96	95	94	93	92	91	90	FFH
P1*#	Port 1	90H	то	INT1	INTO	ADC4	ADC3	ADC2	ADC1	ADC0	1
P3*	Port 3	вон	B7	B6	B5	B4	В3	B2	B1	В0	FFH
PCON#	Power control	87H	-	_	_	_	_	_	PD	IDL	xxxx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	OV	_	Р	00Н
PWCM#	PWM compare	8EH								<u> </u>	xxxxxxxxB
PWENA#	PWM enable	FEH	_	-	_	_	_	_	_	PWE	FEH
PWMP#	PWM prescaler	8FH								L	00Н
RTL#	Timer low reload	8BH									00Н
RTH#	Timer high reload	8DH									00Н
SP	Stack pointer	81H									07H
TL#	Timer low	8AH									00H
TH#	Timer high	8CH									00H
	,		8F	8E	8D	8C	8B	8 A	89	88	
TCON*#	Timer control	88H	GATE	С/Т	TF	TR	IEO	ITO	IE1	IT1	00H

SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.



The PWM output can be set continuously high by loading the compare register with 00H and continuously low by loading the compare register with FFH. The PWM output is enabled by setting the PWE bit in the PWM enable register, PWENA. When enabled, the output is driven with a fully active strong pullup. When disabled, the pin behaves as a normal bidirectional I/O pin. When disabled, the counter remains active. The PWM function is disabled by a reset condition. The PWM output is high during power-down and idle modes and the counter is disabled.

The repetition frequency is given by:

$$f_{PWM} = \frac{f_{OSC}}{510 \times (1 + PWMP)}$$

An oscillator frequency of 12MHz results in a repetition range of 92Hz to 23.5kHz.

The low/high ratio of the PWM output is PWM/(255 – PWM) for PWM values except 255. A PWM value of 255 results in a low PWM output.

If enabled, a PWM interrupt will occur when the PWM counter overflows.

In order for the PWM output to be used as a standard I/O pin, the PWM function needs to be disabled. The PWM counter can still be used as an internal timer by enabling the PWM interrupt.

A/D Converter

The 83C752 contains a five-channel multiplexed 8-bit A/D converter. The conversion requires 40 machine cycles (40µs at 12MHz oscillator frequency).

The A/D converter is controlled by the A/D control register, ADCON. Input channels are selected by the analog multiplexer by bits ADCON.0 through ADCON.2. The ADCON register is not bit addressable.

ADCON Register

MSB

	Х	X	ENADO	ADCI	ADCS	AADR2	AADR1	AADRO	
ADCI ADCS				}		Opera	ition		
	0		0	Al	DC no	t busy,	a conv	ersion	
				CE	ın be :	started			
	0	0 1		Al	ADC busy, start of a new				
				cc	nvers	ion is t	locked		
	1 0		C	Conversion completed, start					
				of	a nev	v conve	ersion i	s	
				ы	ocked	l.			
	1		1	N	ot pos	sible.			

LSB

INPUT CHANNEL SELECTION						
ADDR2	ADDR1	ADDRO	INPUT PIN			
0	0	0	P1.0			
0	0	1	P1.1			
0	1	0	P1.2			
0	1	1	P1.3			
1	0	0	P1.4			

Position	Symbol	Function
ADCON.5	ENADO	Enable A/D function
		when ENADC = 1.
		Reset forces
		ENADC = 0.
ADCON.4	ADCI	ADC interrupt flag.
		This flag is set when
		an ADC conversion is
		complete. If IE.6 = 1,
		an interrupt is
		requested when
		ADCI = 1. The ADCI
		flag is cleared when
		conversion data is
		read. This flag is read
		only.
ADCON.3	ADCS	ADC start. Setting this
		bit starts an A/D

conversion. Once set,

throughout the conversion cycle. On completion of the conversion, it is reset just before the ADC1 interrupt flag is cleared. ADCS cannot be reset by software. ADCS should not be used to monitor the A/D converter status. ADCI should be used for this purpose. Analog input select. Analog input select. Analog input select. This binary coded address selects one of the five analog input port pins of P1 to be input to the converter. It can only be changed when ADCI and ADCS are both low. AADR2 is

the most significant bit.

ADCS remains high


The completion of the 8-bit ADC conversion is flagged by ADCI in the ADCON register, and the result is stored in the special function register ADAT.

ADCON.2 AADR2

ADCON.1 AADR1

ADCON.0 AADR0

An ADC conversion in progress is unaffected by an ADC start. The result of a completed conversion remains unaffected provided ADCI remains at a logic 1. While ADCS is a logic 1 or ADCI is a logic 1, a new ADC START will be blocked and consequently lost. An ADC conversion in progress is aborted when the idle or power-down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode. See Figure 2 for an A/D input equivalent circuit.



Rm = 0.5 - 3 kohms

CS + CC = 15pF maximum

RS = Recommended < 9.6 kohms for 1 LSB @ 12MHz

NOTE:

Because the analog to digital converter has a sampled-data comparator, the input looks capacitive to a source. When a conversion is initiated, switch Sm closes for 8tcy (8µs @ 12MHz crystal frequency) during which time capacitance Cs + Cc is charged. It should be noted that the sampling causes the analog input to present a varying load to an analog source.

Figure 2. A/D Input: Equivalent Circuit

The analog input pins ADC0-ADC4 may be used as digital inputs and outputs when the A/D converter is disabled by a 0 in the ENADC bit in ADCON. When the A/D is enabled, the analog input channel that is selected by the ADDR2-ADDR0 bits in ADCON cannot be used as a digital input. Reading the selected A/D channel as a digital input will always return a 1. The unselected A/D inputs may always be used as digital inputs. Unselected analog inputs will be floating and may not be used as digital outputs.

Counter/Timer

The 8XC752 counter/timer is designated Timer 0 and is separate from Timer I of the I²C serial port and from the PWM. Its operation is similar to mode 2 of the 80C51 counter/timer, extended to 16 bits. When Timer 0 is used in the external counter mode, the T0 input (P1.7) is sampled every S4P1. The counter/timer function is controlled using the timer control register (TCON).

TCON Register

MSB							LSB	
GATE	C/T	TF	TR	IE0	ITO	IE1	IT1	١

Position	Symbol	Function
TCON.7	GATE	1 - Timer 0 is enabled
		only when INT0 pin is
		high and TR is 1.
		0 - Timer 0 is enabled
		only when TR is 1.
TCON.6	C/T	1 - Counter operation
		from T0 pin.
		0 - Timer operation from
		internal clock.
TCON.5	TF	1 - Set on overflow of T0
		0 - Cleared when
		processor vectors to
		interrupt routine and
		by reset.
TCON.4	TR	1 – Enable timer 0
		0 – Disable timer 0
TCON.3	IE0	1 — Edge detected on
		INTO
TCON.2	IT0	1 – INT0 is edge
		triggered.
		0 – INTO is level
		sensitive.
TCON.1	IE1	1 – Edge detected on
		INT1
TCON.0	IT1	1 – INT1 is edge
		triggered.
		0 - INT1 is level


sensitive.

These flags are functionally identical to the corresponding 80C51 flags except that there is only one of the 80C51 style timers, and the flags are combined into one register.

Note that the positions of the IE0/IT0 and IE1/IT1 bits are transposed from the positions used in the standard 80C51 TCON register.

A communications watchdog timer, Timer I, is described in the I^2C section. In I^2C applications, this timer is dedicated to time generation and bus monitoring for the I^2C . In non- I^2C applications, it is available for use as a fixed time base.

The 16-bit timer/counter's operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits. The timer/counter is clocked by either 1/12 the oscillator frequency or by transitions on the T0 pin. The C/T pin in special function register TCON selects between these two modes. When the TCON TR bit is set, the timer/counter is enabled. Register pair TH and TL are incremented by the clock source. When the register pair overflows, the register pair is reloaded with the values in registers RTH and RTL. The value in the reload registers is left unchanged. The TF bit in special function register TCON is set on counter overflow and, if the interrupt is enabled, will generate an interrupt (see Figure 16).



I2C Serial I/O

The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main technical features of the bus are:

- Bidirectional data transfer between masters and slaves
- Serial addressing of slaves
- Acknowledgment after each transferred byte
- Multimaster bus
- Arbitration between simultaneously transmitting master without corruption of serial data on bus

A large family of I²C compatible ICs is available. See the I²C section for more details on the bus and available ICs.

The 83C752 I²C subsystem includes hardware to simplify the software required to drive the I²C bus. This circuitry is the same as that on the 83C751. (See the 83C751 section for a detailed discussion of this subsystem).

Interrupts

The interrupt structure is a seven-source, one-level interrupt system similar to the 8XC751. The interrupt sources are listed below in their order of polling sequence priority (highest to lowest):

Priority	Source	Function
Highest	INTO	External interrupt 0
	TF0	Timer flag 0
	INT1	External interrupt 1
	PWM	PWM counter overflow
	TI	I ² C timer overflow
	SIO	Serial port interrupt
Lowest	ADC	A/D conversion
		complete

The vector addresses are as follows:

Source	Vector Address
INTO	0003H
TF0	000BH
INT1	0013H
TIMER I	001BH
SIO	0023H
ADC	002BH
PWM	0033H

Interrupt Control Registers

The 80C51 interrupt enable register is modified to take into account the different interrupt sources of the 8XC752.

Interrupt Enable Register

EA	EAD	ETI	ES	EPWM	EX1	ETO	EXO		
Position Symbol				Fu	ınctic	n			
IE.7		EA		Globa	al inte	rrupt			
				disab	le wh	en E	A = 0		
IE.6		EAD		A/D conversion					
			complete						
IE.5		ETI		Timer I					
IE.4		ES		I ² C serial port					
IE.3		EPW	VI	PWM counter					
				overflow					
IE.2		EX1	External interrupt 1						
IE.1		ET0	Timer 0 overflow						
IE.0		EX0		Exter	nal in	terrup	ot O		

Power-Down and Idle Modes

The 8XC752 includes the 80C51 power-down and idle mode features. The functions that continue to run while in the idle mode are Timer 0, the I²C interface including Timer I, and the interrupts. Upon powering-up the circuit, or exiting from idle mode, sufficient time must be allowed for stabilization of the internal analog reference voltages before an A/D conversion is started.

Special Function Registers

The special function registers (directly addressable only) contain all of the 8XC751 registers except the program counter and the four register banks. Most of the 21 special function registers are used to control the on-chip peripheral hardware. Other registers include arithmetic registers (ACC, B, PSW), stack pointer (SP) and data pointer registers (DPH, DPL). Nine of the SFRs are bit addressable

Data Pointer

The data pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). In the 80C51 this register allows the access of external data memory using the MOVX instruction. Since the 83C752 does not support MOVX or external memory accesses, this register is generally used as a 16-bit offset pointer of the accumulator in a MOVC instruction. DPTR may also be manipulated as two independent 8-bit registers.

83C752/87C752

CMOS single-chip 8-bit microcontroller with A/D, PWM

DESCRIPTION

The Philips 83C752/87C752 offers many of the advantages of the 80C51 architecture in a small package and at low cost.

The 8XC752 Microcontroller is fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes CMOS latch-up sensitivity.

The 8XC752 contains a 2k × 8 ROM (83C752) EPROM (87C752), a 64 × 8 RAM, 21 I/O lines, a 16-bit auto-reload counter/timer, a fixed-priority level interrupt structure, a bidirectional inter-integrated circuit (I²C) serial bus interface, an on-chip oscillator, a five channel multiplexed 8-bit A/D converter, and an 8-bit PWM output.


The onboard inter-integrated circuit (I²C) bus interface allows the 8XC752 to operate as a master or slave device on the I²C small area network. This capability facilitates I/O and RAM expansion, access to EEPROM, processor-to-processor communication, and efficient interface to a wide variety of dedicated I²C peripherals.



FEATURES

- Available in erasable quartz lid or One-Time Programmable plastic packages
- 80C51 based architecture
- Inter-integrated Circuit (I²C) serial bus interface
- Small package sizes
- 28-pin DIP
- 28-pin PLCC
- Wide oscillator frequency range
- Low power consumption:
 - Normal operation: less than 11mA @ 5V, 12MHz
- Idle mode
- Power-down mode
- 2k × 8 ROM (83C752)
 EPROM (87C752)
- 64 × 8 RAM
- 16-bit auto reloadable counter/timer
- 5-channel 8-bit A/D converter
- 8-bit PWM output/timer
- Fixed-rate timer
- Boolean processor
- CMOS and TTL compatible
- Well suited for logic replacement, consumer and industrial applications

PIN CONFIGURATION




PART NUMBER SELECTION

ROM	EPROM	TEMPERATURE RANGE OC AND PACKAGE	FREQUENCY	DRAWING NUMBER
	S87C752-1F28	0 to +70, 28-pin Ceramic Dual In-line Package, UV	3.5 to 12MHz	0589B
	S87C752-2F28	-40 to +85, 28-pin Ceramic Dual In-line Package, UV	3.5 to 12MHz	0589B
	S87C752-4F28	0 to +70, 28-pin Ceramic Dual In-line Package, UV	3.5 to 16MHz	0589B
	S87C752-5F28	-40 to +85, 28-pin Ceramic Dual In-line Package, UV	3.5 to 16MHz	0589B
S83C752-1N28	S87C752-1N28	0 to +70, 28-pin Plastic Dual In-line Package, OTP	3.5 to 12MHz	0413B
S83C752-2N28	S87C752-2N28	–40 to +85, 28-pin Plastic Dual In-line Package, OTP	3.5 to 12MHz	0413B
S83C752-4N28	S87C752-4N28	0 to +70, 28-pin Plastic Dual In-line Package, OTP	3.5 to 16MHz	0413B
S83C752-5N28	S87C752-5N28	-40 to +85, 28-pin Plastic Dual In-line Package, OTP	3.5 to 16MHz	0413B
S83C752-1A28	S87C752-1A28	0 to +70, 28-pin Plastic Leaded Chip Carrier, OTP	3.5 to 12MHz	0401F
S83C752-2A28	S87C752-2A28	-40 to +85, 28-pin Plastic Leaded Chip Carrier, OTP	3.5 to 12MHz	0401F
S83C752-4A28	S87C752-4A28	0 to +70, 28-pin Plastic Leaded Chip Carrier, OTP	3.5 to 16MHz	0401F
S83C752-5A28	S87C752-5A28	-40 to +85, 28-pin Plastic Leaded Chip Carrier, OTP	3.5 to 16MHz	0401F
S83C752-6A28	S87C752-6A28	-55 to +125, 28-pin Plastic Leaded Chip Carrier, OTP	3.5 to 12MHz	0401F
S83C752-6F28	S87C752-6F28	-55 to +125, 28-pin Ceramic Dual In-line Package, UV	3.5 to 12MHz	0589B
S83C752-6N28	S87C752-6N28	-55 to +125, 28-pin Plastic Dual In-line Package, OTP	3.5 to 12MHz	0413B

NOTES:

1. OTP = One Time Programmable EPROM. UV = UV Erasable EPROM.

83C752/87C752



83C752/87C752

PIN DESCRIPTION

MNEMONIC	PIN NO.	TYPE	NAME AND FUNCTION
V _{SS}	12	ı	Circuit Ground Potential.
Vcc	28	1	Supply voltage during normal, idle, and power-down operation.
P0.0-P0.4	8–6 23, 24	1/0	Port 0: Port 0 is a 5-bit bidirectional port. Port 0.0–P0.2 are open drain. Port 0.0–P0.2 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. P0.3–P0.4 are bidirectional I/O port pins with internal pull-ups. Port 0 also serves as the serial I ² C interface. When this feature is activated by software, SCL and SDA are driven low in accordance with the I ² C protocol. These pins are driven low if the port register bit is written with a 0 or if the I ² C subsystem presents a 0. The state of the pin can always be read from the port register by the program. Port 0.3 and 0.4 have internal pull-ups that function identically to port 3. Pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs.
			To comply with the I ² C specification, P0.0 and P0.1 are open drain bidirectional I/O pins with the electrical characteristics listed in the tables that follow. While these differ from "standard TTL" characteristics, they are close enough for the pins to still be used as general-purpose I/O in non-I ² C applications.
	6	1	V _{PP} (P0.2) – Programming voltage input.
	7	I	OE/PGM (P0.1) – Input which specifies verify mode (output enable) or the program mode. OE/PGM = 1 output enabled (verify mode). OE/PGM = 0 program mode.
	8	I	ASEL (P0.0) – Input which indicates which bits of the EPROM address are applied to port 3. ASEL = 0 low address byte available on port 3. ASEL = 1 high address byte available on port 3 (only the three least significant bits are used).
P1.0-P1.7	13–17, 20–22	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. P0.3–P0.4 pins are bidirectional I/O port pins with internal pull-ups. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also serves the special function features of the SC80C51 family as listed below:
	20	1	INTO (P1.5): External interrupt.
	21 22	1	INT1 (P1.6): External interrupt.
	13–17	1	T0 (P1.7): Timer 0 external input. ADC0 (P1.0)–ADC4 (P1.4): Port 1 also functions as the inputs to the five channel multiplexed A/D converter. These pins can be used as outputs only if the A/D function has been disabled. These pins can be used as inputs while the A/D converter is enabled.
			Port 1 serves to output the addressed EPROM contents in the verify mode and accepts as inputs the value to program into the selected address during the program mode.
P3.0-P3.7	5–1, 27–25	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also functions as the address input for the EPROM memory location to be programmed (or verified). The 11-bit address is multiplexed into this port as specified by P0.0/ASEL.
RST	9	l	Reset: A high on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to $V_{\rm SS}$ permits a power-on RESET using only an external capacitor to $V_{\rm CC}$. After the device is reset, a 10-bit serial sequence, sent LSB first, applied to RESET, places the device in the programming state allowing programming address, data and $V_{\rm PP}$ to be applied for programming or verification purposes. The RESET serial sequence must be synchronized with the X1 input.
X1	11	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. X1 also serves as the clock to strobe in a serial bit stream into RESET to place the device in the programming state.
X2	10	0	Crystal 2: Output from the inverting oscillator amplifier.
AV _{CC}	19	I	Analog supply voltage and reference input.
AV _{CC}	18	ı	Analog supply and reference ground.

83C752/87C752

OSCILLATOR CHARACTERISTICS

X1 and X2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, X1 should be driven while X2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals except the A/D and PWM stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	Port 0*	Port 1	Port 2
Idle	Data	Data	Data
Power-down	Data	Data	Data

Except for PWM output (P0.4).

DIFFERENCES BETWEEN THE 8XC752 AND THE 80C51

Program Memory

On the 8XC752, program memory is 2048 bytes long and is not externally expandable, so the 80C51 instructions MOVX, LJMP, and LCALL are not implemented. The only fixed locations in program memory are the addresses at which execution is taken up in response to reset and interrupts, which are as follows:

	Program Memory
Event	Address
Reset	000
External INTO	003
Counter/timer 0	00B
External INT1	013
Timer I	01B
I ² C serial	023
ADC	02B
PWM	033

Counter/Timer Subsystem

The 8XC752 has one counter/timer called timer/counter 0. Its operation is similar to mode 2 operation on the 80C51, but is extended to 16 bits with 16 bits of autoload. The controls for this counter are centralized in a single register called TCON.

A watchdog timer, called Timer I, is for use with the I²C subsystem. In I²C applications, this timer is dedicated to time-generation and bus monitoring of the I²C. In non-I²C applications, it is available for use as a fixed time-base

Interrupt Subsystem — Fixed Priority

The IP register and the 2-level interrupt system of the SC80C51 are eliminated. Simultaneous interrupt conditions are resolved by a single-level, fixed priority as follows:

Highest priority: Pin INTO

Counter/timer flag 0 Pin INT1

PWM Timer I Serial I²C

Lowest priority: ADC

Serial Communications

The 8XC752 contains an I²C serial communications port instead of the 80C51 UART. The I²C serial port is a single bit hardware interface with all of the hardware necessary to support multimaster and slave operations. Also included are receiver digital filters and timer (timer I) for communication watch-dog purposes. The I²C serial port is controlled through four special function registers; I²C control, I²C data, I²C status, and I²C configuration.

Pulse Width Modulation Output (P0.4)

The PWM outputs pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler which generates the clock for the counter. The prescaler register is PWMP. The prescaler and counter are not associated with any other timer. The 8-bit counter counts modulo 255, that is from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of a compare register, PWM. When the counter value matches the contents of this register, the output of the PWM is set high. When the counter reaches zero, the output of the PWM is set low. The pulse width ratio (duty cycle) is defined by the contents of the compare register and is in the range of 0 to 1 programmed in increments of 1/255. The PWM output can be set to be continuously high by loading the compare register with 0 and the output can be set to be continuously low by loading the compare register with 255. The PWM output is enabled by a bit in a special function register, PWENA. When enabled, the pin output is driven with a fully active pull-up. That is, when the output is high, a strong pull-up is continuously applied. when disabled, the pin functions as a normal bidirectional I/O pin, however, the counter remains active.

The PWM function is disabled during RESET and remains disabled after reset is removed until re-enabled by software. The PWM output is high during power down and idle. The counter is disabled during idle. The repetition frequency of the PWM is given by:

 $f_{PWM} = f_{OSC} / 2 (1 + PWMP) 255$

83C752/87C752

The low/high ratio of the PWM signal is PWM / (255 – PWM) for PWM not equal to 255. For PWM = 255, the output is always low.

The repetition frequency range is 92Hz to 23.5kHz for an oscillator frequency of 12MHz.

An interrupt will be asserted upon PWM counter overflow if the interrupt is not masked off.

The PWM output is an alternative function of P0.4. In order to use this port as a bidirectional I/O port, the PWM output must be disabled by clearing the enable/disable bit in PWENA. In this case, the PWM subsystem

can be used as an interval timer by enabling the PWM interrupt.

A/D Converter

The analog input circuitry consists of a 5-input analog multiplexer and an A to D converter with 8-bit resolution. The conversion takes 40 machine cycles, i.e., 40µs at 12MHz oscillator frequency. The A/D converter is controlled using the ADCON control register. Input channels are selected by the analog multiplexer through ADCON register bits 0–2.

Special Function Register Addresses

Special function registers for the 8XC752 are identical to those of the SC80C51, except for the changes listed below:

SC80C51 special function registers not present in the 8XC752 are TMCD (89), P2 (A0) and IP (B8). The SC80C51 registers TH1, TL1, SCON, and SBUF are replaced with the 8XC752 registers RTH, RTL, I2CON, and I2DAT, respectively. Additional special function registers are I2CFG (D8) and I2STA (FB), ADCON (A0), ADAT (84), PWM (8E), PWMP (8F), and PWENA (FE). See Table 2.

Table 2. I²C Special Function Register Addresses

REGISTER ADDRESS						BIT AD	DRESS			
NAME SYMBOL ADDRESS			MSB					LSB		
I ² C control	I2CON	98	9F	9E	9D	9C	9B	9A	99	98
I ² C data	12DAT	99	T -	_	-	_	-	-	_	-
I ² C configuration	12CFG	D8	DF	DE	DD	DC	DB	DA	D9	D8
I ² C status	12STA	F8	FF	FE	FD	FC	FB	FA	F9	F8

ABSOLUTE MAXIMUM RATINGS^{1, 3, 4}

PARAMETER	RATING	UNIT	
Storage temperature range	-65 to +150	°C	
Voltage from V _{CC} to V _{SS}	-0.5 to +6.5	V	
Voltage from any pin to V _{SS} (except V _{PP})	-0.5 to V _{CC} + 0.5	v	
Power dissipation	1.0	w	
Voltage from V _{PP} pin to V _{SS}	-0.5 to + 13.0	V	

83C752/87C752

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}\text{C to } +70^{\circ}\text{C or } -40^{\circ}\text{C to } +85^{\circ}\text{C}, \ AV_{CC} = 5V \pm 5, \ AV_{SS} = 0V^4 \\ 83C752: \ V_{CC} = 5V \pm 20\%, \ 87C752: \ V_{CC} = 5V \pm 10\%, \ VSS = 0V$

		TEST	LIMITS4			
SYMBOL	PARAMETER	CONDITIONS	MIN	Typical ¹	MAX	UNIT
Icc	Supply current (see Figure 3)					
Inputs						
V _{IL}	Input low voltage, except SDA, SCL	(0 to 70C) (-40 to +85C)	-0.5 -0.5		0.2V _{CC} -0.1 0.2V _{CC} -0.15	V
VIH	Input high voltage, except X1, RST	(0 to 70C) (0.2V _{CC} +1)	0.2V _{CC} +0.9 (-40 to +85C)		V _{CC} +0.5 V _{CC} +0.5	V
V _{IH1}	Input high voltage, X1, RST	(0 to 70C) (-40 to +85C)	0.7V _{CC} 0.7V _{CC} to .1		V _{CC} +0.5 V _{CC} +0.5	V V
	SDA, SCL, P0.2					
V _{IL1}	Input low voltage	(0 to 70C) (-40 to +85)	-0.5 -0.5		0.3V _{CC} 0.3V _{CC} 0.1	V
V _{IH2}	Input high voltage	(0 to 70C) (-40 -85)	0.7V _{CC} 0.7V _{CC} +0.1		V _{CC} +0.5 V _{CC} +0.5	V
Outputs						
V _{OL}	Output low voltage, ports 1, 3, 0.3, and 0.4 (PWM disabled)	I _{OL} = 1.6mA ²			0.45	V
V _{OL1}	Output low voltage, port 0.2	$I_{OL} = 3.2 \text{mA}^2$		ļ	0.45	V
V _{OH}	Output high voltage, ports 1, 3, 0.3, and 0.4 (PWM disabled)	$I_{OH} = -60\mu A$, $I_{OH} = -25\mu A$ $I_{OH} = -10\mu A$	2.4 0.75V _{CC} 0.9V _{CC} 2.4			\
V _{OH2}	Output high voltage, P0.4 (PWM enabled)	I _{OH} = -400μA I _{OH} = -40μA	0.9V _{CC}			V
V _{OL2}	Port 0.0 and 0.1 (I ² C) – Drivers Output low voltage	I _{OL} = 3mA (over V _{CC} range)			0.4	v
С	Driver, receiver combined: Capacitance				10	pF
I _{IL}	Logical 0 input current, ports 1, 3, 0.3, and 0.4 (PWM disabled) ¹¹	V _{IN} = 0.45V (0 to 70C) V _{IN} = 0.45V (0 to +85C)			–50 –75	μ Α μ Α
I _{TL}	Logical 1 to 0 transition current, ports 1, 3, 0.3 and 0.4 ¹¹	V _{IN} = 2V (0 to 70C) V _{IN} = 2V (-40 to +85C)			-650 -750	μ Α μ Α
ILI	Input leakage current, port 0.0, 0.1 and 0.2	0.45 < V _{IN} < V _{CC}			±10	μΑ
R _{RST}	Reset pull-down resistor		25		175	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C			10	рF
I _{PD}	Power-down current ⁵	V _{CC} = 2 to 5.5V V _{CC} = 2 to 6.0V (83C752)			50	μА
V _{PP}	V _{PP} program voltage (87C752 only)	$V_{SS} = 0V$ $V_{CC} = 5V\pm10\%$ $T_{amb} = 21^{\circ}C \text{ to } 27^{\circ}C$	12.5		13.0	V
Ірр	Program current (87C752 only)	V _{PP} = 13.0V			50	mA
Analog In	outs (A/D guaranteed only with quartz window c	overed).				
AV _{CC}	Analog supply voltage ¹⁰	$AV_{CC} = V_{CC} \pm 0.2V$	4.5		5.5	٧
Alcc	Analog operating supply current	AV _{CC} = 5.12V			3 ⁹	mA

83C752/87C752

DC ELECTRICAL CHARACTERISTICS (Continued)

		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYPICAL1	MAX	UNIT
Analog In	puts (Continued) (A/D guaranteed only with quartz v	vindow covered).				
AV _{IN}	Analog input voltage		AV _{SS} 0.2		AV _{CC} +0.2	٧
CIA	Analog input capacitance				15	pF
t _{ADS}	Sampling time				8t _{CY}	s
t _{ADC}	Conversion time				40t _{CY}	s
R	Resolution				8	bits
ERA	Relative accuracy				±1	LSB
OS _e	Zero scale offset				±1	LSB
G _e	Full scale gain error				0.4	%
M _{CTC}	Channel to channel matching				±1	LSB
Ct	Crosstalk	0–100kHz			-60	dB

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10mA (NOTE: This is 85°C spec.)

Maximum I_{OL} per 8-bit port: 26mA

Maximum total I_{OL} for all outputs: 67mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.
- 5. Power-down I_{CC} is measured with all output pins disconnected; port 0 = V_{CC}; X2, X1 n.c.; RST = V_{SS}.
- 6. I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.; RST = port 0 = V_{CC}. I_{CC} will be slightly higher if a crystal oscillator is used.
- Idle I_{CC} is measured with all output pins disconnected; X1 driven with t_{CLCH}, t_{CHCL} = 5ns, V_{IL} = V_{SS} + 0.5V, V_{IH} = V_{CC} 0.5V; X2 n.c.; port 0 = V_{CC}; RST = V_{SS}.
- 8. Load capacitance for ports = 80pF.
- 9. The resistor ladder network is not disconnected in the power down or idle modes. Thus, to conserve power, the user may remove AV_{CC}.
- 10. If the A/D function is not required, or if the A/D function is only needed periodically, AV_{CC} may be removed without affecting the operation of the digital circuitry. Contents of ADCON and ADAT are not guaranteed to be valid. If AV_{CC} is removed, the A/D inputs must be lowered to less than 0.5V. Digital inputs on P1.0–P1.4 will not function normally.
- 11. These parameters do not apply to P1.0–P1.4 if the A/D function is enabled.

A/D CONVERTER PARAMETER DEFINITIONS

The following definitions are included to clarify some specifications given and do not represent a complete set of A/D parameter definitions.

Absolute Accuracy Error

Absolute accuracy error of a given output is the difference between the theoretical analog input voltage to produce a given output and the actual analog input voltage required to produce the same code. Since the same output code is produced by a band of input voltages, the "required input voltage" is defined as the midpoint of the band of input voltage that will produce that code. Absolute accuracy error not specified with a code is the maximum over all codes.

Nonlinearity

If a straight line is drawn between the end points of the actual converter characteristics such that zero offset and full scale errors are removed, then non-linearity is the maximum deviation of the code transitions of the actual characteristics from that of the straight line so constructed. This is also referred to as relative accuracy and also integral non-linearity.

Differential Non-Linearity

Differential non-linearity is the maximum difference between the actual and ideal code widths fo the converter. The code widths are the differences expressed in LSB between the code transition points, as the input voltage is varied through the range for the complete set of codes.

Gain Error

Gain error is the deviation between the ideal and actual analog input voltage required to cause the final code transition to a full-scale output code after the offset error has been removed. This may sometimes be referred to as full scale error.

Offset Error

Offset error is the difference between the actual input voltage that causes the first code transition and the ideal value to cause the first code transition. This ideal value is 1/2 LSB above $V_{\text{ref-}}$.

Channel to Channel Matching

Channel to channel matching is the maximum difference between the corresponding code transitions of the actual characteristics taken

83C752/87C752

from different channels under the same temperature, voltage and frequency conditions.

Crosstalk

Crosstalk is the measured level of a signal at the output of the converter resulting from a signal applied to one deselected channel.

Total Error

Maximum deviation of any step point from a line connecting the ideal first transition point to the ideal last transition point.

Relative Accuracy

Relative accuracy error is the deviation of the ADC's actual code transition points from the

ideal code transition points on a straight line which connects the ideal first code transition point and the final code transition point, after nulling offset error and gain error. It is generally expressed in LSBs or in percent of

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } -40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 10\% \ (87\text{C752}), \ V_{CC} = 5\text{V} \pm 20\% \ (83\text{C752}), \ V_{SS} = 0\text{V}^{4.8} + 10\% \ (87\text{C752})$

		12MHz	CLOCK	VARIABLE CLOCK		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator frequency:			3.5 3.5 0.5	12 16 12	MHz MHz MHz
External Cloc	ck (Figure 1)		•	•		
t _{CHCX}	High time	20		20		ns
t _{CLCX}	Low time	20		20		ns
t _{CLCH}	Rise time		20		20	ns
t _{CHCL}	Fall time		20		20	ns

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

C - Clock

D - Input data

H - Logic level high


L - Logic level low


Q - Output data

T - Time V - Valid


X - No longer a valid logic level

Z - Float





83C752/87C752



PROGRAMMING CONSIDERATIONS

EPROM Characteristics

The 87C752 is programmed by using a modified Quick-Pulse Programming algorithm similar to that used for devices such as the 87C451 and 87C51. It differs from these devices in that a serial data stream is used to place the 87C752 in the programming mode.

Figure 4 shows a block diagram of the programming configuration for the 87C752. Port pin P0.2 is used as the programming voltage supply input (V_{PP} signal). Port pin P0.1 is used as the program (PGM/) signal. This pin is used for the 25 programming pulses.

Port 3 is used as the address input for the byte to be programmed and accepts both the high and low components of the eleven bit address. Multiplexing of these address components is performed using the ASEL input. The user should drive the ASEL input high and then drive port 3 with the high order bits of the address. ASEL should remain high for at least 13 clock cycles. ASEL may then be driven low which latches the high order bits of the address internally. The high

address should remain on port 3 for at least two clock cycles after ASEL is driven low. Port 3 may then be driven with the low byte of the address. The low address will be internally stable 13 clock cycles later. The address will remain stable provided that the low byte placed on port 3 is held stable and ASEL is kept low. Note: ASEL needs to be pulsed high only to change the high byte of the address.

Port 1 is used as a bidirectional data bus during programming and verify operations. During programming mode, it accepts the byte to be programmed. During verify mode, it provides the contents of the EPROM location specified by the address which has been supplied to Port 3.

The XTAL1 pin is the oscillator input and receives the master system clock. This clock should be between 1.2 and 6MHz.

The RESET pin is used to accept the serial data stream that places the 87C752 into various programming modes. This pattern consists of a 10-bit code with the LSB sent first. Each bit is synchronized to the clock input. X1.

Programming Operation

Figures 5 and 6 show the timing diagrams for the program/verify cycle. RESET should initially be held high for at least two machine cycles. P0.1 (PGM/) and P0.2 (VPP) will be at VOH as a result of the RESET operation. At this point, these pins function as normal quasi-bidirectional I/O ports and the programming equipment may pull these lines low. However, prior to sending the 10-bit code on the RESET pin, the programming equipment should drive these pins high (VIH). The RESET pin may now be used as the serial data input for the data stream which places the 87C752 in the programming mode. Data bits are sampled during the clock high time and thus should only change during the time that the clock is low. Following transmission of the last data bit, the RESET pin should be held low.

Next the address information for the location to be programmed is placed on port 3 and ASEL is used to perform the address multiplexing, as previously described. At this time, port 1 functions as an output.

83C752/87C752

A high voltage V_{PP} level is then applied to the V_{PP} input (P0.2). (This sets Port 1 as an input port). The data to be programmed into the EPROM array is then placed on Port 1. This is followed by a series of programming pulses applied to the PGW pin (P0.1). These pulses are created by driving P0.1 low and then high. This pulse is repeated until a total of 25 programming pulses have occurred. At the conclusion of the last pulse, the PGW signal should remain high.

The V_{PP} signal may now be driven to the V_{OH} level, placing the 87C752 in the verify mode. (Port 1 is now used as an output port). After four machine cycles (48 clock periods), the contents of the addressed location in the EPROM array will appear on Port 1.

The next programming cycle may now be initiated by placing the address information at the inputs of the multiplexed buffers, driving the V_{PP} pin to the V_{PP} voltage level, providing the byte to be programmed to Port1 and issuing the 26 programming pulses on the PGM/ pin, bringing V_{PP} back down to the V_{C} level and verifying the byte.

Programming Modes

The 87C752 has four programming features incorporated within its EPROM array. These include the USER EPROM for storage of the application's code, a 16-byte encryption key array and two security bits. Programming and verification of these four elements are selected by a combination of the serial data stream applied to the RESET pin and the voltage levels applied to port pins P0.1 and P0.2. The various combinations are shown in Table 3.

Encryption Key Table

The 87C752 includes a 16-byte EPROM array that is programmable by the end user. The contents of this array can then be used to encrypt the program memory contents during a program memory verify operation. When a program memory verify operation is performed, the contents of the program

memory location is XNOR'ed with one of the bytes in the 16-byte encryption table. The resulting data pattern is then provided to port 1 as the verify data. The encryption mechanism can be disable, in essence, by leaving the bytes in the encryption table in their erased state (FFH) since the XNOR product of a bit with a logical one will result in the original bit. The encryption bytes are mapped with the code memory in 16-byte groups, the first byte in code memory will be encrypted with the first byte in the encryption table; the second byte in code memory will be encrypted with the second byte in the encryption table and so forth up to and including the 16the byte. The encryption repeats in 16-byte groups; the 17th byte in the code memory will be encrypted with the first byte in the encryption table, and so forth.

Security Bits

Two security bits, security bit 1 and security bit 2, are provided to limit access to the USER EPROM and encryption key arrays. Security bit 1 is the program inhibit bit, and once programmed performs the following functions:

- Additional programming of the USER EPROM is inhibited.
- Additional programming of the encryption key is inhibited.
- Verification of the encryption key is inhibited.
- Verification of the USER EPROM and the security bit levels may still be performed.

(If the encryption key array is being used, this security bit should be programmed by the user to prevent unauthorized parties from reprogramming the encryption key to all logical zero bits. Such programming would provide data during a verify cycle that is the logical complement of the USER EPROM contents).

Security bit 2, the verify inhibit bit, prevents verification of both the USER EPROM array

and the encryption key arrays. The security bit levels may still be verified.

Programming and Verifying Security Bits

Security bits are programmed employing the same techniques used to program the USER EPROM and KEY arrays using serial data streams and logic levels on port pins indicated in Table 3. When programming either security bit, it is not necessary to provide address or data information to the 87C752 on ports 1 and 3.

Verification occurs in a similar manner using the RESET serial stream shown in Table 3. Port 3 is not required to be driven and the results of the verify operation will appear on ports 1.6 and 1.7.

Ports 1.7 contains the security bit 1 data and is a logical one if programmed and a logical zero if erased. Likewise, P1.6 contains the security bit 2 data and is a logical one if programmed and a logical zero if erased.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Flourless part number 2345–5 or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. Implementing Program/Verify Modes

OPERATION	SERIAL CODE	P0.1 (PGM/)	P0.2 (V _{PP})
Program user EPROM	296H	_*	V_{PP}
Verify user EPROM	296H	V _{IH}	V _{IH}
Program key EPROM	292H	_*	V _{PP}
Verify key EPROM	292H	V _{IH}	V _{IH}
Program security bit 1	29AH	_*	V _{PP}
Program security bit 2	298H	_*	V _{PP}
Verify security bits	29AH	V _{IH}	V _{IH}

NOTE:

Pulsed from V_{IH} to V_{IL} and returned to V_{IH}.


83C752/87C752

EPROM PROGRAMMING AND VERIFICATION


 T_{amb} = 21°C to +27°C, V_{CC} = 5V ±10%, V_{SS} = 0V


SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator/clock frequency	1.2	6	MHz
t _{AVGL} *	Address setup to P0.1 (PROG-) low	10μs + 24t _{CLCL}		
t _{GHAX}	Address hold after P0.1 (PROG-) high	48t _{CLCL}		
DVGL	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
DVGL	Data setup to P0.1 (PROG-) low	38t _{CLCL}		
GHDX	Data hold after P0.1 (PROG-) high	36t _{CLCL}		
SHGL	V _{PP} setup to P0.1 (PROG–) low	10		μs
t _{GHSL}	V _{PP} hold after P0.1 (PROG-)	10		μs
[†] GLGH	P0.1 (PROG-) width	90	110	μs
AVQV**	V _{PP} low (V _{CC}) to data valid		48t _{CLCL}	
GHGL	P0.1 (PROG-) high to P0.1 (PROG-) low	10		μs
SYNL	P0.0 (sync pulse) low	4tclcl		
SYNH	P0.0 (sync pulse) high	8t _{CLCL}		
MASEL	ASEL high time	13t _{CLCL}		
MAHLD	Address hold time	2t _{CLCL}		
HASET	Address setup to ASEL	13t _{CLCL}		
t _{ADSTA}	Low address to address stable	13t _{CLCL}		

Address should be valid at least 24t_{CLCL} before the rising edge of P0.2 (V_{PP}).
 For a pure verify mode, i.e., no program mode in between, t_{AVOV} is 14t_{CLCL} maximum.



83C752/87C752







Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.

80C51 Family Derivatives

8XC851 overview

8XC851 OVERVIEW

The 80C851 and the 83C851 (hereafter referred to collectively as the 8XC851) are EEPROM expanded versions of the 80C51. These devices are pin-for-pin compatible with the 80C51 with the addition of 256 bytes of EEPROM. The addition of the EEPROM makes these devices suitable for a variety of applications, specifically control and security systems.

The 8XC851 includes a 4k × 8 ROM, a 128 × 8 RAM, a 256 × 8 electrically erasable programmable read-only memory (EEPROM), 32 I/O lines, two 16-bit timer/counters, a seven-source, two priority level nested interrupt structure, a serial I/O port for either full duplex UART or I/O expansion, and an on-chip oscillator and clock circuit. The 80C851 includes all of the 83C851 features except the on-board 4k × 8 ROM.

The 8XC851 has two software selectable modes of reduced activity for further power reduction: idle mode and power-down mode. Idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. Power-down mode freezes the oscillator, causing all other chip functions to be inoperative while maintaining the RAM contents.

In addition, some special security features are implemented:

ROM code protection:

Mask-programmable. When implemented, access to the internal ROM is possible only when executing internal program memory; it is not possible to access the internal ROM when executing external program memory.

EEPROM protection:

In the security mode (enabled when the security bit is set), the contents of the EEPROM are protected and, when executing external program memory, no read or write operation to the EEPROM is possible except "Blockerase" ("Blockerase" clears all bytes, including the byte containing the security bits).

The 8XC851 features include:

- 80C51 pin-for-pin compatibility
- 4k×8 ROM
- 128 × 8 RAM
- 256 × 8 EEPROM
 - On-chip voltage multiplier for erase/write
- 50,000 erase/write cycles per byte
- 10 years non-volatile data retention
- Infinite number of read cycles

- Two 16-bit counter/timers
- Two external interrupts
- External memory addressing capability
 - 64k ROM and 64k RAM
- Low power consumption
 - Idle mode
 - Power-down mode
- ROM code protection
- EEPROM security mode

Differences from the 80C51

Special Function Registers

The SFRs are identical to those of the standard 80C51 with the exception of five registers (EADRL, EADRH, EDAT, ECNTRL, and ETIM) that have been added to allow control of the 256 bytes of EEPROM. Table 1 is a detailed expansion of the special function registers.

Refer to the 80C851 data sheet for additional information.

Table 1. 8XC851 Special Function Registers

Table 1.	oxcoor opecial	i diletton	icgiste	,							
SYMBOL	DESCRIPTION	DIRECT ADDRESS	MSB	ADDRE	SS, SYME	OL, OR A	LTERNAT	IVE PORT	FUNCTIO	DN LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
B*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00Н
			EF	EE	ED	EC	EB	EA	E9	E8	
DPTR:	Data pointer										
DPH DPL	(2 bytes): High byte Low byte	83H 82H									00H
EADRH#	EEPROM addr reg-high	F3H									80H
EADRL#	EEPROM addr reg-low	F2H									∞н
ECNTRL#	EEPROM control reg	F6H	IFE	EEINT	EWP	_	ECNTR L3	ECNTR L2	ECNTR L1	ECNTR L0	00Н
EDAT#	EEPROM data register	F4H		.			•				xxH
ETIM#	EEPROM timer register	F5H									08Н
			BF	BE	BD	вс	ВВ	BA	B9	B8	
IP*	Interrupt priority	В8Н	-	_	-	PS	PT1	PX1	PT0	PX0	ххх00000В
:				_]
			AF	ΑE	AD	AC	AB	AA	A 9	A8	
IE*	Interrupt enable	A8H	EA		_	ES	ET1	EX1	ET0	EX0	0xx00000B
P0*	Port 0	80H	87	86	85	84	83	82	81	80	FFH
P1*	Port 1	90H	97	96	95	94	93	92	91	90	FFH
P2*	Port 2	AOH	A 7	A 6	A 5	A4	A3	A2	A 1	AO	FFH
P3*	Port 3	Вон	B7	B6	B5	B4	В3	B2	B1	BO	FFH
PCON	Power control	87H	SMOD	_	_	_	GF1	GF0	PD	IDL	0ххх0000В
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program status word	DOH	CY	AC	F0	RS1	RS0	ov	_	Р	00H
SBUF	Serial data buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9 A	99	98	
SCON*	Serial port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	00H
TCON*	Timer/counter control	88H	TF1	TR1	TFO	TR0	IE1	IT1	IE0	ITO	00H
TMOD	Timer/counter mode	89H	GATE	C/T	M1	MO	GATE	C/T	M1	МО	00Н
THO	Timer 0 high byte	8CH					-	•		•	00Н
TH1	Timer 1 high byte	8DH									00H
TLO	Timer 0 low byte	8AH									00Н
TL1	Timer 1 low byte	8BH									00H

^{*} SFRs are bit addressable.

February 1992 1059

[#] SFRs are modified from or added to the 80C51 SFRs.

80C851/83C851

DESCRIPTION


The Philips 80C851/83C851 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The 80C851/83C851 has the same instruction set as the 80C51. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. The Philips epitaxial substrate minimizes latch-up sensitivity.

The 80C851/83C851 contains a 4k × 8 ROM with mask-programmable ROM code protection, a 128 × 8 RAM, 256 × 8 EEPROM, 32 I/O lines, two 16-bit counter/timers, a seven-source, five vector, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.


In addition, the 80C851/83C851 has two software selectable modes of power reduction - idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM and EEPROM contents but freezes the oscillator, causing all other chip functions to be inoperative.


FEATURES

- 80C51 based architecture
 - 4k × 8 ROM
 - 128×8 RAM
 - Two 16-bit counter/timers
 - Full duplex serial channel
 - Boolean processor
- Non-volatile 256 × 8-bit EEPROM (electrically erasable programmable read only memory)
 - On-chip voltage multiplier for erase/write
 - 50,000 erase/write cycles per byte
 - 10 years non-volatile data retention
 - Infinite number of read cycles
 - User selectable security mode
- Block erase capability
- Mask-programmable ROM code protection
- Memory addressing capability
 - 64k ROM and 64k RAM
- · Power control modes:
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- 1.2 to 16MHz
- Three package styles
- Three temperature ranges
- ROM code protection



PIN CONFIGURATIONS






80C851/83C851

ORDERING INFORMATION


PHIL PART ORDE PART MA	R NUMBER	NORTH AMER				
ROMIess Version	ROM Version	ROMIess Version	ROM Version	TEMPERATURE RANGE °C AND PACKAGE	FREQ. (MHz)	DRAWING NUMBER
P80C851 FBP	P83C851 FBP	S80C851-4N40	S83C851-4N40	0 to +70, Plastic Dual In-line Package	1.2 to 16	SOT129
P80C851 FBA	P83C851 FBA	S80C851-4A44	S83C851-4A44	0 to +70, Plastic Leaded Chip Carrier	1.2 to 16	SOT187
P80C851 FBB	P83C851 FBB	S80C851-4B44	S83C851-4B44	0 to +70, Plastic Quad Flat Pack	1.2 to 16	SOT311
P80C851 FFP	P83C851 FFP	S80C851-5N40	S83C851-5N40	–40 to +85, Plastic Dual In-line Package	1.2 to 16	SOT129
P80C851 FFA	P83C851 FFA	S80C851-5A44	S83C851-5A44	-40 to +85, Plastic Leaded Chip Carrier	1.2 to 16	SOT187
P80C851 FFB	P83C851 FFB	S80C851-5B44	S83C851-5B44	-40 to +85, Plastic Quad Flat Pack	1.2 to 16	SOT311
P80C851 FHP	P83C851 FHP	S80C851-6N40	S83C851-6N40	-40 to +125, Plastic Dual In-line Package	1.2 to 16	SOT129
P80C851 FHA	P83C851 FHA	S80C851-6A44	S83C851-6A44	-40 to +125, Plastic Leaded Chip Carrier	1.2 to 16	SOT187
P80C851 FHB	P83C851 FHB	S80C851-6B44	S83C851-6B44	-40 to +125, Plastic Quad Flat Pack	1.2 to 16	SOT311

BLOCK DIAGRAM




80C851/83C851

PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



80C851/83C851

PIN DESCRIPTION

		PIN NO.			
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16, 39	1	Ground: 0V reference.
V _{DD}	40	44	38	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	1–8	2–9	40–44, 1–3	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}).
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: IIL). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$). Port 3 also serves the special features of the SCB0C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
i	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	1	INTO (P3.2): External interrupt
1	13	15	9		INT1 (P3.3): External interrupt
	14	16	10		T0 (P3.4): Timer 0 external input
	15	17	11 12		T1 (P3.5): Timer 1 external input
	16 17	18 19	13	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
l	i		ł	1	1 ` '
RST	9	10	4	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{DD} .
ALE	30	33	27	1/0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA	31	35	29	l	External Access Enable: If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 4096. If during a RESET, EA is held a TTL LOW level, the CPU executes out of external program memory. EA is not allowed to float.
XTAL1	19	21	15	1	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

80C851/83C851

EEPROM

Communications between the CPU and the EEPROM is accomplished via 5 special function registers; 2 address registers (high and low byte), 1 data register for read and write operations, 1 control register, and 1 timer register to adapt the erase/write time to the clock frequency. All registers can be read and written. Figure 1 shows a block diagram of the CPU, the EEPROM and the interface.

Register and Functional Description

Address Register (EADRH, EADRL)

The lower byte contains the address of one of the 256 bytes. The higher byte (EADRH) is for future extensions and for addressing the security bits (see Security Facilities). The

EADRH register address is F3H. The EADRL register address is F2H.

Data Register (EDAT)

This register is required for read and write operations and also for row/block erase. In write mode, its contents are written to the addressed byte (for "row erase" and "block erase" the contents are don't care). The write pulse starts all operations, except read. In read mode, EDAT contains the data of the addressed byte. The EDAT register address is EAH.

Timer Register (ETIM)

The timer register is required to adapt the erase/write time to the oscillator frequency. The user has to ensure that the erase or write (program) time is neither too short or too long.

The ETIM register address is F5H. Table 1 contains the values which must be written to the ETIM register by software for various oscillator frequencies (the default value is 08H after RESET).

The general formula is:

2ms Write time:

Value (decimal, to be rounded up)
$$=\frac{f_{XTAL1} [kHz]}{512} -2$$

10ms Write time:


Value (decimal) =
$$\frac{f_{XTAL1} [kHz]}{96}$$
 -2

Control Register (ECNTRL)

See Figure 2 for a description of this register. The ECNTRL register address is F6H.

Table 1. Values for the Timer Register (ETIM)

	VALUES FOR ETIM						
f _{XTAL1}	2ms WR	ITE TIME	10ms WR	ITE TIME			
	HEX	DEC	HEX	DEC			
1.0MHz	_	-	08	8			
2.0MHz	02	2	13	19			
3.0MHz	04	4	1D	29			
4.0MHz	06	6	28	40			
5.0MHz	08	8	32	50			
6.0MHz	0A	10	3C	60			
7.0MHz	oc	12	47	71			
8.0MHz	0E	14	51	81			
9.0MHz	10	16	5C	92			
10.0MHz	12	18	66	102			
11.0MHz	14	20	71	113			
12.0MHz	16	22	7B	123			
13.0MHz	18	24					
14.0MHz	1A	26					
15.0MHz	1C	28					
16.0MHz	1E	30					



80C851/83C851

	7	6	5	4	3	2	1	0	
	IFE	EEINT	EWP		ECNTRL3	ECNTRL2	ECNTRL1	ECNTRL0	ı
Bit ECNTR	Symbo L.7 IFE	Active	Funct	M interrupt	flag: set by th	e sequencer	or by softw	are; reset by s	software.
ECNTR ECNTR ECNTR ECCTR	L.4	interrup EEPRO Erase/o access Reserv	pt (see Interr DM interrupt write in progr to the EEPF	upt section) enable: set ess flag: se	and reset by:	software (act	ive high). er (active h	nigh). When E\	
ECNTR	L.0					·			1
<u> </u>	Open lyte mode	ition	ECNTE	?L.3	ECNTRL.2	ECNTR	L.1	ECNTRL0	
	low erase		1	- 1	1	0	- 1	0	
['age write' 'age erase/w	rite*	-	ŀ	=	_		-	
<u> </u>	lock erase		1 1		0	1	l_	0	J
	Future produ Normal EE a time.		, default mod	le after rese	t. In this mode	, data can b	e read and	written to one	byte at
Read mode	: This is the are availab	default mode le in the data	when byte n register.	node is sele	cted. This me	ans that the	contents of	the addressed	byte
Write mode:	oid content	is activated b s are read firs data = 00H) i	st (by default	he data regi), this allow	ster. The add the sequence	ress register er to decide	must be loa whether an	ided first. Sinc erase/write or	e the Write
Row erase:	In this mod	addressed	by EADRL a	re cleared i	n the same tir	ne normally	needed to c	ant, i.e. the 8 b lear one byte t the erase/wri	•
				-				takes t _{TOTON} L =	t _E + 8 × t _W
			to t _{total} = 8 .	× t _E + 8 × t	w (t _e = t _{erase}	· tw = twente).			
1	For future pr								
1	write: For fut : In this mod The conten	•	s are cleared	d. The byte d EDAT are	containing the	security bits	is also clea	ared. t _{BLOCKERA}	se ≈ t _E .
•	equences ar	d Register C	ontents aft	er Reset	-				
I ne content EADRH EADRL ETIM ECNTRL EDAT	= 1xxxxxxxx = 00H = 08H = 00H = xxH	B (security (security (minimur	bit address) bit address) n erase time ide, read)		efault values: vest permissit		frequency)		
Initialize:	MOV ETIM		•						
Read:	MOV EAD! MOV, ED								
Write:	MOV EADS								
Erase row:	MOV EAD! MOV ECN! MOV EDA!	RL, FRL, #0CH , (EDAT) d	Erase row	ess. 3LSBs mode	don't care				
Erase block	MOV ECNT	TRL, OAH , (EDAT) d	Erase bloo Ion't care	ck mode					
If the securit	y bit is to be	altered, the p	orogram gene	erally starts	as follows:				
MOV EADR MOV EADR									
		Fig	ure 2. C	Control F	legister (E	CNTRL)			

80C851/83C851

Security Facilities

EEPROM Protection

The EEPROM is protected using four security bits which are contained in an extra EEPROM byte at address 8000H (EADRH/EADRL). They can be set or cleared by software. To activate the EEPROM protection, the program sequence in byte mode must be as follows:

MOV EADRH, #80H MOV EADRL, #00H MOV EDAT. #FFH

If two or more of these bits are reset, SB=0, the security mode is disabled and the EEPROM is not protected. If three or four bits are set, SB=1 and the \overline{EA} mode differs from the internal access mode.

In this case, access to the EEPROM is only possible in one mode regardless of how the external access mode is reached (by pulling

the EA pin low or by passing the 4K boundary). For SB = 1 and "external access" only, the "block erase" mode is enabled. The program sequence has to be as follows:

MOV EADRH, #80H (security byte address)
MOV EADRL, #00H (security byte address)
MOV ECNTRL, #0AH (block erase mode)
MOV EDAT, #xxH (start block erase)

All 256 data bytes, the security bits, and SB will be cleared after completing this mode (EWP = 0). SB will also be affected in byte mode when writing to the security byte (not for SB = 1 and "external access"). Figure 3 illustrates the access to SB.


ROM Code Protection

Since the external access mode can only be selected by pulling the EA pin low during reset, it is not possible to read the internal program memory using the MOVC instruction while executing external program memory. Furthermore, it is not possible to change this

mode to internal access within the MOVC

Additionally, a mask-programmable ROM code protection facility is available. When the program memory passes the 4K boundary using both the internal and external ROMs, it is not possible to access the internal ROM from the external program memory if the mask-programmable ROM security bit is set. An access to the lower 4K bytes of program memory using the MOVC instruction is only possible while executing internal program memory.

Also the verification mode (test-mode which writes the ROM contents to a port for comparison with a reference code) is not implemented for security reasons. A different test-mode is implemented for test purposes. This mode allows every bit to be tested. However, the internal code cannot be accessed via a port.



80C851/83C851

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 1060.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

Note: Before entering the idle or power-down modes, the user has to ensure that there is no EEPROM erase/write cycle in progress (i.e., the EWP bit has to be reset before activating the idle or power-down modes; otherwise EEPROM accesses will be aborted).

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM and EEPROM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 2 shows the state of the I/O ports during low current operating modes.

INTERRUPT SYSTEM

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a multiple-source, two-priority-level, nested interrupt system is provided. Interrupt response latency is from 3µs to 7µs when using a 12MHz crystal. The S83C851 acknowledges interrupt requests from 7 sources as follows:

- INTO and INT1: externally via pins 12 and 13, respectively,
- Timer 0 and timer 1: from the two internal counters.
- Serial port: from the internal serial I/O port or EEPROM (1 vector).

Each interrupt vectors to a separate location in program memory for its service program. Each source can be individually enabled (the EEPROM interrupt can only be enabled when the serial port interrupt is enabled) or disabled and can be programmed to a high or low priority level. All enabled sources can also be globally disabled or enabled. Both external interrupts can be programmed to be level-activated and are active low to allow "wire-ORing" of several interrupt sources to one input pin.

Note: The serial port and EEPROM interrupt flags must be cleared by software; all other flags are cleared by hardware.

Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Input or output DC current on any single I/O pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80C851/83C851

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C (V}_{DD} = 5\text{V} \pm 10\%), -40^{\circ}\text{C to } + 85^{\circ}\text{C (V}_{DD} = 5\text{V} \pm 10\%), \text{ or } -40^{\circ}\text{C to } + 125^{\circ}\text{C (V}_{DD} = 5\text{V} \pm 10\%), \text{ V}_{SS} = 0\text{V} \pm 10\%$

		PART	TEST	LIN	IITS	
SYMBOL	PARAMETER	TYPE	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA	0 to +70°C -40 to +85°C -40 to +125°C		-0.5 -0.5 -0.5	0.2V _{DD} -0.1 0.2V _{DD} -0.15 0.2V _{DD} -0.25	V V
V _{IL1}	Input low voltage to EA	0 to +70°C -40 to +85°C -40 to +125°C		-0.5 -0.5 -0.5	0.2V _{DD} -0.3 0.2V _{DD} -0.35 0.2V _{DD} -0.45	V V V
V _{IH}	Input high voltage, except XTAL1, RST	0 to +70°C -40 to +85°C -40 to +125°C		0.2V _{DD} +0.9 0.2V _{DD} +1.0 0.2V _{DD} +1.0	V _{DD} +0.5 V _{DD} +0.5 V _{DD} +0.5	V V V
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C -40 to +85°C -40 to +125°C		0.7V _{DD} 0.7V _{DD} +0.1 0.7V _D +0.1	V _{DD} +0.5 V _{DD} +0.5 V _{DD} +0.5	
V _{OL}	Output low voltage, ports 1, 2, 3 ⁶		I _{OL} = 1.6mA ⁴		0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN 6		$I_{OL} = 3.2 \text{mA}^4$:	0.45	٧
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN		I _{OH} = -60μA, I _{OH} = -25μA, I _{OH} = -10μA	2.4 0.75V _{DD} 0.9V _{DD}		>>>
V _{OH1}	Output high voltage, port 0 in external bus mode ⁵		$I_{OH} = -800 \mu A,$ $I_{OH} = -300 \mu A,$ $I_{OH} = -80 \mu A$	2.4 0.75V _{DD} 0.9V _{DD}		V V
I _{IL}	Logical 0 input current, ports 1, 2, 3	0 to +70°C -40 to +85°C -40 to +125°C	V _{IN} = 0.45V		–50 –75 –75	μΑ μΑ μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3	0 to +70°C -40 to +85°C -40 to +125°C	V _{IN} = 2.0V		650 750 750	μ Α μ Α μ Α
l _{L1}	Input leakage current, port 0, EA		0.45V <v<sub>i<v<sub>DD</v<sub></v<sub>		±10	μА
I _{DD}	Power supply current: Active mode @ 16MHz ¹ Idle mode @ 16MHz ² Power down mode ³		See note 7		19 3.7 50	mA mA μA
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
C _{IO}	Pin capacitance		f = 1MHz		10	pF

- The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5$ ns; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DD} - 0.5V$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = V_{DD}$.
- V_{III} = V_{DD} 0.5V, XTAL2 not connected; EA = RST = PORT 0 = V_{DD}.
 The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_t = 5ns; V_{IL} = V_{SS} +0.5V; V_{IH} = V_{DD} 0.5V; XTAL2 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}.
 The power-down current is measured with all output pins disconnected; XTAL2 not connected; EA = Port 0 = V_{DD}; RST = XTAL1 = V_{SS}.
 Capacitive loading on Port 0 and Port 2 may cause spurious noise pulses to be superimposed on the LOW level output voltage of ALE, Port
- 1 and Port 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make a 1-to-0 transition during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desireable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 5. Capacitive loading on Port 0 and Port 2 may cause the HIGH level output voltage on ALE and PSEN to momentarily fall below the 0.9VDD specification when the address bits are stabilizing.
- 6. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum IOL per Port pin:

80C851/83C851

Maximum I_{OL} per 8-bit port -

26mA 15mA Port 0:

Ports 1, 2, and 3: 15mA
Maximum total I_{OL} for all output pins: 71mA.

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

7. See Figures 11 through 14 for I_{DD} test conditions.

80C851/83C851

AC ELECTRICAL CHARACTERISTICS^{1, 2}

			16MHz	CLOCK	VARIABLE CLOCK			
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
1/t _{CLCL}	4	Oscillator frequency			1.2	16	MHz	
t _{LHLL}	4	ALE pulse width	85		2t _{CLCL} -40		ns	
t _{AVLL}	4	Address valid to ALE low	8		t _{CLCL} -55		ns	
t _{LLAX}	4	Address hold after ALE low	28		t _{CLCL} -35		ns	
t _{LLIV}	4	ALE low to valid instruction in		150		4t _{CLCL} -100	ns	
tLLPL	4	ALE low to PSEN low	23		t _{CLCL} -40		ns	
tргрн	4	PSEN pulse width	143		3t _{CLCL} -45		ns	
t _{PLIV}	4	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns	
t _{PXIX}	4	Input instruction hold after PSEN	0		0		ns	
t _{PXIZ}	4	Input instruction float after PSEN		38		t _{CLCL} -25	ns	
t _{AVIV}	4	Address to valid instruction in		208		5t _{CLCL} -105	ns	
t _{PLAZ}	4	PSEN low to address float		10		10	ns	
Data Memo	ry					-		
t _{RLRH}	5, 6	RD pulse width	275	T	6t _{CLCL} -100	T	ns	
twwH	5, 6	WR pulse width	275		6t _{CLCL} -100		ns	
t _{RLDV}	5, 6	RD low to valid data in		148		5t _{CLCL} -165	ns	
t _{RHDX}	5, 6	Data hold after RD	0		0		ns	
t _{RHDZ}	5, 6	Data float after RD		55		2t _{CLCL} -70	ns	
t _{LLDV}	5, 6	ALE low to valid data in		350		8t _{CLCL} -150	ns	
t _{AVDV}	5, 6	Address to valid data in		398		9t _{CLCL} -165	ns	
t _{LLWL}	5, 6	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns	
t _{AW}	5, 6	Address to RD or WR	120		4t _{CLCL} -130		ns	
t _{QW}	5, 6	Data setup time before WR	288		7t _{CLCL} -150		ns	
tavwx	5, 6	Data valid to WR transition	3		t _{CLCL} -60		ns	
twhax	5, 6	Data hold after WR	13		t _{CLCL} -50		ns	
t _{RLAZ}	5, 6	RD low to address float		0		0	ns	
t _{WHLH}	5, 6	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns	
External Cid	ock						•	
tchcx	8	High time	20		20		ns	
tclcx	8	Low time	20		20		ns	
t _{CLCH}	8	Rise time		20		20	ns	
t _{CHCL}	8	Fall time		20		20	ns	
Erase/write	timer const	ant ³	1				•	
t _{E/W}		Erase/write cycle time	4	20	4	20	ms	
tE		Erase time	2	10	2	10	ms	
t _W		Write time	2	10	2	10	ms	
t _S		Data retention time ⁴	10		10		years	
NE/W		Erase/write cycles ⁵	50,000		50,000		cycles	
NOTES:	***************************************			·	<u> </u>	•		

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 3. The power-off fall-time of V_{DD} must be less than 1ms to prevent an overwrite pulse from being generated in the EEPROM which can cause spurious parasitic writing to EEPROM cells. If the V_{DD} power-off full-time is greater than 1ms, a power-off reset signal should be generated to prevent this condition from occurring.
- Test condition: T_{amb} = +55°C.
- 5. Number of erase/write cycles for each EEPROM byte.

80C851/83C851

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always "t (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:


- A-Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)


- L Logic level low, or ALE
- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid W- WR signal
- X No longer a valid logic level
- Z Float

Examples: t_{AVLL} = Time for address valid to


ALE low.


t_{LLPL} = Time for ALE low to PSEN low.





80C851/83C851





80C851/83C851


Table 3. External Clock Drive XTAL1


Oscillator circuitry: The capacities connected to the crystal should be: C1 = C2 = tbf.


SYMBOL		VARIAE f = 1.3		
	PARAMETER	MIN	MAX	UNIT
t _{CLCL}	Oscillator clock period	63	833	ns
t _{HIGH}	HIGH time	20	tclcl - tlow	ns
t _L OW	LOW time	20	tclcl - thigh	ns
t _r	Rise time	-	20	ns
t _f	Fall time	-	20	ns
tcy	Cycle time ¹	0.75	10	ns


NOTE:


1. $t_{CY} = 12 t_{CLCL}$.













80C851/83C851





83C852

FEATURES

- 8-bit CPU
- 6K bytes of user program memory (ROM), no external extension
- 256 bytes of RAM data memory (RAM), no external extension
- · 2K bytes EEPROM:
 - EEPROM stores data or program
 - on-chip voltage multiplier for EEPROM ERASE/WRITE
 - ERASE/WRITE cycle time independent of the clock frequency
 - 10000 ERASE/WRITE cycles per bytes
 - 10 years non-volatile data retention
 - infinite number of READ cycles
 - error code correction
- · Calculation unit for cryptographic calculations
- · Security features
- · Power-ON/OFF reset circuit
- · Low frequency detector
- · Two 16-bit timers
- Clock frequency range 1 MHz to 6 MHz; 1 μs cycle time with 6 MHz clock frequency
- Two I/O lines; only one I/O line is used in half-duplex, according to the ISO standards for the Smart Card applications; full-duplex communication can be performed with both I/O lines
- 5 interrupt sources from: I/O lines; Timer 0; Timer 1; EEPROM; Calculation unit
- Power-down and idle mode
- · Two operating modes: test mode and user mode
- · Single 5 volts power supply
- 6 pins: V_{DD}, V_{SS}, I/O1, I/O2, RESET, CLK

GENERAL DESCRIPTION

The 83C852 single chip secured microcontroller is manufactured in an advanced 1.2 µCMOS process. It is a derivative of the 80C51 microcontroller family and has the same instruction set as the 80C51. It has been specially designed for conditional access in secure Smart Card applications and is implemented with the highest levels of security.

Its internal calculation unit speeds-up cryptographic calculations using Public Key Algorithms.

Cryptographic calculations

At f_{CLK} = 6 MHz: X^e mod.n is performed in 1.5 s typical, with 512 bit operands.

External communications can be performed through a serial interface (I/O) according to ISO standards. The serial interface must be controlled by application software for access to the 83C852 internal memory.

The 83C852 contains a 6K bytes READ only memory (user ROM); a 256 bytes READ/WRITE data memory (RAM); 2K bytes electrically erasable programmable READ only memory (EEPROM); two I/O lines; two 16-bit timers; five vectorized interrupt sources; 33 Special Function Registers (SFRs) and a Calculation Unit to speed-up the execution time of public keys and secret keys cryptographic algorithms.

The 83C852 operates with a single 5 volts power supply and at a maximum clock frequency of 6 MHz. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With an input clock frequency of 6 MHz, 58% of the instructions are executed in 1 μs and 40% in 2 μs .


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITION	MIN.	MAX.	UNIT
V _{DD}	supply voltage range		4.5	5.5	V
I _{DD}	supply current	f _{CLK} = 3.57 MHz	-	10	mA
I _{DD}	supply current: operating modes	f _{CLK} = 6.0 MHz	-	15	mA
I _{ID}	supply current: idle mode	f _{CLK} = 6.0 MHz	-	3	mA
P _{tot}	total power dissipation		-	1	w
T _{stg}	storage temperature range		-65	150	°C
T _{amb}	operating ambient temperature range		0	70	°C

83C852

ORDERING INFORMATION


EXTENDED TYPE	PACKAGE					
NUMBER	PADS	PAD POSITION	MATERIAL	CODE		
83C852 die	6	X Y coordinates	die	-		
83C852P	tbf	tbf	plastic DIL	tbf		



83C852

PINNING

SYMBOL	PIN (PAD)	DESCRIPTION
V _{DD}	C1	+5 volts power supply pin during normal operation, idle mode and power-down mode
RESET	C2	active LOW input that initializes the processor
CLK	C3	external clock input. The internal clock frequency = the external clock frequency
V _{SS}	C5	ground
1/01	C7	quasi bi-directional port (TTL compatible), the user's program must include routines able to handle an asynchronous serial communication through a single I/O port (for half-duplex)
1/02	C8	quasi bi-directional port (TTL compatible)



ASSIGNMENT OF ISO/83C852 SMART CARD CONTACTS

C1 C5 C6 C2 C6 C3 C7 C4 C8 MBA902

CONTACTS	ISO ASSIGNMENTS	83C852 ASSIGNMENTS
C1	V _{cc}	V _{DD}
C2	RESET	RESET
C3	CLK	CLK
C4	reserved	not connected
C5	GND	V _{SS}
C6	V_{pp}	not connected
C7	1/0	used for I/O1
C8	reserved	reserved for I/O2

contact assignments are specified in part 2 of ISO 7816

Fig.3 Contact assignments.

83C852

FUNCTIONAL DESCRIPTION

General

The 83C852 is specially designed for secured applications such as conditional access and transactions in a Smart Card environment. It has a Calculation Unit which makes the microcontroller dedicated to asymmetric crypto systems. Special Function Registers (SFRs) are available to the user to manipulate memory transactions and calculation unit operations.

The address bus of the EEPROM is mixed to prevent fraudulent access and optical scanning. The EEPROM has an hardware error code correction which guarantees the data content integrity. The 83C852 is able to read and modify a part of the internal program memory contained in EEPROM.

The 83C852 has two software selectable modes of reduced activity for further power reduction, the idle mode and power-down mode:

- the idle mode freezes the CPU while allowing the RAM, the timers and the interrupt system to continue functioning.
- the power-down mode saves the RAM content and disables all other chip functions.

The 83C852 has 33 SFRs available for use by the user (see Table 23). The functional descriptions and usage of the SFRs as they co-relate to the RAM, EEPROM and the calculation unit activities, are described within the following sections.

Memory organisation

The central processing unit (CPU) manipulates operands in three memory spaces, (see Fig. 4) these are:

- 6K-byte internal program memory (ROM)
- 2K-byte program and data memory (EEPROM)
- 256-byte internal data memory (RAM).

The 256-byte internal RAM memory address space is sub-divided into:

- 128-byte internal data RAM locations 00 to 7FH. This address space is accessible with direct and indirect addressing
- 128-byte internal data RAM locations 80H to FFH.
 This address space is accessible with indirect addressing only

 128-byte Special Function Register (SFR) address space 80H to FFH. This address space is parallel to the upper 128 byte RAM. It is accessible with direct addressing only. 33 SFRs reside inside this area, the remaining address space in between is unused.

EEPROM

The EEPROM has a capacity of 2K bytes (words) see Fig. 5. With its built-in error correction hardware the EEPROM is a very reliable non-volatile memory. In addition to each single stored data byte, 4 extra "parity" bits are stored in EEPROM. Single-bit errors per byte are automatically corrected when reading the memory. It can be accessed by both CPU and calculation unit (however, not at the same time).

Programming of the EEPROM is completely controlled by the EEPROM's sequencer. The EEPROM can be used either both as data memory and program memory for the CPU, or as data memory for the calculation unit.

EEPROM AS DATA MEMORY:

When the CPU executes opcodes from internal ROM (program address < 8000H), the EEPROM can be used as a data memory. The communication between CPU and EEPROM is performed via 6 SFRs (see Table 1), these comprise:

- 2 EEPROM (SFRs) address registers (HIGH and LOW address byte)
- 1 EEPROM (SFR) data register for READ and WRITE operations
- 2 EEPROM (SFRs) control registers to select the various operating and test modes
- 1 EEPROM (SFR) timer register to adapt the ERASE/WRITE time to the operating clock frequency.

EEPROM AS PROGRAM MEMORY:

When the program counter is higher than 7FFFH, the EEPROM is used as a program memory. The CPU fetches opcodes directly from the EEPROM. <u>EADRH</u>. <u>EADRL1</u> and <u>EDAT</u> registers cannot be written. Their contents in this mode are irrelevant.

Reading data from the EEPROM can still be done with the MOVC instruction, but EEPROM write operation is not possible. The EEPROM can only be written by software executed from the ROM area (program address < 8000H).

EEPROM AS DATA MEMORY FOR THE CALCULATION UNIT:

Communication between calculation unit and EEPROM is performed via SFRs (see Table 1), these comprise:


- 2 EEPROM SFRs address registers (one HIGH and one of two alternate LOW address bytes)
- · calculation unit SFRs.

The EEPROM data output is directly connected via a special bus to the data registers of the calculation unit. The calculation unit has direct READ access to the EEPROM.

During memory access, the EEPROM is addressed by one of two address pointers EADRL1 or EADRL2. Both

pointers are loaded by the CPU and decremented by the calculation unit's sequencer. EADRL1 or EADRL2 supply the LOW byte (LSB) of the EEPROM address. The HIGH byte (MSB) of the EEPROM address is taken directly from the EADRH register. The access to the EEPROM from the calculation unit, is controlled by the calculation unit SFRs.

When the access to EEPROM by the calculation unit is active, the EEPROM is not accessible by the CPU, neither as data memory nor as program memory. When the calculation unit is operating, but not accessing the EEPROM, the CPU can READ, WRITE and EXECUTE EEPROM.



83C852

EEPROM SFRs

Table 1 provides a listing of the EEPROM associated SFRs:

Table 1 EEPROM SFRs

NAME	SFR ADDRESS	FUNCTION				
The communication between the CPU and the EEPROM is performed via the following SFRs:						
EADRL1	0F2H	address register (LSB)				
EADRH	0F3H	address register (MSB)				
EDAT	0F4H	data register				
ETIM	0F5H	EEPROM timer register				
ECNTRL1	0F6H	control register for normal operation modes				
ECNTRL2	0F7H	control register for special test modes				
The communic	cation between the cal	culation unit and the EEPROM is performed via the following SFRs:				
EADRL2	0F1H	address pointer 2: LSB of the EEPROM address (WRITE: reload EADRL2 register; READ: read counter)				
EADRL1	0F2H	address pointer 1: LSB of the EEPROM address (WRITE: reload EADRL1 register; READ: read counter)				
EADRH	0F3H	address register (MSB)				

EEPROM SFR descriptions

EADRH

EADRH is an 8-bit register (SFR), used as an address pointer, it is loaded from the CPU and contains the highest byte (MSB) of the EEPROM address. Only bits EADRH.7, 2, 1, 0 are relevant. Default value after reset is '10000000B'.

EADRL1, EADRL2

EADRL1 is an 8-bit register (SFR), used as an address pointer, it is loaded from the CPU. Its contents are transferred into an 8-bit down counter which provides the LOW byte (LSB) of the EEPROM address. The CPU has WRITE access to the EADRL1 register and READ access to the down counter.

Default value after reset of both the EADRL1 register and associated down counter are 00H. The transfer of EADRL1 to the down counter and the decrement are controlled by the calculation unit. The behaviour of EADRL1 depends on whether or not there is an access in progress from the calculation unit to the EEPROM.

No access from the calculation unit to the EEPROM:

 when there is no active access to the EEPROM from the calculation unit, the contents of the EADRL1 register are continuously loaded into its associated down counter. There is no hardware-decrement of the down counter. The combination of EADRL1 plus it's down counter behaves therefore as a normal register. In this mode, the LOW address byte of the EEPROM is always supplied by EADRL1. EADRL2 behaves similar to EADRL1 but it is not used for EEPROM addressing. Its contents are irrelevant.

Calculation unit access to the EEPROM:

EADRL1 is the EEPROM LOW address pointer used to address an operand (Ai) stored in the EEPROM. At the beginning of the calculation unit's computation cycle, the address content of the EADRL1 is loaded into it's associated down counter. During the calculation, further EADRL1 address transfers to the down counter stop, whilst the down counter is decremented by the calculation unit's sequencer. During a calculation, the EADRL1 register can be reloaded from the CPU with a new address. This new address will then be used during the next calculation.

83C852

 EADRL2 (SFR) is the second EEPROM LOW address pointer which is required for some operations of the calculation unit. It is used to address an operand (Xi) stored in the EEPROM. The function of EADRL2 is similar to EADRL1 function. EADRL2 cannot be used as a second address register for normal CPU access to the EEPROM.

Data register EDAT

This register (SFR) is used to read data from the currently addressed EEPROM byte. When EDAT is written during BYTE MODE, it's contents will be programmed into the addressed EEPROM byte. When EDAT is written during ROW ERASE or BLOCK ERASE mode, the ROW ERASE or BLOCK ERASE operation is

started. In this mode, the data written to EDAT is then irrelevant. The ECNTRL1 status bits EWP and IFE indicate whether the EEPROM ERASE/WRITE operation is still active. Whilst the EEPROM programming is in progress, rewriting data to EDAT is not allowed.

Timer register ETIM

The ETIM timer register (SFR) is required to adapt the ERASE/WRITE time to the clock frequency. ERASE (t_e) and WRITE (t_w) times of 5 ms each are required. The user has to ensure that the ERASE or WRITE time is neither too short nor too long. Table 2 gives values for ETIM register for given clock frequencies. ETIM has to be loaded by software in advance to the first ERASE/WRITE operation. ETIM's default value after reset is '08H'.

Table 2 ETIM timer values
The general formula is: Value (decimal) =(f_{CLK} kHz/102.4)-2

	VALUES FOR ETIM						
OPERATING f _{clk} MHz	BINARY						
ICLK IIIIZ	MSB	LSB	HEXADECIMAL	DECIMAL			
1.0	0000	1000	8	8			
2.0	0001	0010	12	18			
3.0	0001	1011	1B	27			
3.57	0010	0001	21	33			
4.0	0010	0101	25	37			
4.92	0010	1110	2E	46			
5.0	0010	1111	2F	47			
6.0	0011	1001	39	57			

83C852

Control register ECNTRL1

ECNTRL1 is the control register (SFR) for the several user operation modes of the EEPROM.

Table 3 ECNTRL1 SFR

IFE	EEINT	EWP	_		OPERATION A	ODE SELECT	•
7	6	5	4	3	2	1	0
	BYTE MODE →			0	0	0	0
	ROW ERASE →			1	1	0	0
	BLOCK ERASE →			1	0	1	0
		TEST MODE \rightarrow		1	1	1	1

Table 4 Description of the ECNTRL1 bits

SYMBOL / PARAMETER	FUNCTION
ECNTRL1.7	
IFE, interrupt flag EEPROM	set by the EEPROM sequencer after completion of an EEPROM WRITE access, or set and reset by software. When (IFE is set 1 and EEINT is set 1), an interrupt request is done. Interrupt vector 0023H will be forced if the bits EA and EE inside the interrupt Enable Register IE are also set 1.
ECNTRL1.6	
EEINT, enable EEPROM interrupt	set and reset by software. Enables an EEPROM interrupt request when HIGH.
ECNTRL1.5	
EWP, ERASE/WRITE in progress	set and reset by the EEPROM sequencer. EWP is active HIGH during EEPROM write operations. Consecutive write operations to EDAT are not allowed as long as EWP is set. EWP cannot be set or reset by software.
ECNTRL1.4	
-	reserved.
ECNTRL1 bits 3, 2, 1, 0	
operation mode select: BYTE MODE (0000)	normal E ² PROM mode, default mode after reset. In this mode READ or WRITE access to one byte at a time is possible.
READ mode	This is the default mode when BYTE MODE is selected. The contents of the addressed byte are available in the data register EDAT.
WRITE mode	This mode is activated after loading of the data register EDAT with the data byte to be written. Before writing EDAT, the address registers EADRL1 and EADRH must be loaded first. Depending on the previous contents of the addressed memory cells, the EEPROM sequencer decides whether to do a WRITE cycle (t _w), or a combined ERASE/WRITE cycle (t _e + t _w). A WRITE cycle is carried out when the previous memory content has been 00H. Otherwise an ERASE/WRITE cycle is carried out.

83C852

SYMBOL / PARAMETER	FUNCTION
operation mode select: ROW ERASE (1100)	in this mode the contents of the addressed memory row will be erased. The three LSB's of EADRL1 are not significant, i.e. 8 bytes addressed by EADRL1 will be cleared in the same time normally needed to clear one single byte ($t_{\text{ROW ERASE}} = t_{\text{w}}$). The ROW ERASE operation can be started by writing the EDAT register. The data that is written to EDAT is not significant. Writing of the erased 8 memory cells then takes only 8 WRITE cycles. This is much faster than writing 8 data bytes without a previous ROW ERASE. Such an operation would have taken a total = 8 t_{w} + 8 t_{w} .
operation mode select: BLOCK ERASE (1010)	in this mode all memory cells of the EEPROM will be cleared. The BLOCK ERASE operation can be started by writing EDAT. The contents of the data and address registers EDAT, EADRL1, EADRH are don't care.
operation mode select: TEST MODE (1111)	the selection of a specific EEPROM TEST MODE within the ECNTRL2 register is only possible when the ECNTRL1 register is switched in advance to TEST MODE.

Control register ECNTRL2

ECNTRL2 is the control register (SFR) for the several test modes of the EEPROM.


Table 5 ECNTRL2 SFR

READ ONLY				READ/	WRITE		
SP3	SP2	SP1	SP0	TM3	TM2	TM1	TM0
7	6	5	4	3	2	1	0
$\begin{array}{c} \text{NO TEST} \ \rightarrow \\ \text{READ EEPROM WITHOUT ERRORCORRECTION} \ \rightarrow \end{array}$				0	0 0	0 1	0 1

Table 6 Description of the ECNTRL2 bits

SYMBOL / PARAMETER	FUNCTION		
ECNTRL2 bits 7, 6, 5, 4			
SP3, SP2, SP1, SP0	this part of the ECNTRL2 register is READ only. The upper 4 bits of ECNTRL2 carry either the syndrome word which is generated by the EEPROM error correction logic or the parity bits stored in parallel to the data word in EEPROM memory. The syndrome word is always output during BYTE MODE READ (EWP = 0). A value of '0000B' means that no error has been detected/corrected. The parity bits are output during READ EEPROM WITHOUT ERRORCORRECTION TESTMODE or while EWP = 1.		
ECNTRL2 bits 3, 2, 1, 0			
TM3, TM2, TM1, TM0	this part of ECNTRL2 register is READ/WRITE. The lower 4 bits of ECNTRL2 are used to select one of the EEPROM test-modes. The selection of any test-mode is only possible if ECNTRL1 has been set to 'XXXX1111B' before. Otherwise TM3, TM2, TM1, TM0 are held at '0000B'.		

83C852



83C852

RAM

The RAM has a capacity of 256 bytes. It can be accessed by both CPU and calculation unit (however, not at the same time). The CPU has full READ and WRITE access to the RAM only when the calculation unit is not operating.

When the calculation unit is operating, it reads and writes data from/to the RAM via a separate channel. In order to avoid possible access conflicts, the CPU cannot read or write the RAM at this time. This condition places some restrictions to the operations of the CPU:

- no subroutine calls possible while calculation unit is active
- register operations (e.g. MOV A,R0) are not possible
- stack pointer operations (PUSH, POP) are not possible
- interrupt requests are not granted while the calculation unit is active.

In the RAM address space, only the SFRs can be read and written by the CPU whilst the calculation unit is active.

RAM address pointers

The calculation unit uses 4 RAM pointers to address the RAM during it's direct memory access: AIPR, XIPR, AOPR and APR.

ADDRESS POINTERS AIPR, XIPR, AOPR

AIPR and XIPR pointers address the operand fields Ai resp. Xi inside RAM, while AOPR addresses a RAM area Ao where the calculation result is to be stored. Each pointer consists of an 8-bit register with associated 8-bit down counter. The counter provides a RAM address. It is parallel loaded from it's register.

The CPU has WRITE access to the registers and READ access to the counters. Default values after reset for all registers and counters are 00H. The data transfer from the registers to their down counters and the counter decrement are controlled by the calculation unit.

ADDRESS POINTER APR

This is an 8-bit up counter which is used to address the A[3-0] operand field in RAM. It can be read and written by the CPU. Default value after reset is 00H. APR is incremented under the control of the calculation unit.

RAM address pointer modes

The following RAM address pointer modes apply:

The calculation unit is at standby:

- there is no direct memory access from the calculation unit
- the down counters are continuously loaded from the AIPR, XIPR and AOPR registers
- because RAM is not addressed by any of the RAM pointers, their contents are irrelevant at this time. In advance to a calculation, the CPU has to load the RAM pointers with the start addresses of the operand and result fields. AIPR, XIPR and AOPR have to be loaded with the LSB's address, while APR has to be loaded with the MSB's address of the data field.

The calculation unit is active:

- there is direct RAM memory access from the calculation unit
- the data transfer from the registers to their associated down counters is stopped
- the address pointers AIPR, XIPR and APR address the operands Ai, Xi and A[3-0] while AOPR addresses the Ao result area in RAM
- while the up and down counters are incremented/ decremented under control of the calculation unit, the CPU can reload the registers with new addresses, ready for transfer to their down counters at the beginning of the next calculation cycle.

83C852

CALCULATION UNIT

This unit computes, with it's associated software, any exponential functions like x^e mod.n. It has been designed to optimize the calculation time of exponent modulo N. It uses 196 bytes of RAM for 512-bit length operands.

CALCULATION UNIT PERFORMANCE

At f_{CLK} = 6 MHz: X^e modulo N is performed in 1.5 s typical, with 512 bit operands.

To reach this speed, the calculation unit's architecture provides:

- · fast multiplication and addition
- · fast carry handling
- fast data transfers to fetch operands from RAM or EEPROM and to store results in RAM
- simultaneous operation of both CPU and calculation unit.


The calculation unit does not carry out a complete exponentation in one step. However, it provides a set of basic instructions, from which the complete exponentation algorithm can be built by a dedicated software. All of these basic instructions operate on data-fields inside RAM and EEPROM. The width of these data-fields is variable. A typical operand width is 512 bits.


The basic operation of the calculation unit is to multiply either a 24-bit number or a 32-bit number with a long-word (e.g. 512-bit) and adding the result to another long-word. Further XOR and shift operations may be carried out to give the final result. With a 32-bit number this operation completes in typically 45 µs at 6 MHz clock frequency.

CALCULATION UNIT BASIC OPERATION


The basic operation of the calculation unit is:					
$B = [(A + a * X) \oplus value] * 2^n$	Where "A", "B" and "X" are large numbers, "a" is a 3 or 4 byte part of the large number "Y" and "value" is either one same byte used for each result byte or the large number "X". "n" is the number of bit-shifts for the calculation result, n can be either 0 or 32.				
Operation set of the calculation unit:					
B = (A + a * X) ⊕ value * 20	multiply and accumulate step (see Fig. 6).				
B = (0 + a * 0) ⊕ value * 20	memory initialization (see Fig. 7).				
A = (A + a * 0) ⊕ value * 2 [∞]	4 byte shift (see Fig. 8).				
B = (A + a * 0) ⊕ value * 20	memory transfer (see Fig. 9).				
B = (A + a * X) ⊕ value * 2 ³²	multiply, accumulate step with shift (see Fig. 10).				
Force A = 0 or X = 0 and shift depend on the contents of the registers CMD and CMDSTAT.					
A calculation example of $D = M^*C$ Mod length.	N is shown in Fig.11, where D, M, C and N are large numbers of n-bit				


83C852






83C852






83C852



83C852



1090

83C852

Calculation unit related SFRs

12 Special Function Registers (SFRs) are related to the calculation unit, see Table 7 and Figure 12.

Memory access registers

The calculation unit has direct READ and WRITE memory access to the RAM and READ-only access to the EEPROM. The unit uses four 8-bit wide RAM pointers to address operands and result inside RAM and two 8-bit pointers to address operands inside EEPROM. The MSB of the EEPROM address is supplied by the EADRH register. 5 out of the 6 pointers are pipelined. This allows the CPU to initialize these registers while a calculation is busy.


Table 7 Calculation unit related SFRs

SYMBOL	ADDRESS	FUNCTION
AIPR	A4H	RAM address pointer for Ai input operand; note 1
EADRL1	F2H	EEPROM address pointer for Ai input operand; note 1
XIPR	A5H	RAM address pointer for Xi input operand; note 1
EADRL2	F1H	EEPROM address pointer for Xi input operand; note 1
APR	A6H	RAM address pointer for A[3-0] input operand
AOPR	A7H	RAM address pointer for Ao result output
CMD	99H	command register
CMDSTAT	98H	command and status register
CNTCYCL	F9H	cycle counter
CXOR	A3H	XOR operand register
WRLIM	FBH	WRITE operation limit register
RDLIM	FAH	limits register of the READ operands Xi and Ai.

Note

1. Ai operand and Xi operand can be stored in either the RAM or the EEPROM.

83C852



83C852

Command and status registers CMD and CMDSTAT

The calculation unit has two 8 bit registers (SFRs) for commands and status. SFR CMD is used for commands only, SFR CMDSTAT is used for both commands and status (2 command bits and 3 status bits).

7 bits of the CMD register are pipelined (see Table 8). At the beginning of a calculation, the contents of these seven bits are transferred into an internal command register that controls the calculation unit's sequencer.

This allows the CPU to re-initialize the CMD register for the next calculation while the current calculation is still busy.

The CMDSTAT SFR (see Table 10) is not pipelined and may not be reloaded by the CPU whilst the calculation unit is active. Both CMD and CMDSTAT registers are cleared at reset. Tables 9 and 11 describe the function of single status and control bits within the CMD and CMDSTAT registers.

Table 8 CMD SFR




Table 9 Description of the CMD bits

SYMBOL / PARAMETER	FUNCTION		
CMD.7			
DWA = disable output write	set and reset by the CPU. When the DWA bit is set 1, the writing operation of the Ao result into RAM is disabled. The AOPR address counter is not decremented. When DWA bit is reset 0, the Ao result bytes are written into RAM.		
CMD.6			
AE2P = input Ai operand from the EEPROM	set and reset by the CPU. When the AE2P bit is set 1 the EEPROM is addressed by AIPE (EADRL1) address pointer and the Ai operand is read from the EEPROM. When AE2P is reset 0 the RAM is addressed by AIPR address counter and the Ai operand is read from the RAM.		

83C852

SYMBOL / PARAMETER	FUNCTION			
CMD.5				
XE2P = input Xi operand from the EEPROM	set and reset by the CPU. When the XE2P bit is set 1 the EEPROM is addressed by XIPE (EADRL2) address pointer and the Xi operand is read from the EEPROM. When XE2P is reset 0 the RAM is addressed by XIPR address counter and the Xi operand is read from the RAM.			
CMD.4				
OXOR = output exclusive OR	set and reset by the CPU. When the OXOR bit is set 1 the output data value is: Xi \oplus calculation result. When the OXOR bit is reset 0 the output data value is: CXOR register content \oplus calculation result. If the output value must be the real calculation result: OXOR bit is reset 0 and the CXOR register content = 00H.			
CMD.3				
SHIFT = control of Ao result shift	set and reset by the CPU. When the SHIFT bit is set 1 the Ao result consists of four registers Ao3, Ao2, Ao1, Ao0, thus the output data is delayed four times which leads to a 32-bit result shift. If the SHIFT bit is reset 0, the output pipeline has only one register Ao3. The result is not shifted.			
CMD.2				
LDRAM = Load A3, A2, A1, A0 registers from the RAM	set and reset by the CPU. When the LDRAM bit is set 1 the calculation unit reloads A3, A2, A1, A0 registers from the RAM at the start of the computation. When the LDRAM bit is reset 0, the A3, A2, A1, A0 registers are reloaded from the Ao3, Ao2, Ao1, Ao0 output pipeline registers.			
CMD.1				
M32 = 32-bit operands	set and reset by the CPU. When the M32 bit is set 1 the multiplier operands are A[30] (32-bits), APR is incremented by four. When the M32 bit is reset 0 the multiplier operands are A[2-0] (28-bits), APR is incremented by three.			
CMD.0				
CMRD = command ready	set by the CPU and cleared by the calculation unit (see Fig. 13). To start a calculation, the CMRD bit is set 1 by the CPU. The CMRD bit will be reset 0 by hardware immediately after beginning the calculation. The CMD register is then ready to take the next command word from the CPU. When the CMRD bit is set 1 by the CPU while the calculation unit is still active, the calculation unit does not stop at the end of the current computation. The new calculation starts immediately with the new command parameters. In this case there will be no interrupt request.			

83C852




Table 10 CMDSTAT SFR

SFR Command and Status register (SFR)	4	3	2	1	0
loaded and read by the CPU →	DRA	DRX	RUN	ĊCY	DONE
	1	1	1	1	1
	to the se	equencer	from	the calculatio	n unit

Table 11 Description of the CMDSTAT bits

SYMBOL / PARAMETER	FUNCTION				
CMDSTAT bits 7, 6, 5, not app	icable				
CMDSTAT.4					
DRA = READ disable of the operand Ai	set and reset by the CPU. When the DRA bit is set 1, READ operation of the operand Ai is disabled and Ai is cleared. In this mode the AIPR address counter is not decremented.				
CMDSTAT.3					
DRX = READ disable of the operand Xi	set and reset by the CPU. When the DRX bit is set 1, READ operation of the operand Xi is disabled and Xi is cleared. In this mode the XIPR address counter is not decremented.				
CMDSTAT.2					
RUN = active calculation unit	set and reset by the calculation unit. While the calculation unit is active, the RUN bit is set 1, otherwise the RUN lireset 0 (cleared).				

83C852

SYMBOL / PARAMETER	FUNCTION			
CMDSTAT bits 7, 6, 5, not app	icable			
CMDSTAT.1				
CCY = carry	set and reset by the calculation unit. When the contents of Ao3, Ao2, Ao1, Ao0 output pipeline registers are greater than 0 (zero), the CCY bit is set 1, otherwise CCY is reset 0.			
CMDSTAT.0				
DONE = end of the computation	set by the calculation unit, reset by the CPU. The DONE bit is set 1 by the calculation unit at the end of computation. When set 1, an interrupt request is generated. The DONE flag has to be reset 0 by the CPU during an interrupt service routine.			

Cycle counter CNTCYCL

This is an 8-bit register with associated down counter. It counts the number of bytes of the result which the calculation unit shall carry out. The first byte of the result is always zero.

The CPU has WRITE access to the register and READ access to the down counter. CNTCYCL is cleared to 00H during reset. As long as the calculation unit is in standby, the down counter is continuously loaded with the register contents. After start of calculation, the down counter becomes separated from the register and starts counting. The register can then be reloaded by the CPU for the next calculation cycle. As soon as the down counter reaches the state 00H, the calculation cycle is terminated.

Limit registers

The calculation unit has two 8-bit limit registers (SFRs) WRLIM and RDLIM. WRLIM controls the start of Ao result output to RAM, while RDLIM controls the length of Ai and Xi input operands. RDLIM is split into two 4-bit registers. RDLIM (7-4) carry the READ limit for the Xi operand and RDLIM (3-0) the READ limit for Ai.

The contents of WRLIM, RDLIM (7-4), RDLIM (3-0) are compared to the contents of the Cycle Counter CNTCYCL during calculation. As Xi and Ai limits are both only 4-bits wide, these values are expanded to 8-bits for comparison by adding four leading zeros.

WRITE LIMIT REGISTER WRLIM:

 as long as the CNTCYCL contents are greater than the WRLIM's contents, writing of the Ao output result to RAM is inhibited.

READ LIMIT REGISTER RDLIM:

- READ Xi limit (upper 4-bits): when the CNTCYCL contents has reached the Xi limit, the READ value of the Xi operand is 0.
- READ Ai limit (lower 4-bits): when CNTCYCL contents has reached the Ai limit, the READ value of the Ai operand is 0.

The limit registers can be read and written by the CPU. Because of their pipeline structure, they can be re-loaded whilst the calculation unit is active. Both registers are cleared to 00H during reset.

CXOR register

This is an 8-bit wide SFR that provides one operand for an exclusive-OR operation on the calculation result. It can be read and written by the CPU, the default value after reset is 0.

Calculation unit interrupt

At the end of a calculation cycle, an interrupt request is generated (DONE = 1). The DONE flag has to be reset by software during the interrupt service routine. The calculation unit's operation cannot be interrupted by any other interrupt. Interrupt requests are pending until the end of the calculation cycle. They will be acknowledged during the interrupt service routine.

Parallel operation of CPU and calculation unit

The performance of the calculation unit degrades if pointer and control register initializations are done in between two consecutive calculation cycles. The full calculation speed is reached when these initializations are carried out by the CPU in parallel to a computation

83C852

cycle of the calculation unit (see Fig. 13). Thus with parallel initializations, when a current computation cycle is completed, all of the required initializations have already been done to enable the next computation cycle of the calculation unit to start immediately.


IO register

The 83C852 has 2 I/O lines: I/O1 and I/O2. Line I/O1 is represented by I/O1 (bit 0) and line I/O2 is represented by I/O2 (bit 1) of the I/O register (SFR). I/O bits: 7, 6, 5, 4, 3 and 2 are don't care.

Table 12 I/O SFR

	-	-	-	-	-	102	101
7	6	5	4	3	2	1	0

Either I/O line can be used independently from the other as an input or as an output. For an I/O line to be used as an input, a set 1 must first be written to it's port-latch. See Fig. 14. The strong output driver FET P1 is turned off after one external clock period. The pin is then pulled HIGH by the weak pull-up FETs P2 and P3. It can be pulled LOW by an external source. After a hardware reset, both port latches contain a set 1 and both lines I/O1 and I/O2 are in Input mode.



for use in ISO standard half duplex serial communication, only I/O1 is needed. Full duplex serial communication may be carried out via both lines I/O1 and I/O2.


Fig.14 Input/Output buffer (I/O1 and I/O2).

83C852

Timers

The 83C852 has two 16-bit timer registers Timer 0 and Timer 1. The timer registers are incremented each machine cycle and are thus capable of counting machine cycles. Since a machine cycle consists of 6 external clock periods, the count rate is 1/6 of the clock frequency. Each timer has three operating modes:

- Mode 0 = 13-bit timer
- Mode 1 = 16-bit timer
- Mode 2 = 8-bit timer with auto-reload.



83C852

Timers 0 and 1 are controlled via the two SFRs: Timer Mode Control (TMOD) and Timer Control/External Interrupt Control (TCON).

Table 13 TMOD SFR

TIMER 1				TIME	R 2		
-	-	M1	MO	-	-	M1	Mo
7	6	5	4	3	2	1	0

Table 14 Description of the TMOD bits

SYMBOL	PARAMETER	FUNCTION				
Timer 1						
-	TMOD.7	reserved, don't care				
-	TMOD.6	reserved, don't care				
M1	TMOD.5	Timer 1 mode select				
M0	TMOD.4	Timer 1 mode select				
Timer 0						
_	TMOD.3	reserved, don't care				
_	TMOD.2	reserved, don't care				
M1	TMOD.1	Timer 0 mode select				
M0	TMOD.0	Timer 0 mode select				
M1 and M0 opera	iting modes					
0	0	8-bit timer "THx" with "TLx" as 5-bit prescaler				
0	1	16-bit timer "THx" and "TLx" are cascaded. There is no prescaler				
1	0	8-bit auto-reload timer "THx" holds a value which is reloaded into "TLx" each time it overflows.				

83C852

Table 15 TCON SFR

TIMER CONTROL			EXT	TERNAL INTE	RRUPT CONTI	ROL	
TF1	TR1	TF0	TR0	-	IOSW	IE0	IT0
7	6	5	4	3	2	1	0

Table 16 Description of the TCON bits

SYMBOL	PARAMETER	FUNCTION
Timer control		
TF1	TCON.7	Timer 1 overflow flag. Set by hardware on Timer 1 overflow. Cleared by hardware when processor vectors to interrupt routine.
TR1	TCON.6	Timer 1 run control bit. Set/cleared by software to turn Timer 1 ON/OFF.
TF0	TCON.5	Timer 0 overflow flag. Set by hardware on Timer 0 overflow. Cleared by hardware when processor vectors to interrupt routine.
TR0	TCON.4	Timer 0 run control bit. Set/cleared by software to turn Timer 0 ON/OFF.
External Interrupt	Control	
-	TCON.3	reserved, don't care.
IOSW	TCON.2	switch for external interrupt source: 0 = I/O1 is used as external interrupt source; 1 = I/O2 is used is used as external interrupt source.
IE0	TCON.1	is the external interrupt 0 edge flag. If IT0 is set 1, the IE0 bit is set 1 by hardware when the external interrupt source (either I/O1 pin or I/O2 pin) is detected to have made a 1 to 0 transition. The IE0 bit is cleared by hardware when the processor transfers control to the interrupt service routine.
IT0	TCON.0	determines whether external interrupt is edge-triggered or level-triggered. If IT0 is set 1: external interrupt 0 is edge-triggered. If IT0 is reset 0, external interrupt 0 is triggered by a detected LOW at the external interrupt source.

83C852

Interrupt system

The 83C852 has five interrupt sources, each can be programmed to one of two priority interrupt levels, either HIGH or LOW. The five interrupt sources are listed below:

- 1. I/O: external request from either I/O line
- 2. Timer 0: overflow from Timer 0
- 3. Cell: end of calculation
- 4. Timer 1: overflow from Timer 1
- 5. EEPROM: completion of EEPROM programming.

Each interrupt source can be individually enabled or disabled, all interrupt sources can also be globally enabled or disabled.

Each interrupt source can be programmed to either a HIGH or a LOW priority interrupt level. A LOW can be interrupted by a HIGH priority interrupt, but not by another LOW priority interrupt. A HIGH priority interrupt cannot be interrupted.

Only one of the I/O lines (either I/O1 or I/O2) can be used as an external interrupt source at a time. This selection is made by IOSW bit from TCON register.

Interrupt vectors

The microcontroller acknowledges a request from an interrupt by a hardware subroutine call. It pushes the contents of the PC (program counter) into the stack, but it does not save the PSW (program status word). PC is reloaded with an address that depends on the source of the interrupt request, as shown below:

Address	Source
0003H	I/O1 or I/O2
000BH	Timer 0 Overflow
0013H	end of calculation
001BH	Timer 1 Overflow
0023H	completion of EEPROM programming.

Interrupt registers IE and IP

INTERRUPT ENABLE REGISTER IE

Each source can be individually enabled or disabled by setting or clearing the corresponding bit inside the SFR Interrupt Enable register IE. All interrupt sources can also be globally enabled or disabled.

Table 17 IE SFR

EA	-	_	EE	ET1	EC	ET0	EX0
7	6	5	4	3	2	1	0

Table 18 Description of the IE bits

SYMBOL	PARAMETER	FUNCTION
EA	IE.7	general enable/disable control
		0 = no interrupt is enabled
		1 = any individually enabled interrupt will be accepted
_	IE.6	reserved, don't care
_	IE.5	reserved, don't care
EE	IE.4	enable EEPROM interrupt
ET1	IE.3	enable Timer 1 interrupt
EC	IE.2	enable calculation unit interrupt
ET0	IE.1	enable Timer 0 interrupt
EX0	IE.0	enable external 0 interrupt (from I/O)

83C852

Table 19 IP SFR

_	-	-	PE	PT1	PCU	РТ0	PX0
7	6	5	4	3	2	1	0

Table 20 Description of the IP bits

SYMBOL	PARAMETER	FUNCTION
_	IP.7	reserved, don't care
-	IP.6	reserved, don't care
-	IP.5	reserved, don't care
PE	IP.4	EEPROM interrupt level
PT1	IP.3	Timer 1 interrupt level
PCU	IP.2	calculation unit interrupt level
PT0	IP.1	Timer 0 interrupt level
PX0	IP.0	external 0 interrupt level

INTERRUPT PRIORITY REGISTER IP

The interrupt level is selected within the SFR Interrupt Priority register IP. Setting a bit to '1' selects HIGH priority.

Hardware security

OPERATING MODE

The microcontroller has two operating modes:

- User mode
- Test mode

The test mode is permanently disabled once the test has been performed.

Low frequency sensor

The low frequency detector circuit triggers a reset of the CPU when the clock frequency falls below $f_{\rm CLK}$ minimum (approximately 500 kHz). When the clock frequency rises above $f_{\rm CLK}$ minimum the reset is de-activated.

Power ON/OFF reset

The power ON/OFF reset circuit triggers a reset of the CPU when the power supply falls below V_{DD} minimum (approximately 3.5 V). When the power supply rises above V_{DD} minimum, this reset is de-activated. When the power-down mode is active (PD is set 1) the power ON/OFF reset is de-activated.

Idle mode and power-down mode

IDLE MODE

The 83C852 provides two power saving operational modes, the idle mode and the power-down mode. In the idle mode, the CPU enters a sleep routine whilst some of the on-chip peripherals (timers and interrupt system) remain active. The contents of the RAM and SFRs remain unchanged during the duration of an idle mode. The idle mode can be terminated by an enabled interrupt or by a hardware reset. Besides stopping the CPU, the idle mode terminates EEPROM write operations and stops operation of the calculation unit.

POWER-DOWN MODE

In the power-down mode, all on-chip internal clocks are frozen. The CPU and all on-chip peripherals stop working. The only exit from a power-down mode is by a hardware reset. The on-chip RAM and SFRs retain their values until the power-down mode is terminated. Reset redefines the SFRs, but does not change the RAM contents. The $\rm V_{DD}$ supply can be reduced to 2 V whilst the power-down mode is active. Both modes are activated by software via the SFR Power Control register PCON. PCON is not bit addressable.

83C852

Table 21 PCON SFR

	-	-	-	-	GF1	GF0	PD	IDL
Γ	7	6	5	4	3	2	1	0

Table 22 Description of the PCON bits

SYMBOL	PARAMETER	FUNCTION	
_	PCON.7	reserved, don't care	
-	PCON.6	reserved, don't care	
_	PCON.5	reserved, don't care	
_	PCON.4	reserved, don't care	
GF1	PCON.3	general purpose flag bit	
GF0	PCON.2	general purpose flag bit	
PD	PCON.1	enter power-down mode when set; note 1	
IDL	PCON.0	enter idle mode when set; note 1	

Note

1. If a logic 1 is written to PD and IDL at the same time, PD takes precedence.

83C852

SFRs memory mapping

Table 23

The 83C852 has the following 33 Special Function Registers (SFRs) available to the user.

SFRs ADDRESS	SYMBOL	RESET VALUE	FUNCTION
FBH	WRLIM	0000.0000B	WRITE limit register for calculation unit
FAH	RDLIM	0000.0000B	READ limit for calculation unit
F9H	CNTCYCL	0000.0000B	cycle counter for calculation unit
F7H	ECNTRL2	XXXX.0000B	EEPROM control register (test modes)
F6H	ECNTRL1	0000.0000B	EEPROM control register (user modes)
F5H	ETIM	0000.1000B	EEPROM timer register
F4H	EDAT	XXXX.XXXXB	EEPROM data register
F3H	EADRH	1000.0000B	EEPROM address register HIGH
F2H	EADRL1	0000.0000B	EEPROM address register 1 LOW, address pointer AIPE for calculation unit
F1H	EADRL2	0000.0000B	EEPROM address register 2 LOW, address pointer XIPE for calculation unit
F0H	В	0000.0000B	B register
E0H	ACC	0000.0000B	accumulator
D0H	PSW	0000.0000B	program status word
B8H	IP	XXX0.0000B	interrupt priority register
вон	IO	XXXX.XX11B	I/O register
A8H	IE	0XX0.0000B	interrupt enable register
A7H	AOPR	0000.0000B	AOPR register for calculation unit
A6H	APR	0000.0000B	APR register for calculation unit
A5H	XIPR	0000.0000B	XIPR register for calculation unit
A4H	AIPR	0000.0000B	AIPR register for calculation unit
АЗН	CXOR	0000.0000B	CXOR register for calculation unit
99H	CMD	0000.0000B	command register for calculation unit
98H	CMDSTAT	XXX0.0000B	command and status register for calculation unit
8DH	TH1	0000.0000B	Timer 1 HIGH
8CH	TH0	0000.0000B	Timer 0 HIGH
8BH	TL1	0000.0000B	Timer 1 LOW
8AH	TL0	0000.0000B	Timer 0 LOW
89H	TMOD	XX00.XX00B	Timer 0 and 1 mode control
88H	TCON	0000.X000B	Timer 0 and 1 control and external interrupt control
87H	PCON	XXXX.0000B	power control register
83H	DPH	0000.0000B	data pointer HIGH
82H	DPL	0000.0000B	data pointer LOW
81H	SP	0000.0111B	stack pointer

	- Bit	addressab	le	8 B	ytes				
F8		CNTCYCL	RDLIM	WRLIM					FF
F0	В	EADRL2	EADRL1	EADRH	EDAT	ETIM	ECNTRL1	ECNTRL2	F7
E8									EF
E0	ACC								E7
D8									DF
D0	PSW								D7
C8									CF
C0									C7
B8	IP								BF
B0	10								В7
A8	ΙE								AF
A0				CXOR	AIPR	XIPR	APR	AOPR	Α7
98	CMDSTAT	CMD							9F
90									97
88	TCON	TMOD	TL0	TL1	TH0	TH1			8F
80		SP	DPL	DPH				PCON	87

MBA746

83C852 specific SFR's

Fig.16 SFRs mapping.

83C852

INSTRUCTION SET

The instruction set consists of 49 single-byte, 46 two-byte and 16 three-byte instructions. When using a 6 MHz external clock, 64 instructions execute in 1 cycle (1 μ s) and 45 instructions execute in 2 cycles (2 μ s). Multiply and divide instructions execute in 4 cycles (4 μ s).

INSTRUCTION SET DESCRIPTION

For data addressing modes, Hexadecimal opcode cross-reference and invalid instructions, see Table notes.

	MNEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Arithme	etic operation				
ADD	A,Rr	Add register to A	1	1	2*
ADD	A,direct	Add direct byte to A	2	1	25
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27
ADD	A,#data	Add immediate data to A	2	1	24
ADDC	A,Rr	Add register to A with carry flag	1	1	3*
ADDC	A,direct	Add direct byte to A with carry flag	2	1	35
ADDC	A,@Ri	Add indirect RAM to A with carry flag	1	1	36, 37
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34
SUBB	A,Rr	Subtract register from A with borrow	1	1	9*
SUBB	A,direct	Subtract direct byte from A with borrow	2	1	95
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97
SUBB	A,#data	Subtract immediate data from A with borrow	2	1	94
INC	Α	Increment A	1	1	04
INC	Rr	Increment register	1	1	0*
INC	direct	Increment direct byte	2	1	05
INC	@Ri	Increment indirect RAM	1	1	06, 07
DEC	Α	Decrement A	1	1	14
DEC	Rr	Decrement register	1	1	1*
DEC	direct	Decrement direct byte	2	1	15
DEC	@Ri	Decrement indirect RAM	1	1	16, 17
INC	DPTR	Increment data pointer	1	2	A3
MUL	AB	Multiply A & B	1	4	A4
DIV	AB	Divide A by B	1	4	84
DA	Α	Decimal adjust A	1	1	D4

83C852

Instruction set description (continued)

	MNEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Logic o	operations				
ANL	A,Rr	AND register to A	1	1	5*
ANL	A,direct	AND direct byte to A	2	1	55
ANL	A,@Ri	AND indirect RAM to A	1	1	56, 57
ANL	A,#data	AND immediate data to A	2	1	54
ANL	direct,A	AND A to direct byte	2	1	52
ANL	direct,#data	AND immediate data to direct byte	3	2	53
ORL	A,Rr	OR register to A	1	1	4*
ORL	A,direct	OR direct byte to A	2	1	45
ORL	A,@Ri	OR indirect RAM to A	1	1	46, 47
ORL	A,#data	OR immediate data to A	2	1	44
ORL	direct,A	OR A to direct byte	2	1	42
ORL	direct,#data	OR immediate data to direct byte	3	2	43
XRL	A,Rr	Exclusive-OR register to A	1	1	6*
XRL	A,direct	Exclusive-OR direct byte to A	2	1	65
XRL	A,@Ri	Exclusive-OR indirect RAM to A	1	1	66, 67
XRL	A,#data	Exclusive-OR immediate data to A	2	1	64
XRL	direct,A	Exclusive-OR A to direct byte	2	1	62
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2	63
CLR	Α	Clear A	1	1	E4
CPL	Α	Complement A	1	1	F4
RL	Α	Rotate A left	1	1	23
RLC	Α	Rotate A left through the carry flag	1	1	33
RR	Α	Rotate A right	1	1	03
RRC	Α	Rotate A right through the carry flag	1	1	13
SWAP	Α	Swap nibbles within A	1	1	C4

83C852

Instruction set description (continued)

	MNEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Data tra	nsfer				
MOV	A,Rr	Move register to A	1	1	E*
MOV	A,direct**	Move direct byte to A	2	1	E5
MOV	A,@Ri	Move indirect RAM to A	1	1	E6, E7
MOV	A,#data	Move immediate data to A	2	1	74
MOV	Rr,A	Move A to register	1	1	F*
MOV	Rr,direct	Move direct byte to register	2	2	A*
MOV	Rr,#data	Move immediate data to register	2	1	7*
MOV	direct,A	Move A to direct byte	2	1	F5
MOV	direct,Rr	Move register to direct byte	2	2	8 *
MOV	direct, direct	Move direct byte to direct	3	2	85
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2	86, 87
MOV	direct,#data	Move immediate data to direct byte	3	2	75
MOV	@RI,A	Move A to indirect RAM	1	1	F6, F7
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2	A6, A7
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1	76, 77
MOV	DPTR,#data 16	Load data pointer with a 16-bit constant	3	2	90
MOVC	A,@A+DPTR	Move code byte relative to DPTR to A	1	2	93
MOVC	A,@A+PC	Move code byte relative to PC to A	1	2	83
PUSH	direct	Push direct byte onto stack	2	2	CO
POP	direct	Pop direct byte from stack	2	2	D0
XCH	A,Rr	Exchange register with A	1	1	C*
XCH	A,direct	Exchange direct byte with A	2	1	C5
XCH	A,@Ri	Exchange indirect RAM with A	1	1	C6, C7
XCHD	A,@Ri	Exchange LOW-order digit indirect RAM with A	1	1	D6, D7
Note: th	e following MOVX in	structions of 80C51 set are not applicable to 83C	852		
MOVX	A,@Ri	Move external RAM (8-bit address) to A	1	2	E2, E3
MOVX	A,@DPTR	Move external RAM (16-bit address) to A	1	2	E0
MOVX	@Ri,A	Move A to external RAM (8-bit address)	1	2	F2, F3
MOVX	@DPTR,A	Move A to external RAM (16-bit address)	1	2	F0

83C852

Instruction set description (continued)

	MNEMONIC	DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)
Boolea	n variable manipula	ntion			
CLR	С	Clear carry flag	1	1	C3
CLR	bit	Clear direct bit	2	1	C2
SETB	С	Set carry flag	1	1	D3
SETB	bit	Set direct bit	2	1	D2
CPL	С	Complement carry flag	1	1	В3
CPL	bit	Complement direct bit	2	1	B2
ANL	C,bit	AND direct bit to carry flag	2	2	82
ANL	C,/bit	AND complement of direct bit to carry flag	2	2	B0
ORL	C,bit	OR direct bit to carry flag	2	2	72
ORL	C,/bit	OR complement of direct bit to carry flag	2	2	A 0
MOV	C,bit	Move direct bit to carry flag	2	1	A2
MOV	bit,C	Move carry flag to direct bit	2	2	92
Progran	n and machine con	trol			
ACALL	addr11	Absolute subroutine call	2	2	•1addr
LCALL	addr16	Long subroutine call	3	2	12
RET		Return from subroutine	1	2	22
RETI		Return from interrupt	1	2	32
AJMP	addr11	Absolute jump	2	2	♦1addr
LJMP	addr16	Long jump	3	2	02
SJMP	rel	Short jump (relative address)	2	2	80
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2	73
JZ	rel	Jump if A is zero	2	2	60
JNZ	rel	Jump if A is not zero	2	2	70
JC	rel	Jump if carry flag is set	2	2	40
JNC	rel	Jump if carry flag is not set	2	2	50
JB	bit,rel	Jump if direct bit is set	3	2	20
JNB	bit,rel	Jump if direct bit is not set	3	2	30
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2	10
CJNE	A,direct,ref	Compare direct to A and jump if not equal	3	2	B5
CJNE	A,#data,rel	Compare immediate to A and jump if not equal	3	2	B4
CJNE	Rr,#data,rel	Compare immed. to reg. and jump if not equal	3	2	B*
CJNE	@Ri,#data,rel	Compare immed. to ind. and jump if not equal	3	2	B6, B7
DJNZ	Rr,rel	Decrement register and jump if not zero	2	2	D.
DJNZ	direct,rel	Decrement direct and jump if not zero	3	2	D5
NOP		No operation	1	1	00

83C852

NOTES TO INSTRUCTION SET TABLE

MNEMONIC	DESCRIPTION
Data addressir	ng modes
Rr	working register R0-R7.
direct	128 internal RAM locations and any special function register (SFR).
@Ri	indirect internal RAM location addressed by register R0 or R1 of the actual register bank.
#data	8-bit constant included in instruction.
#data 16	16-bit constant included as bytes 2 and 3 of instruction.
bit	direct addressed bit in internal RAM or SFR.
addr16	16-bit destination address. Used by LCALL and LJMP. The branch will be anywhere within the 64K byte program memory address space.
addr11	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2K byte page of program memory as the first byte of the following instruction.
rel	Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is –128 to +127 bytes relative to first byte of the following instruction.
Hexadecimal o	pcode cross-reference
*	8, 9, A, B, C, D, E, F.
•	11, 31, 51, 71, 91, B1, D1, F1.
•	01, 21, 41, 61, 81, A1, C1, E1.
Invalid instruc	tions:
note **	MOV A, ACC is not a valid instruction.
MOVX	MOVX instructions of 80C51 set are not applicable to 83C852.

83C852

1111

INSTRUCTION MAP MOVX instructions not applicable

1	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
0	NOP	AJMP addr11	LJMP addr16	RRA	INC A	INC dir	INC @Ri	1	+	C Rr	<u> </u>	3	4	5	6	7
1	JBC bit,rel	ACALL addr11	LCALL addr16	RRC A	DEC A	DEC dir	DEC @Ri	1	DE 0	C R	r 2	3	4	5	6	7
2	JB bit, rel	AJMP addr11	RET	RLA	ADD A,#data	ADD A,dir	ADD A,@Ri 0	1	0	D A	,Rr	3	4	5	6	7
3	JNB bit,rel	ACALL addr11	RETI	RLC A	ADDC A,#data	ADDC A,dir	ADDC A,@Ri 0	1	A [A,Rr	3	4	5	6	7
4	JC rel	AJMP addr11	ORL dir,A	ORL dir,#data	ORL A,#data	ORL A,dir	ORL A,@Ri 0	1	OF O	RL A	,Rr 2	3	4	5	6	7
5	JNC rel	ACALL addr11	ANL dir,A	ANL dir,#data	ANL A,#data	ANL A,dir	ANL A,@Ri 0	1	AN 0	IL A	,Rr	3	4	5	6	7
6	JZ rel	AJMP addr11	XRL dir,A	XRL dir,#data	XRL A,#data	XRL A,dir	XRL A,@Ri 0	1	XF 0	RL A	,Rr	3	4	5	6	7
7	JNZ rel	ACALL addr11	ORL C,bit	JMP @A+DPTR	MOV A,#data	MOV dir,#data	MOV @Ri,#data	a 1	M(r,#da	ta 3	4	5	6	7
8	SJMP rel	AJMP addr11	ANL C,bit	MOVC A,@A+PC	DIV AB	MOV dir,dir	MOV dir,@Ri 0	1	M(ir, Rr	3	4	5	6	7
9	MOV DPTR, #data	ACALL addr11	MOV bit,C	MOVC A,@A+DPTR	SUBB A,#data	SUBB A,dir	SUBB A,@Ri 0	1	SU 0		A,Rr 2	3	4	5	6	7
Α	ORL C,/bit	AJMP addr11	MOV C,bit	INC DPTR	MUL AB		MOV @Ri,dir 0	1	M(r,dir	3	4	5	6	7
В	ANL C,/bit	ACALL addr11	CPL bit	CPL C	CJNE A, #data,rel	CJNE A,dir,rel	CJNE @Ri,#dat 0	a,rel	CJ O	NE F	3r,#da		el 4	5	6	7
С	PUSH dir	AJMP addr11	CLR bit	CLR C	SWAP A	XCH A,dir	XCH A,@Ri 0	1	XC 0	H A	,Rr	3	4	5	6	7
D	POP dir	ACALL addr11	SETB bit	SETB C	DA A	DJNZ dir,rel	XCHD A,@Ri 0	1	DJ		Rr, rel	3	4	5	6	7
E	MOVX A,@DPTR	AJMP addr11	MOVX A	A,@Ri 1	CLR A	MOV . A,dir	MOV A,@Ri 0	1	M()V A	Rr 2	3	4	5	6	7
F	MOVX @DPTR,A	ACALL addr11	MOVX @	Ri,A	CPL A	MOV dir,A	MOV @Ri,A 0	1	M()V R	r,A	3	4	5	6	7

MOV A,ACC is not a valid instruction.

83C852

ISO INFORMATION

The following ISO characteristics information as applicable to this data sheet may be superseded. Please ensure that the latest version of ISO information is studied for relevant features.

ISO ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I/O						
V _{IH}	input voltage HIGH	$I_{\text{IH (max.)}} = \pm 20 \mu\text{A}$	0.7 x V _{DD}	T-	V _{DD} +0.3	V
V _{IL}	input voltage LOW	$I_{JL (max.)} = -1 \text{ mA}$	-0.3	-	0.8	V
V _{OH}	output voltage HIGH	I _{OH (max.)} = -20 μA; note 1	3.8	-	V _{DD}	V
V _{OL}	output voltage LOW	I _{OL (max.)} = +1 mA	0	-	0.4	V
C _{vo}	input/output pin capacitance		_	-	30	pF
ţ,,	I/O rise/fall times	$C_{IN} = 30 \text{ pF};$ $C_{OUT} = 30 \text{ pF}$	_	-	1	μs
CLK						
V _{IH}	input voltage HIGH	I _{IH (max.)} = ±20 μA	0.7 x V _{DD}		V _{DD} +0.3	٧
V _{IL}	input voltage HIGH	$I_{IL (max.)} = \pm 200 \mu\text{A}$	-0.3	-	0.5	V
Cı	input pin capacitance		-	-	30	pF
ţ,,	CLK rise/fall times	C _{IN} = 30 pF	-	-	9% of period with a max. of 0.5 μs	μs
RESET						
V _{IH}	input voltage HIGH	I _{IH (max.)} = ±20 μA	0.7 x V _{DD}	-	V _{DD} +0.3	٧
V _{IL}	input voltage LOW	$I_{IL (max.)} = \pm 200 \mu\text{A}$	-0.3	-	0.5	V

Note

1. It is assumed that a pull-up resistor is used in the interface device (recommend value = 20 k Ω).

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _i	input voltage on any pin with respect to ground (Vss)	-0.5	±6.5	V
I _i ; I _o	input/output current on I/O1 or I/O2 pin	-	±5	mA
P _{tot}	total power dissipation per package	-	1	W
T _{stg}	storage temperature range	-65	150	°C
T _{amb}	operating ambient temperature range	0	70	°C

HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

83C852

CHARACTERISTICS

 $V_{DD} = 5 \text{ V } (\pm 10 \text{ \%}); V_{SS} = 0 \text{ V}; T_{amb} = 0 \text{ to } 70 \text{ °C}; \text{ all voltages with respect to } V_{SS} \text{ unless otherwise specified.}$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC					-	
V _{DD}	supply voltage range		4.5	-	5.5	V
DD	supply current	f _{CLK} = 3.57 MHz	-	-	10	mA
DD	supply current operating mode	f _{CLK} = 6.0 MHz	_	-	15	mA
ID OIL	supply current idle mode	f _{CLK} = 6.0 MHz	_	-	3	mA
PD	power-down current	$2 V \le V_{PD} \le V_{DD} \text{ max.}$	-	-	100	μА
1/01; 1/02						
V _{IL}	input voltage LOW		-0.5		0.2 V _{DD}	V
√ _{IH}	input voltage HIGH		0.2 V _{DD} +0.9		V _{DD} +0.5	V
IL	input current LOW	V ₁ = +0.45 V	-	-	-50	μА
tL.	input current HIGH-to-LOW		-	-	650	μА
V _{OH}	output voltage HIGH	I _{OH} = -20 μA	3.8	-	_	٧
V _{OL}	output voltage LOW	I _{OL} = 1.0 mA	-	-	0.4	V
V _{IL}	RESET; CLK input voltage LOW		-0.5	-	0.2 V _{DD} -0.1	V
V _{IH}	RESET; CLK input voltage HIGH		0.7 V _{DD}	-	V _{DD} +0.5	V
Lı	input leakage current (RESET; CLK)	0.45 < V ₁ < V _{DD}	-	-	±10	μА
ESD	ESD protection	C = 100 pF; R = 1.5 k	-	-	2.0	kV
AC						
CLK	external clock frequency	internal operating frequency = f _{CLK}	1	-	6	MHz
CYC	cycle time		1	-	-	μs
CLK	clock pulse width		45	-	55	%
r	clock rise time		_	-	tbf	ns
f	clock fall time		_	-	tbf	ns
POR	power-on reset delay		tbf	-	tbf	tbf
TW	reset pulse width		12/ f _{CLK}	-	_	s
e	EEPROM ERASE time		-	5.0	-	ms
w	EEPROM WRITE time		-	5.0	-	ms
s	EEPROM data retention time	T _{amb} = 55° C	10.0	-	-	yrs
N _{e/w}	EEPROM endurance (number of erase/write cycles	$t_e = 5 \text{ ms}; t_w = 5 \text{ ms}$	10 000	-	-	cycle
С	I/O1; I/O2; RESET; f _{CLK} pin capacitance	f _{CLK} = 1 MHz; T _{amb} = 25 °C	-	-	10	pF

Philips Semiconducftors

Section 7 Development Support Tools

80C51-Based 8-Bit Microcontrollers

CONTENTS

Development Support Tools
DB-51 CEIBO Development Board
DS-51 CEIBO In-Circuit Emulator
DS-752 CEIBO Emulator
MP-51 CEIBO Programmer
Metlink
NOHAU EMUL51-PC – PC-based In-Circuit Emulator
LCP 8051 Family Programmers
PDS51 Development System for 80C51 and Derivatives
S87C000KSD Development System for 80C51 and Derivatives
OM4129 Symbolic Debugging Package XRAY51 for SDS 8051 Emulator
OM4136 8051 C Cross-Compiler
OM4142 (ASM51) Cross-Assembler Package for 80C51/8051-Based Systems 117
OM4144 (PLMTI51) PL/M-51 Compiler Package for 80C51/8051-Based Systems 117
SDS 8051 Stand-Alone Debug Station for 80C51/8051-Based Systems

DEVELOPMENT SUPPORT TOOLS

Philips Semiconductors manufactures support tools and also works closely with many "third-party" vendors who provide support tools for our wide variety of 80C51-based microcontroller derivatives.

Development Systems

In most cases, development systems are available in two versions for ROM and ROMless applications. The ROM emulation products are capable of supporting all versions of a given device type, including EPROM, ROM, and ROMless devices. In contrast, a ROMless emulator can only support applications designed for a ROMless microcontroller. Most development systems are designed to connect to an IBM-PC or compatible personal computer.

EPROM Programming Support

Philips Semiconductors works closely with major suppliers of EPROM programming equipment to support our family of EPROM microcontrollers. As a result, EPROM programming support is available within the programming facilities of many major distributors.

The following is a list of vendors that offer support for Philips Semiconductors 80C51 microcontroller family.

DEVELOPMENT SYSTEM CONTACTS

COMPANY	ADDRESS	TELEPHONE
Ashling Microsystems Limited	Plassey Technological Park Limerick, Ireland	(353) 63-334466
BSO Tasking	128 Technology Center P.O. Box 9164 Waltham, MA 02254-9164	(617) 894-7800
Ceibo Ltd.	105 Gleason Rd. Lexington, MA 02173	(617) 863-9927
	Merkazim Building, Industrial Zone P.O. Box 2106 Herzelia 46120, ISRAEL	972-52-555387
Nohau Corp.	51 E. Campbell Ave. Campbell, CA 95008	(408) 866–1820
MetaLink Corp.	325 E. Elliot Road, Suite 23 Chandler, AZ 85225	(602) 926–0797
Philips Semiconductors	Corporate Centre Building BAE-2 P.O. Box 218 5600 MD Eindhoven The Netherlands	31-40-724223
SIGNUM Systems	171 E. Thousand Oaks Blvd., #202 Thousand Oaks, CA 91360	(805) 371-4608

EPROM PROGRAMMING SUPPORT CONTACTS

COMPANY	ADDRESS	TELEPHONE
Advin Systems	1050-L East Duane Ave. Sunnyvale, CA 94086	(408) 736-2503
BP Microsystems	10681 Haddington #190 Houston, TX 77043	(800) 225-2102 (713) 461-9430
Data I/O Corp.	10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073-9746	(206) 881-6444
Logical Devices, Inc.	1201 Northwest 65th Place Ft. Lauderdale, FL 33309	(305) 974-0967
Logical Systems	P. O. Box 6184 Syracuse, NY 13217-6184	(315) 478-0722
Needham's Electronics	4535 Orange Grove Ave. Sacramento, CA 95841	(916) 924-8037
North Valley Products	P.O. Box 32899 San Jose, CA 95152	(408) 929-5345
Strebor Data Communications	1008 N. Nob Hill American Fork, UT 84003	(801) 756-3605

SOFTWARE SUPPORT CONTACTS

COMPANY	ADDRESS	TELEPHONE
Franklin Software, Inc.	888 Saratoga Ave. #2 San Jose, CA 95129	(408) 296–8051
Archimedes Software, Inc.	2159 Union St. San Francisco, CA 94123	(415) 567–4010
BSO/Tasking	Tasking Software BV P.O. Box 899 3800 AW Amersfoort The Netherlands	31-33-55-85-84 (Telephone) 31-33-55-00-33 (Fax)
	BSO Tasking 128 Technology Center P.O. Box 9164 Waltham, MA 02254-9164	(617) 894-7800 (Telephone) (617) 894-0551 (Fax) (710) 324-0760 (Telex) (800) 458-8276 (Toll Free)

MICROCONTROLLER DEVELOPMENT SYSTEMS

PRODUCT	DEVICES SUPPORTED
NOHAU CORPORATION	
EMUL51-PC/E32 EMUL51-PC/E128 EMUL51-PC/E128-16 EMUL51-PC/E128-16 EMUL51-PC/E128-20 EMUL51-PC/E128-30 EMUL51-PC/E128-33 EMUL51-PC/E128-BSW EMUL51-PC/E128-BSW EMUL51-PC/E128-BSW-16 EMUL51-PC/E128-BSW-16	12MHz Emulator, 32k emulation memory 12MHz Emulator, 128k emulation memory 16MHz Emulator, 32k emulation memory 16MHz Emulator, 32k emulation memory 20MHz Emulator, 128k emulation memory 20MHz Emulator, 128k emulation memory 30MHz Emulator, 128k emulation memory 33MHz Emulator, 128k emulation memory 33MHz Emulator, 128k emulation memory 12MHz Emulator, 128k bankswitched CODE memory 16MHz Emulator, 256k bankswitched CODE memory 16MHz Emulator, 256k bankswitched CODE memory 16MHz Emulator, 256k bankswitched CODE memory
POD-054 POD-31 POD-C31-1 POD-C31-20 POD-C31-24 POD-C31-30 POD-C31-33 POD-32 POD-C32 POD-C32-16 POD-C652 POD-C652 POD-C51B	12MHz 83C053, 83C054, 87C054 pod 12MHz 80C31 pod 12MHz 80C31 pod 12MHz 80C31 pod 20MHz 80C31 pod 20MHz 80C31 pod 24MHz 80C31 pod 30MHz 80C31 pod 30MHz 80C31 pod 30MHz 80C31 pod 12MHz 80C32 pod 12MHz 80C32 pod 12MHz 80C32 pod 12MHz 80C32 pod 12MHz 80C32 pod 12MHz 80C32 pod 12MHz 80C652 pod 12MHz 80C652 pod 12MHz 80C652 pod 12MHz 80C652 pod 12MHz 80C652 pod 12MHz 80C652 pod 12MHz 80C652 pod 12MHz 80C652 pod 12MHz 80C650 pod 12MHz
POD-C51B-16	16MHz bondout pod for 8051, 80C51, 83C552, 83C652, 83C654, 83C851, and EPROM or ROMless versions of the above 24MHz version of the above
POD-C52 POD-C52-16 POD-CL410	12MHz 80C32, 80C52, 87C52 16MHz 80C32, 80C52, 87C52 12MHz 80CL31, 80CL51, 83CL410, 83CL610
POD-C451-DIP POD-C451-DIP-16 POD-C451-PGA POD-C451-PGA-16 POD-C451B-PGA	12MHz 80C451 DIP pod 16MHz 80C451 DIP pod 12MHz 80C451 PLCC pod (PGA from pod) 16MHz 80C451 PLCC pod (PGA from pod) 16MHz 80C451 PLCC pod (PGA from pod) 12MHz bondout pod for 83C451, 87C451, 80C451 PLCC (PGA from pod)
POD-C528 POD-C528-16	12MHz 83C528, 87C528 16MHz 83C528, 87C528

MICROCONTROLLER DEVELOPMENT SYSTEMS (Continued)

PRODUCT	DEVICES SUPPORTED
NOHAU CORPORATION (Cont	inued)
POD-C550-PGA POD-C550-PGA-16	12MHz 80C550, 83C550, 87C550 16MHz 80C550, 83C550,87C550
POD-C552-PGA POD-C552B-PGA	12MHz 80C552 PLCC (PGA from pod) 12MHz bondout pod for 83C552, 87C552, 80C552 PLCC (PGA from pod), 80C562, 83C562
POD-C552B-PGA-16 POD-C552B-24 POD-C575 POD-CL580	16MHz bondout pod for 83C552, 87C552, 80C552 PLCC (PGA from pod), 80C562, 83C562 24MHz pod for 83552, 87C552, 80C552 12MHz 87C575 12MHz bondout POD for 83CL580
POD-C592-PGA POD-C592-PGA-16	12MHz 80C592, 83C592, 87C592 pod 16MHz 80C592, 83C592, 87C592 pod
POD-C652B POD-C851B	Order as POD-C51B Order as POD-C51B
POD-C751 POD-C751-16 POD-C752 POD-C752-16	12MHz 83C751, 87C751 pod 16MHz 83C751, 87C751 pod 12MHz 83C752, 87C752 pod 16MHz 83C752, 87C752 pod
EMUL51-PC/TR4 EMUL51-PC/TR16 EMUL51-PC/TR4-16 EMUL51-PC/TR16-16	12MHz 4k trace buffer option 12MHz 16k trace buffer option 16MHz 4k trace buffer option 16MHz 16k trace buffer option
EMUL51-PC/TR16-20 EMUL51-PC/TR16-24 EMUL51-PC/TR16-30 EMUL51-PC/TR16-33	20MHz 16k trace buffer option 24MHz 16k trace buffer option 30MHz 16k trace buffer option 33MHz 16k trace buffer option
EMUL51-PC/ART64-16 EMUL51-PC/ART256-16 EMUL51-PC/ART64-24 EMUL51-PC/ART256-24 EMUL51-PC/ART64-33 EMUL51-PC/ART256-30	16MHz 64k Advanced Trace Option 16MHz 256k Advanced Trace Option 24MHz 64k Advanced Trace Option 24MHz 256k Advanced Trace Option 33MHz 64k Advanced Trace Option 30MHz 256k Advanced Trace Option
EMUL51-PC/BOX-M EMUL51-PC/BOX-CS EMUL51-PC/BOX-CS-20 EMUL51-PC/BOX-CS-24 EMUL51-PC/BOX-CS-30	Box with serial port and modem Serial box with emulator (E128–16) and trace (TR16–16) Serial box with emulator (E128–20) and trace (TR16–20) Serial box with emulator (E128–24) and trace (TR16–24) Serial box with emulator (E128–30) and trace (TR16–30)
EMUL51-PC/BOX-S	Box with serial port and cable. Box allows operation of emulator external to PC.
METALINK CORPORATION	
IM-8051/200-20	iceMASTER-8051 emulator Model 200, 32K emulation memory, 20MHz
IM-8051/400-20	iceMASTER–8051 emulator Model 400, 32K emulation memory, 4K trace buffer, 2 performance analyzers, 20MHz
IM-8051/400-24	iceMASTER–8051 emulator Model 400, 128K emulation memory, 4K trace buffer, 2 performance analyzers, 24MHz
128KUP	128K memory expansion option for iceMASTER-8051
752/1 PGMPC	Programmer accessory for iceMASTER to program 87C751, 87C752
8031–12PC	0.5 to 12MHz 8031, 80C31
8031–16PC	0.5 to 16MHz 8031, 80C31
8031-20PC	0.5 to 20MHz 8031, 80C31
8031–24PC	0.5 to 24MHz 8031, 80C31
8032–12PC 8032–16PC	0.5 to 12MHz 8031, 80631, 8032, 80632
8032-16PC 8032-20PC	0.5 to 16MHz 8031, 80C31, 8032, 80C32 0.5 to 20MHz 8031, 80C31, 8032, 80C32
0002-2010	V.0 to 20111112 0001, 00001, 0002, 00002

MICROCONTROLLER DEVELOPMENT SYSTEMS (Continued)

PRODUCT	DEVICES SUPPORTED					
METALINK CORPORATION (Continued)						
8032-24PC	0.5 to 24MHz 8032, 80C32, 8031, 80C31					
8052-12PC	0.5 to 12MHz 8031, 80C31, 8032, 80C32, 8051, 8751, 80C51, 87C51, 8052, 8752, 80C52, 87C52					
8052-16PC	0.5 to 16MHz 8031, 80C31, 8032, 80C32, 8051, 8751, 80C51, 87C51, 8052, 8752, 80C52, 87C52					
80410-12PC	0.5 to 12MHz 80CL410					
80451-12PC	1.2 to 12MHz 80C451					
80451-16PC	1.2 to 16MHz 80C451					
80528-12PC	1.2 to 12MHz 80C528					
80528-16PC	1.2 to 16MHz 80C528					
80552-12PC	1.2 to 12MHz 80C552, 80C562					
80552-16PC	1.2 to 16MHz 80C552, 80C562					
80652-12PC	1.2 to 12MHz 8031, 80C31, 80C652					
80652-16PC	1.2 to 16MHz 8031, 80C31, 80C652					
80851-12PC	1.2 to 12MHz 8031, 80C31, 80C851					
83053-12PC	6 to 12MHz 83C053, 83C054, 87C054					
83451-12PC	1.2 to 12MHz 80C451, 83C451, 87C451					
83528-12PC	1.2 to 12MHz 80C528, 83C528, 87C528, 83C524, 87C524					
83528-16PC	1.2 to 16MHz 80C528, 83C528, 87C528, 83C524, 87C524					
83550-10PC	1.2 to 10MHz 80C550, 83C550, 87C550					
83552-12PC	1.2 to 12MHz 80C552, 83C552, 87C552, 80C562, 83C562					
83552-16PC	1.2 to 16MHz 80C552, 83C552, 87C552, 80C562, 83C562					
83652-12PC	1.2 to 12MHz 80C652, 83C652, 87C652, 80C552, 83C552, 87C552, 80C562, 83C562					
83652-16PC	1.2 to 16MHz 80C652, 83C652, 87C652, 80C552, 83C552, 87C552, 80C562, 83C562					
83654-12PC	1.2 to 12MHz 80C652, 83C652, 87C652, 83C654, 87C654, 80C552, 83C552, 87C552, 80C562, 83C562					
83654-16PC	1.2 to 16MHz 80C652, 83C652, 87C652, 83654, 87C654, 80C552, 83C552, 87C552, 80C562, 83C562					
83751-12PC	0.5 to 12MHz 83C751, 87C751					
83751-16PC	0.5 to 16MHz 83C751, 87C751					
83752-12PC	0.5 to 12MHz 83C752, 87C752					

MICROCONTROLLER DEVELOPMENT SYSTEMS (Continued)

PHILIF	SSEMICO	NDUCTORS				F	ROBE					
С ТҮРЕ				SUPPORTS		ADAPTER	ADAPTER SUPPORTS					
			Probe/ Probe base	Probe Head	DIL	PLCC	QFP	Misc		DIL	PLCC	QFP
Core	C51	C MOS	OM1092					<u> </u>				
80C												
8XC	053	C MOS	OM5054		42			1				
8XC	054	C MOS	OM5054		42	44				42	44	
80C	31	C MOS	OM1092	+ OM1097	40	44			+ OM4117	-	-	44
80C	51	C MOS	OM1092	+ OM1097	40	44			+ OM4117	-	-	44
80C	32	C MOS	OM1079	+ OM5012	40					ĺ		
80C	52	C MOS	OM1079	+ OM5012	40			1				1
8XC	451	C MOS	OM4123		-	66			+ OM4124	64	-	-
8XC	528	C MOS	OM4110	+ OM4111	40	44			+ OM4117	-	-	44
8XC	550	C MOS	OM4110	+ OM5055	40	44				40	44	
8XC	552	C MOS	OM1092	+ OM1095	-	66		l	+ OM4118	-	-	50
8XC	562	C MOS	OM1092	+ OM1095	-	66			+ OM4118	-	-	50
8XC	575	C MOS										ŀ
8XC	592	C MOS	OM4110	+ OM4112	-	66						Ì
8XC	652	C MOS	OM1092	+ OM1096	40	44			+ OM4117	-	-	44
8XC	654	C MOS	OM1092	+ OM1096	40	44			+ OM4117	-	-	44
8XC	750	C MOS						1				
8XC	751	C MOS	OM1094		524	28		1	+ OM4117	524	28	
8XC	752	C MOS	OM5072		28	28				28	28	
8XC	851	C MOS	OM1092		40	44			+ OM4117	_	_	44
8XC	852	C MOS	OM4119	+ OM4118/1	_	_	-	c_less	,			
				+ OM4118/2	_	_	_	Iso				
				+ OM4118/3	_	_	_	minor				
80CE			•	•				•	•			
8XCE	556	C MOS	OM4110	+ OM4271	-	-	_	-	+ OM4115	_	_	60
8XCE	598	C MOS	OM4110	+ OM4114	_	-	_	_	+ OM4115	_	_	60
8XCE	654	C MOS	OM1092	+ OM1096	_	_	_	-	+ OM4115	_	-	44
80CL												
80CL	31	SAC CMOS	OM1079		40							
80CL	51	SAC CMOS	OM1079		40			l				
80CL	32	SAC CMOS	OM1079	+ OM5012	40							
80CL	52	SAC MOS	OM1079	+ OM5012	40							
8XCL	167/267	SAC MOS	0M1079	+ OM4840	S 64					S 64		
8XCL	168/268	SAC MOS	OM1079	+ OM4840	S 64					S 64		
8XCL	410	SAC MOS	OM1079		40					40		
8XCL	411	SAC MOS	OM1079		40			64 P				
8XCL	500	SAC MOS	OM1097	+ OM 5004	_	_	_	conn.		_	-	64
8XCL	751	SAC MOS	OM1079	+ OM5012	40							
8XCL	752	SAC MOS	OM1079	+ OM5012	40							

	PROGRAMMER								
		SUPI	PORTS			ADAPTER SUPPORTS		R S	REMARKS
Programmer	DIL	PLCC	QFP	Misc	Adapter	DIL	PLCC	QFP	
80C	l			l			<u> </u>		
800	I	· · · · ·		Ι	I				
	42								
	42	44							
OM4232	40	44	-	-	OM4236	-	-	44	
OM4232	40	44	_	_	OM4236	_	_	44	
OM4231	_	66	-	-					
OM4232	40	44	-	-	OM4236	-	-	44	
	40	44	-	_					
OM4231	-	66	-	-	ОМХХХХ	-	-	80	Attention: 87C562 does not exist
OM4232					OM4235	_	_	65	
OM4232	40	44	-	_	OM4236	_	_	44	Attention: The 87C652 is in fact a 87C654 marked
OM4232	40	44	_	_	OM4236	-	_	44	as 87C652
OM4231	xx	xx	-	-	ŀ				
OM4231	xx	xx	-	-					
OM4231	xx	xx	_	-					
					į				Attenton: The 87851 dies not exist
80CE	<u> </u>	:		<u> </u>				<u> </u>	L
	Ι_	T _	_	_	OMXXXX		_	80	MTP verson is 89CE558
(OM4232 7)		_	_	_	OM4237	_	_	80	
,			44						
80CL							·		
	l								
									Attention: no erasable versions but "piggybacks"
									(P85CL000, P85CL580, P85CL781)
							1		
***************************************						L			

EPROM MICROCOMPUTER PROGRAMMING SUPPORT

DEVICE	DEVICE MANUFACTURER/MODEL		SOFTWARE VERSION		
87C054 SDIP	N. Valley Products Philips, Ceibo MP-51	SAM-054SD PPA-054SD			
87C51 DIP	Advin Sailor-PAL/SA, /SB BP Microsystems EP-1140 Ceibo MP-51 (PMP51SD) Data I/O Unisite 40 Data I/O Unipak 2b Data I/O Series 1000 Logical Devices ALLPRO N. Valley Products SPGM-100 Philips LCPX5X40 (P8051LCP40) Strebor PLP-S1A	Adaptor-8751 PPA-51XSD 351B103 SR40 SAM-51SD MC4851DIP	V2.2 V16 V05 (Use Intel 87C51 menu) V1.47 V1.0		
87C51 PLCC	Ceibo MP-51 (PMP51SD) Data I/O Unisite 40 Data I/O Unipak 2b Logical Devices ALLPRO N. Valley Products SPGM-100 Philips LCPX5X40 (P8051LCP40)	PPA-51XSD Chipsite 351B103P Required SAM-51ASD	V2.3 V16 V1.47 V1.0		
87C52 DIP	BP Microsystems EP-1140 Ceibo MP-51 (PMP51SD) Data I/O 29B, Unipak 2b Data I/O Unisite 40 N. Valley Products SPGM-100 Philips LCPX5X40 (P8051LCP40)	PPA-XSD 351B103 SAM-52SD	V23 V3.1		
87C451 DIP	Ceibo MP-51 (PMP51SD) Logical Devices ALLPRO N. Valley Products SPGM-100	PPA-451SD PPRequired SAM-451SD	V1.47 V1.0		
87C451 PLCC	Advin Sailor-PAL/SA, /SB Ceibo MP-51 (PMP51SD) N. Valley Products SPGM-100 Data I/O Unisite Philips LCPX5X (P8051LCPX)	Adaptor-87451 PPA-451ASD SAM-451ASD Chipsite	V1.0 V2.8		
87C528 DIP	BP Microsystems EP-1140 Ceibo MP-51 N. Valley Products SPGM-100 Philips LCPX5X40 (P8051LCP40)	PPA-XSD SAM-528			
87C528 PLCC	Ceibo MP-51 (PMP51SD) N. Valley Products SPGM-100 Philips LCPX5X40 (P8051LCP40)	PPA-51XSD SAM-528A			
87C552	Ceibo MP-51 (PMP51SD) N. Valley Products SPGM-100 Data I/O Unisite Philips LCPX5X (P8051LCPX)	PPA-552ASD SAM-552ASD Chipsite	V2.2 V3.1		
87C652 DIP	BP Microsystems EP-1140 Ceibo MP-51 N. Valley Products Philips LCPX5X40 (P8051LCP40)	PPA-51XSD SAM-52SD			
87C652 PLCC	Ceibo MP-51 (PMP51SD) Philips LCPX5X40 (P8051LCP40)	PPA-51XSD			
87C654 DIP	BP Microsystems EP-1140 Ceibo MP-51 (PMP51SD) N. Valley Products SPGM-100 Philips LCPX5X40 (P8051LCP40)	PPA-51XSD SAM-654SD			
87C654 PLCC	Ceibo MP-51 (PMP51SD) Philips LCPX5X40 (P8051LCP40)	PPA-51XSD			

EPROM MICROCOMPUTER PROGRAMMING SUPPORT (Continued)

DEVICE	MANUFACTURER/MODEL	MODULE/ADAPTOR	SOFTWARE VERSION
87C751 DIP	Advin Sailor-PAL/SA, /SB BP Microsystems EP-1140 Ceibo MP-51 (PMP51SD) Data I/O Unisite 40 Data I/O 29B, Unipak 2b Logical Devices ALLPRO N. Valley Products SPGM-100 Needham's Electronics MetaLink Logical Systems (Sunshine EW-901) Philips LCPX5X (P8051LCPX) Strebor PLP-S1A		V2.3 29B V6, Unipak 2B V20 V1.47 V1.0 V2.6a (use with MicroICE+)
87C751 PLCC	Ceibo MP-51 (PMP51SD) Data I/O Unisite 40 Logical Devices ALLPRO N. Valley Products SPGM-100	PPA-51XSD Chipsite Required SAM-751ASD	V2.6 V1.47 V1.0
87C752 DIP	Advin Sailor-PAL/SA, /SB BP Microsystems EP-1140 Ceibo MP-51 (PMP51SD) Data I/O Unisite 40 N. Valley Products SPGM-100 Needham's Electronics MetaLink Logical Systems (Sunshine EW-901) Logical Devices ALLPRO Philips LCPX5X (P8051LCPX) Strebor PLP-S1A	EM-751 HEAD-40A PPA-752SD SAM-752SD 752/1 PGMPC PA751 OPTAPC-752 MC7512DIP	V2.6 V1.0 (Use Type 751) V2.6a (use with MicroICE+)
87C752 PLCC	Ceibo MP-51 (PMP51SD) Data I/O Unisite 40 N. Valley Products SPGM-100	PPA-752ASD Chipsite SAM-752ASD	V2.8 V1.0 (Use Type 751)

NOTE

Philips programmers are available in the U.S. through Signetics?? distributors.

ADDITIONAL PROGRAMMING SUPPORT

DEVICE	MANUFACTURER	MODULE/ADAPTOR	COMMENTS
87C51/52/652/ 654/528 PLCC	Logical Systems	PA51-44	Use with any 40-pin microcontroller programming site that supports the appropriate EPROM size.
87C51/52/652/ 654/528 QFP		PA52-QFP	Use with any 40-pin microcontroller programming site that supports the appropriate EPROM size.
87C451 DIP		PA451-64	Use with any 87C51 40-pin programming site.
87C451 PLCC		PA451-68	Use with any 87C51 40-pin programming site.
87C550 DIP	İ	550BASE	Use with any 87C51 40-pin programming site.
87C550 PLCC		PA550-44	Use with any 87C51 40-pin programming site.
87C552 PLCC		PA552-68	Use with any 8752/C52/C252/C51FA 40-pin programming site.
87C752 PLCC		PA28-28	Use with any 87C752 28-pin DIP programmer.
87C751 PLCC	Philips	No part number assigned	This adapter allows programming the 87C751 PLCC part in conjunction with any programmer that can already program the DIP version of the part


MICROCONTROLLER SUPPORT

PRODUCT	DEVICES SUPPORTED	MANUFACTURER	DESCRIPTION
8051 C Compiler 8051 C Compiler 80C51 C Compiler	8051 and derivatives 8051 and derivatives 8051 and derivatives	Franklin Software Archimedes Software BSO/Tasking	C Compiler for 8051 family C Compiler for 8051 family C Compiler for 8051 family
P8051DB	8051 and derivatives	Ceibo	80C51 Family Development Board
S87C00KSD		Philips	I ² C Demonstration Board. 87C751 controls various I ² C peripherals. Board has sockets for 87C752, 87C652, and 87C552 also.
		Philips	The Philips computer Bulletin Board system has available a microcontroller newsletter, application and demonstration programs for download, and the ability to send messages to microcontroler applications engineers. Access by modem at 2400, 1200, or 300 baud. The telephone numbers are: (800) 451–6644 (in the U.S.) or (408) 991–2406.
SMI-CNV451SD	80/83/87C451	Philips	Philips product adapts a PLCC emulator plug for the 80C451 to the DIP pinout.


DB-51CEIBO Development Board

DB-51 is a high-performance system design board dedicated to the Philips 80C51 family of microcontrollers. It provides an easy-to-use flexible instrument which enables the user to build a primary prototype, analyze and debug it, make changes, and continue debugging. And you can improve your design decisions by using the DB-51 to check and test the advantages of several different microcontrollers. The DB-51 is also a great training and tutorial aid for becoming familiar with designs using the 80C51 architecture. Note that the DB-51 is not intended to replace a full emulator system in complex microcontroller designs.

- Supports most of the Philips 80C51 derivative microcontrollers
- Serially linked to IBM PC or compatible hosts
- 32K of user code memory
- Software breakpoints
- Examine and alter chip registers, RAM, and ports
- Symbolic debugger compatible with linker object files
- Source Level Debugger for Assembler, PLM and C.
- Software Trace and Performance Analyzer
- Upload and download of object and her files
- Special wire-wrap area for prototyping
- User's manual with examples and applications designed to familiarize the user with 8XC51 architecture and programming as well as the use of the DB-51 itself



SPECIFICATIONS



System Memory

DB-51 provides 32K of user code memory. This RAM memory permits downloading and modifying of users' programs.

Breakpoints

Breakpoints allow real-time program execution until an opcode is executed at a specified address.

Symbolic Debugger

DB-51 allows symbolic debugging of assembler or high-level languages. The symbolic debugger uses symbols contained in the absolute file generated by the most commonly used relocator and linker programs.

Supported Microcontrollers

8X31/51, 8X32/52, 8XC31/51, 8XC32/52, 8XC652, 8XC654, 8XC851, 8XC550, 8XC552, 8XC562, 8XC451, 8XC528, and others with external memory addressing and a UART are fully supported. 8XCL410, 8XC751 and 8XC752 have very limited support.

Limitations

"Fully supported" microcontrollers are self-debugging on the DB-51. Thus, some of the chip resources are used by the board: the monitor program uses the bottom 32K of program memory; chips are <u>always</u> operated in the external memory mode; the UART is used to communicate to the PC and is thus not normally available to the user program; interrupt response is slowed slightly by re-vectoring from the monitor

program to the user program; use of watchdog timers and power-down and idle modes of operation are limited due to interaction with the monitor program.

"Limited support" microcontrollers do not have on-chip UARTs and most do not support external program memory. Thus, download of programs to these parts is not supported on the DB-51. The 87C751 provided with the board is pre-programmed with a "micro" monitor program and some predefined experiments described in the user manual. Also, these parts use the I²C bus to communicate to the PC, limiting the use of I²C for other purposes.

User Software

The board is provided with a very easy-to-use menu-driven software program as well as command oriented user interface software. On-line assembler and disassembler are provided together with upload and download capabilities of hexadecimal and object files.

Command Set

ASM - BIT - BYTE - BREAKPOINT [enable, disable, reset] - CHIP [type] - CLS - CODE - DATA - DASM - DEFAULT - DIR - EVALUATE - EXIT - GO [from, till] - HALT - HELP - HISTORY - LINES - LIST [file] - LOAD [code, symbols] - LOCALS - MODULES - PORTS - PROCEDURES - PUBLICS - RBIT - RBYTE - REGISTERS - RESET - SAVE - SOUND - STATUS - STEP [n] - TIME

Host Characteristics

IBM PC/XT/AT or compatible system with 512 kbyte of RAM, one floppy disk drive, one RS-232 interface board for the PC and cable, PC-DOS 2.0 or later.

Input Power

7.5 VDC to 12.0 VDC (9 VDC wall transformer supplied).

Mechanical Dimensions

 $20 \text{ cm} \times 25 \text{ cm}$

Items Supplied as Standard

User's manual and operating instructions.

DB-51 board, 80C552 and 87C751 microcontrollers, monitor EPROM, power supply, RS-232 cable.
User software including symbolic debugger, on-line assembler and disassembler.

ORDERING INFORMATION

Order part number P8051 DBSD from your local Philips Semiconductors Distributor.

For more information, contact us today: (800)447-1500, ext. 737.

DS-51 CEIBO In-Circuit Emulator

DS-51 is a real time in-circuit emulator that supports the new low-power and low-voltage 8051 microcontrollers and derivatives.

The system can emulate the microcontrollers using either the built-in 5V power supply or any voltage applied to the target circuitry. This selection is done by means of software control. The permitted voltage range is 1.5V to 6V or higher.

DS-51 emulates almost every 8051 derivative in the complete voltage and frequency range specified by the microcontroller manufacturer.

The supported microcontrollers are: 8031/2, 80C31/2, 80C51/2, 80C51/2, 87C51/2, 8X51FA/B, 8XCL410, 8XC524, 8XC528, 8XC550, 8XC552, 8XC562, 8XC555, 8XCL580, 8XC592, 8XC652, 8XC654, 8XCL781, 8XC851 and others.

DS-51 features a Real-Time Trace, Conditional Breakpoints, a unique Assembler Source Level Debugger, Source Level Debugger for PLM and C, Performance Analyzer, On-Line Assembler and Disassembler and many more useful software functions.

DS-51 is serially linked to a host IBM PC or compatible computer. The RS-232 interface operates at 115 KBaud.

FEATURES

Real time and transparent in-circuit emulator.

Supports most of the 8051 family of microcontrollers.


Source Level Debug for Assembler, PLM and C.

128k of internal memory.

64k hardware breakpoints and conditional breakpoints.

32k trace memory and logic analyzer with external test points.

Emulates microcontrollers operating from 1.5V to 6V and up to 42MHz.



SPECIFICATIONS

EMULATION MEMORY

DS-51 provides 128KBytes of emulation memory with software mapping capabilities.

HARDWARE BREAKPOINTS

Up to 64K hardware breakpoints allow real time program execution until an opcode or a program line is executed at a specified address.

CONDITIONAL BREAKPOINTS

A complete set of conditional breakpoints permits halting program execution on code addresses, source code lines, access to external data, port and register contents, etc..

TRACE AND LOGIC ANALYZER

The 32K deep trace memory is used to record microprocessor activities and user selectable test points. Edge and level trigger inputs are available for starting and stopping the trace recording. The trace buffer can be viewed in disassembled symbolics, frames or high level language source code.

PERSONALITY ADAPTERS

DS-51 uses standard and bond-out microcontrollers for hardware and software emulation. The selection of different microcontrollers is done by replacing the microcontroller on the adapter or, in other instances, by changing the adapter. The microcontrollers run at the frequency of the crystal installed on the adapter or using the clock source supplied by the target hardware

SOURCE LEVEL DEBUGGER

DS-51 offers full support for debugging directly in Assembler, PLM and C source code. From your source code screen you can specify a breakpoint, execute a line step or an assembly instruction, open a flexible-in-size watch window to display any variable, use the function keys to display the trace memory as well as registers and data, redefine the Program Counter and reset the microprocessor.

LANGUAGES AND FILE FORMATS

DS-51 accepts files generated by Intel software (Assembler, PLM) or C compilers and assemblers that generate Intel compatible hex or object format.

COMMAND SET

The available functions include: FILE (load,save), DEBUG (go, halt, reset, source level debugger, breakpoints), MODIFY (code, data, bit, byte, registers, ports, assembler, disassembler), VIEW (watch window, publics, locals, modules, procedures, lines, symbols, file, dir), TRACE (frames, instructions, source lines, mask), SETUP (default, map, chip, base, comm port).

HOST CHARACTERISTICS

IBM PC or compatible system with 640KBytes of RAM, one serial port, DOS version 2.0 or later.

INPUT POWER

85VAC to 265VAC, 50Hz to 60Hz. This makes the unit suitable for any country outlet.



1 BALLARD TERRACE LEXINGTON, MA USA

TEL: 617-863 9927 FAX: 617-863 9649

RHEINSTRASSE 32 6100 DARMSTADT GERMANY

TEL: 6151-9932-0 FAX: 6151-993299

MASKIT 5 - P.O.BOX 2106 HERZELIA 46120 ISRAEL


TEL: 972-52-555387 FAX: 972-52-553297 CALLE JOSUE LILLO 41 MADRID 28018 SPAIN TEL: 91-477 89 95

FAX: 91-477 90 75

DS-752 CEIBO Emulator

DS-752 is a real-time, high performance microcontroller development system dedicated to the 8XC751/8XC752 single-chip microcontrollers. It provides an easy-to-use and flexible instrument which reduces the development and debugging cycle and enables the user to solve hardware and software problems quickly and efficiently. It operates with an IBM PC or compatible computer and carries out complete real-time and transparent emulation of the target CPU.

- Real time and transparent in-circuit emulator
- Supports Philips 83C751/83C752 and 87C751/87C752 microcontrollers
- Symbolic Debugger compatible with Intel object files
- Source Level Debug for C and PLM
- Source Level Assembler Debugger
- 2K hardware breakpoints and conditional breakpoints
- 2K of internal memory
- 64K Software Trace
- Performance Analyzer
- Serially linked to IBM PC or compatible hosts
- On-line Assembler and Disassembler
- Easy to follow pull-down menus and windows



PC-DOS, PC/XT/AT are trademarks of IBM.
IBM is a registered trademark of IBM Corporation.
Intel is a registered trademark of Intel Corporation.

SPECIFICATIONS

Emulation Memory

DS-752 provides 2KBytes of code memory.

Hardware Breakpoints

Up to 2,048 hardware breakpoints allow real-time program execution until an opcode is executed at a specified address or line of your source code.

Conditional Breakpoints

A complete set of conditional breakpoints permits halting program emulation on code addresses, source code lines, access to on-chip memory, port and register contents.

Software Analyzer

A 64 KByte buffer is used to record any software and hardware events of your program, such as executed code, memory accesses, port and internal register states, on-chip data memory and others. The trace buffer can be viewed in disassembled symbolics, or high level language source code. Trace recording is not carried out in real-time.

Symbolic Debugger

DS-752 allow symbolic debugging of assembler or high-level languages. The symbolic debugger uses predefined port and register names, and the symbols contained in your software, like labels, variable names, line numbers and others.

Source Level Debugger

DS-752 gives full support for debugging directly in assembler, PLM and C source code. From your source code screen you can specify a breakpoint, execute a line step or an assembly instruction, open a flexible-in-size watch window to display any variable, use the function keys to display the trace memory, registers and data, redefine the Program Counter, and reset the microprocessor.

Languages and File Formats

DS-752 accepts files generated by Intel software (Assembler, PLM) or compatibles in hex or object format. Other assemblers and high-level languages such as C with Intel compatible format (Franklin, Archimedes, IAR, etc.) are also supported.

Personality Adapters

DS-752 uses standard microcontrollers for hardware and software emulation. The selection of a different microcontroller is made by software commands and using a supplied socket adapter. The systems run at the frequency of the crystal on them or from the clock source supplied by the user hardware. Therefore, the same system may be adapted to your frequency requirements.

The minimum frequency is determined by the emulated chip characteristics, while maximum frequency for standard probes is 16MHz.

Supported Devices

83C751, 87C751, 83C752, 87C752,

Command Set

The available functions include: FILE (load, save), DEBUG (go, halt, reset, source level debugger, breakpoints), MODIFY (code, byte, registers, ports, assembler, disassembler), VIEW (watch window, publics, modules, procedures, lines, symbols, file, dir), ANALYZER (conditional breakpoints, software trace, event watch), SETUP (default, chip, base, rs-232 port).

Host Characteristics

IBM PC/XT/AT or compatible system with 640 KBytes of RAM, one floppy disk drive, one RS-232C interface card for the PC, PC-DOS 2.0 or later.

Input Power

7.5VDC to 12VDC or 5VDC/500mA from the user circuit.

Mechanical Dimensions

 $1" \times 5" \times 6"$ (2.4 cm \times 13 cm \times 15 cm).

Items Supplied as Standard

In-circuit emulator with 2 KByte breakpoints, 2 KByte Internal Code Memory. Personality adapter for 24-pin DIP microcontrollers. User Software including source level debugger, on-line assembler and disassembler. User's Manual and Operating Instructions. RS-232 Interface Cable. 9 VDC wall transformer.

Warranty

Six months limited warranty; parts and labor.

Ordering Information

Part No: P752EM SD

Available through Philips distributors.

12NC: 9350-554-10602

For more information, call: (800)447-1500, ext. 737 for the number of your nearest Philips Semiconductors Sales Office.

MP-51 CEIBO Programmer

MP-51 is an EPROM, PLD and Microcontroller Programmer dedicated to standard 24 to 32-pin EPROMs, all of the microcontrollers belonging to the 8051 family, and high density PLDs. Its modern design provides a powerful low-cost and high performance instrument, easy to use and conveniently sized.

MP-51 operates with an IBM PC/XT/AT or compatible personal computer, and carries out a set of powerful functions on the selected device. An RS-232 interface is used to link MP-51 to a PC.

The unit consists of the instrument and adaptors. The adaptors may be replaced to suit the user's requirements. Adapters are available for all the possible packages such as DIP, QFP, LCC and PLCC.


MP-51 software handles a PC Memory Buffer where code is loaded from a disk or filled with the contents of a device. Furthermore, this buffer may be saved on a disk file, parts of the buffer can be moved from one location to another, filled with a constant, or modified by the user. The Memory Buffer can be displayed, and finding values or strings in it is possible.

Before programming, MP-51 checks if the installed adapter is compatible with the device type selected by the user. This test is done before programming any device.

MP-51 has the capability to check if the device is totally erased, and can also compare if the contents of the plugged device are equal to the contents of the Memory Buffer. Address range can be specified for both operations.

MP-51 allows to enable or disable the PLD or Microcontroller security capabilities and handles the Lock Bit 1, Lock Bit 2, Lock Bit 3 and Encryption Table available in several Microcontrollers.

- High quality EPROM, PLD and Microcontroller Programmer
- Serially linked to IBM PC/XT/AT or other compatible host computers
- Loads/Saves Hex, Binary, Object and JEDEC files to and from disk
- Easy to follow windows and pull-down menus
- Supports 24 to 32-pin EPROMs, several PLDs and all Philips PSD devices, members of the 8051 and 80C51 family of Microcontrollers
- Programs Lock Bits, Encryption Tables and Security Bits



PC-DOS, PC/XT/AT are trademarks of IBM.

IBM is a registered trademark of IBM Corporation.

Intel is a registered trademark of Intel Corporation.

SPECIFICATIONS

Supported Devices

EPROMs: 2716, 2732, 2764, 27128, 27256, 27512, 27010, 27040, both NMOS and CMOS versions for all the available programming voltages.

Microcontrollers: 8751H, 8751BH, 87C51, 87C51FA/B/C, 87C52, 87C451, 87C528, 87C550, 87C552, 87C562, 87C575, 87C592, 87C652, 87C654, 87C751, 87C752, 87C054-MT and others.

PLDs: AT22V10, ATV750, ATV2500, ATV5000. PSD Devices: PSD3XX

File Formats

MP-51 loads different file formats:

- Intel Hex files and Motorola S-records
- Binary files
- Object files
- JEDEC files

It saves portions of memory in Intel Hex, Binary and JEDEC formats.

Command Set

The available functions include: TYPE, BLANK CHECK, SECURITY, PROGRAM, LOAD, SAVE, READ, VIEW, COMPARE, CHECKSUM, FILL, MOVE, MODIFY, DIRECTORY, CHANGE DIR, TEXT FILE, DUMP, QUIT.

Host Characteristics

IBM PC/XT/AT or compatible system with 512 KBytes of RAM, one floppy disk drive, one RS-232 interface card for the PC, PC-DOS 2.0 or later.

Input Power

85VAC to 263VAC, 50Hz to 60Hz. That makes this unit suitable for any country outlet.

Mechanical Dimensions

MP-51 is 155mm long, 60mm high, and 250mm wide.

Adapters and Supported Devices

The following list partially shows which adapter should be used for the different supported devices:

	• •	
PPA-EPROM	28-Pin DIP	2716 to 27512 NMOS and CMOS
PPA-51X	40-Pin DIP	8751H, 8751BH, 87C51, 87C52, 87C528, 87C550, 87C652, 87C654
PPA-51XASD	44-Pin PLCC	8751H, 8751BH, 87C51, 87C51, 87C528, 87C652, 87C654
PPA-751SD	24-Pin Skinny DIP	87C751
PPA-751ASD	28-Pin PLCC	87C751
PPA-752SD	28-Pin DIP	87C752
PPA-752ASD	28-Pin PLCC	87C752
PPA-451SD	64-Pin DIP	87C451
PPA-451ASD	68-Pin PLCC	87C451
PPA-552ASD	68-Pin PLCC	87C552, 87C562
PPA-550ASD	44-Pin PLCC	87C550-PLCC
PPA-592ASD	68-Pin PLCC	87C592
PPA-054SD	42-Pin Shrink DIP	87C054-MTV

Items Supplied as Standard

MP-51 Programmer. User software. User's Manual. RS-232 cable and adapters. Power cord is not included.

Warranty

Six months limited warranty; parts and labor.

Ordering Information

PMP-51 SD (includes PPA-51X adapter)

Available through Philips distributors.

For more information, call: (800)447-1500, ext. 737 for the number of your nearest Philips Semiconductors Sales Office.

A STER PE SUSTERINE INDIANO

PRODUCT DESCRIPTION

The unique **iceMASTER-PE** packs an advanced feaure set into a tiny, palm-sized package that any engineer an afford. Designed for demanding projects, **ceMASTER-PE** supports frequencies up to 40 MHz with a full complement of emulation memory, external lata memory, and a transparent trace buffer 16K rames deep with advanced searching capabilities. The entire emulator plugs directly into the target application or operates in a stand-alone mode.

The iceMASTER-PE is the world's most portable emuator because the emulator and probe electronics are both integrated into a pocket-able package about the size of a PC mouse. To achieve this dramatic breakhrough in the size and cost of high-performance emuation, MetaLink invented a new emulation system architecture, Advanced Emulator Technology (AET, patent pending).


The **iceMASTER-PE's** windowed user interface delivers the highest development productivity and is easy to learn and easy to use, due to context-sensitive hypertext and hyperlinked help system. This powerful, productive interface gives the user total control and flexibility in the configuration of the size, position, content, and color of each window.

The iceMASTER-PE includes a full symbolic and sourcelevel debugger for Assemblers and Compilers. The emulator supports all 9 of the most popular 8051 Assemblers and Compilers.

The **iceMASTER-PE** sets the new standard for excellence and portability in 8051 family emulation.

MetaLink Corporation 325 E. Elliot Road Chandler, AZ 85225 Phone: (602) 926-0797 Phone: (800) 638-2423 Fax: (602) 926-1198

1042-000/992/TP



KEY CHARACTERISTICS

- ☐ Supports 8031, 8032, C501 and 8XC751/752
- ☐ Supports 8051 family devices up to 40MHz
- ☐ Full-Featured, Real-time & Transparent Emulator
- ☐ Emulator and Probe electronics integrated into a single package only 3" x 4" x 1"
- Plugs directly into target applications or operates in a stand-alone mode
- ☐ Based on patent-pending AET system architecture

HARDWARE CAPABILITIES

- ☐ 64K Program & 64K External Data Memory
- ☐ 16K frame trace buffer
- ☐ View trace while executing
- ☐ 128K hardware breakpoints
- ☐ 64K Trace ON/OFF triggers
- ☐ Integrated diagnostic self-test capability

SYSTEM FEATURES

- ☐ PC-hosted via RS-232 serial link
- ☐ Efficient, powerful, easy to learn
- ☐ User control of window size, content & color
- ☐ Supports third party Assemblers & Compilers
- ☐ Full Symbolic & Source-Level debug
- ☐ Complete system includes Emulator, 8051 Macro Cross Assembler, RS-232 cable & power supply





FLEXIBLE, EASY-TO-USE INTERFACE

iceMASTER has an advanced, windowed user interface that emphasizes ease of use. Each window can be sized, moved, highlighted, scrolled, color-controlled, added, or removed completely. iceMASTER provides pull-down and pop-up menus, function keys, and context-sensitive help. The contents of any memory space may be perused and altered directly from the appropriate window using the keyboard or a mouse.

You have immediate access to the hypertext/hype linked, context-sensitive, on-line help system which clearly explains what your options are (at any detail level you choose), keeping you productive. There is even a HELP-FOR-HELP feature. Whether you are beginning your first design project, or are a veteran designer searching for the fastest possible debugging method, you will appreciate the EASE-OF-USE features designed into iceMASTER.

Novices can navigate smoothly through a debugging session by accessing the commands and menus as standard pull-downs. Experienced designers can instantaneously pop-up their menu of choice by using redefinable hot keys.





DECREASED DEVELOPMENT TIME

Your iceMASTER source window accelerates the debugging process with Dynamically Annotated Code. When single-stepping, instruction execution information is displayed and retained next to each instruction. You can clearly see the data behind your program's flow, including contents of all accessed (read or write) memory locations and registers, as well as flow-of-control direction change markers. A moving color bar indicates the current position in the program as it executes.

At your option, the iceMASTER source window allows operations on three different views of code memory: disassembled instructions, instructions mixed with High Level Language (HLL) source statements, or HLL source only.

HLL source statements and symbolic disassembly information are also displayed when you disassemble the program or view the trace buffer.


THE COMPLETE DEBUGGER


The trace buffer captures data in real-time. Trace information consists of address and data bus values and user-selectable probe clips. You can view the trace buffer data through several display filters: raw hex, disassembled instructions, instructions mixed with HLL source statements, or HLL source only. You can display the probe clip bit values in binary, hex, or digital waveform formats.

You can trigger the trace to begin capturing data on all instructions leading up to a breakpoint, around (before and after) a breakpoint, or following a breakpoint. Capture filtering allows you to focus attention only on areas of interest, eliminating clutter.

To further speed your design process, an integrated search mechanism allows you to locate any label, HLL source line number, or address in the trace buffer in either the backward or forward direction. The days of manually scanning or post-processing a large buffer of trace data are gone!

If you WRITE your program in a HLL, you should be able to DEBUG it that way – iceMASTER lets you do just that!





IMPROVING THE QUALITY OF YOUR PRODUCT: FINDING THE HOT (OR NOT SO HOT) SPOTS

iceMASTER emulators (Model 400 & PE) provide a PERFORMANCE ANALYZER that allows you to monitor the time spent executing specific portions of your program to find "hot spots" or "dead code." You can define and analyze memory areas based on code address, module, line number or label ranges.

You can view results dynamically during emulation or later for a more detailed analysis. You can toggle the display from bar graph format to actual frequency counts, and you can filter the level of detail in the displayed results to include raw data, code labels, and/or HLL source statements.


iceMASTER Model 400 provides an additional Performance Analyzer that is the absolute best in the industry for tuning and testing your code. It is very flexible and far more accurate than most other emulators, with a resolution of less than six microseconds. You can define and analyze up to 15 memory areas and each of these 15 memory areas can consist of non-contiguous, logically related subranges, (e.g. groupings of related functions which are not necessarily contiguous in memory).


FINDING THAT BUG

You have access to as many as 128K breakpoints and 64K tracetriggers. These triggers can be enabled, disabled, set or cleared. Simple triggers are based on code or external data addresses or address ranges. Simple breakpoints can be set or cleared directly in the source window at disassembled instructions or HLL source statements.

Breakpoints can also be complex triggers, based on code address, direct address, bit address, opcode value, opcode class or immediate operand. Complex triggers can be ANDed and ORed together.

Finding that elusive bug is now much easier!





SMALL AND POWERFUL

Some companies design emulators that use one or two full size PC expansion board slots. These companies take it for granted that you have the "right" kind of PC, that you don't need the expansion slots for something else, and that you don't mind taking apart your computer to install their emulator!

At MetaLink, we don't take our customers for granted.

The iceMASTER family is the culmination of over 7 years of focused engineering by MetaLink to bring advanced semiconductor technologies to emulator design. Using state-of-the-art PALs (PEELs), LCAs, VLSI memories and microprocessors, MetaLink designed world-class emulation capability into the smallest emulator footprints in the industry, combining powerful and complex emulation features with allaround ease-of-use.

The high speed serial link connects easily to the back of your computer with a standard RS-232 cable. The emulators are smaller than the size of a VCR tape, fit neatly in crowded work spaces and are easy to move around on the bench or to other computers. PORTABLE PRODUCTIVITY!

iceMASTER-PE Development System

MctaLink specializes in enhancing the emulation technology required by EMBEDDED SYSTEMS DESIGNERS. MetaLink has consistently led the industry in emulation technology: The first PC-based 8051 emulator; the first 8052 emulator; the first to offer support for all the unique features of the 8051 family components, such as watchdog-timer, idle modes, power down mode, DMA, and A/D

MetaLink is a full-service emulation company. We support our customers over the long term with services such as repair, discounted upgrades, rental units, 10-day trial purchase periods, and free technical support for applications problems. A network of world-wide sales and service representatives is augmented by a well-trained telemarketing staff at headquarters.

□ HOST SPECIFICATIONS

Host IBM PC, XT, AT, 386, 486, PS/2, Laptop, Notebook or compatible system, 640K bytes of RAM, Hard Disk Drive, Monochrome or Color Display, with a Standard RS-232 Serial Port. Operating System DOS 2.0 or greater.

□ EMULATOR SOFTWARE **SPECIFICATIONS**

File Formats Supported with Symbolic or Source-Level Debugging:

Archimedes, Avocet, BSO/Tasking, Franklin, IAR Systems, Intel OMF, Keil, MCC, Microtec Research, Motorola 'S' records and Intel HEX.

Source/Symbol Support:

Assembler, C and PL/M Languages

Symbolic or Source-Level Debug:

Setting of Breakpoints Setting of Trace ON/OFF

Viewing of Trace Buffer

Viewing of Source Window Display

Viewing of Performance Analyzer

Assembly/Disassembly of Code HLL Structure/Content Display of:

Modules Scopes

Line Numbers Program Variables

□ EMULATOR HARDWARE SPECIFICATIONS

iceMASTER-PE MODEL:

8031: Supports 8031 and 80C31 Operates up to 33MHz

40-Lead DIP or optional 44-Lead PLCC Supports 8031, 80C31, 8032 and 80C32

Operates up to 24MHz 40-Lead DIP or optional 44-Lead PLCC

83752: Supports 83C751, 87C751, 83C752 & 87C752 Operates up to 16MHz

24- & 28-Lead DIP or optional 28-Lead PLCC Supports 8031, 80C31, 8032, 80C32, and C501

Operates up to 40MHz 40-Lead DIP or optional 44-Lead PLCC

□ OPERATING CHARACTERISTICS

Clock frequency user-selectable between external target crystal/clock or internal clock source Real-time, Electrically and Operationally Transparent

□ USER INTERFACE

Keyboard or Mouse Control

Pull-down & Pop-up menus with fill-in boxes

Available Main Screen Windows:

Registers and PSW bits

Bit Memory

Stack data displayed in HEX &/or ASCII

Up to 5 Internal Data Memory displayed in HEX &/or ASCII Up to 5 External Data Memory displayed in HEX &/or ASCII Up to 5 Code Memory displayed in HEX &/or ASCII Source Program displayed in Code, HLL Source or Mixed

Watch window for variable data System Status data

Main Screen Window Display Controls:

Movable Selectable (On/Off)

Sizable Scrollable Color selection Highlighting of key data Function/Hot Key Access:

User-assignable for commands User-displayable for quick reference

☐ MEMORY OPERATIONS

Emulation Memory:

64K Program Memory

64K External Data Memory

Mapping Resolution:

Program: Down to 1-byte

External Data: Down to 1-byte

Program Memory:

Single Line Assembler (full instruction set support) Disassemble in Code or Source/Code mode

Disassembly may be written to a disk file

Data Memory:

Internal or External Memory

Fill a block of memory with data

Copy a block of data to another area

Change a single address data content

Compare any two blocks of addressed data

Displayed data may be written to a file

Registers/SFRs/Bit Memory:

Examine or Modify Program Variables:

Examine or Modify

□ EMULATION CONTROLS

Reset from Emulator and Go

Reset from Target and Go

Reset Processor

Go from current Program Counter

Go From a new Program Counter

Go Until a Program Counter/Label Slow Motion (Repetitive Step commands)

Step by machine instruction

Step by Line Number

Step Over calls

Step To next function or procedure

□ HARDWARE BREAKPOINTS

64K real-time Program Addresses Up to 64K real-time External Data Addresses

□ TRIGGER CONDITIONS

Set directly in Source window or Pull-down menu PC address & range of addresses

Opcode Value

Opcode Class

SFRs/Registers

Direct byte address & range of addresses

Direct bit address & range of addresses

Immediate operand value

Read/Write to bit address Register address modes

Read/Write to Register address

Logical AND/OR of any of the above

External Data address & range of addresses

Break Count Overflow

External (CLIP) Break Input

External (CLIP) Trigger Output

□ TRACE

Real-time trace with view while executing code

16K-Frame Trace Buffer

Start, Center, End and Variable Trace Trigger settings Up to 64K Trace ON/OFF triggers for trace filtering

Trace Contents consist of: 16-bits Address Bus 8-bits Data Bus 7-bits External Clips

Trace Display Modes: Raw Hex

Symbolic HLL Source

Mixed

External Clips display format:

Binary data HEX data

Digital waveform

Trace Buffer Operations:

Write trace buffer to a disk file

Search trace buffer for labels & addresses

□ PERFORMANCE ANALYZER

Program profiling capability

7 year duration Display options:

Bar Graph

Frequency Count

Display Modes:

HLL Source Lines Raw

Symbolic Mixed

Up to 999 Bin capacity

User-controlled Bin set-up:

By Address By Symbol By Module By Line Number

Automatic

□ HELP

On-Line Context sensitive Hypertext/Hyperlinked

□ DIAGNOSTIC SELF-TEST

Determines Emulation Hardware Status

□ MACRO

Repetitive routines User-created and callable

□ ELECTRICAL **SPECIFICATIONS**

Input Power (maximum):

0.75 A @ +5 VDC +/-5% Power Source: Target system or power supply

□ MECHANICAL **SPECIFICATIONS**

Emulator Dimensions:

x 3.25" x 0.9" 4.4" 11.18cm x 8.25cm x 2.29cm

Emulator weight: 0.5lbs 0.3kg

□ ANNUNCIATORS

Power and Active LEDs Power ON/OFF switch

WARRANTY

One (1) year limited warranty, parts and labor



Call Today

1(800) 638-2423

1(800) METAICE

or contact your local distributor

Rental plans are available.

Product names are used to purposes of identification only and may be trademarks or registered trademarks of their respective companies.

reeMASIFIR Circuit 8051 Finithious

PRODUCT DESCRIPTION

The **iceMASTER-8051** Model 200/400 emulator represents a culmination of 7 years of focused engineering to create the world's most affordable and portable full-featured emulators.

The iceMASTER-8051 emulators offer real-time and transparent emulation at up to 24MHz for a broad number of derivative devices through the use of interchangeable probe cards. Powerful breakpoint systems allow an engineer to stop a program at any time and examine all states and conditions. Trace memory provides a complete history of each event that has occurred, including source-level information, address, data, status, searching and external logic events. The best performance analyzer capability in the industry allows a thorough evaluation of the program to decide what areas are taking the most time and simplify those areas requiring improved performance.

The iceMASTER-8051 emulators support symbolic and source-level debugging for the most popular 8051 Cross Assemblers, 'C' Compilers, and PL/M Compilers. These capabilities allow the designer to debug their system the way it was designed, at the symbolic or source-level. This methodology increases productivity while decreasing cost and time-to-market.

The iceMASTER-8051 emulators provide pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyperlinked help. The advanced windowed user interface emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, color-controlled, added or removed completely. The contents of any memory space may be perused and altered directly from the appropriate window, with multiple memory spaces displayable simultaneously.

 MetaLink Corporation
 Phone:
 (602) 926-0797

 325 E. Elliot Road
 Phone:
 (800) 638-2423

 Chandler, AZ 85225
 Fax:
 (602) 926-1198



KEY CHARACTERISTICS

- ☐ Full-Featured, Real-time & Transparent Emulator
- ☐ Supports 8051 family devices up to 24MHz
- ☐ Interchangeable Probe Cards
- ☐ Hosted on any PC or compatible, including Laptops, Notebooks, or Micro Channel
- ☐ 115K baud serial link using a standard comm port
- ☐ Unlimited user support

HARDWARE CAPABILITIES

- ☐ 64K Program & 64K External Data Memory
- ☐ 4K frame trace buffer
- ☐ Advanced trace search ability
- ☐ 128K hardware breakpoints
- ☐ 64K Trace ON/OFF triggers
- ☐ Broad 8051 derivative device support (more than 65 devices)
- ☐ Dual Performance Analyzers

SYSTEM FEATURES

- ☐ Efficient, powerful, easy to learn
- ☐ User control of window size, content & color
- ☐ Supports third party Assemblers & Compilers
- ☐ Full Symbolic & Source-Level debug
- ☐ Complete system includes Emulator, 8051 Macro Cross Assembler, RS-232 cable & power supply





FLEXIBLE, EASY-TO-USE INTERFACE

iceMASTER has an advanced, windowed user interface that emphasizes ease of use. Each window can be sized, moved, highlighted, scrolled, color-controlled, added, or removed completely. iceMASTER provides pull-down and pop-up menus, function keys, and context-sensitive help. The contents of any memory space may be perused and altered directly from the appropriate window using the keyboard or a mouse.

You have immediate access to the hypertext/hype linked, context-sensitive, on-line help system which clearly explains what your options are (at any detail level you choose), keeping you productive. There is even a HELP-FOR-HELP feature. Whether you are beginning your first design project, or are a veteran designer searching for the fastest possible debugging method, you will appreciate the EASE-OF-USE features designed into iceMASTER.

Novices can navigate smoothly through a debugging session by accessing the commands and menus as standard pull-downs. Experienced designers can instantaneously pop-up their menu of choice by using redefinable hot keys.





DECREASED DEVELOPMENT TIME

Your iceMASTER source window accelerates the debugging process with Dynamically Annotated Code. When single-stepping, instruction execution information is displayed and retained next to each instruction. You can clearly see the data behind your program's flow, including contents of all accessed (read or write) memory locations and registers, as well as flow-of-control direction change markers. A moving color bar indicates the current position in the program as it executes.

At your option, the iceMASTER source window allows operations on three different views of code memory: disassembled instructions, instructions mixed with High Level Language (HLL) source statements, or HLL source only.

HLL source statements and symbolic disassembly information are also displayed when you disassemble the program or view the trace buffer.


THE COMPLETE DEBUGGER


The trace buffer captures data in real-time. Trace information consists of address and data bus values and user-selectable probe clips. You can view the trace buffer data through several display filters: raw hex, disassembled instructions, instructions mixed with HLL source statements, or HLL source only. You can display the probe clip bit values in binary, hex, or digital waveform formats.

You can trigger the trace to begin capturing data on all instructions leading up to a breakpoint, around (before and after) a breakpoint, or following a breakpoint. Capture filtering allows you to focus attention only on areas of interest, eliminating clutter.

To further speed your design process, an integrated search mechanism allows you to locate any label, HLL source line number, or address in the trace buffer in either the backward or forward direction. The days of manually scanning or post-processing a large buffer of trace data are gone!

If you WRITE your program in a HLL, you should be able to DEBUG it that way – iceMASTER lets you do just that!





IMPROVING THE QUALITY OF YOUR PRODUCT: FINDING THE HOT (OR NOT SO HOT) SPOTS

iceMASTER emulators (Model 400 & PE) provide a PERFORMANCE ANALYZER that allows you to monitor the time spent executing specific portions of your program to find "hot spots" or "dead code." You can define and analyze memory areas based on code address, module, line number or label ranges.

You can view results dynamically during emulation or later for a more detailed analysis. You can toggle the display from bar graph format to actual frequency counts, and you can filter the level of detail in the displayed results to include raw data, code labels, and/or HLL source statements.


iceMASTER Model 400 provides an additional Performance Analyzer that is the absolute best in the industry for tuning and testing your code. It is very flexible and far more accurate than most other emulators, with a resolution of less than six microseconds. You can define and analyze up to 15 memory areas and each of these 15 memory areas can consist of non-contiguous, logically related subranges, (e.g. groupings of related functions which are not necessarily contiguous in memory).


FINDING THAT BUG

You have access to as many as 128K breakpoints and 64K tracetriggers. These triggers can be enabled, disabled, set or cleared. Simple triggers are based on code or external data addresses or address ranges. Simple breakpoints can be set or cleared directly in the source window at disassembled instructions or HLL source statements.

Breakpoints can also be complex triggers, based on code address, direct address, bit address, opcode value, opcode class or immediate operand. Complex triggers can be ANDed and ORed together.

Finding that elusive bug is now much easier!





SMALL AND POWERFUL

Some companies design emulators that use one or two full size PC expansion board slots. These companies take it for granted that you have the "right" kind of PC, that you don't need the expansion slots for something else, and that you don't mind taking apart your computer to install their emulator!

At MetaLink, we don't take our customers for granted.

The iceMASTER family is the culmination of over 7 years of focused engineering by MetaLink to bring advanced semiconductor technologies to emulator design. Using state-of-the-art PALs (PEELs), LCAs, VLSI memories and microprocessors, MetaLink designed world-class emulation capability into the smallest emulator footprints in the industry, combining powerful and complex emulation features with all-around ease-of-use.

The high speed serial link connects easily to the back of your computer with a standard RS-232 cable. The emulators are smaller than the size of a VCR tape, fit neatly in crowded work spaces and are easy to move around on the bench or to other computers. PORTABLE PRODUCTIVITY!

iceMASTER-8051 Model 200/400 Development Systems

MetaLink specializes in enhancing the emulation technology required by EMBEDDED SYSTEMS DESIGNERS. MetaLink has consistently led the industry in emulation technology: The first PC-based 8051 emulator, the first 8052 emulator; the first to offer support for all the unique features of the 8051 family components, such as watchdog-timer, idle modes, power down mode, DMA and A/D.

MetaLink is a full-service emulation company. We support our customers over the long term with services such as repair, discounted upgrades, rental units, 10-day trial purchase periods, and free technical support for applications problems. A network of world-wide sales and service representatives is augmented by a well-trained telemarketing staff at headquarters.

Watch window for variable data □ HOST SPECIFICATIONS ☐ TRACE (Model 400) System Status data displayed in HEX Host IBM PC, XT, AT, 386, 486, PS/2, Laptop, 4K-Frame Trace Buffer Main Screen Window Display Controls Start, Center, End & Variable Trace Trigger settings Notebook or compatible system, 640K bytes of Selectable (On/Off) Movable 64K Trace ON/OFF triggers for trace filtering RAM, Hard Disk Drive, Monochrome or Sizable Color selection Color/Graphic Display, with a Standard RS-232 Trace Contents consist of: Scrollable Highlighting of key data Serial Port. Operating System DOS 2.0 or greater. 16-bits Address Bus Function/Hot Key Access: 8-bits Data Bus User-assignable for commands □ EMULATOR SOFTWARE 7-bits External Clips User-displayable for quick reference SPECIFICATIONS DMA Activity Trace Display Modes: ☐ MEMORY OPERATIONS File Formats Supported with Symbolic or Source-Level Debugging: Raw Hex Emulation Memory: Archimedes, Avocet, BSO/Tasking, Franklin, Symbolic 64K Program Memory HLL Source IAR Systems, Intel OMF, Keil, MCC, Microtec 64K External Data Memory Mixed Research, Motorola 'S' records and Intel HEX. Mapping Resolution: External Clips display format: Source/Symbol Support: Program: 16-bytes/block Binary data HEX data Assembler, C and PL/M Languages External Data: 16-bytes/block Symbolic or Source-Level Debug: Program Memory: Digital waveform Setting of Breakpoints Single Line Assembler (full instruction set support) Trace Buffer Operations: Setting of Trace ON/OFF Disassemble in Code or Source/Code mode Write trace buffer to a disk file Viewing the Trace Buffer Disassembly may be written to a disk file Search trace buffer for labels & addresses. Viewing of Source Window Display Data Memory: Viewing of Performance Analyzer Internal or External Memory □ PERFORMANCE Assembly/Disassembly of Code Fill of a block of memory with data ANALYZERS (Model 400) HLL Structure/Content Display of: Copy a block of data to another area Real-time Program profiling capability Line Numbers Change a single address data content Program Variables 5.4µ-sec sampling period Compare any two blocks of addressed data 7 year duration Displayed data may be written to a file ■ EMULATOR HARDWARE Display options: Registers/SFRs/Bit Memory: **SPECIFICATIONS** Bar Graph Examine or Modify iceMASTER-8051 Models: Frequency Count Program Variables: 200 Basic Emulator Display Modes: Examine or Modify 400 Enhanced Emulator with: Řaw □ EMULATION CONTROLS HLL Source Lines 4K Trace Buffer Mixed 2 Performance Analyzers Up to 999 Bin capacity Reset from Emulator and Go Full Watchdog Timer Support User-controlled Bin set-up: Reset from Target and Go Operating Modes: By Address By Symbol Reset Processor Single-Chip ROM By Line Number By Module Go from current Program Counter Romless Go From a new Program Counter Interchangeable Probe Card Go Until a Program Counter/Label □ HELP Used to support the functional derivatives of each micro Slow Motion (Repetitive Step commands) controller family as well as the full range of NMOS, On-Line Step by machine instruction CMOS, EPROM, and OTP technology variations. Contact Context sensitive Step by Line Number Hypertext/Hyperlinked MetaLink for the latest information on any device supported. Step Over calls Device Unique Support Step To next function or procedure □ MACRO A-to-D Converter HARDWARE BREAKPOINTS Repetitive routines Multiple-Divide Unit User-created and callable 64K real-time Program Addresses Multiple DPTRs 64K real-time External Data Addresses □ ELECTRICAL □ OPERATING CHARACTERISTICS SPECIFICATIONS TRIGGER CONDITIONS Clock frequency user-selectable between external target Input Power (maximum): Set directly in Source window or Pull-down menu crystal/clock or internal crystal source 1.5 A@ +5 VDC +/-5% PC address & range of addresses Electrically and Operationally Transparent Opcode Value Real-time: 0.5-24MHz □ MECHANICAL Opcode Class SPECIFICATIONS SFRs/Registers □ USER INTERFACE Direct byte address & range of addresses Emulator Dimensions: Keyboard or Mouse Control x 5.5" Direct bit address & range of addresses Pull-down & Pop-up menus with fill-in boxes Immediate operand value 17.8cm x 14cm x 2.54cm Available Main Screen Windows: Read/Write to bit address Emulator weight: Registers and PSW bits Register address modes 2.0lbs 0.9kg Bit Memory Read/Write to Register address Stack data displayed in HEX &/or ASCII □ ANNUNCIATORS Logical AND/OR of any of the above Up to 5 Internal Data Memory diplayed in HEX &/or ASCII External Data address & range of addresses Power, Reset, Break, and Active LEDs Up to 5 External Data Memory displayed in HEX &/or ASCII Break Count Overflow Power ON/OFF, Reset, Break switches Up to 5 Code Memory displayed in HEX &/or ASCII External (CLIP) Break Input Source Program displayed in Code, HLL Source □ WARRANTY External (CLIP) Trigger Output or Mixed One (1) year limited warranty, parts and labor



Call Today

1(800) 638-2423

1(800) METAICE

or contact your local distributor

Rental plans are available.

Product names are used to purposes of identification only and may be trademarks or registered trademarks of their respective companies.

FAX: (602) 926-1198

Ordering Information

Philips-Signetics 8051 Family Microcontroller Support

iceMASTER-PE Emulators

The iceMASTER-PE emulators for the 8051 family are self-contained units, each dedicated to a particular member of the 8051 family. The emulator and probe card electronics are combined into a single, small package. Every iceMASTER-PE emulator comes with 64K of Code memory, 64K of External Data memory, a 16Kframe Trace Buffer (which can be viewed without breaking emulation), power supply, RS-232 cable and an 8051 Macro Cross Assembler. All iceMASTER-PE emulators include a Break-Input signal clip, a Trigger-Output signal clip and seven user-placeable Trace-Capture-Input signal clips.

The following iceMASTER-PE emulators are currently available:

PE-8031-33

This emulator supports device operation from DC to 33MHz and has a 40-lead DIP footprint. This emulator supports the 8031 and 80C31 devices, regardless of process variation.

PE-8032-30

This emulator supports device operation from DC to 30MHz and has a 40-lead DIP footprint. This emulator supports the 8031, 80C31, 8032 and 80C32 devices, regardless of process variation.

PE-83752-16

This emulator supports device operation from DC to 16MHz and has a 28-lead DIP footprint. This emulator supports the 83C751, 87C751, 83C752 and 87C752 devices, regardless of process variation. This emulator is supplied with a 28-lead DIP to 24-lead DIP converter (CONV11) for 8xC751 support.

iceMASTER Model 200 & Model 400 Emulators

All iceMASTER Model 200 & Model 400 emulators support full probe card interchangeability. To emulate several different devices, you need purchase only a single emulator base unit, the iceMASTER-8051, and then one probe card for each unique device to be emulated.

Both the iceMASTER-8051 Model 200 and the iceMASTER-8051 Model 400 emulators come with 64K of Code memory and 64K of External Data memory, power supply, RS-232 cable and an 8051 Macro Cross Assembler.

The iceMASTER Model 400 emulator has the following additional features/capabilities:

- 1. 4K-Frame Trace Buffer
- 2. Performance Analyzers
 - a. High Resolution
 - b. High Bin Count
- 3. Full Watchdog Timer (WDT) Support in all emulation modes

Philips-Signetics 8051 Family Probe Cards

All MetaLink probe cards include a Break-Input signal clip, a Trigger-Output signal clip and seven user-placeable Trace-Capture-Input signal clips. In addition, there is a user-selectable jumper for XTAL source. Most probe cards have other user-selectable jumpers to control/configure the unique capabilities of each particular device. Some probe cards also contain a user-selectable jumper for Vcc source. iceMASTER-8051 emulators fully supports:

All I/O ports, with no restrictions.

The CMOS Idle and Power Down modes of operation, in those devices having such capabilities.

The Watchdog Timer (WDT), in those devices having such a capability. (iceMASTER-8051 Model 400 only)

Correct device interconnection footprints.

Following is a list of all Philips-Signetics 8051 Family Probe Cards which MetaLink currently offers. Since MetaLink is constantly adding to its list of supported devices, please contact MetaLink for information on any device not listed below.

If support for a particular device is available at different maximum frequencies (MHz), the description of the Probe Card appears only once, with the speed variations noted in the Probe Card names above the description. Example: 8031-24 for a 24MHz 8031 Probe Card and 8031-20 for a 20MHz 8031 Probe Card.

MHW-8031-20 MHW-8031-24

The 8031 Probe Card supports device operation from 0.5 to 24MHz and has a 40-lead DIP package interface. This probe card supports 8031 and 80C31 devices, regardless of process variation.

MHW-8032-20

The 8032 Probe Card supports device operation from 0.5 to 20MHz and has a 40-lead DIP package interface. This probe card supports 8031, 80C31, 80C32, 80C32 and 80C32 devices, regardless of process variation.

MHW-80C51FA-16

The 80C51FA Probe Card supports device operation from 0.5 to 16MHz and has a 40-lead DIP package interface. This probe card supports 8031, 80C31, 80C31, 80C51FA and 80C32 devices, regardless of process variation.

MHW-83C51FB-16

The 83C51FC Probe Card supports device operation from 0.5 to 16MHz and has either a 40-lead DIP or a 44-lead PLCC package interface. This probe card supports 8031, 80C31, 80C32, 80C32, 8051, 80C51, 8751, 87C51, 8x51FA, 8x51FB, 8052, 80C52, 8752 and 87C52 devices, regardless of process variation.

MHW-8052-16

The 8052 Probe Card supports device operation from 0.5 to 16MHz and has a 40-lead DIP package interface. This probe card supports 8031, 80C31, 80C32, 80C32, 80C51, 80C52, 80C52, 8751, 87C51, 87C52, and 87C52 devices, regardless of process variation.

FAX: (602) 926-1198

MHW-83C053-12

The 83C053 Probe Card supports device operation from 6 to 12MHz and has a 42-lead Shrink DIP package interface. This probe card supports 83C053, 83C054 and 87C054 devices, regardless of process variation.

MHW-80CL410-12

The 80CL410 Probe Card supports device operation from 0.5 to 12MHz and has a 40-lead DIP package interface. This probe card supports the 80CL410 device (4.5V-5.5V only).

MHW-80C451-16

The 80C451 Probe Card supports device operation from 1.2 to 16MHz and has a 68-lead PLCC package interface. This probe card supports the 80C451 device, regardless of process variation. Converter #5 is available to convert the probe card to a 64-lead DIP footprint.

MHW-83C451-12

The 83C451 Probe Card supports device operation from 1.2 to 12MHz and has a 68-lead PLCC package interface. This probe card supports the 80C451, 83C451 and 87C451 devices, regardless of process variation. Converter #5 is available to convert the probe card to a 64-lead DIP footprint.

MHW-80C528-16

The 80C528 Probe Card supports device operation from 1.2 to 16MHz and has a 40-lead DIP package interface. This probe card supports the 80C528 device.

MHW-83C528-12 MHW-83C528-16

The 83C528 Probe Card supports device operation from 1.2 to 16MHz and has either a 40-lead DIP or 44-lead PLCC package interface. This probe card supports 80C528, 83C528, 83C528, 83C524 and 87C524 devices, regardless of process variation.

MHW-83C550-12

The 83C550 Probe Card supports device operation from 1.2 to 12MHz and has a 44-lead PLCC package interface. This probe card supports the 83C550, 80C550 and 87C550 devices, regardless of process variation.

MHW-80C552-16

The 80C552 Probe Card supports device operation from 1.2 to 16MHz and has a 68-lead PLCC package interface. This probe card supports the 80C552 and 80C562 devices, regardless of process variation. Converter #7 is available to convert the probe card interface to a 40-lead DIP footprint for operation as an 8031, 8032, 80C31, 80C32 or 80C652.

FAX: (602) 926-1198

MHW-83C552-12 MHW-83C552-16

The 83C552 Probe Card supports device operation from 1.2 to 16MHz and has a 68-lead PLCC package interface. This probe card supports the 80C552, 83C552, 87C552, 80C562, 83C562 and 87C562 devices, regardless of process variation. Converter #7 is available to convert the probe card interface to a 40-lead DIP footprint for operation as an 8031, 8032, 80C31, 80C32, 8x51, 8xC51, 8xC52, 8xC652 or 8xC654.

MHW-83C592-16

The 83C592 Probe Card supports device operation from 1.2 to 16MHz and has a 68-lead PLCC package interface. This probe card supports the 80C592, 83C592 and 87C592 devices, regardless of process variation.

MHW-80C652-16

The 80C652 Probe Card supports device operation from 1.2 to 16MHz and has a 40-lead DIP package interface. This probe card supports 8031, 80C31 and 80C652 devices from any IC manufacturer, regardless of process variation.

MHW-83C652-16

The 83C652 Probe Card supports device operation from 1.2 to 16MHz and has a 40-lead DIP package interface. This probe card supports 80C652, 83C652 and 87C652 devices from any IC manufacturer, regardless of process variation.

MHW-83C654-16

The 83C654 Probe Card supports device operation from 1.2 to 16MHz and has a 40-lead DIP package interface. This probe card supports 80C652, 83C654 and 87C654 devices from any IC manufacturer, regardless of process variation.

MHW-83C751-16

The 83C751 Probe Card supports device operation from 0.5 to 16MHz and has 24-lead Skinny DIP package interface. This probe card supports 83C751 and 87C751 devices, regardless of process variation.

MHW-83C752-12

The 83C752 Probe Card supports device operation from 0.5 to 12MHz and has a 28-lead DIP package interface. This probe card supports 83C752 and 87C752 devices, regardless of process variation.

MHW-80C851-12

The 80C851 Probe Card supports device operation from 1.2 to 12MHz and has a 40-lead DIP package interface. This probe card supports 8031, 80C31, and 80C851 devices, regardless of process variation.

MHW-83C851-12

The 83C851 Probe Card supports device operation from 1.2 to 12MHz and has a 40-lead DIP package interface. This probe card supports 80C851, and 83C851 devices, regardless of process variation.

iceMASTER Converters

iceMASTER converters are used with the iceMASTER-8051 Probe Card to allow the user to change the device footprint supported by the Probe Card to a new device footprint or to allow the iceMASTER-8051 Probe Card to support a new device with the existing Probe Card.

MHW-CONV5

A 68-lead PLCC to 64-lead DIP converter for 83C451 or 80C451 Probe Cards to 80C451, 83C451 and 87C451 devices.

MHW-CONV7

A 68-lead PLCC to 40-lead DIP converter for 83C552 or 80C552 Probe Cards to 8031, 8032*, 80C31, 80C32*, 8051, 8751, 80C51, 87C51, 8052*, 87C52*, 80C52*, 80C652, 83C652, 87C652, 87C654, 83C654 and 87C52* devices. *Not all modes of Timer 2 supported.

MHW-CONV11

A 28-lead DIP to 24-lead DIP converter for the PE-83752 or 83C752 Probe Card to 83C751 and 87C751 devices.

MHW-CONV12

A 24-lead Skinny DIP to 28-lead PLCC converter for 83C751 Probe Card to 83C751 and 87C751 devices.

MHW-CONV13

A 28-lead DIP to 28-lead PLCC converter for PE-83752 and 83C752 Probe Card to 83C752 and 87C752 devices.

MHW-CONV14

A 40-lead DIP to 44-lead PLCC converter for PE-8031, 8031 Probe Card to 8031, 80C31, 8031 and 80C31 devices.

A 40-lead DIP to 44-lead PLCC converter for PE-8032, 8032 Probe Card to 8031, 80C31, 80C31, 80C31, 80C32, 8032 and 80C32 devices.

A 40-lead DIP to 44-lead PLCC converter for 8052 Probe Card to 8031, 80C31, 80C31, 80C31, 80C32, 8032, 80C32, 8051, 80C51, 8751, 87C51, 8052, 80C52, 8752 and 87C52 devices.

A 40-lead DIP to 44-lead PLCC converter for 8351FB Probe Card to 8031, 80C31, 8031, 80C31, 80C32, 8032, 80C32, 8051, 80C51, 8751, 87C51, 8052, 80C52, 87C52, 87C52, 8XC51FA and 8XC51FB devices.

A 40-lead DIP to 44-lead PLCC converter for 80410 Probe Card to 80CL410 devices.

A 40-lead DIP to 44-lead PLCC converter for 80652 and 83652 Probe Cards to 80C652, 87C652, 87C654, 87C654 and 83C654 devices.

A 40-lead DIP to 44-lead PLCC converter for 80528 and 83528 Probe Cards to 80C528, 87C528, 83C528, 87C524 and 83C524 devices.

FAX: (602) 926-1198

A 40-lead DIP to 44-lead PLCC converter for 80851 and 83851 Probe Cards to 80C851 and 83C851 devices.

MHW-CONV19

A 68-lead PLCC to 44-lead PLCC converter for 83552 and 80552 Probe Cards to 8031, 8032*, 80C31, 80C31, 8051, 8751, 80C51, 87C51, 8052*, 8752*, 80C52*, 80C652, 83C652, 87C652, 87C654, 83C654 and 87C52* devices.

MHW-CONV23

A 44-lead PLCC to 40-lead DIP converter for 80550 Probe Card to 80C550, 87C550 and 83C550 devices.

iceMASTER-8051 and PE Hardware Miscellaneous Products

MHW-EXT24DIP

A 24 Lead Skinny DIP, 6 inch target interface extension cable for 83C751 and 87C751 devices.

MHW-EXT28DIP

A 28 Lead DIP, 6 inch target interface extension cable for 83C752 and 87C752 devices.

MHW-EXT40DIP

A 40 Lead DIP, 6 inch target interface extension cable for 8031, 80C31, 8032, 80C32, 80C31, 80C51, 8751, 87C51, 8051FA, 83C51FA, 87C51FA, 8051FB, 83C51FB, 87C51FB, 8052, 80C52, 87C52, 87C52, 80C528, 83C528, 87C528, 83C524, 87C524, 80C652, 83C652, 87C652, 83C654, 87C654, 80CL410, 80C851 and 83C851 devices.

MHW-EXT28PLCC

A 28 Lead PLCC, 6 inch target interface extension cable for 83C751, 87C751, 83C752 and 87C752 devices.

MHW-EXT44PLCC

A 44 Lead PLCC, 6 inch target interface extension cable for 8031, 80C31, 8032, 80C32, 8051, 80C51, 8751, 87C51, 8051FA, 83C51FA, 87C51FA, 8051FB, 83C51FB, 87C51FB, 8052, 80C52, 87C52, 87C52, 80C528, 83C528, 87C528, 83C524, 87C524, 80C550 83C550, 87C550, 80C652, 83C652, 87C652, 83C654, 87C654, 80CL410, 80C851 and 83C851 devices.

MHW-EXT68PLCC

A 68 Lead PLCC 6 inch target interface extension cable for 83C552, 87C552, 83C562, 87C562, 80C552, 83C451, 87C451, 80C451, 87C592, 80C592 and 83C592 devices.

MHW-DIPSE24/3

A 24 Lead Skinny DIP pin isolator for 83C751 and 87C751 devices.

(602) 926-0797

FAX: (602) 926-1198

MHW-DIPSE28/6

A 28 Lead DIP pin isolator for 83C752 and 87C752 devices.

MHW-DIPSE40/6

A 40 Lead DIP pin isolator for 8031, 80C31, 80C32, 80C32, 8051, 80C51, 8751, 87C51, 8051FA, 83C51FA, 87C51FA, 8051FB, 83C51FB, 87C51FB, 8052, 80C52, 87C52, 87C52, 80C528, 83C528, 87C528, 83C524, 87C524, 80C550 83C550, 87C550, 80C652, 83C652, 87C652, 83C654, 87C654, 80CL410, 80C851 and 83C851 devices.

MHW-DIPSE42S/6

A 42 Lead Shrink DIP pin isolator for 87C054, 83C054 and 83C053 devices.

MHW-PLECSE28

A 28 Lead PLCC pin isolator for 83C751, 87C751, 83C752 and 87C752 devices.

MHW-PLECSE44

A 44 Lead PLCC pin isolator for 8031, 80C31, 80C32, 80C32, 80C51, 87C51, 87C51, 80C51FA, 83C51FA, 83C51FA, 87C51FB, 87C51FB, 87C51FB, 80C52, 87C52, 87C52, 87C52, 80C528, 83C528, 87C528, 83C524, 87C524, 87C550, 83C550, 87C550, 80C652, 83C652, 87C652, 83C654, 87C654, 80CL410, 80C851 and 83C851 devices.

MHW-PLECSE68

A 68 Lead PLCC pin isolator for 83C552, 87C552, 83C562, 87C562, 80C552, 83C451, 87C451, 80C451, 87C592, 80C592 and 83C592 devices.

iceMASTER-8051 and PE Software Miscellaneous Products

MSW-ASM51

MetaLink 8051 Macro Cross Assembler

MSW-SIM51

Archimedes Software SimCASE 8051 for PC-hosted systems

MSW-SIMI/O51

Archimedes Software Sim I/O 8051 for PC-hosted systems

MSW-A51

Archimedes Software Assembler 8051 for PC-hosted systems

MSW-C51

Archimedes Software 8051 Family C Compiler for PC-Hosted Systems

(602) 926-0797

FAX: (602) 926-1198

Avocet Systems, Inc. AvCase Assembler for the 8051 MSW-AVC51

Avocet Systems, Inc. AvCase C-Compiler and Assembler for the 8051

MSW-AVS51

MSW-AVA51

Avocet Systems, Inc. AvCase Simulator for the 8051

MSW-BSO/A51

BSO/Tasking Assembler 8051 for PC-hosted systems

MSW-BSO/C51

BSO/Tasking C-Compiler and Assembler for 8051 for PC-hosted systems

MSW-BSO/PLM51

BSO/Tasking PL/M-Compiler and Assembler for 8051 for PC-hosted systems

MSW-F/4010

Franklin Software A51 Assembler for PC-Hosted Systems

MSW-F/5020

Franklin Software C-51 Compiler and A51 Assembler for PC-Hosted Systems

MSW-F/8220

Franklin Software 8051 Developer's Kit with C-51 Compiler, A51 Assembler, Simulator/Debugger for PC-Hosted Systems

MSW-F/8310

Franklin Software 8051 Professional Developer's Kit with C-51 Compiler, A51 Assembler, Bank Linker 51, Tiny Real Time Operating System 8051, Simulator/Debugger for PC-Hosted Systems



NOHAU EMUL51-PC - PC-based in-circuit emulator

1.0 System Architecture

Features of the Nohau EMUL51-PC in-circuit emulator include:

- Low-cost full real-time emulation
- IBM PC-bus plug-in boards or stand alone Box version with 115K baud RS232-C connection to IBM PC
- Easy-to-learn user interface with windows and pull-down menus
- Source-level debugging in C, PL/M or Pascal with full support for typed symbols
- 256k frames by 64 bit real-time trace option with time stamp
- Program Performance Analyzer

The Nohau EMUL51-PC consists of a board which plugs directly into the IBM PC/XT/AT bus for fast file transfer. An optional external box with a serial link is also available. The optional Trace board features an advanced trace function with many trigger capabilities.

The POD, which plugs into the target system, is connected with a 5 ft (1.5 m) ribbon cable to the Emulator board to provide a flexible operating range.

The EMUL51-PC uses no wait states and does not intrude on memory, stack, I/O or interrupt pins.




fig 1 EMUL51-PC plug-in board version




fig 2 External Box version



2.0 User Interface

The user interface is based on MS-DOS software. It incorporates a variety of techniques. The user can select to operate either with short typed commands or using pull-down menus. On-screen features include windows to monitor or alter:

- Assembly or high level language source code
- CPU registers
- Internal data and Special Function Registers
- External data
- Watch variables in C, PL/M or assembly
- Trace setup and display

All commands are supported with context-sensitive help and full on-line manual.

3.0 Specific Features

3.1 Source Level Debugging

Using high level language for code generation is a way to cut development time. Therefore the EMUL51-PC gives full support for debugging directly in C, PL/M or Pascal source code. This eliminates the need for paper listings. Breakpoints can be marked directly in the source code window. The user can single step through the program line by line and follow the program execution on the screen listing.

The trace permits the user to trace his source code in real-time.

All variables can be displayed and altered. This includes full support for typed symbols which permits the user to address such variables as floating-point, arrays and structures — both global and local.

3.2 Emulation Memory

The EMUL51-PC features 64 K of code memory and 64 K of external data memory. The addressable memory can be mapped either to target or to the emulator in 4K pages.

The emulator can load all common file formats and the user can view and alter all registers and memory areas of the microcontroller.

3.3 Breakpoints

The EMUL51-PC permits the user to generate program breakpoints in a number of ways:

- 64K program breakpoints
- 64K data read and 64K data write breakpoints
- Break on external signal
- Break on direct access to internal bit or byte memory
- Break on contents of internal register or memory
- Break on program access out-of-boundary

Using the Trace board it is possible to break on combinations of address, data, control signals, port signals and external signals.

3.4 Macros and debug session logging

Test session automation is made possible using the Macro commands. This permits the user to define his own command sequences using structures like IF/ELSE and REPEAT/WHILE. Such command sequences can be stored to a file which can be loaded automatically when the emulator is invoked.

A complete debug session and all setups can also be recorded to a file.



3.5 Trace Memory

The optional trace board features a trace buffer capable of storing up to 256k frames of 64 bit data each. The 64 bits consist of address, data, control signals, port signals, external signals and a time stamp.

The trace memory can be displayed, reprogrammed and restarted during emulation.

3.5.1 Trace Filter

The trace filter makes it possible to select what events are stored in the trace buffer. The qualifiers permit the user to define the criteria for which bus cycles are stored. The qualifiers can specify address, data, control signals, port signals and external signals.

3.5.2 Trace Trigger

The trace works much like a logic analyzer. It is therefore possible to trigger the trace on an event and display what happened before or after that event.

The trigger event can be defined using any of the qualifiers in up to eight levels. It is possible to trigger on boolean combinations of the qualifiers, or sequential combinations including a loop counter.

The trigger point can be selected anywhere within the 256k trace buffer to give full choice of pre/post trigger alignment.

3.5.3 Trace Display

The trace information can be displayed in high-level language statements, in disassembled form or in binary/hex form. It can also be stored to a file.

3.5.4 Program Performance Analyzer

With the PPA, information can be generated showing which addresses the user program spends its time on. The information can be displayed as statistics or in histogram form.

4.0 General Specifications

Host: IBM PC/XT/AT/386/486, PS/2 or compatible with 640K of RAM. Monochrome, color or enhanced

graphics display.

External Box: The emulator boards can be installed in an external box with serial communication to the PC.

Processors supported: 8051, 8052, 8031, 8032, 80C51, 80CL51, 80C52, 80C31, 80CL31, 80C32, 8XC053/54, 83/80CL410,

83/80C451, 8XC528, 8XC550, 83/80C552, 80C562, 8XC575, 80CL580, 8XC592, 83/80C652, 83/87C751, 83/87C752, 83/80C851 (For more details, please refer to the following pages.)

A switch from one microcontroller to another is made by changing the low cost POD.

File formats supported: Intel HEX/OBJ/SYM/OMF, Avocet, Archimedes/IAR, BSO/Tasking, Franklin/Keil,

Intermetrics/Whitesmiths/Comic, and many more.

Clock speed: Allows operation up to 33 MHz in real-time.

Power supply: The boards are powered from the PC-bus. The Emulator board requires 1.7A/5V and the Trace board

1.3A/5V.



5.0 Ordering information

PHILIPS SEMICONDUCTORS Microcontroller Support

EMULATOR UNITS

Includes software and ribbon cable. Must be connected to a POD to operate. Each step up in frequency rating covers all lower frequency steps. Includes DIP isolator if ordered with 40-pin POD. Emulator software has high-level debug and all options.

Order Number	Description
EMUL51-PC/E32	12 MHz Emulator, 32 kB (kiloByte) Emulation Memory.
EMUL51-PC/E32-16	16 MHz Emulator, 32 kB Emulation Memory.
EMUL51-PC/E128	12 MHz Emulator, 128 kB Emulation Memory.
EMUL51-PC/E128-16	16 MHz Emulator, 128 kB Emulation Memory.
EMUL51-PC/E128-20	20 MHz Emulator, 128 kB Emulation Memory.
EMUL51-PC/E128-24	24 MHz Emulator, 128 kB Emulation Memory.
EMUL51-PC/E128-30	30 MHz Emulator, 128 kB Emulation Memory.
EMUL51-PG/E128-33	33 MHz Emulator, 128 kB Emulation Memory.

TRACE BOARD OPTIONS

Optional second PC plug-in board. Emulator board contains no trace capability. Each frequency step covers all lower steps.

Order Number	Description
EMUL51-PC/TR4	12 MHz 4 kiloframe (4096 frames) Trace Buffer.
EMUL51-PC/TR4-16	16 MHz 4 k Trace Buffer.
EMUL51-PC/TR16	12 MHz 16 k Trace Buffer.
EMUL51-PC/TR16-16	16 MHz 16 k Trace Buffer.
EMUL51-PC/TR16-20	20 MHz 16 k Trace Buffer.
EMUL51-PC/TR16-24	24 MHz 16 k Trace Buffer.
EMUL51-PC/TR16-30	30 MHz 16 k Trace Buffer.
EMUL51-PC/TR16-33	33 MHz 16 k Trace Buffer.

Advanced Trace Boards feature 32-bit timestamping with 16-bit prescaler, eight-level triggers, state and counter functions, search.

Order Number	Description
EMUL51-PC/ATR64-16	16 MHz 64 k Advanced Trace Buffer.
EMUL51-PC/ATR256-16	16 MHz 256 k Advanced Trace Buffer. Contact Nohau for availability.
EMUL51-PC/ATR64-24	24 MHz 64 k Advanced Trace Buffer.
EMUL51-PC/ATR256-24	24 MHz 256 k Advanced Trace Buffer.
EMUL51-PC/ATR64-33	33 MHz 64 k Advanced Trace Buffer.
EMUL51-PC/ATR256-30	30 MHz 256 k Advanced Trace Buffer.

BONDOUT PODS, 24-PIN, 40-PIN, 68-PIN, 84-PIN

Allow full emulation of internal, external and mixed modes of bus or port input/output. On-board POD crystal is 12 MHz on all PODs of any frequency specification. Each step up in frequency rating covers all lower frequency steps.

Order Number	Description
POD-C51B	12 MHz Bondout POD for 80C51, 8051, 87C51, 8751, 80C31, 8031, 80C/83C652, 83C654, 80C/83C662,
DOD CEID IC	80C/83C851 single-chip or external mode.
POD-C51B-16	16 MHz Bondout POD for 80C/87C51-1, 80C/87C51, 80/8751, 80C31-1, 80C31, 8031, 80C/83C652, 83C654, 80C/83C662, 80C/83C851 single-chip or external mode.
POD-C51B-24	24 MHz POD for 80C/87C51-24, 80/8751, 80C31-24, 80C/83C652/654, 80C/83C662, 80C/83C851 single-chip or external mode. Special Requirement: Due to bondout chip timing, this POD requires a 30 MHz emulator board and
	trace board must be 30 MHz if used.
POD-CL410	POD for 83CL410, 83CL610, 80CL31, 80CL51. Target voltage range: 1.5–5.0V. Maximum frequency: 12 MHz at 5.0V. This POD is intended for emulating internal code. External bus operation is limited.
POD-C451B-PGA	12 MHz Bondout POD for 83C451, 87C451, 80C451 PLCC, single-chip or external mode. PGA from POD. Use optional adapter for PLCC target.
POD-C552B-PGA	12 MHz Bondout POD for 83C552, 87C552, 80C552 PLCC, single-chip or external mode. PGA from POD. Use optional adapter for PLCC target.



POD-C552B-PGA-16 16 MHz Bondout POD for 83C552, 87C552, 80C552 16 MHz, 12 MHz single-chip or external mode. PGA from

POD. Use optional adapter for PLCC target.

POD-C552B-24 24 MHz Bondout POD for 8XC552 or 8XC562 PLCC single-chip or external mode. PGA from POD. Use optional

adapter (etc). Special Requirement: Due to bondout chip timing, this POD requires a 30MHz emulator board and

trace board must be 30 MHz if used.

POD-CL580 12MHz Bondout POD for 83CL580.

POD-C652B Order as POD-C51B.

POD-C751 12 MHz 83C751, 87C751, DIP POD. Includes EXT-DIP24. POD-C751-16 16 MHz 83C751, 87C751, DIP POD. Includes EXT-DIP24.

"HOOKS" MODE PODS, 28-PIN, 40-PIN, 42-PIN, 44-PIN, 68-PIN

Standard chip operated in special "hooks" emulation mode for single-chip or external modes. Some electrical characteristics are different from microcontroller's. On-board POD crystal is 12 MHz on all PODs of any frequency specification.

Order Number	Description
POD-C52	12 MHz POD for 80C31, 80C32, 80C51, 80C52, 87C51, 87C52.
POD-C52-16	16 MHz POD for 80C31, 80C32, 80C51, 80C52, 87C51, 87C52.
POD-C528	12 MHz POD for 80C528, 83C528, 87C528.
POD-C528-16	16 MHz POD for 80C528, 83C528, 87C528.
POD-C550-PGA	12 MHz POD for 80C550, 83C550, 87C550. PGA from POD. Use optional adapter for PLCC target.
POD-C550-PGA-16	16 MHz POD for 80C550, 83C550, 87C550. PGA from POD. Use optional adapter for PLCC target.
POD-C575	12 MHz 87C575, 87C575 chip may have to be supplied by user.
POD-C592-PGA	12 MHz POD for 8XC592. 8XC592 chip may have to be supplied by user. PGA from POD. Use optional adapter for
	PLCC target.
POD-C592-PGA-16	16 MHz POD for 8XC592. 8XC592 chip may have to be supplied by user. PGA from POD. Use optional adapter for
	PLCC target.
POD-C752	12 MHz 83C752, 87C752 DIP POD. Includes EXT-DIP28.
POD-C752-16	16 MHz 83C752, 87C752 DIP POD. Includes EXT-DIP28.
POD-C054	12 MHz POD for 8XC053, 8XC054 (Micocontroller-for-Television-Video).
POD-C575	16 MHz POD for 8XC575.

POD BOARDS, 40 PIN EXTERNAL MODE

Port 2 is upper address bus only. Port 0 is address/data bus. P3.6 is WRITE, P3.7 is READ. On-board POD crystal is 12 MHz on all PODs of any frequency specification. Each step up in frequency rating covers all lower frequency steps.

Order Number	Description
POD-31	12 MHz 8031 POD.
POD-C31	12 MHz 80C31 POD.
POD-32	12 MHz 8032 POD.
POD-C32	12 MHz 80C32 POD.
POD-C652	12 MHz 80C652 POD.
POD-C31-1	16 MHz 80C31-1 POD.
POD-C32-16	16 MHz 80C32 POD.
POD-C31-20	20 MHz 80C31 POD.
POD-C31-24	24 MHz 80C31 POD.
POD-C31-30	30 MHz 80C31 POD.
POD-C31-33	33 MHz 80C31 POD.

-S version of the above boards allows P3.6, P3.7 to be used either as unidirectional I/O or write and read. (Example: POD-31-S; POD-C31-S-1; POD-C32-S-16.)

EXTERNAL MODE PODS, 64-PIN, 68-PIN

Port 2 is upper address bus only. Port 0 is address/data bus. P3.6 is WRITE, P3.7 is READ. On-board POD crystal is 12 MHz on all PODs of any frequency specification. Each step up in frequency rating covers all lower frequency steps.

Order Number	Description
POD-C451-DIP	12 MHz 80C451 DIP POD.
POD-C451-DIP-16	16 MHz 80C451 DIP POD.
POD-C451-PGA	12 MHz 80C451 PLCC POD. PGA from POD.
POD-C451-PGA-16	16 MHz 80C451 PLCC POD. PGA from POD.
POD-C552-PGA	12 MHz 80C552 POD. PGA from POD. Use optional adapter for PLCC target.



BOX OPTIONS

Box units are AC line-powered. Emulator software runs under DOS on PC and uses a COM port at 110 baud to 115 kilobaud. Serial cable included.

Order Number	Description
EMUL51-PC/BOX-S	Serial Box. Select emulator separately; trace optional. POD not included.
EMUL51-PC/BOX-CS	Serial Box with E128-16 Emulator and TR16-16 Trace. POD not included.
EMUL51-PC/BOX-CS-20	Serial Box with E128-20 Emulator and TR16-20 Trace. POD not included.
EMUL51-PC/BOX-CS-24	Serial Box with E128-24 Emulator and TR16-24 Trace. POD not included.
EMUL51-PC/BOX-CS-30	Serial Box with E128-30 Emulator and TR16-30 Trace. POD not included.

MISCELLANEOUS OPTIONS

Order Number	Description
EMUL51-PC/PRG	Universal Programmer (EPROM, 8751, 87C51, PAL).
EMUL51-PC/PRG751	Programmer for 87C751, 87C752.
EMUL51-PC/EXT-DIP24	Additional externder cable for 24 pin DIP.
EMUL51-PC/DIP24-ISO	24 pin DIP Isolator.
EMUL51-PC/DIP24-PLCC28	24 pin DIP to 28 pin PLCC.
EMUL51-PC/EXT-DIP24-PLCC28	
	Extender cable, 24 pin DIP to 28 pin PLCC.
EMUL51-PC/EXT-DIP28	Extender cable, 28 pin DIP.
EMUL51-PC/DIP28-PLCC28	28 pin DIP to 28 pin PLCC.
EMUL51-PC/DIP28-ISO	Additional 28 pin DIP Isolator.
EMUL51-PC/DIP28-DIP24-ADAP	28-pin (0.600-In) to 24-pin (0.300-In) adapter to plug POD-C752 into 8XC751 target. The user is
D. C. V. C. D. C. T. C. D. C. V. C. C. C. C. C. C. C. C. C. C. C. C. C.	responsible for port and register compatibility.
EMUL51-PC/EXT-DIP40	Extender cable for 40 pin DIP.
EMUL51-PC/DIP40-ISO	Additional 40 pin DIP Isolator.
EMUL51-PC/DIP40-PLCC44	40 pin DIP to 44 pin PLCC.
EMUL51-PC/DIP40-ONCE-DIP40	Clips over target microcontroller. Disables target micro to allow emulation without removing target
	chip. Works only on chips with on-chip emulation (ONCE) disable feature.
EMUL51-PC/DIP40-ONCE-PLCC44	1 0
	chip. Works only on chips with on-chip emulation (ONCE) disable feature.
EMUL51-PC/PGA44-PLCC44	PGA to PLCC adapter, 44 pin.
EMUL51-PC/PGA44-PLCC44-EL2	PGA to PLCC "elevator" or "tower" rigid 2-inch extender-adapter.
EMUL51-PC/EXT-DIP48	Extender cable for 48 pin DIP.
EMUL51-PC/DIP48-ISO	48 pin DIP Isolator.
EMUL51-PC/PGA68-PLCC68	PGA to PLCC adapter unit, 68 pin.
EMUL51-PC/PGA68-DIP84	PGA to DIP adapter unit for 451 PGA PODs to plug into DIP target.
EMUL51-PC/PGA68-ISO	68 pin PGA Isolator.
QILEXT-1	Extractor tool for PLCC parts.
EMUL51-PC/EZ	E-Z-Hook® wires for trace.
	E-Z-Hook is a registered trademark of Tektest, Inc.
EMUL51-PC/CBL10-S	10 foot substitute for 5 foot POD cable (not for bondout PODs).
EMUL51-PC/CBL10-A	Additional 10 foot POD cable (not for bondout PODs)
EMUL51-PC/CBL5-A	Replacement 5 foot POD cable
·	•

BANKSWITCH EMULATOR BOARDS

User selectable as two banks of 64 kBytes, or as three switchable banks in upper half (8000 – FFFF) with lower half (0000 – 7FFF) not switchable. MOVX read-write data memory is only separate from code if data is mapped to target.

Order Number	Description
EMUL51-PC/E128-BSW	12 MHz Bankswitch Emulator, 128 kB Emulation Memory. Requires Bankswitch POD.
EMUL51-PC/E128-BSW-16	16 MHz Bankswitch Emulator, 128 kB Emulation Memory. Requires Bankswitch POD.
EMUL51-PC/E256-BSW	12 MHz Bankswitch Emulator, 256 kB Emulation Memory. Requires Bankswitch POD.
EMUL51-PC/E256-BSW-16	16 MHz Bankswitch Emulator, 256 kB Emulation Memory. Requires Bankswitch POD.
-BSW option to any POD	
Examples:	
POD-31-BSW	12 MHz 8031 Bankswitch POD.
POD-C31-BSW-1	16 MHz 80C31-1 Bankswitch POD.
POD-31-S-BSW	12 MHz 8031 -S option Bankswitch POD.



SOFTWARE PACKAGES

Order Number Description

NOHAU Corporation

SIMUL51-PC Nohau 8031/8051 Simulator. Same interface as EMUL51-PC. EMUL51-PC/SWSUB EMUL51-PC emulator software update service, one year.

Archimedes Software, Inc.

ARCHM/C-8051PC Archimedes C-8051PC V4 C-Compiler & Assembler.

ARCHM/SIM-8051PC Archimedes 8051 Simulator/Debugger (SimCASE Sim-8051PC) for CC51, PL/M-51 & ASM.

Archimedes is a trademark of Archimedes Software, Inc.

Avocet Systems, Inc.

BSO/Tasking

AVOCET/AVA51 Avocet Systems AvCase51 8051 Assembler

Avocet is a registered trademark of Avocet Systems, Inc.

BSOTSK/C51PKG BSOTSK/PLM51PKG Chip Tools, Inc. BSO/Tasking 8051 Family C-Compiler and Assembler Package. BSO/Tasking 8051 Family PL/M Compiler and Assember Package.

CV51-NOH Chip Tools Chip View-51 High-Level/Low-Level Debugger Emulator interface for EMUL51-PC. CV51-S Chip Tools Chip View-51 High-Speed Simulator.

CV51-SNOH Chip Tools Chip View-51 CV51-NOH + CV51-S Combo package.

Chip Tools and Chip View are trademarks of Chip Tools, Inc.

Franklin Software, Inc.

FRANKLIN/4010 Franklin 8051 Macro Assembler with Linker, Librarian, Object-to-Hex utility.

FRANKLIN/5020 Franklin V3 Very High Performance 8051 Compiler & Assembler.

FRANKLIN/7020 Franklin V5 Simulator/Debugger, Windowed Interface.

FRANKLIN/8220 Franklin Developers Kit with 5020 Compiler, 4010 Assembler and 7020 Simulator/Debugger.

Franklin is a trademark of Franklin Software, Inc.

Intermetrics Microsystems Software, Inc./Whitesmiths, Ltd.

INTERMET/C851HX Intermetrics Whitesmiths C-Compiler and Assembler, Extended.

INTERMET/D851HXNOH Intermetrics Whitesmiths C Source-Level Debugger/Emulator Version (Interface for EMUL51-PC).

INTERMET/D851HXSIM Intermetrics Whitesmiths C Source-Level Debugger/Simulator Version.

Whitesmiths and CXDB are registered trademarks of Intermetrics, Inc.

The EMUL51-PC Emulator, Trace, POD, and Box hardware is sold with a one-year warranty. The EMUL51-PC Emulation software is sold with no warranty, but upgrades will be distributed to all customers up to one year from the date of purchase. Nohau Corporation makes no warranties, express or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. In no event will Nohau Corporation be liable for consequential damages. The SIMUL51-PC Simulator software includes updates for a period of one year. Third-party software and programmers sold by Nohau carry manufacturers' warranties.



CHOOSING PODS for the EMUL51-PC

People sometimes ask: "How do I choose which POD to use for the 8051-family chip I want to emulate?"

Which POD you pick for your application depends on several things. What micro you are using, the frequency, the mode you are using it in, your target configuration, and price all play a part. The EMUL51-PC ORDER INFORMATION can help you choose among the POD types available from Nohau.

Nohau has several categories of PODs: (1) External-mode PODs; (2) Bondout PODs; and (3) "Hooks"-mode PODs.

1. External-Mode PODs

- External or microprocessor-mode PODs have several clear advantages. They are the cheapest type of POD. They have easily-replaceable standard microcontrollers. Your program runs on the real production part, with most of the lines directly connected to your target. You can use them where your microcontroller has external program or external read-write memory. With this type of POD, Port 2 is used only for the upper address bus and not as port input-output (I/O). Port 0 is used as a multiplexed address and data bus. In most of these PODs, P3.6 can only be used as the write line and P3.7 as only the read line. The POD-31 is a typical external POD.
- Your target system shares Port 0 and Port 2 with the emulator. The emulator uses Port 0 to run its monitor code when it is not executing your code in real-time. When you are not running real-time emulation, the POD holds the Program Store ENable line (PSEN/) high so that your external read-only memory (ROM) is not enabled. It also holds the ReaD/ line and WRite/ lines high so that none of your external read-write random access memory (RAM) or I/O is enabled.
- But in the monitor (not emulating) mode, the address lines of both Port 2 and Port 0 are active and can output any address in the 64 kByte address range. It is up to your target system to prevent enabling any device unless the PSEN/ or the RD/ or the WR/ line goes low.
- If you are emulating a ROM-less part, like the 8031, you can use the POD-31 type of POD. You also might use this POD for some internal ROM applications. You could use it for designs that have all of Port 2 and Port 0 used as external buses. This is true even though the program can be executed from on-chip 8051 program memory in your final product. This is a case where your target schematic, rather than the device you are using lets you use this type of POD. So though the part may ultimately be an 8051 or 8751, you can use a POD-31 because you are using the ports as buses.
- If you are emulating the 80C31, 8032, 80C32 or 80C652, you can get external-mode PODs for these microcontrollers. With the POD-31, you can emulate all those parts in external mode at up to 12 MHz. You can get the POD with the correct micro installed, such as a POD-32. Or you can change among the types by changing the microcontroller component in the POD yourself.
- 16 MHz, 20 MHz, 24 MHz, 30 MHz and 33 MHz PODs are available for 40-pin parts. If you use a **POD-C31-1** with a 16 MHz rated emulator, you can support such parts as the 80C31-1, 80C32-1 and 80C652-1. Any higher-frequency POD and emulator set can support all the lower frequencies.
- For emulating the 80C451, 80C552, or 80C562 other external mode PODs are available. PODs for dual inline package (DIP) parts have a DIP plug coming out of the bottom of the POD. PODs for plastic leaded chip carrier (PLCC) parts have a pin-grid array (PGA) plug coming out from the bottom of the POD. To plug a PGA POD into a PLCC socket, you can get an optional adapter. The PGA68-PLCC68 is a typical adapter. If your target board has feed-through holes and you solder a PGA socket into it, you don't need an adapter. If your target board already has a PGA socket, you don't need an adapter.
- POD-31-S: All the above external PODs use P3.6 as WR/ and P3.7 as RD/. But there is a 40-pin external mode POD version that lets you use these two lines as I/O. The basic board is the POD-31-S. This special -S option lets you select whether the two lines are to be WR/ and RD/ or else I/O. They can be unidirectional port lines (input-input, input-output, output-input, or output-output). You also can get this POD in the variations of 16 MHz and 20 MHz and any of the 40-pin part variations listed above.



2. Bondout PODs

Bondout PODs use special microcontrollers that the semiconductor manufacturers designed to perform all the functions of the part. They also have additional lines "bonded out" from the chip that allow control for emulation. PODs with these special chips cost more than PODs with widely available commercial chips, but give you a greater flexibility in how you use the ports. These PODs allow you to use any combination of internal or external mode of the chip, and respond to the state of the External Access (EA/) pin.

Nohau has bondout PODs for many different microcontrollers.

You can emulate the 80/80C51, 87/87C51, 80/80C31, 80C/83C/87C652, 83C/87C654, 80C/83C662 and 80C/83C851 with the POD-C51B. 16 MHz and 24 MHz versions are available.

To emulate the 83C451, 87C451 and 80C451 in the PLCC package, you can use the **POD-C451B-PGA**. See the previous discussion about PGAs.

For emulating the 80C/83C/87C552 and 80C/83C/87C562 you can use the POD-C552B-PGA. It also is available in a 16 MHz and 24MHz versions.

For emulating the 83C751 and 87C751, use the **POD-C751**. It has a 24 pin DIP plug on the bottom of the POD. You also can get an adapter to plug into 28 pin PLCC sockets. A 16 MHz version is available.

For emulating the 8XCL410, 8XCL31, and 8XCL51, use the POD-CL410.

For emulating the 83CL580, use the POD-CL580 and a special adapter.

You should be aware of one small problem that most 8051 bondout parts have with serial communication. Specifically, if your program has written to SBUF, but the TI flag has not been set, and you then break emulation, the TI flag will never be set after you resume emulation.

Bondout PODs give you the best of both worlds. They let you mix how you use the ports. So you can emulate the single-chip mode using the ports as I/O. Or you can emulate external bus mode. Or you can emulate a mix of both modes.

3. "Hooks"-Mode PODs

The newest type of POD Nohau offers uses a different technique for emulating. Certain chips can be put into a proprietary "hooks" mode that multiplexes the port information in and out of the part. The chip can still put out address and data. Most have 16 MHz versions available. This group includes these PODs:

The POD-C752 is for emulating the 83C752 and 87C752. It has a 28 pin DIP plug on the bottom of the POD. You also can get an adapter to plug into 28 pin PLCC sockets.

The POD-C52 can emulate the 80/80C/87/87C51, 80/80C/87/87C52, 80/80C31 and 80/80C32. You can use this POD when you need to emulate the 8052-type parts in single-chip mode when you are using Timer 2.

The POD-C528 can emulate the 80/80C/87/87C528.

The POD-C592-PGA can emulate the 8XC592. See the previous discussion about PGAs.

The POD-C550-PGA can emulate the 80/80C/87/87C550. It has a 44-pin PGA plug. You also can get an adapter to plug into 44-pin PLCC sockets.

The POD-C575 can emulate the 8X575.

The POD-C054 can emulate the 8XC053/054 "MTV" chip.

With the "Hooks"-Mode PODs, you use jumpers to select whether the code is to be fetched from the emulator RAM or from external ROM. You also select whether the read-write memory is in the emulator or on your target board. The ports on these PODs may have slightly different electrical characteristics than the microcontroller. Specifically, some output signals can appear up to three clock cycles later than on the actual part. Also, some ports have greater current sink or sink and source capacity or slightly higher impedance than the actual part. For almost all applications, these differences will have no detrimental effects.




You can use any size EMUL51-PC emulator and optional trace board with any POD you choose in Nohau's EMUL51-PC family. Choose an emulator and trace board with frequencies as fast or faster than the frequency of your fastest POD. If you need more information about which POD would best fit your application, please contact Nohau.

LCP


80C51 Family Programmers

The LCP family of 80C51 programmers supports the entire line of Philips 80C51 microcontroller derivatives. The LCP is a low cost approach to programming microcontrollers. It was designed to be used with a standard PC. The PC provides the "brains" or processing power and buffer memory. The LCP programmers are ideal for development purposes or short production runs. There are two models of the LCP programmer; one for the standard 40-pin DIP and 44-pin LCC devices, and the other for 24- and 28-pin DIP and 68-pin LCC devices.

- Low cost programmers for 80C51 family of microcontrollers
- Serially linked to IBM PC—program time is approximately 3 minutes for 32K bytes
- Programs and verifies code bytes and security bits
- Programs microcontroller from standard hexadecimal files from PC
- Provides one button function key routines for common operations
- Allows programming multiple devices with the same code using a single command to repeat the blank check/program/verify function



P8051LCP40 SD Programs 40-Pin DIP and 44-Pin LCC Devices



P8051LCPX SD Programs 24- and 28-Pin DIP and 68-Pin LCC Devices

Microcontroller Programmers

Description

- Serially linked to IBM compatible host by RS-232 serial link
- · Programs and checks security bits
- · Reads and verifies microcontroller code
- Can be used to program multiple devices with one keystroke per device
- Performs standard programming functions using PC function keys including:
- F1 Check Blank [Verifies all memory locations contain FF]
- F2 Program [Writes code from buffer into part]
- F3 Verify code [Ensures a match between the buffer code and the microcontroller code]

- F4 Verify Security bit [Checks status of security bit]
- F5 Auto Program (for multiple devices) [Allows sequential programming of several microcontrollers]
- F6 Read File (load buffer) [Reads a specified HEX file into the buffer from disk]
- F7 Read ROM (reads microcontroller ROM is not secured)
 [Loads code in microcontroller into PC buffer]
- F8 View buffer [Allows user to view code]
- F9 Setup [Calls the setup menu to select parameters]
- F10 Quit [Returns to programmer main menu or to DOS]

Each Kit Includes:

(both kits contain the necessary hardware and software to program Philips microcontrollers using an IBM compatible PC/XT/AT)

- Programmer Board (165mm x 95mm) with Zero Insertion Force sockets, 9-pin D serial connector, and 9V power connector
- Software provided on 5.25" floppy (360K)
- · User Manual with step-by-step instructions
- RS-232 Serial Cable with 9-pin D connector to attach to a computer serial port
- 9-pin D connector to 25-pin D connector adaptor
- 9V to 110V AC adaptor

Specifications:

- Circuit board—with Zero Insertion Force sockets (Board does not contain program buffer—buffer is kept in PC memory)
 - RS-232 communication port for serial communications with a personal computer [Pin 2 RXD/TXD, Pin 3 TXD/RXD, and Pin 5 is Ground] (Jumper block on board)
- Serial Cable with D connectors (approximately 6 feet long)
- Programming software and manual (Software only runs on an IBM compatible PC/XT/AT under DOS 2.0 or higher)

Ordering Information

P8051LCP40 SD		P8051LCPX SD		
Programs:	87C51 87C550 87C52 87C652 87C654 87C528	Programs:	87C751 (DIP) 87C752 (DIP) 87C451 (PLCC) 87C552 (PLCC)	
Packages:	40-Pin Dual In-Line 44-Pin PLCC	Packages:	24-Pin Dual In-Line 28-Pin Dual In-Line 68-Pin LCC 68-Pin LCC (alternate pinout)	
Available thro	ugh Philips distributors.	Available thro	ough Philips distributors.	
Suggested re	sale price: \$275.	Suggested re	sale price: \$275.	

NOTE: Adaptor sockets are available from third parties for other packages.

For more information, call: (800)447-1500 for the number of your nearest Philips Semiconductors Sales Office.

Development System for 80C51 and Derivatives

PDS51


INTRODUCTION

The PDS51 is a board-level, full featured, In-Circuit Emulator for the Philips 80C51 family of Microcontrollers. It allows the user complete access to the internal registers and full execution control with no chip resources being consumed. As standard, the PDS51 is supplied with sufficient memory to enable emulation of the complete 64K of directly addressable code memory and a 28K line by 32 bit wide. real-time trace buffer.

The PDS51 system consists of two interconnected modules. One board (the motherboard), contains the systems that are common to any derivative emulation such as the control microcontroller, logic. communication interface and power supply. The second board (the daughterboard), contains the bondout microcontroller which determines the target devices able to be emulated. Most daughter boards are able to emulate more than one target, making the range of devices available for emulation broad with minimal expense.

External breakpoints, trace control, emulation running and fetch address controlled output trigger signals are provided for interfacing and synchronising to external equipment.

The PDS51 is controlled via an RS232 serial interface by a PC running terminal emulation or the PDS51-IDE debugger supplied. The Integrated Development Environment is a windowed command and display environment which runs on PC XT, AT, 386, 486 or compatibles.



PDS51 pictured with PDB552

FEATURES

- Supports Philips 80C51 family
- Universal motherboard
- Bondout dependant Daughterboard
- In-Circuit emulation
- No stolen resources
- 64K emulation code space
- Hardware Breakpoints (to 64K) on:
 - Fetch address
 Fetch address and external signal
- Real-time trace (28K steps by 32 bits)
- Traced information Fetch address
 Port pins

- External trace probes
 Control info (inta, c1, movx)
- Conditional trace on: Fetch address External signal
- RS232 interface to PC
- Controlled via Terminal Emulation with SDS command set or Debugger
- Integrated Development Environment:
 - Window interface
 Pull down menus
 Symbolic or Source level
 debug
 Borland style key strokes
 File interface via Hex or
 OMF51
- Low cost


PDS51


The PDS51-IDE INTEGRATED DEVELOPMENT ENVIRONMENT

The PDS51-IDE Integrated Development Environment provides an easy to use windowed environment that consists of five non-overlapping resizable panes that display Code, SFR's, internal data RAM, external data RAM (if enabled) and the stock area.

Borland compatible hot-keys provide fast and familiar access to frequently used functions, while pull down menus lead the new user to the desired operation.

File and DOS operations are integrated into the development environment with hot-key (or menu selected) entry to edit, assemble and load.





The code pane displays disassembled symbolic source or a full source listing and a cursor to direct operations. SFR and memory operands under the cursor are evaluated and displayed at the top of the pane.

Breakpoints, triggers, trace inhibits and external break points may be hot-key set and cleared at the cursor while remaining visible to the user as background shading of the source.


The SFR pane layout, content and display format are user defined and may be edited at any time. Valid display formats include hex, ascii, binary, signed and unsigned decimal.

Development System for 80C51 and Derivatives

PDS51

Data entry to SFR, internal and external memory may be made in hex, ascii, octal, decimal or binary at user discretion, reinforcing the fast and friendly interface concept.

The huge 28K x 32 bit trace buffer is loaded in real time to provide subsequent viewing of past events. Executed code is presented in symbolic format on a cycle by cycle basis along with 13 user selectable sampled inputs. Trace buffer viewing is aided by a cursor which is execution time referenced to the current program counter. Additional windows offer an execution profiler for identifying hot-spots for subsequent code optimization.



TERMINAL	EMULATION COMMAN	ID SET			
Power-Up Co	ommands Back to initialization	UD	specified address) User-defined memory	Memory Set	All registers can be set
Program Exe	cution Commands		address on display		and displayed by
BRÃ	Break on address, addresses or ranges of addresses	Memory Acc DBYTE	eess Commands Displays specified byte from internal data		commands equal to their names (PSW, SCON, P3, TH1, TL1, TL0, etc)
BRn	Break at given address		memory	Serial I/O Int	erace Commands
BRR	(n = 0, 1, 2, 3) Break within given address range	XBYTE	Displays specified byte from external data memory	SAVE	Copies data from PDS51 program memory to host disk file (hex)
BRB	Break at branch instruction	CBYTE	Displays specified byte from code memory	LOAD	Transfers file (hex) from host to PDS51
BRX	Break on address, addresses or ranges of addresses under external	RBYTE	Displays specified byte from on-chip register memory	Trace & Ever TRACE	nt Control Commands Display executed instruction flow as
BV	event control Break on internal RAM value	RBIT	Displays specified bit from on-chip bit- addressable memory	TRIGGER	sampled in real-time Address, addresses or ranges of fetch
GO (FROM, TILL)	Initiates program execution (specified addresses)	ASM	Assemble single instruction mnemonic into program memory	TRACE	addresses which control the external trigger o/p
STEP (FROM) (FROM)	Executes single instruction or instructions (from a	DASM	Disassemble memory values into mnemonics	TRACE INHIBIT	Address, addresses or ranges of fetch addresses which can be excluded from tracing

Development System for 80C51 and Derivatives

PDS51

SPECIFICATIONS

Emulation:

- 64K bytes of code space
- · in-circuit emulation via bondout
- no stolen resources

Trace Memory:

- · Real-time sampling
- 28K bytes deep 32 bits wide
- · 16 bits address
- 13 bits of port lines or user signals via test clips (sampled S5P1)
- 3 bits of control (C1, inta, movx)
- · input filtering on fetch address

Break Points:

- Hardware based
- up to 64K on fetch address
- up to additional 64K on external signal and fetch address

User Interfaces:

- (1) Dumb Terminal Emulation (not supplied)
 - Command Line Instructions
- (2) Windowed full screen debug environment. Requires: PC XT/AT/386/486 or compatible

MSDOS ver 3.10 or later 512K bytes RAM or greater Monochrome/EGAVGA Screen interface

Interface Signals:

(TTL, 47K pullup terminated)

- FT Force Trace I/P overide trace input filter
- BP Breakpoint I/P external event breakpoint

Fetch address sensitive (Sampled S2P1)

EM Emulation O/P

signals Emulation running

ET External Trigger O/P

Fetch address controlled

trigger O/P

64K resolution (updated S2P1)

File Format:

Intel Hex, OMF51

Serial Interface:

- RS232C
- Asynchronous, 8 data, no parity, 1 stop bit
- 9 Pin 'D' connector
- Rxd/Txd pin 2, 3 jumper swapable
- 9.6K/19.2K/38.4K/115.2K Baud jumper selectable
- Xon/Xoff handshaking

Size:

Motherboard and daughterboard 130mm x 110mm x 42mm (L.W.H.)

Speed:

- 3.5 to 12 MHz
- no wait states
- no stolen cycles

Power Supply:

- 9V nom (6.5 to 9.5V)
- 800mA max, 500mA typ (PDS51 + PDB654)
- 3.5mm Phono Plug centre positive connection

ORDER CODES

PDS51 Mother board complete with 64K of Emulation memory. Requires Daughter Board for operation

PDB654 Daughter Board incorporating 654 bondout. With PDS51 emulates 87C654/652/51 Supplied with 40pin DIL footprint

PDB52 Daughter Board incoporating 52 bondout. With PDS51 emulates 87C52/51 Supplied with 40pin DIL footprint

PDB752 Daughter Board incorporating 752 bondout. With PDS51 emulates 87C752/ 751/750 Supplied with 28pin DIL and 24pin DIL footprints

PDB528 Daughter Board incorporating 528 bondout. With PDS51 emulates 87C528/524 Supplied with 40pin DIL footprint

PDB552 Daughter Board incorporating 552 bondout. With PDS51 emulates 87C552 / 562 / 654 / 652 / 51 Supplied with 68pin PLCC footprint and 40pin DIL footprint

PDA44 Footprint adaptor DIL40 to PLCC44


80C51 - I²C Bus Elevation Board

S87C000KSD

The S87C000KSD Evaluation Board is a low cost, stand-alone, board level product, designed for evaluation of the I²C Bus and Philips 80C51 derivative microcontrollers. Its modular board layout and modular software make it useful for fast prototyping and as an educational tool.

This attractive board is supplied with an 87C751 (OTP) microcontroller programmed with the demonstration software. Sockets for the 87C752, 87C654/528 and the 87C552 are included on the board. They are provided to facilitate customer development of software for these microcontrollers.

A comprehensive user manual is supplied which includes circuits, layouts, and demonstration source code listing. The user needs only to provide power from a 9V 200mA plug pack or similar DC power supply. A 3.5mm socket for this is provided on the board.



The S87C000KSD has 16 sections demonstrating and displaying 10 $\rm l^2C$ -bus devices.

SECTION			
	SH		

- Microcontroller
- LCD Display
- LED Display
- 8-bit Parallel I/O
- 8-bit Parallel I/O
- RAM
- EEPROM
- Clock / Calendar
- DTMF Dialler
- A/D and D/A
- Socket for 87C752
- Socket for 87C654 / 528
- Socket for 87C552 with external RAM and latch
- RS232 Interface
- Power Supply
- Prototyping Area

DEVICE

87C751

PCF8577 / LTD226F-12

SAA1064

PCF8574A

PCF8574

PCF8570

PCF8582

PCF8583

PCF3312 / TDA7050T

PCF8591

Symbolic debugging package XRAY51 for the SDS 8051 emulator

OM4129

The XRAYTM51 package enables the software developer to monitor and control the execution of a target program using the same high-level or assembly-level terms, definitions and structures found in the original source program. It employs a window-oriented user interface which segregates the debugging information into meaningful areas. Two versions of XRAY51, each with identical user interface, are available:

- An emulator version* using Philips' SDS 8051 emulation hardware as engine
- A simulator version* using a software engine.

The emulator (debugger) facilitates debugging in real-time on a real target; the simulator supports debugging in an 8051 environment, simulated in software on the host system. Both versions control the execution of the program and allow the user to stop, start, and examine the target software by means of a powerful command language that employs C language expressions.

XRAY51 HIGH-LEVEL DEBUGGER

The XRAY51 debugger helps to locate programming errors in the source code of C, PL/M or assembly language programs for the 8051 family of microcontrollers. The user can isolate these errors by controlling and monitoring program execution. For example, the user can single-step through the program a specified number of microcontroller instructions or high-level language lines.

Variables can be accessed with respect to the source language in which they had been defined (i.e., PL/M or Assembly). Operating XRAY51 in Assembly mode, the user can manipulate the contents of all processor registers. Only those registers that are part of the selected 8051 derivative are allowed to be accessed.

Macros may be defined that can execute complex user command procedures and provide a variety of complex breakpoints.

When debugging with XRAY51, the user can examine the contents and modify the value of any variable, compute the value of C, PL/M source language expressions and assembly level address expressions, and define, remove, or display symbols.

Command files can be used to direct XRAY51 to read or write simulated microprocessor input/output from or to a file, allowing easy implementation of automated test sequences. Command files enable scripts of debugger commands to be processed automatically without the need of user interaction.

XRAY51 also allows a virtually unlimited number of user-defined windows.

FEATURES

The XRAY51 debugger has been designed with the developer of embedded applications in mind. Its principal features are:

 Integrated PL/M-51 source-language and assembly-language debugging; toggle by function key at any time

- Window-oriented display which segregates debugging information into meaningful areas
- Symbolic debugging with C, PL/M-51 variables and C, PL/M-51 statements
- Simple and complex breakpoints
- Single-step execution
- User-definable screens and viewports—ability to write selected information
- Command macros
- Breakpoint macros (limited to the number of breakpoints of the SDS 8051)
- Command breakpoint macros may contain C statements, including: FOR, WHILE, DO, PRINTF, and FPRINTF
- On-line context-sensitive help
- Command files
- Output logging
- Fully supports SDS 8051 with the latest firmware version
- High-level trace
- Transparent ICE mode for direct control of SDS 8051
- Supports most 8051-derived microcontrollers, including the 80C51/31, 87C51,8XC451/528/552/562/592/652/654/ 751/851,8XCL410/710/51 and the 8051/31/52/32.

[™] XRAY is a trademark of Microtec Research Inc., which holds all intellectual property rights for XRAY51.

The SDS 8051 emulator version of XRAY51 is available from Philips Semiconductors (type number OM4129) and is sourced from BSO/Tasking Software B.V., Amersfoort, The Netherlands. The simulator version is available from BSO/Tasking Software B.V.

Symbolic debugging package XRAY51 for the SDS 8051 emulator

OM4129

CO	w	IVI.	ΑI	ИL	3

Note, all commands can be issued in an abbreviated form

Session Control Commands

HOST Enter the host operating system environment LOAD Load an object module for debugging QUIT Terminate a debugging

session

Execution and Breakpoint Commands

BREAKINSTRUCTION

CLEAR

STEPOVER

Set an instruction breakpoint Clear a breakpoint Start or continue program

execution GOSTEP Execute macro after each instruction step

STEP Execute a specified number of instruction lines

Step, but execute through procedures

memory (assembly mode)

Display Commands DISASSEMBLE Display disassembled

DUMP Display memory contents **EXPAND** Display all local variables of a procedure FIND Search for a string **FOPEN** Open a file or device for writing **FPRINTF** Print formatted output to a viewport or file LIST Display source code MONITOR Monitor variables NFXT Find next occurrence of a string

NOMONITOR Discontinue monitoring variables

PRINTE

SEARCH

Print formatted output to

command viewport **PRINTVALUE** Print the value of a

variable

Memory Commands

COMPARE Compare two blocks of memory COPY Copy a memory block

FILL Fill a memory block with values

Search a memory block for

a value

Change the values of SETMEM memory locations SETREG Change the contents of a

register

TEST Examine memory area for

invalid values

Port I/O and Interrupt Commands

DIN Display input port buffer values DOUT Display output port buffer values INPORT Set or alter input port status INTERRUPT Simulate an interrupt NOINTERRUPT Cancel pending interrupts OUTPORT Set or alter output port

RIN Rewind input file associated with input port

ROUT Rewind output file associated with output port

Symbol Commands

AĎD Create a symbol DELETE Delete a symbol from the symbol table PRINTSYMBOLS Display symbol, type, and

address

SCOPE Specify current module and procedure scope

Utility Commands

MODE

RESTART

STARTUP

CEXPRESSION Calculate the value of an expression **ERROR** Set include-file error handling HELP Display On-line help screen INCLUDE Read in and process a command file **JOURNAL** Record a debugger

session in a file LOG Record debugger commands and errors in a

Select debugger mode

(high or assembly) OPTION Set debugger options for this session

PAUSE Pause simulation RESET Simulate microprocessor reset

> Restart program counter to the program starting

address Save the default start-up options

Macro Commands

VMACRO

DEFINE Create a macro SHOW Display the macro source

Viewport Commands

VACTIVE Activate a viewport **VCLEAR** Clear data from a viewport **VCLOSE** Remove a user-defined

> viewport or screen Attach a macro to a

viewport VOPEN Create a screen or viewport or change sizes

VSCREEN Activate a screen VSETC Set the cursor position for a viewport

ZOOM Increase or decrease the size of a viewport

Function Key Commands

VACTIVE-1 Activate the next viewport

(counter clockwise) VACTIVE+1 Activate the next viewport (clockwise)

MODE Change debugging mode (assembly/high)

ZOOM Increase or decrease the size of a viewport

HELP Access on-line help **VSCREEN** Change the active screen BACK UP Back up one command STEP Execute one machine instruction or source line

> Step, but execute through procedures

In-Circuit Emulator Commands

ICE Communicate with in-circuit emulator (ICE) NOICE Return to debugger command mode

RESTRICTIONS

STEP OVER

- Up to 4 instruction breakpoints are allowed simultaneously.
- · When an instruction has a breakpoint set, control is returned to XRAY after this instruction has been executed. However, the information about the break address returned is correct, so user actions (like macros) are executed as expected.
- In the current release, the TRACE capability of the SDS 8051 is supported by means of the ICE/NOICE command. The SDS 8051 TRACE information can be recorded in a journal file, by means of the JOURNAL command. The next release of XRAY51 will support emulator tracing within the debugger.

March 1993 1169

Symbolic debugging package XRAY51 for the SDS 8051 emulator

OM4129

HARDWARE/SOFTWARE REQUIREMENTS

XRAY51 software is supplied on 5¹/₄" diskettes (3¹/₂" diskettes are available on request) together with the documentation: the XRAY51 User's Guide, XRAY51 Installation Guide and the XRAY51 Reference Manual. XRAY51 will run on an MS-DOS computer equipped with a hard disk and at least 512kbyte RAM.

To work with XRAY51, you will also need:

 An ASM51 Intel-compatible relocatable cross-assembler and LINK51 Intel-compatible linking loader (version 1.0 or later).

If you want to use the high-level language capabilities of XRAY51, the following PL/M-51 compiler is required:

 PLMTI51 (version 2.0 or later) with the ASM51 assembler

These products can be ordered from Philips Semiconductors. See Ordering Information. Centact your local Philips representative for specific enquiries. Ask for the following leaflets:

Stand-alone debug station for 80C51/8051-based systems, ordering code 9398 366 00011;

PL/M-51 compiler package for 80C51/8051-based systems, ordering code 9398 366 20011;

Cross-assembler package for 80C51/8051-based systems, ordering code 9393 366 30011.

SOFTWARE MAINTENANCE AND SUPPORT

After a 90-day warranty period, in which all support will be given free of charge, a software update and support agreement can be taken out with Philips for a modest annual fee. Philips realizes your need for fast and comprehensive support, and with a support license, you get direct access to a development team that can solve your problems.

ORDERING INFORMATION

TYPE NUMBER	DESCRIPTION
OM4129	XRAY51 high-level language debugger for the SDS 8051; MS-DOS
Related Products	
OM4142	Cross-assembler package comprising the ASM51 assembler, and the LINK51 linker
OM4144	Compiler package comprising the PLMTI1

Orders can be placed via your local Philips Semiconductors sales representative.

Intel is a trademark of Intel Corporation.
MS-DOS is a trademark of Microsoft Corporation.

OM4136

8051 C cross-compiler

INTRODUCTION

The BSO/Tasking C-51 cross-compiler (OM4136) offers a new approach to high-level language programming for the 8051 family. It is a very powerful combination of our extensive 8051 knowledge and our ANSI compliant C compilers. the result of this combination is a compiler that is fast, efficient and supports all the members of the 8051 family.

FEATURES

- Supports:
 - Full ANSI Standard
 - All members of the 8051 family
 - Reentrant programming
 - Extremely efficient and powerful pointer arithmetic
 - Inline assembly programming
- Inline expansion of predefined functions (_rol, _ror, etc.)
- Full Intel OMF51 and IEEE695 version 4.0 object formats
- Data overlay mechanism
- Full calling interface (with parameter passing) to BSO/Tasking PL/M-51 (OM4144)
- Fast 8-bit char arithmetics
- C-level access to chips' SFRs
- C-level bit-type and interrupt
- Generates Intel-compatible assembly source
- Outputs symbolic information for source level debugging using XRAY51
- Produces very efficient, fast executing and reliable code
- Code is ROMable
- Supports 4 memory models to best meet application requirements
- · Separate compilation of program modules
- Embodies integral standard preprocessor
- Is one-pass, fast and compact (no intermediate code or files)
- 3-layer design simplifies maintenance
- Complete set of UNIX-like compiler options
- Comes with C library and run-time support, including I/O calls (+ printf), memory management, floating point, math and arithmetic functions
- C libraries in source code included for learning and tuning purposes
- The OM4136 product is for IBM PC DOS as host. From BSO/Tasking, the C-compiler

is also available on the hosts: (micro)VAX (VMS or Ultrix), IBM PC (Xenix), IBM PS/2 (OS/2, AIX), IBM RISC System/6000, SUN-3/-4 (SUN-OS), HP9000/300 (HP-UX) and Apollo (UNIX)

- Generates reentrant and relocatable code and relocatable data
- · Same calling sequence on all hosts
- Same source and generated assembly code can be used on all hosts
- Automatic installation and self test
- Benchmarks and application notes are available on request

CLANGUAGE

Although intended as a general purpose high-level programming language, C is perhaps most powerful in the area of real-time system programming for embedded microcontrollers.

ANSI C features economy of expression, is well defined, has an improved type checking, supports structured and modular programming and has a rich set of data- and operator-types that map to virtually every single address space

microcontroller/processor. Since the operators and type definitions generally match well with the instruction sets and word lengths of most microcontrollers, C is very efficient in therms of code size and execution speed.

COMPILER TECHNOLOGY

The 8051 C compiler was built using the latest compiler technology, including optimization and multi-layering. It is essentially a one pass compiler, translating on a function-by-function basis, achieving very fast compilation and a large span for the optimization process. A significant effort was made to obtain a well-defined, layered product.

The top layer basically consists of a lexical and grammar analyzer with co-routine structures to serve both the pre-processing and compilation needs. The grammar and compilation needs and LALR(1) parser generator, eliminating a potential source of error.

A second layer separates the actual code generation layer from the top layer and is merely intended to simplify re-targeting of the compiler to other target processors. It was designed to represent the translated program independent from the language and the target. This is where most of the optimizations are done.

The code-generation layer is driven both by the second layer and by a set of tables and rules reflecting the target assembly language and the behavior of individual instructions.

IMPLEMENTATION DEPENDENT DATA

This section outlines features of the C-51 compiler which, for the most part, are specific to the 8051 family of microcontrollers.

Compiler Options

The following options are supported:

- -a specify function parameter size
- -b specify default register bank number
- -C specify 8051 derivative type
- D define named identifier to the preprocessor
- -E only run the preprocessor
- -f read command line options from file
- -g generate high-level debugging
- information for XRAY51 hll-debugger -I force preprocessor to look for include
- files in the specified directory
 -m specify memory sizes for static
- allocation checking
 -M select memory model
- write output to screen instead of output file
- -o write output to named output file
- Controlled optimization
- r specify ROM size for optimal jump-type generation
- -R control segment assignment
- -s merge C source with generated assembly code
- -S put strings in ROM only
- -t do not produce module summary information
- remove any initial definition of named identifier
- do not generate code for interrupt vectors
 - suppress warning messages

Data Sizes

Туре	Size (in bytes)
bit	1 bit
char	1
short int	2
int	2
long int	4
float, (long) double	4 (IEEE single precision)
pointer type	1 or 2*

*NOTE: Pointers to data, idat and pdat have a size of 1, whereas pointers to rom, xdat and functions have a size of 2.

OM4136

8051 C cross-compiler

Code Optimization

The compiler intermediate layer performs general code-optimization and the code-generator does some final optimizations that are specific to the 8051.

General Optimizations:

- Register allocation
- Branch optimization
- Dead code elimination
- Constant folding
- Arithmetic simplification

Code Generator Optimizations:

- Store-copy optimization
- · Peephole optimization

Adaptation to Target Environment

Cross-compilers are used to develop embedded microcontroller applications, where the hardware environment in which they will run is not fixed in advance. The 8051 compiler allows flexible adaptation to different target environments:

- The compiler supports 4 different memory models. This allows the compiler to generate the best possible code for a particular hardware implementation.
- Interrupt service routines can be written in C or assembly (through special controls)

- · Generated code is ROMable
- 8051 derivative is switch selectable
- · User-controlled mapping of code and data

Pragmas

The #pragma directive is intended to supply target dependant data to the compiler, without violating the C language. In C-51, pragmas are used to merge C lines with generated assembly, to control code generation for interrupt service routines and to support inline assembly programming.

LIMITATIONS

The use of several C constructs is restricted to a maximum number, as proposed by ANSI. Both the preprocessor and compiler meet these 'environmental requirements of a conforming implementation'. As an additional constraint however, the number of statements in a function body is restricted to approximately 1800.

DOCUMENTATION

The compiler is shipped with the 8051 C Compiler User Manual.

Additional information about the C language can be found in "The C Programming Language" (second edition), by B. Kerighan and D Ritchie (1988, Prentice Hall).

RELATED PRODUCTS

The C51 compiler (OM4136) is part of a complete programming and development package for the 8051 family of microcontrollers. This incorporates a HLL debugger, XRAY-51 (OM4129) in combination with Philips' SDS-8051 emulator, PL/M-51 compiler (OM4144), cross-assembler and (optimizing) linker (OM4142), all available from Philips Semiconductors

SOFTWARE MAINTENANCE AND SUPPORT

After a 90 days warranty period, in which all support will be given free of charge, a software support contract is availabe from BSO/Tasking at a modest annual fee. BSO/Tasking realizes the need for fast and thorough support in this complex area where a lot of time may be wasted before a (afterwards simple) problem is isolated and/or tackled. With a support license, you can use BSO/Tasking resources to solve your problem. You will get a direct access to experienced engineers. Furthermore, you receive (free of charge) the periodical BSO/Tasking Newsletter, regarding revisions, hints and documentation corrections.

Memory Models

MODEL	DATA ALLOCATION	APPLICATION
small	static, in on-chip direct addressable RAM (data)	fast programs in small environments
auxpage	static, in first page of external RAM (pdat)	derivatives with 256 bytes on-chip "external" RAM
large	static, in external RAM (xdat)	fast, non reentrant with large external RAM
reentrant	dynamic + static, in external RAM (xdat)	large, reentrant programs in large environments

ORDERING INFORMATION

TYPE NUMBER	DESCRIPTION			
OM4136	8051 C-compiler package			
Related Products				
OM4144	PLM-51 compiler			
OM4142	0M4142 8051 cross-assembler and linker			
OM4129	XRAY51 high-level language debugger for the SDS 8051			

Orders can be placed via your local Philips Semiconductors sales representative.

Sourced from BSO/Tasking Software B.V., Amersfoort, The Netherlands, which holds all intellectual property rights for this software.

Intel is a trademark of Intel Corporation.

MS-DOS and XENIX are trademarks of Microsoft Corporation.

XRAY is a trademark of Microtec Research Inc.

UNIX is a trademark of AT&T Bell Laboratories.

VAX, microVAX, VMS and Ultrix are trademarks of Digital Equipment Corp.

HP9000 and HP-UX are trademarks of Hewlett Packard Co.

SUN-3 and SunOS are trademarks of Sun Microsystems Inc.

IBM PC is a trademark of International Business Machines Corp.

Cross-assembler package for 80C51/8051-based systems

OM4142 (ASM51)

This package comprises the cross-assembler for translating 8051 assembly language programs into relocatable object code:

 The ASM51* macroassembler which accepts Intel-compatible assembler source programs and produces relocatable '--OBJ' object files. An absolute or executable 'A.OUT' load-image is obtained using the LINK51 linker.

The absolute object file can be modified to IEEE format to serve as input to the XRAY51 debugger.

FEATURES

- Produces relocatable object code, listing files and diagnostic messages
- Accepts Intel-compatible source programs (ASM51)
- Supports most 8051-derived microcontrollers including the 80C51/31, 87C51, 8XC451/528/552/562/592/652/ 654/751/851, 8XCL410/710 and the 8051/31/52/32.
- Compatible with PL/M-51 compilers
- Conversion to IEEE object code format
- Compatible with XRAY51
 High-Level/Assembly-Level Debugger
- Includes many utilities such as, Librarian, Cross-reference generator, object code-convertors
- Supports segment overlay at the Assembly
 love!
- C and MPL (Macro Programming Language) compatible macro preprocessors included
- · Separate linking phase.

OPERATION

The input to both assemblers usually comes from a preprocessor which interprets preprocessor directives in the source program to deal with file inclusion, macro definition and replacement, conditional text inclusion, etc. Two preprocessors are available as separate programs, allowing the programmer to use either the C preprocessor directives or Intel's Macro Programming Language, or even a mixture of both.

The output may then be assembled using the ASM51. Depending on the selected member of the 8051 family, the ASM51 assembler enables or disables the names of special function registers that are applicable. For the ASM51, this is easily solved by target-dependent inclusion of a specific equate list in the source file.

The assembler translates a source program into relocatable object code using three different passes. The program syntax, assembler directives and user-defined symbols are checked and processed during the first pass. In the second pass, all generic forward jumps and calls are optimized. In the third pass, relocatable code is generated.

To obtain a single executable load image, all necessary relocatable objects, including library modules, are linked together using the proper linker (i.e., LINK51). This executable load image may then be converted to an ASCII file that may be downloaded into an EPROM programmer or an emulator.

The assembler is capable of generating symbolic debug information to accommodate information for the XRAY debugger.

ASSEMBLER LIMITATIONS

The number of user-defined symbols and macro parameters is limited only by the available heap space. Save/restore nesting is restricted to 16 levels.

DIFFERENCES BETWEEN PHILIPS' ASM51* AND INTEL'S ASM51

Unlike Intel's ASM51, which restricts the use of register equates to the A and R0–R7 registers, Philips' ASM51 puts no constraints on register name assignment. And it can optimize generic JMP and CALL instructions, even when they contain a forward reference. In such cases, Intel's ASM51 will always produce code for a LJMP and LCALL, which takes 50% more code.

Philips' ASM51 supports four new directives that are not available in the Intel ASM51:

\$listall generate a listfile in every pass (not only in the final one). This improves diagnostics.

 \$(no-)optimize enable (default) or disable generic JMP/CALL optimization.

\$debuginfo control symbolic debug information generation.

Since the \$gen, \$genonly, \$nogen, \$include and \$macro directives are already dealt with during the preprocessing stage, these can be ignored by Philips' ASM51.

Similarly, \$(no-)xref and \$(no-)symbols directives are ignored—report utilities are

available to accomplish the same task. And the \$workfiles is no longer useful and is ignored too.

Philips' ASM51 recognizes ?SYMB, ?LINE and ?FILE symbols that are used to pass debug information towards the object module. Philips' ASM51 recognizes the C-like #line directive to adjust the line number and file name. This directive is generated by both preprocessors to synchronize the output line with the original input. This improves the error diagnostics of Philips' ASM51 compared with those of its competitors, since error messages now refer to the proper (include) file and line number.

A powerful addition is the overlay() which gives the programmer full control of the section overlay strategy.

UTILITY PACKAGE

Several utility programs are included for your convenience. Amongst these are a C preprocessor (cpp) and an Intel MPL-compatible preprocessor (mpl) to deal with the various preprocessor directives and macros

In many cases, the format of the object code produced is not suitable for EPROM-programmers, emulators or debuggers. Therefore, several utilities are included to convert the code to Intel HEX (oct_ihex), Motorola S0—S9 (oct_srec) or IEEE-695 (oct_ieee) or vice-versa (ocf_ihex, ocf_srec).

An optional utility package is available separately from Tasking Software B.V. It contains UNIX-like utilities to obtain a (cross-reference) list of all user-defined symbols in a program ('axref' and 'anm'), and the 'asize' utility to get information about the section sizes.

HARDWARE/SOFTWARE REQUIREMENTS AND INSTALLATION

OM4142 software comes to you on 5¹/₄" diskettes (3¹/₂" diskettes are available on request) together with extensive documentation, including two Assembler Reference Guides, Preprocessor Manuals, Utility and Installation Guide. The software requires an MS-DOS computer with a hard disk and at least 512k byte RAM installed. Software installation is simple, well-documented and can be verified afterwards using an automatic verification program.

^{*} Sourced from BSO/Tasking Software B.V., Amersfoort, The Netherlands, which holds all intellectual property rights for this software.

Cross-assembler package for 80C51/8051-based systems

OM4142 (ASM51)

RELATED PRODUCTS

The OM4142 assembler is part of a complete programming and development package for the 8051 family of microcontrollers. For both assemblers, there is an excellent PL/M-51 compiler available from Philips offering the convenience and benefits of high-level language programming, resulting in a dramatic increase of programmer productivity. Testing and debugging can be accelerated using the High-Level/Assembly-Level XRAY51 debugger. Contact your local Philips Semiconductors software sales office for more information. Ask for the following leaflets:

Symbolic debugging package XRAY51 for the SDS 8051 emulator, ordering code 9398 366 10011;

PL/M-51 compiler package for 80C51/8051-based systems, ordering code 9398 366 20011;

Stand-alone debug station for 80C51/8051-based systems, ordering code 9398 366 00011.

SOFTWARE MAINTENANCE AND SUPPORT

After a 90-day warranty period, in which all support will be given free of charge, a software update and support agreement can be taken out with Philips for a modest annual fee. Philips realizes your need for fast and comprehensive support, and with a support license, you get direct access to a development team that can solve your problems.

ORDERING INFORMATION

TYPE NUMBER	DESCRIPTION
OM4142	8051 cross-assembler package comprising the ASM51 assembler, and the LINK51 linker
Related Products	
OM4144	PL/M-51 compiler package comprising the compiler
OM4129	XRAY51 high-level debugger for the SDS 8051

Orders can be placed via your local Philips Semiconductors sales representative.

Intel is a trademark of Intel Corporation. XRAY is a trademark of Microtec Research Inc. MS-DOS is a trademark of Microtecft Corporation. UNIX is a trademark of AT&T Bell Laboratories..

PL/M-51 compiler package for 80C51/8051-based systems

OM4144 (PLMTI51)

This package comprises the cross-compiler (PLMTI51*) which efficiently translates programs written in the PL/M-51 language into 8051 Assembly. The PLMTI51 generates Intel-compatible source, which can be assembled and linked using Philips' ASM51 and LINK51 programs.

This compiler embodies the latest techniques. It is built upon a YACC-based parser. Intermediate code is built using tree structures that are optimized into new trees by the compiler before code-generation starts. An internal peephole optimizer further improves the density of the generated code.

It can be ordered under the Philips' type number OM4144

FEATURES

- State-of-the-art compiler: fast, single-pass, memory-based
- Fully compatible with the Intel PL/M-51 language definition
- Fully compatible with Philips' ASM51/LINK51 cross-assembler and linker
- Produces highly optimized code
- Supports most 8051-derived microcontrollers, including the 80C51/31, 87C51,8XC451/528/552/562/592/652/654/ 751/851,8XCL410/710/51 and the 8051/31/52/32
- Both compilers support the XRAY51 high-level language debugger, available from Philips
- · Supports in-line assembly code
- Optional IEEE single-precision floating point package
- Includes several utility programs: pr, grep, aar, cpp, scf_i51, ocf_o51, oct_ihex, oct_ieee, oct_srec, ocf_ihex, ocf_srec, makelib and pack
- Utility library included in source code
- Combiner performs optimization at load-file level (Philips' ASM51 only)
- Easy tailoring to application and target hardware
- Produces relocatable code and data
- Available for many hosts besides the IBM PC (MS-DOS), for example: (micro-)VAX, (VMS, Ultrix), HP9000/300 (HP-UX), SUN-3 (Sun-OS); available from BSO/Tasking Software B.V.
- Supports optimize(4): intermodule overlay optimization
- Supports 15 interrupts

- Automatic installation with self-test
- · Benchmarks available on request

PL/M-51

PL/M-51 is a structured, high-level programming language derived from the Intel PL/M-80 language and adapted to the specific capabilities of the 8051 family of single-chip microcontrollers. It supports Boolean processing and allows efficient access to all microcontroller hardware functions.

Software development in PL/M-51 combines the ease of programming in a high-level language with access to all of the 8051 I/O and memory—features that are normally only available to assembly language programmers.

The Philips' implementation of PL/M-51 is an extremely fast single-pass optimizing compiler that is fully compatible with the Intel PL/M-51 language definition.

IMPLEMENTATION-DEPENDENT DATA

Data Types

- Data types BIT, BYTE and WORD are allowed for variables, arrays, structures or combinations thereof.
- Memory types MAIN, IDATA, REGISTER, AUXILIARY and CONSTANT are supported.
- Data can be stored at fixed locations using AT, or stored dynamically using BASED pointer variables.

Procedures

- BIT, BYTE or WORD typed procedures, returning a value upon completion
- Untyped procedures, invoked with a CALL statement
- Optional procedure attributes:
 - USING(n), specifies the register bank (n) to be used by the procedure.
 - INTERRUPT(n), defines an interrupt procedure for interrupt (n).

Statements

- Control statements: do while ... end, do ... to ... by ... end
- Conditional statements: if ... then ... else ...
- Miscellaneous statements: do ... end, do case ... end, call, goto, enable/disable

Library Routines

Internal (Built-in) Procedures:

LENGTH **PROPAGATE** WORD ROL **EXPAND** SCR SHR SIZE SCL **BOOLEAN** TIME SHL LAST ROR DOUBLE TESTCLEAR

PLM51.LIB:

Library routines used by the compiler.

UTIL51.LIB or util51.oa, util51:

Assembler utility libraries for both compiler versions, consisting of procedures for string manipulation. It contains the routines MOV, RMV, CMP, FNDB, FNDW, SKPB, SKPW, SETB and SETW for each memory type and for each register bank.

Re-entrancy

The generated code is not re-entrant, because PL/M-51 is not defined as a language with re-entrant procedures. Because of the limited size of internal RAM, the local and formal parameters of procedures are not put on the stack, but on static areas, which can be overlayed by the compiler using \$OPTIMIZE(3).

Compiler Controls

ROM(s), REGISTERBANK(n), OPTIMIZE(n), (NO)INTVECTOR, (END)ASM, INCLUDE, SAVE/RESTORE, (NO)LIST, (NO)SOURCE, (NO)CODE, (NO)DEBUG, (NO)OBJECT, SET/RESET, EJECT and IF/ELSIF/ELSE/ENDIF

Differences Between Philips' and Intel's PL/M-51

- Philips' PL/M-51 allows bit-structures to be ATed at byte-variables in bit-addressable memory
- Philips' PL/M-51 supports floating point
- Invocation and compiler controls are mostly different
- · Object modules are not generated
- Error messages are mostly different
- Different assembly language interfacing (only for Philips' plm51)
- Compiler limits always the same or better than Intel's

^{*} Sourced from BSO/Tasking Software B.V., Amersfoort, The Netherlands, which holds all intellectual property rights for this software.

PL/M-51 compiler package for 80C51/8051-based systems

OM4144 (PLMTI51)

Code Optimization

Five levels of optimization are supported:

- Level 0: performs folding of constant expressions and of address calculations, in case a constant offset exists.
- Level 1: performs all of level 0 plus elimination of unreachable code, strength reduction of expressions and partial condition evaluation at runtime.
- Level 2: performs all of levels 0 and 1 plus machine code (peephole) optimizations and register history.
- Level 3: performs all of levels 0, 1, and 2 plus automatic overlaying of on-chip RAM variables.
- Level 4: performs all of the other levels plus support of intermodule overlay of on-chip data.

General Optimizations

- Store-copy optimization
- · Local constant propagation
- Register allocation
- · Peephole optimization
- Dead code elimination
- Constant folding
- Index simplification

Object-code Optimizations

- Branch optimization (simp, aimp, limp, acall, lcall)
- · Effective address optimization

8051-Specific Optimizations

- Optimal use of the range of address modes of the 8051 family
- Overlay of local data and formal parameters done by \$OPTIMIZE(3)/(4)

Easy Adaptation to Target Environment

Cross-compilers are used to develop embedded microprocessor applications, where the hardware environment in which they will run is not fixed beforehand. Adaptation to the target hardware environment takes place via the files headx. These files are used to define all system-dependent set-ups such as the

power-on-restart vector, the initial stackpointer value, the definitions of segments needed by the PL/M-51 code and the mapping of those segments to the physical addresses. The files can be modified by the user to match his specific needs.

The PL/M-51 cross-compiler can accommodate different target environments, because:

- The location of the stack is held in a special target set-up file (head_xx file) which can be changed to match your requirements
- This target set-up file also allows general housekeeping tasks to be executed before program start-up
- Simple interfacing to target operating systems and low-level I/O and system routines
- Code and data segments can be placed anywhere in the 64kbyte data and address space of the 8051 processor
- Efficient calls to library routines can be in PL/M or assembler (in-line)
- A user-written interrupt handler can be made by specifying \$NOINTVECTOR
- The generated code is ROMable.

Restrictions

The PL/M-51 compiler has a few restrictions listed here for completeness:

- Nesting of all LITERALLY invocations: 8
- Nesting of INCLUDE controls: 8
- Nesting of blocks: 32
- Number of elements in a factored list: no limit
- Number of characters in an input line: 160
- Number of switch names (conditional compilation): 20
- · Length of a string constant: 254
- Number of cases in a DO CASE block: 84
- Number of EXTERNAL items: no limit
- Number of non-EXTERNAL procedures in module: no limit
- Number of names in a module: memory dependent

UTILITY PACKAGE

Several utility programs are included for your convenience. Amongst these are a C preprocessor (cpp), an Intel MPL compatible preprocessor (mpl)—both part of the 8051 Cross-Assembler—to deal with the various preprocessor directives and macros. Pagination and pattern search commands 'pr' and 'grep' come with the PL/M-51 compiler package.

In many cases, the format of the produced object code is not suitable for EPROM-programmers, emulators or debuggers. Therefore, several utilities are included (in the 8051 cross-assembler) to convert the code to Intel HEX (oct_ihex), Motorola SO-S9 (oct_srec) or IEEE-695 (oct_ieee) or vice-versa (ocf_ihex, ocf-srec) or to archive object modules (aar).

OPTIONAL SOFTWARE

An optional utility package is available separately from BSO/Tasking Software B.V. It contains UNIX-like utilities to obtain a (cross-reference) list of all user-defined symbols in a program ('axref' and 'anm'). Part of this package is the 'asize' utility to get information about the section sizes, 'asort' to sort or merge files, 'astrip' to remove symbols and relocation information, 'adump' to display the contents of an object file.

Also available is an IEEE floating-point library for the 8051 family.

HARDWARE/SOFTWARE REQUIREMENTS AND INSTALLATION

OM4144 software comes to you on 5^{1/}₄" diskettes (3^{1/}₂" diskettes are available on request) together with the extensive *PL/M-51 Application Manual.*

The software requires an MS-DOS (Rel. 3.0 or higher) computer with a hard disk and at least 512kbyte RAM installed. Software installation is simple, well-documented and can be verified afterwards using an automatic verification program.

PL/M-51 compiler package for 80C51/8051-based systems

OM4144 (PLMTI51)

RELATED PRODUCTS

The OM4144 compilers are part of a complete programming and development package for the 8051 family of microcontrollers, a package which includes a cross-assembler and (optimizing) linker. Testing and debugging can be accelerated using the high-level/assembly-level XRAY-51 debugger in combination with Philips' SDS 8051 emulator, or the 8051 Simulator (available from Tasking software B.V.). Contact your local Philips Semiconductors sales office for more information.

Ask for the following leaflets:

Symbolic debugging package XRAY51 for the SDS 8051 emulator, ordering code 9398 366 10011;

Cross-assembler package for 80C51/8051-based systems, ordering code 9398 366 30011;

Stand-alone debug station for 80C51/8051-based systems, ordering code 9398 366 00011.

More information about the PL/M-51 Language can be found in the *PL/M-51 User's Guide*, available from Intel (ordering code: 121966-003).

SOFTWARE MAINTENANCE AND SUPPORT

After a 90-day warranty period, in which all support will be given free of charge, a software update and support agreement can be taken out with Philips for a modest annual fee. Philips realizes your need for fast and comprehensive support, and with a support license, you get direct access to a development team that can solve your problems.

ORDERING INFORMATION

TYPE NUMBER	DESCRIPTION
OM4144	PL/M-51 compiler package comprising the PLMTI1 compiler
Related Products	
OM4142	8051 cross-assembler package comprising the ASM51 assembler, and LINK51 linker
OM4129	XRAY51 high-level language debugger for the SDS 8051

Orders can be placed via your local Philips Semiconductors sales representative.

Intel is a trademark of Intel Corporation.
MS-DOS and XENIX are trademarks of Microsoft Corporation.
XRAY is a trademark of Microtec Research Inc.
UNIX is a trademark of AT&T Bell Laboratories.
VAX, microVAX, VMS and Ultrix are trademarks of Digital Equipment Corp.
HP9000 and HP-UX are trademarks of Hewlett Packard Co.
SUN-3 and SunOS are trademarks of Sun Microsystems Inc.
IBM PC is a trademark of International Business Machines Corp.

Stand-alone debug station for 80C51/8051-based systems

SDS 8051

THREE CONFIGURATIONS TO SUIT YOUR 8051 PROJECTS

For efficient, accurate software and hardware development and integration, there is no substitute for fully transparent, real-time emulation. But development must be cost-effective, and the key to that is to have one emulation unit which can fit exactly into all your development projects irrespective of their scope and stage of development.

If you are developing with the 8051 family, such a unit is the SDS 8051.* Three configurations suit all your projects without requiring modifications or extras:

Stand-Alone Operation

A VDU Terminal is all that is needed to integrate and debug with the SDS 8051. And because you can do basic emulation without putting demands on computer resources, the smallest user as well as the big development team can take advantage of the SDS 8051.

Connection to a Host Computer

Most development tasks will, however, need the power of a host computer or Microcomputer Development System, and Philips' SDS (Stand-alone Debugging Station) can work with both. The process of writing the software and designing the hardware can be done on the computer, with an SDS used to debug and integrate the software with the hardware. SDS 8051 supports a wide range of hosts. It has its own in-line assembler in firmware, but you may also use the separate MS-DOS cross-assembler.


Connection to a PC


The SDS 8051 operates with an IBM PC or XT, or compatible, e.g., Philips P3100 series, so you can use it in your usual work environment. The SDS can be operated from a PC using readily available terminal emulation software, or the XRAYTM51 symbolic debugging package, the latter allowing you to use your own source labels on screen in SDS displays and commands, and having a DOS toggle switch.

If you work in a development team, shared access to files and programs is of course essential to maximize productivity. Programs can be downloaded from any host computer to the SDS memory, using a PC or terminal as a workstation to operate the SDS.

FEATURES

- · Real-time, fully transparent emulation
- Works stand-alone from a VDU terminal, PC or other computer
- Full hardware emulation using a dedicated probe—operates according to the exact specifications of the target microcontroller, including maximum speed
- · Interfacing signals to external equipment
- Full assembly-level debugging and HLL debugging
- Single-step and breakpoint facilities
- Large trace memory with hardware qualifiers





^{*}SDS 8051: Generic name for Philips Stand-alone Debugging Station for the 8051 family of microcontrollers; for type numbers, see Ordering Information. The 8051 family includes the 80C51/31, 87C51, 80CL51, 8XC053/054/451/528/550/552/562/592/652/654/751/752/851, the 8XCL410/710 and the 8051/31/52/32. Debugging stations are also available for Philips 8400 microcontroller family and the 5010/5011 digital signal processors.

Stand-alone debug station for 80C51/8051-based systems

SDS 8051

UNEQUALLED EMULATION

SDS 8051 provides complete, high-quality emulation for development with the 8051 family of microcontrollers. Standard features include:

Fully Transparent Real-Time Emulation

You can develop on the SDS 8051 with the chip running in real time—no stretched clock cycles or wait states to disrupt system timing in the prototype. And emulation is fully transparent—since no resources from the 8051 memory, I/O or interrupt space are used for monitoring emulation, all are available to the target and user program.

In-Circuit Emulation or Simulation

The SDS 8051 is versatile—you can tailor operation to suit the state of the prototype. If no prototype hardware is available, the SDS may be used for simulation, so the software can still be tested. The emulation mode runs the program in the prototype so far as it has been developed, with resources transferred in stages to the prototype. Hardware, software and their integration are fully tested.

Full Real-Time Hardware Emulation and Breakpoint Setting

The SDS 8051 has an 80C51 (or derivative) bond-out chip in the emulation probe. This, and only this, can ensure that hardware emulation is truly real-time, and it also allows you to set hardware breakpoints. These can be set on any combination of addresses, register values or branch instructions,

allowing you to investigate program flow in detail and to debug very quickly. When a breakpoint condition is met, the entire CPU is frozen and, besides the full interrupt status, the status of all timers (frozen by a special bond-out chip feature) is displayed.

Alterable Memory and Processor Registers

For really quick fault-finding, the SDS allows you to alter, and to display, memory and CPU register values as required, allowing parts of the program to be repeatedly tested using convenient values.

In addition, the SDS has an emulator-resident in-line assembler which is particularly useful when changing your program—there being no need for repeated up-loading and down-loading.

Disassembly

Of course, there is no need to remember binary code references when developing software with the SDS 8051—instructions are entered in assembly language. In addition, on-board memory can be disassembled into the originally programmed instruction mnemonics.

Trace Memory

SDS 8051 has a 2048-line trace memory for quick checking of the program flow. The display shows the address, opcode/operand, disassembly, instruction status (such as RD OPC, WR) and the contents of microcontroller ports and/or eight user test clips.

Hardware Qualifier Bits

The trace memory has qualifier bits for selecting the information to be captured in the trace memory. These bits enable cycles to be selected, for example, capture only on fetches from emulation memory, or on interrupt acknowledge cycles. Selecting the information before capture overcomes the drawback of software qualifiers which select the information afterwards, relying on luck for it to be in the trace memory!

Debugger Commands


The microprocessor development command language employed by the SDS 8051 has been designed for ease of use. Commands form a subset of, and are similar to, the widely used ICE™ language.

When the XRAY51 symbolic debugging package is used, the commands are the XRAY commands. These and the SDS commands are listed below (at the end of this description).

Software Packages

The XRAY51 high-level debugger, and cross-assemblers and cross-compilers for the SDS 8051 are described on the next page. Each package supports most 8051-derived microcontrollers including the 80C51, 83C053, 83C054, 80C451, 80C528, 80C552, 80C552, 80C552, 80C552, 80C552, 80C552, 80C552, 80C552, 80C552, 80C552, 80C554, 83C751, 83C752, 80C851, 80C852, and 8XCL410/710.

TYPICAL EMULATION PROBE



SYMBOLIC DEBUGGING PACKAGE (XRAY51)

The XRAY51 debugger helps to locate programming errors in the source code of C,PL/M or assembly language programs for the 8051 family. With XRAY51, the user can isolate these errors by controlling and monitoring program execution using the same high-level or assembly level terms, definitions and structures found in the original source program. For example, the user can single-step through the program a specified number of microcontroller instructions or high-level language lines. Variables can be accessed with respect to the source language in which they had been defined. Operating XRAY51 in Assembly mode, the user can manipulate the contents of all processor registers. Only those registers that are part of the selected 8051 derivative are allowed to be accessed.

Macros may be defined that can execute complex user command procedures and provide a variety of complex breakpoints.

When debugging with XRAY51, the user can examine the contents and modify the value of

any variable, compute the value of C,PL/M source language expressions and assembly level address expressions, and define, remove, or display symbols.

Command files can be used to direct XRAY51 to read or write simulated microprocessor input/output from or to a file, allowing easy implementation of automated test sequences. Command files enable scripts of debugger commands to be processed automatically without the need of user interaction.

XRAY51 also allows a virtually unlimited number of user-defined windows.


A simulator version of XRAY51 having the same features as the emulator is available.

Features

- Integrated C,PL/M-51 source-language and assembly-language debugging; toggle by function key at any time
- Window-oriented display with wellorganized segregation of debugging information

- Symbolic debugging with C,PL/M-51 variables and C,PLM-51 statements
- · Simple and complex breakpoints
- Single-step execution
- User-definable screens and viewports—ability to write selected information
- Command macros
- Breakpoint macros (limited to the number of breakpoints of the SDS 8051)
- Command and breakpoint macros may contain C statements, including: FOR, WHILE DO, PRINTF, and FPRINTF
- On-line context-sensitive help
- Command files
- Output logging
- Fully supports SDS 8051 with the latest firmware version
- High-level trace
- Transparent ICE mode for direct control of SDS 8051

HIGH-LEVEL XRAY51 SCREEN



Stand-alone debug station for 80C51/8051-based systems

SDS 8051

CROSS-ASSEMBLER

The ASM51 cross-assembler* is available for translating 8051 assembly language programs into relocatable object code:

It accepts Intel-compatible assembler source programs and produces relocatable

'-.OBJ' object files. An absolute or executable 'A.OUT' load-image is obtained using the LINK51 linker.

The assembler is a powerful development tool with many directives, so a source file is easily composed, and translation to code is fast

The assembler directives support features such as the inclusion of ASCII strings, checking module length, forcing a start address, allocating bytes to labels used in current or other modules and module definition.

A very powerful feature is the macroprocessor which includes tools such as macro-substitution, file inclusion and conditional assembly.

ASM51 Features

- Produce relocatable object code, listing files and diagnostic messages
- Accept Intel-compatible source programs
- Compatible with Tasking's PL/M-51 compilers
- · Conversion to IEEE object code format
- Compatible with XRAY51
 High-Level/Assembly-Level Debugger
- Include many utilities such as, Librarian, Cross-reference generator, object code-convertors
- Support segment overlay at the Assembly level
- C and MPL (Macro Programming Language) compatible macro preprocessors included
- · Separate linking phase

CROSS-COMPILERS

Two cross-compilers* are available for efficiently translating programs written in the PL/M-51 language into 8051 Assembly:

- PLM51: generates Intel-compatible source, which can be assembled and linked using the ASM51 and LINK51 programs.
- C-51: generates Intel-compatible assembly source, which can be assembled and linked using ASM51 and LINK51.

Both compilers are always supplied together, allowing you to choose the one that suits your requirements best.

PLM51 Features

- Fast, single-pass, memory-based compilers that are fully compatible with the Intel PL/M-51 language definition
- Fully compatible with ASM51/LINK51
- Produce highly optimized code
- Support the XRAY51 high-level debugger
- · Support in-line assembly code
- Optional IEEE single-precision floating point package
- Include several utility programs: pr, grep, aar, cpp, scf_i51, ocf_o51, oct_ihex, oct_ieee, oct_srec, ocf_ihex, ocf_srec, makelib and pack
- · Utility library included in source code
- Combiner performs optimization at load-file
 level
- Easy tailoring to application and target hardware
- Produce relocatable code and data
- Support optimize(4): intermodule overlay optimization
- Support 15 interrupts
- Automatic installation with self-test
- Available for many hosts besides the IBM PC (MS-DOS), for example: (micro-)VAX, (VMS, Ultrix), HP9000/300 (HP-UX), SUN-3 (Sun-OS); available from BSO/Tasking Software B.V.

C-51 Features

- Supports ANSI C with powerful 8051 extensions:
 - bit-type to use the on-chip bit addressable area
 - interrupt <number> and using <registerbank> for interrupt servicing at C-level
- Generates Intel-compatible Assembly source
- Supports HLL-debugger XRAY51 (in combination with ASM51)
- Supports all members of the 8051 family
- Produces very efficient and reliable code
- Code is ROMable
- Easy migration from BSO/Tasking PL/M-51 to BSO/Tasking C-51 through mixed language programming
- Supports 4 memory models to best meet application requirements
- · Separate compilation of program modules
- Embodies integral standard preprocessor
- Is one-pass, fast and compact (no intermediate code or files)
- 3-layer design simplifies maintenance
- Complete set of UNIX-like compiler options
- Comes with C library and run-time support, including I/O calls (+ printt), memory management, floating point math, and arithmetic functions
- Available on many hosts: (micro)VAX (VMS or Ultrix), IBM PC (DOS, Xenix), IBM 6150, SUN-3/-4/-386i (SUN-OS), HP9000-300 (HP-UX), Apollo (UNIX)
- Generates re-entrant + relocatable code and relocatable data
- Same calling sequence on all hosts
- Same source and generated assembly code can be used on all hosts
- Automatic installation and self test
- Benchmarks and application notes are available on request.

^{*} Sourced from BSO/Tasking Software B.V. Amersfoort, The Netherlands

Stand-alone debug station for 80C51/8051-based systems

SDS 8051

XRAY51	AND	SDS	COMM	ANDS
--------	-----	-----	------	------

XRAY51 Commands

XRAY51 uses a powerful command language that employs C language expressions. Note, all commands can be issued in an abbreviated form

Session Control Commands

HOST Enter the host operating system environment LOAD Load an object module for debugging QUIT Terminate a debugging

session

Execution and Breakpoint Commands

BREAK

INSTRUCTION Set an instruction breakpoint **CLEAR** Clear a breakpoint GO Start or continue program execution GOSTEP Execute macro after each

instruction step STEP Execute a specified number of instruction lines

STEPOVER Step, but execute through procedures

Display Commands

DISASSEMBLE Display disassembled memory (assembly mode) DUMP Display memory contents **EXPAND** Display all local variables of a procedure FIND Search for a string

FOPEN Open a file or device for writing **FPRINTE** Print formatted output to a viewport or file

Display source code MONITOR Monitor variables NEXT Find next occurrence of a string

NOMONITOR Discontinue monitoring variables

PRINTE Print formatted output to a command viewport PRINTVALUE Print the value of a variable

Memory Commands

COMPARE Compare two blocks of memory COPY Copy a memory block FILL Fill a memory block with values SEARCH Search a memory block for a value Change the values of SETMEM memory locations SETREG Change the contents of a register Examine memory area for TEST

invalid values

Port I/O and Interrupt Commands

DIN Display input port buffer values DOLLT Display output port buffer

INPORT Set or alter input port status INTERRUPT Simulate an interrupt NOINTERRUPT Cancel pending interrupts OUTPORT Set or alter output port status RIN Rewind input file associated with input port ROUT Rewind output file associated with output port

Symbol Commands

ADD Create a symbol DELETE Delete a symbol from the symbol table PRINTSYMBOLS Display symbol, type, and address

Specify current module and SCOPE procedure scope

Utility Commands

CEXPRESSION Calculate the value of an expression ERROR Set include-file error handling HELP Display on-line help screen INCLUDE Read in and process a command file JOURNAL Record a debugger session in a file LOG Record debugger

commands and errors in a file MODE Select debugger mode (high or assembly) OPTION Set debugger options for this session

PAUSE Pause simulation Simulate microprocessor RESET reset RESTART Restart program counter to

the program starting address Save the default startup

ontions

Macro Commands

STARTUP

DEFINE Create a macro SHOW Display the macro source

Viewport Commands

VACTIVE Activate a viewport **VCLEAR** Clear data from a viewport VCLOSE Remove a user-defined viewport or screen **VMACRO** Attach a macro to a viewport VOPEN Create a screen or viewport or change sizes VSCREEN Activate a screen VSETC Set the cursor position for a ZOOM Increase or decrease the size of a viewport

Function Key Commands

VACTIVE-1 Activate the next viewport (counter clockwise) VACTIVE+1 Activate the next viewport (clockwise) MODE Change debugging mode (assembly/high)

ZOOM Increase or decrease the size of a viewport HELP Access on-line help VSCREEN Change the active screen BACK UP Back up one command **STEP** Execute one machine instruction or source line STEP OVER Step, but execute through

procedures

command mode

In-Circuit Emulator Commands Communicate with in-circuit

emulator (ICE) NOICE Return to debugger

SDS Commands

Power-Up Commands

RESET Back to initialization

Program Execution Commands

BRn Break at given address (n = 0, 1, 2, 3)

BRR Break within given address range BRB

Break at branch instruction RV/ Break on internal RAM

value

Initiates program execution (FROM, TILL) (specified addresses) Executes single instruction STEP (FROM)

or instructions (from a specified address) UD User-defined memory address on display TRACE Display executed instruction flow (real time)

INT Display interrupt enable, priority and status of all

interrupt sources

Memory Access Commands

DBYTE Displays specified byte from internal data memory XBYTE Displays specified byte from external data memory **CBYTE** Displays specified byte from code memory RBYTE Displays specified byte from on-chip register

memory

RRIT Displays specified bit from on-chip bit-addressable

memory

Assemble single instruction ASM mnemonic into program

memory

DASM Disassemble memory

values into mnemonics

Memory Set Commands

All registers can be set and displayed by commands equal to their names (PSW, SCON, P3, TH1, TL1, TL0, etc.)

Serial I/O Interface Commands

SAVE Copies data from SDS 8051 program memory to host disk file

LOAD Transfers file from host to

SDS 8051

March 1993 1182

Stand-alone debug station for 80C51/8051-based systems

SDS 8051

SDS 8051 SPE RS232C	ECIFICATION – Two ports	ORDERING INFORMATION All of the 8051 development tools	-	for 8XC552/562: (PLCC interface)	OM1092+ OM1095
	Baud rate selectable from 300 to 19200 baud Download file format:	below are available from your loca Semiconductors sales office. The debugging package, cross-assemi	symbolic	for 8XCE558 (No QFP-80 adapter)	OM4271+ OM4110
	Intel HEX - Recognize Xon/Xoff	compiler are sourced from Tasking B.V., Amersfoort, The Netherlands	Software	for 8XC592: (PLCC interface)	OM4112+ OM4110
Trace memory	- 2048 lines deep, 64 bits wide	holds all intellectual property rights products.	s for these	for 8XCE598 (No QFP-80 adapter)	OM4114+ OM4110
	 Internal/external code memory fetches; data from all ports, lables, 	Stand-alone debug station (excluding probe) for the 8051 fam	OM4120S nily	for 8XC652/654: (DIL/PLCC interface)	OM1092+ OM1096
	user test clips - Selective tracing on cycle type	Symbolic debugging package XRAY51 SDS-Window debugger	OM4129 OM1089	for 8XC751: (DIL/PLCC interface) for 8XC752:	OM1094
Emulation memory	v – 64 kbytes – No wait states	Cross-assembler for MS-DOS (Tasking)	OM4142	(DIL interface)	OM5072
Clock speed Power down	Up to 20MHz, real timeSupports power-down	Cross-assembler for MS-DOS (2500)	OM1024	for 8XC851: (DIL/PLCC interface)	OM1092
Signals to	and idle mode - Output from SDS:	PL/M-51 compiler for MS-DOS	OM4144	for 83C852:	OM4119
	t ALE: indicates valid address	C-51 compiler	OM4136	Adapters: ² for 8XC451:	
	CLK: indicates opcode read PSENE: indicates byte	Emulation probes ⁴ : for 8032/8052/80C32/80C52 ³ : (DIL/PLCC interface)	OM4111+ OM4110	68-pin PLCC probe to 64-pin DIL socket for 80C51:	OM4124
	read EMUL: indicates run-	for 80C51/80C31/8051/8031: (DIL/PLCC interface)	OM1092+ OM1097	40-pin DIL probe to 44-pin PLCC socket	OM4125
	ning user program – Input to SDS:	for 80CL51: (DIL interface)	OM1079	for 80C51 DIL 40 types: DIL-40 socket to QFP-44 footprint:	OM4117
	EXTBRK: stop emulation by external pulse	for 8XC053/054: (SDIP interface)	OM5054	for 8XC552/562 PLCC-64 socket to	OMMAN
Size	- 300 × 66 × 235 mm (W × H × D)	for 8XCL410/411; (DIL interface)	OM1079	QFP-80 footprint:	OM4116
Weight Power supply	- 5 kg (approx.) - 110/220V AC, 50/60 Hz	for 8XCL781/782/52:	OM5012+ OM1079	for 8XCE598/558 QFP-80 footprint:	OM4115
Cables	 Mains cable; RS232/V24 cable for connection to an IBM PC/XT 	(DIL interface) for 8XCL580:	OM5004+ OM1079	for 83C852: contactless card reader adapter	OM4118/1
		for 83CL168/167/268/267: (SDK 64 interface)	OM4840+ OM1079	ISO contact card reader adapter AFNOR contact and reader	OM4118/2
		for 8XC451: (PLCC interface)	OM4123	adapter Conversion kits:	OM4118/3
		for 8XC528/524: (DIL/PLCC interface)	OM4111+ OM4110	for converting the OM1092 to an: 8XC552/562 probe	OM1095
		for 8XC550: (DIL/PLCC interface)	OM5055+ OM4110	8XC652/654 probe 80C31/80C51 probe	OM1096 OM1097

Stand-alone debug station for 80C51/8051-based systems

SDS 8051

NOTES:

- 1. A minimum SDS configuration must include an OM4120S and an emulation probe. A minimum PC configuration must include 256 kbytes system memory running MS-DOS 3.0 (or later releases), one floppy disk drive and a monochrome monitor. However, we recommend using an IBM PC/XT (or compatible) with 640 kbytes RAM, hard disk drive, floppy disk drive and a color monitor. The SDS software can be supplied on 3¹/₂" or 5¹/₄" diskettes. Conversion kits require the OM1092.

 2. Support for QFPs will be available in the near future.
- 3. Minor restrictions.
- 4. All probes 16MHz, except OM4123 (12MHz) and OM4119 (6MHz)
- ICE is a trademark of Intel Corporation. XRAY is a trademark of Microtec Research Inc. MS-DOS is a trademark of Microsoft Corporation. VAX is a trademark of Digital Equipment Corporation.

March 1993 1184

Philips Semiconductors

Section 8 Package Outlines

80C51-Based 8-Bit Microcontrollers

CONTENTS

0586B	24-Pin (300 mils wide) Ceramic Dual In-Line
	with Quartz Window (F) Package
0410D	24-Pin (300 mils wide) Plastic Dual In-Line (N) Package
0589B	28-Pin (600 mils wide) Ceramic Dual In-Line with Quartz Window (F) Package
0413B	28-pin (600 mils wide) Plastic Dual In-line (N) Package
SOT117	28-Pin Plastic Dual In-Line (N/P) Package
0401F	28-Pin Plastic Leaded Chip Carrier (A) Package
SOT136A	28-Pin Plastic SO (Small Outline) Dual In-Line (D/T) Package
0590B	40-Pin (600 mils wide) Ceramic Dual In-line (F) Package, with Window (FA) Package
0415C	40-Pin (600 mils wide) Plastic Dual In-Line (N) Package
SOT129	40-Pin Plastic Dual In-Line (P/N) Package
SOT158A	40-Pin Plastic VSO (Very Small Outline) Dual In-Line (D/T) Package 1197
1680	42-Pin Shrink Dip (NB) Package
0403G	44-Pin Plastic Leaded Chip Carrier (A) Package
SOT187	44-Pin Plastic Leaded Chip Carrier; Pocket Version Package
1268C	44-pin Square Ceramic Leaded Chip Carrier, J-Bend, with Quartz Window (L/LA) Package
1472A	44-Lead CerQuad J-Bend (K) Package
1118D	44-Pin Plastic Quad Flat Pack (B) (MEC) Package
SOT205	44-Pin Plastic Quad Flat Pack Package
SOT311	44-Pin Square Plastic Quad Flat Pack (B) Package
SOT190	56-Pin Plastic VOS (Very Small Outline) Dual In-line (D/T) Package 1206
0414B	64-Pin (900 mils wide) Plastic Dual In-Line (N) Package
SOT319	64-Pin Plastic Quad Flat Pack Package
NO330	68-Pin Ceramic Leaded Chip Carrier, with Window Package
0398E	68-Pin Plastic Leaded Chip Carrier (A) Package
SOT188	68-Pin Plastic Leaded Chip Carrier (PLCC), Pocket Version Package $\ \dots \ 1211$
1240C	68-Pin Lead Chip Carrier, J-Bend Package
1473A	68-Lead CerQuad J-Bend (K) Package
SOT219	80-Pin Plastic Quad Flat Pack (B) Package
SOT318	80-Pin Plastic Quad Flat Pack (B) Package

0586B

24-PIN (300 mils wide) CERAMIC DUAL IN-LINE WITH QUARTZ WINDOW (F) PACKAGE

NOTES:

- Controlling dimension: Inches. Millimeters are shown in parentheses.
- 2. Dimension and tolerancing per ANSI Y14. 5M-1982.
- "T", "D", and "E" are reference datums on the body and include allowance for glass overrun and meniscus on the seal line, and lid to base mismatch.

0.320 (8.13)

0.290 (7.37)


(NOTE 4)


BSC 0.300 (7.62)


(NOTE 4) 0.395 (10.03)

0.300 (7.62)

- 4. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 5. Pin numbers start with Pin #1 and continue counterclockwise to Pin #24 when viewed from the top.







853-0586B 06688

0410D


24-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE

NOTES:

0.265 (6.73)

0.255 (6.48)

- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-001-AF for standard Dual In-Line (DIP) package 0.300 inch row spacing (plastic) 24 leads (Issue B, 7/85).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- 4. "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #24 when viewed from the top.




1.256 (31.90)

1.240 (31.50)

- D S 0.004 (0.10)

0.100 (2.54) BSC



-E-

PIN # 1


-D-


0589B


28-PIN (600 mils wide) CERAMIC DUAL IN-LINE WITH QUARTZ WINDOW (F) PACKAGE

NOTES:

- Controlling dimension: Inches, Millimeters are shown in parentheses.
- 2. Dimension and tolerancing per ANSI Y14, 5M-1982.
- "T", "D", and "E" are reference datums on the body and include allowance for glass overrun and meniscus on the seal line, and lid to base mismatch.
- 4. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 5. Pin numbers start with Pin #1 and continue counterclockwise to Pin #28 when viewed from the top.
- 6. Denotes window location for EPROM products.








853-0589B 06688


0413B

28-PIN (600 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE




NOTES:

- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-011-AB for standard Dual In-Line (DIP) package 0.600 inch row spacing (plastic) 28 leads (Issue B, 7/84).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- 4. "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #28 when viewed from the top.



SOT117 28-PIN PLASTIC DUAL IN-LINE (N/P) PACKAGE



0401F

28-PIN PLASTIC


LEADED

암

CARRIER


(A) PACKAGE





NOTES


- Package dimensions conform to JEDEC Specification MO-047-AB for Plastic Leaded Chip Carrier 28 leads, 0.050 inch (1.27mm) lead spacing, square, (Issue A, 10/31/84.)
- 2. Controlling dimensions: inches. Metric dimensions in mm are shown in parentheses.
- 3. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- A Datum plane "-H-" located at the top of mold parting line and coincident with top of lead, where lead exits plastic body.
- Location to datum "-A-" and "-B-" to be determined at plane "-H-". These datums do not include mold flash. Mold flash protrusion shall not exceed 0.010" (0.25mm) on any side.
- Datum "D-E" and "F-G" are determined where these center leads exit from the body at plane "-H-".
- 7. Pin numbers continue counterclockwise to Pin 28 (top view).
- 8. Signetics order code for product packaged in a PLCC is the suffix "A" after the product number.
 - Applicable to packages with pedestal only.
 - Location of Pin #1 mark is optional. Mark on chamfered side is preferred.



1192


853-0401F 04143

SOT136A 28-PIN PLASTIC SO (SMALL OUTLINE) DUAL IN-LINE (D/T) PACKAGE



Package

outlines



0415C


40-PIN (600 mils wide) PLASTIC

DUAL


IN-LINE (N) PACKAGE

853-0415C 05360 + D S 0.004 (0.10) NOTES: Controlling dimension: Inches. Metric are shown in parentheses. <u>ላ ለ ለ ለ ለ ለ ለ ለ ለ ለ ለ ለ ለ ለ ለ ለ ለ</u> Package dimensions conform to JEDEC Specification MS-011-AC for standard Dual In-Line package 0.600 inch row spacing (plastic) 40 leads (Issue B, 7/85). 0.555 (14.10) Dimension and tolerancing per ANSI Y14, 5M - 1982. - E -0.545 (13.84) "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side. 5. These dimensions measured with the leads constrained to be perpendicular to plane T. 6. Pin numbers start with Pin #1 and continue counterclockwise to 0.100 (2.54) BSC Pin #40 when viewed from the top. 2.065 (52.45) -D-2.045 (51.94) 0.620 (15.75) 0.064 (1.63) 0.600 (15.24) 0.045 (1.14) (NOTE 5) 0.200 (5.08) ® . . 0.155 (3.94) -T-0.145 (3.68) 0.165 (4.19) SEATING PLANE 0.045 (1.14) 0.020 (0.51) Œ 0.600 (15.24) BSC 0.138 (3.51) (NOTE 5) 0.120 (3.05) 0.695 (17.65) 0.015 (0.38) T E D S 0.010 (0.25) M 0.600 (15.24) 0.010 (0.25)






SOT158A 40-PIN PLASTIC VSO (VERY SMALL OUTLINE) DUAL IN-LINE (D/T) PACKAGE




1680


42-PIN SHRINK DIP (NB) PACKAGE



NOTES


- Controlling dimension: inches, Metric dimensions are shown in parentheses.
- 2. Package dimensions conform to Philips envelope SOT-270.
- Molded body length and width do not include mold flash or protrusions, Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) per side.
- These dimensions measured with the leads constrained to be perpendicular to seating plane.
- 5. Pin numbers start with Pin #1 and continues counterclockwise to Pin #42 when viewed from the top.






0403G

44-PIN PLASTIC LEADED CHIP CARRIER (A) PACKAGE



NOTES

- Package dimensions conform to JEDEC Specification MO-047-AC for Plastic Leaded Chip Carrier 44 leads, 0.050 inch (1.27mm) lead spacing, square. (Issue A, 10/31/84).
- Controlling dimensions: inches. Metric dimensions in mm are shown in parentheses.
- 3. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- △ Datum plane "-H-" located at the top of mold parting line and coincident with top of lead, where lead exits plastic body.
- ⚠ Location to datum "-A-" and "-B-" to be determined at plane "-H-". These datums do not include mold flash. Mold flash protrusion shall not exceed 0.010" (0.25mm) on any side.
- Datum "D−E" and "F−G" are determined where these center leads exit from the body at plane "-H-".
- 7. Pin numbers continue counterclockwise to Pin 44 (top view).
- Signetics order code for product packaged in a PLCC is the suffix "A" after the product number.
- Applicable to packages with pedestal only.



Dimensions in mm


Package outlines

21,6 max 21,6 max 33,0 to 7° max 33,0 to 7° max 33,0 to 7° max 33,0 to 7° max 33,0 to 7° max 35,

Positional accuracy.

Maximum Material Condition.

44-PIN SQUARE CERAMIC LEADED CHIP CARRIER, J-BEND, WITH QUARTZ WINDOW (L/LA) PACKAGE




1472A


44-LEAD CERQUAD J-BEND (K) PACKAGE

16.89 (0.665) 3.05 (0.120) 16.00 (0.630) 2.29 (0.090) 0.38 (0.015) ◬ 0.51 (0.02) X 45° *∕*6\ 17.65 (0.695) 17.40 (0.685) 16.89 (0.665) 16.00 (0.630) 3 SEATING PLANE 4.83 (0.190) 3 X 0.63 (0.025) R MIN. 3.94 (0.155)


NOTES:

- 1. All dimensions and tolerances to conform to ANSI Y14.5–1982.
- UV window is optional.
- Dimensions do not include glass protrusion. Glass protrusion to be 0.005 inches maximum on each side.
- 4. Controlling dimension millimeters.
- 5. All dimensions and tolerances include lead trim offset and lead plating finish.
- Backside solder relief is optional and dimensions are for reference only.





17.65 (0.695) 17.40 (0.685)



853-1472A 05854

1.02 (0.040) X 45°

CHAMFER-

2.00 ± 0.20 (0.079 ±0.008) 0.10 ± 0.10 (0.004 ±0.004)

853-1118C 05362

Package outlines

1118D

44-PIN PLASTIC QUAD FLAT PACK (B) (MEC) PACKAGE

➂ 0.80 X 10 = 8.00 ± 0.05 (0.0315 X 10 = 0.315 ± 0.002) PIN 1 MARK (NOTE 3) · NOTE▲ ® 0.3 (0.012) X 45° 0.80 ± 0.10 (0.031 ±0.004) (40X) \Box 0.35 ± 0.10 (44X) \Box (0.014 ±0.004) $\frac{10.00 \pm 0.20}{(0.394 \pm 0.008)}$ SQ. ш 0.20 (0.008) ₿ - 0.6 (0.024) X45 ° (3X) 12.30 ±0.40 (0.484 ±0.016) 1.05 ±0.20 0.15 +0.1 (0.041 ±0.008) ₿ 0.006 +0.004

SEE DETAIL "A"


₿

00~70


NOTES:

- 1. Package dimensions conform to MEC specification.
- 2. Controlling dimensions are in mm. Dimensions in parentheses are in inches.
- 3. Pin numbers start with Pin #1 and continue counterclockwise to to Pin #44 when viewed from top.


Molded identation maybe replaced by other unique feature within this zone to indicate Pin #1 location.





SOT205 44-PIN PLASTIC QUAD FLAT PACK PACKAGE




SOT311 44-PIN SQUARE PLASTIC QUAD FLAT PACK (B) PACKAGE








SOT319 64-PIN PLASTIC QUAD FLAT PACK PACKAGE



NO330 68-PIN CERAMIC LEADED CHIP CARRIER PACKAGE (WITH WINDOW)




0398E

68-PIN PLASTIC LEADED


CHP

CARRIER

(A) PACKAGE




SOT188 68-PIN PLASTIC LEADED CHIP CARRIER (PLCC); POCKET VERSION PACKAGE




1240C

68-PIN LEAD CHIP CARRIER, J-BEND PACKAGE




9.10 (23.11)

- 1. Controlling Dimensions: Inches Millimeters are shown in parenthesis.
- 2. Dimension and tolerancing per ANSI Y14.5M-1982
- Mhen a window lid is used, the overall package thickness must increase by a minimum of .010 inch (0.25mm) and a maximum of .040 inch (1.020mm).







SOT318 80-PIN PLASTIC QUAD FLAT PACK (B) PACKAGE 13.9 - 14.1 19,9 - 20,1 5 Ø 0,1 S 17.6 - 18.2 23,6 - 24,2 ♦ 0.2 ® A Detail X - 0,45(32x) 0,8 0,75 - 0.85 0.3 - 0.45(48× **♦** 0.2 **№** B В

Data handbook system

Appendix A

INTRODUCTION

Our data handbook system comprises more than 65 books with subjects including electronic components, subassemblies and magnetic products. The handbooks are classified into seven series:

INTEGRATED CIRCUITS;
DISCRETE SEMICONDUCTORS;
DISPLAY COMPONENTS;
PASSIVE COMPONENTS;
PROFESSIONAL COMPONENTS;
MAGNETIC PRODUCTS;
LIQUID CRYSTAL DISPLAYS.

Data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogs are available for selected product ranges (some catalogs are also on floppy discs).

For more information about data handbooks, catalogs and subscriptions, contact one of the organizations listed on the back cover of this handbook. Product specialists are at your service and inquiries are answered promptly.

INTEGRATED CIRCUITS

INTEGR	ATED CIRCUITS
IC01	Radio, Audio and Associated Systems Bipolar, MOS
IC02a/b	Video and Associated Systems Bipolar, MOS
IC03	ICs for Telecom Subscriber Sets, Cordless, Mobile and Cellular Telephones, Radio Pagers
IC04	HE4000B Logic Family CMOS
IC05	Advanced Low-power Schottky (ALS) Logic Series
IC06	High-speed CMOS; 74HC/HCT/HCU Logic Family
IC07	Advanced CMOS Logic (ACL)
IC08	10/100k ECL Logic/Memory/PLD
IC09	TTL Logic Series

INTEGRATED CIRCUITS (continued)

Memories

IC10

IC23

SC01

SC02

	MOS, TTL, ECL
IC11	Linear Products
IC12	I ² C-bus-compatible ICs
IC13	Programmable Logic Devices
IC14	8048-Based 8-Bit Microcontrollers
IC15	FAST TTL Logic Series
IC15 supp	olement: Additional FAST Data
IC16	CMOS Integrated Circuits for Clocks and Watches
IC17	ICs for Telecom ISDN
IC18	Microprocessors and Peripherals
IC19	Data Communication Products
IC20	80C51-Based 8-Bit Microcontrollers

Advanced BiCMOS Interface Logic

DISCRETE SEMICONDUCTORS

Power Diodes

Diodes

SC03	Thyristors and Triacs
SC04	Small Signal Transistors
SC05	Low-frequency Power Transistors and Hybrid IC Power Modules
SC06	High-voltage and Switching Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Bipolar Transistors
SC08b	RF Power MOS Transistors
SC09	RF Power Modules
SC10	Surface Mounted Semiconductors
SC12	Optocouplers
SC13	Power MOS Transistors
SC14	Wideband Transistors and Wideband Hybrid IC Modules
SC15	Microwave Transistors
SC17	Semiconductor Sensors

8031AH/8051AH, 80C31/80C51/87C51, 80C652/83C652/87C652*, 83C654/87C654*, 80C851/83C851


P1.0 1 P1.1 2 P1.2 3 P1.3 4 P1.4 5		40 VCC 39 P0.0/AD0 38 P0.1/AD1 37 P0.2/AD2 36 P0.3/AD3		- 1 - 0	1 40 O SADED CHIP RRIER	39		i	QUAD FLAT PACK	33 == 23
P1.5 6		35 P0.4/AD4		18	28			12	[] 22	
1 3			Pin	Function	Pin	Function	Pin	Function	Pin	Function
P1.6 7		34 P0.5/AD5	1 7	NC	23	NC	1	P1.5	23	P2.5/A13
P1.7 8		33 P0.6/AD6	2	P1.0	24	P2.0/A8	2	P1.6	24	P2.6/A14
RST 9		32 P0.7/AD7	3	P1.1	25	P2.1/A9	3	P1.7	25	P2.7/A15
1 =	DUAL	尸	4	P1.2	26	P2.2/A10	4	RST	26	PSEN
RxD/P3.0 10	IN-LINE PACKAGE	31 EA/Vpp	5	P1.3	27	P2.3/A11	5	P3.0/RxD	27	ALE/PROG
TxD/P3.1 11	PACKAGE	30 ALE/PROG	6	P1.4	28	P2.4/A12	6	NC	28	NC
			7	P1.5	29	P2.5/A13	7	P3.1/TxD	29	EAVPP
INTO/P3.2 12		29 PSEN	8	P1.6	30	P2.6/A14	8	P3.2/INTO	30	P0.7/AD7
INT1/P3.3 13		28 P2.7/A15	9	P1.7	31	P2.7/A15	9	P3.3/INTT	31	P0.6/AD6
			10	RST	32	PSEN ALE/PROG	10	P3.4/T0	32	P0.5/AD5
T0/P3.4 14		27 P2.6/A14	11 12	P3.0/RxD NC	33 34	NC	11	P3.5/T1	33	P0.4/AD4
T1/P3.5 15		26 P2.5/A13	13	P3.1/TxD	34 35		12	P3.6/WR	34	P0.3/AD3
1 9			1	P3.2/INTO	36	EA/V _{PP} P0.7/AD7	13	P3.7RD XTAL2	35	P0.2/AD2 P0.1/AD1
WR/P3.6 16		25 P2.4/A12	14 15	P3.2/INT0 P3.3/INT1	36 37	P0.7/AD7 P0.6/AD6	14 15	XTAL2 XTAL1	36 37	P0.1/AD1 P0.0/AD0
RD/P3.7 17		24 P2.3/A11	16	P3.4/T0	37	P0.5/AD5	16		37	
J.,,,		E	17	P3.5/T1	39	P0.4/AD4	1	V _{SS} NC		VCC
XTAL2 18		23 P2.2/A10	18	P3.6/WR	40	P0.3/AD3	17	NG P2.0/A8	39 40	NC P1.0
XTAL1 19		22 P2.1/A9	19	P3.7/RD	41	P0.2/AD2	19	P2.1/A9	40	P1.0 P1.1
1 🗟		21 P2.0/A8	20	XTAL2	42	P0.1/AD1	20	P2.2/A10	41	P1.1
V _{SS} 20		211 PZ.U/A8	21	XTAL1	43	P0.0/AD0	21	P2.3/A11	43	P1.3
		_	22	V _{SS}	44	VCC	22	P2.4/A12	44	P1.4

P1.6 and P1.7 have the alternate functions SCL and SDA, respectively, on the 80C652/83C652/87C652 and 83C654/87C654.

NOTES TO QFP ONLY:

1. Due to EMC improvements, it is advised to connect pins 6, 28, 39 to V_{SS} on the 80C652/83C652, and 83C654.

80CE654/83CE654



8032AH/8052AH, 80C32/80C52/87C52, 83C524/87C524*, 80C528/83C528/87C528*

P1.0/T2 1 P1.1/T2EX 2 P1.2 3 P1.3 4 P1.4 5 P1.5 6		40 V _{DD} 33 PO.0/AD0 38 PO.1/AD1 37 PO.2/AD2 36 PO.3/AD3 35 PO.4/AD4		7 LLEA	1 40 ADED HIP RRIER] 39] 29		1 0	QUAD FLAT PACK	⇒ 33 ⇒ 23
P1.6 7		34 P0.5/AD5	Pin	Function	Pin	Function	Pin	Function	Pin	Function
P1.7 8		33 P0.6/AD6	1	NC T2/P1.0	23 24	NC P2.0/A8	1 2	P1.5 P1.6	23 24	P2.5/A13 P2.6/A14
		32 PO.7/AD7	2 3	T2EX/P1.1	24 25	P2.0/A8 P2.1/A9	3	P1.6 P1.7	2 4 25	P2.6/A14 P2.7/A15
RST 9		32 MO.//AD/	4	P1.2	26	P2.2/A10	4	RST	26	PSEN
RxD/P3.0 10	DUAL IN-LINE	31 EA/VPP	5	P1.3	27	P2.3/A11	5	RxD/P3.0	27	ALE/PROG
TxD/P3.1 11	PACKAGE	30 ALE/PROG	6	P1.4	28	P2.4/A12	6	NC	28	NC
1 =		ᆮ	7	P1.5	29	P2.5/A13	7	TxD/P3.1	29	EAVPP
INTO/P3.2 12		29 PSEN	8	P1.6	30	P2.6/A14	8	INTO/P3.2	30	P0.7/AD7
INTT/P3.3 13		28 P2.7/A15	9	P1.7	31	P2.7/A15	9	INT1/P3.3	31	P0.6/AD6
1 =			10	RST	32	PSEN	10	T0/P3.4	32	P0.5/AD5
T0/P3.4 14		27 P2.6/A14	11	RxD/P3.0	33	ALE/PROG	11	T1/P3.5	33	P0.4/AD4
T1/P3.5 15		26 P2.5/A13	12	NC Turbino 4	34	NC	12	WR/P3.6	34	P0.3/AD3
1 -1			13	TxD/P3.1	35	EA/Vpp	13	RD/P3.7	35	P0.2/AD2
WR/P3.6 16		25 P2.4/A12	14	INTO/P3.2	36	P0.7/AD7	14	XTAL2	36	P0.1/AD1
RD/P3.7 17		24 P2.3/A11	15	INTT/P3.3 T0/P3.4	37 38	P0.6/AD6 P0.5/AD5	15	XTAL1	37 38	P0.0/AD0
XTAL2 18		23 P2.2/A10	16 17	T1/P3.5	38	P0.5/AD5 P0.4/AD4	16	VSS		Vcc
ATALZ 18			18	WR/P3.6	39 40	P0.4/AD4 P0.3/AD3	17	NC	39	NC
XTAL1 19		22 P2.1/A9	19	RD/P3.7	41	P0.2/AD2	18 19	P2.0/A8 P2.1/A9	40 41	T2/P1.0 T2EXP/P1.1
V _{SS} 20		21 P2.0/A8	20	XTAL2	42	P0.1/AD1	20	P2.1/A9 P2.2/A10	41 42	P1.2
VSS 20		F-1	21	XTAL1	43	P0.0/AD0	20	P2.3/A11	42	P1.3
			22	V _{SS}	44	VCC	22	P2.4/A12	44	P1.4

P1.6 and P1.7 have the alternate functions SCL and SDA, respectively, on the 83C524/87C524 and 80C528/83C528/87C528.

80CL410/83CL410*

INT2/P1.0 1 40 V_{DD} INT3/P1.1 2 39 P0.0/AD0 INT4/P1.2 3 38 PO.1/AD1 INT5/P1.3 4 37 PO.2/AD2 INT6/P1.4 5 36 PO.3/AD3 35 P0.4/AD4 INT7/P1.5 6 INT8/P1.6 7 34 P0.5/AD5 33 PO.6/AD6 INT9/P1.7 8 DUAL IN-LINE PACKAGE RST 9 32 P0.7/AD7 RxD/P3.0 10 31 EA (VERY SMALL OUTLINE) TxD/P3.1 11 30 ALE INTO/P3.2 12 29 PSEN INT1/P3.3 13 28 P2.7/A15 T0/P3.4 14 27 P2.6/A14 T1/P3.5 15 26 P2.5/A13 WR/P3.6 16 25 P2.4/A12 24 P2.3/A11 RD/P3.7 17 XTAL2 18 23 P2.2/A10 22 P2.1/A9 XTAL1 19 21 P2.0/A8 V_{SS} 20

83C053/83C054/87C054


V _{SS} 21 22 VID0

P1.6 and P1.7 have the alternate functions SCL and SDA, respectively, on the 80CL410/83CL410.

80C451/83C451/87C451

64 ALE/PROG EA/V_{PP} 1 63 PSEN P2.0/A8 2 P2.1/A9 3 62 P6.7 LEADED P2.2/A10 4 CHIP 61 P6.6 P2.3/A11 5 P6.5 P2.4/A12 6 59 P6.4 43 P2.5/A13 7 58 P6.3 P2.6/A14 8 57 P6.2 Function RST P2.7/A15 9 56 Function EA/V_{PP} P6.1 Pin 35 P0.7/AD7 10 55 P6.0 P2.0/A8 P3.0/RxD 36 P3.1/TxD 3 P2.1/A9 37 P0.6/AD6 11 54 AFLAG 4 P2.2/A10 38 P3.2/INTO P0.5/AD5 12 53 BFLAG P2.3/A11 39 P3.3/INTT P0.4/AD4 13 IDS 6 P2.4/A12 40 P3.4/T0 52 P2.5/A13 41 P3.5/T1 ODS P0.3/AD3 14 51 8 P2.6/A14 42 P3.6/WR P0.2/AD2 15 50 ٧ss P2.7/A15 P3.7/RD 9 43 DUAL IN-LINE PACKAGE P0.7/AD7 44 P5.0 10 P0.1/AD1 16 XTAL1 P0.6/AD6 11 45 P5.1 P0.0/AD0 17 48 XTAL2 12 P0.5/AD5 46 P5.2 13 47 P0.4/AD4 P5.3 V_{cc} [18 P5.7 47 P0.3/AD3 48 14 P5.4 P4.3 19 46 P5.6 15 P0 2/AD2 49 P5.5 PO.1/AD1 50 16 P5.6 P4.2 20 45 P5.5 17 P0.0/AD0 51 P5.7 P4.1 21 44 P5.4 18 Vcc 52 XTAL 2 19 P4.7 53 XTAL1 P4.0 22 43 P5.3 20 P4.6 54 P1.0 23 42 P5.2 55 ODS 21 P4.5 P1.1 24 22 P4.4 56 IDS 41 P5.1 23 P4.3 57 **BFLAG** P1.2 25 40 P5.0 24 P4.2 58 **AFLAG** P1.3 26 39 P3.7/RD 25 P4.1 59 P6.0 26 P4.0 60 P6.1 P1.4 27 P3.6/WR 38 27 P1.0 61 P6.2 P1.5 28 37 P3.5/T1 28 P1.1 62 P6.3 29 P1.2 63 P6.4 P1.6 29 P3.4/T0 36 30 P1.3 64 P6.5 P1.7 30 P3.3/INT1 35 31 P1.4 65 P6.6 P1.5 32 66 P6.7 RST 31 34 P3.2/INTO P1.6 67 PAEN 33 P3.0/RxD 32 33 P3.1/TxD P1.7 ALE/PROG


80C550/83C550/87C550



80C552/83C552/87C552*, 80C562/83C562


65 1 61 0 1 10 QUAD LEADED FLAT PACK CHIP 24 26 40 43 25 27 Function Function Pin Function Pin Function P4.1/CMSR1 P5.0/ADC0 35 XTAL1 1 41 P2.3/A11 2 P4.2/CMSR2 42 P2.4/A12 v_{SS} 2 ۷DD 36 3 NC 43 NC v_{SS} 3 STADO 37 P4.3/CMSR3 NC 4 PWMO 38 NC P4.4/CMSR4 P2.5/A13 5 45 5 PWM1 39 P2.0/A08 P4.5/CMSR5 P2.6/A14 6 46 6 40 P2.1/A09 P4.6/CMT0 47 P2.7/A15 7 P4.0/CMSR0 41 P2.2/A10 P4.7/CMT1 PSEN 8 4R P4.1/CMSR1 42 P2.3/A11 9 RST 49 ALE/PROG 9 P4.2/CMSR2 43 P2.4/A12 EA/V_{PP} 10 P1.0/CT0I 50 P4.3/CMSR3 10 44 P2.5/A13 11 P1.1/CT11 51 P0.7/AD7 45 P4.4/CMSR4 11 P2.6/A14 12 P1.2/CT2I 52 PO 6/AD6 12 P4 5/CMSR5 46 P2.7/A15 13 P1.3/CT3I 53 P0.5/AD5 13 P4.6/CMT0 47 **PSEN** P1.4/T2 P0.4/AD4 54 14 P4.7/CMT1 48 ALE/PROG P1.5/RT2 55 P0.3/AD3 15 EA/Vpp 15 RST 49 16 P1.6/SCL 56 P0.2/AD2 16 P1.0/CT0I 50 P0.7/AD7 P1.7/SDA 57 P0.1/AD1 17 17 P1.1/CT1I 51 P0.6/AD6 P3.0/RxD P0.0/AD0 18 58 18 P1.2/CT2l P0.5/AD5 P3.1/TxD 59 AVref-19 19 P1.3/CT3I 53 P0.4/AD4 20 P3.2/INTO 60 AVref+ 20 P1.4/T2 P0.3/AD3 54 AVSS 21 61 NC 21 P1.5/RT2 55 P0.2/AD2 NC: 22 NC: 62 22 P1.6/SCL 56 P0.1/AD1 23 P3.3/INT1 63 AV_{DD} P1.7/SDA PO 0/ADO 23 57 P3.4/T0 24 P3 0/8xD 58 AVref-24 64 P5.7/ADC7 P3 5/T1 P5 6/ADC6 25 P3.1/TxD 59 AVref+ 25 65 26 P3.6/WR 66 P5.5/ADC5 26 P3 2/INTO 60 AVSS 27 P3.7/RD 67 P5.4/ADC4 27 P3.3/INT1 61 AVDD 28 NC 68 P5.3/ADC3 P5.7/ADC7 28 P3 4/T0 62 P5.2/ADC2 29 NC P5.6/ADC6 29 P3.5/T1 63 30 NC 70 P5.1/ADC1 30 P3.6/WR P5.5/ADC5 64 31 XTAL2 71 P5.0/ADC0 31 P3.7/RD 65 P5.4/ADC4 32 XTAL1 72 v_{DD} 32 NC 66 P5.3/ADC3 33 IC 73 IC P5.2/ADC2 33 NC 67 34 Vss 74 STADO XTAL2 P5.1/ADC1 35 VSS 75 **PWM0** PWWT 36 Vss 76 37 NC 77 ΕW 38 P2.0/A08 78 NC P2.1/A09 79 NC P4.0/CMSR0 40 P2.2/A10 RΩ NC ≈ not connected IC = internally connected (do not use)

80C592/83C592/87C592




P1.6 and P1.7 have the alternate functions SCL and SDA, respectively, on the 80C552/83C552/87C552.


80C575/83C575/87C575




83C751/87C751




83C752/87C752



80CL32/80CL52, 83CL411, 83CL781*/83CL782*



83CL580



P1.6 and P1.7 have the alternate functions SCL and SDA, respectively, on the 83CL781 and 83CL782.

Philips Semiconductors — a worldwide company

Argentina: IEROD, Av. Juramento 1991 – 14.B (1428) BUENOS AIRES, Tel. (541) 541 4261/541 4106, Fax (541) 786 7635

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02) 805-4455, Fax. (02) 805-4466

Austria: Triester Str. 64, 1101 WIEN,

Tel. (01) 60 101-1236, Fax. (01) 60101-1211

Belgium: 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 525 6111, Fax. (02) 525 7246

Brazil: Rua do Rocia 220 – 5th Floor, CEP: 04552-000 SAO PAULO-SP, Brazil P.O. Box 7383–CEP-01051

Tel. (011) 829-1166, Fax (011) 829-1849 Canada: INTEGRATED CIRCUITS:

Tel. (800) 234-7381, Fax. (708) 296-8556 DISCRETE SEMICONDUCTORS: 601 Milner Ave., SCARBOROUGH, ONTARIO, M1B 1M8 Tel. (0416) 292-5161 ext. 2336, Fax (0416) 292-4477

Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02) 773 816, Fax (02) 777 6730

Colombia: Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (01) 249 7624, Fax (01) 217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032) 88 2636, Fax. (031) 57 1949

Finland: Sinikalliontie 3, SF-02630 ESPOO, Tel. (9) 50261, Fax. (9) 520971

France: 117 Quai du President Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01) 4093 8000, Fax. (01) 4093 8127

Germany: Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0, Fax. (040) 3296 213

Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01) 4894 339/4894 911, Fax (01) 4814 240

Hong Kong: 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)42 45 121, Fax. (0) 48 06 960

India: PEICO ELECTRONICS & ELECTRICALS LTD., Components Dept., Shivsagar Estate, Block 'A', Dr. Annie Besant Rd., Worli, BOMBAY-400 018, Tel. (022) 49 38 541, Fax. (022) 49 41 595

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950

Tel. (021) 5201 122, Fax (021) 5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 640 000, Fax. (01) 640 200

Italy: V. Le F. Testi, 327, 20162-MILANO, Tel. (02) 6752.1, Fax. (02) 6752 3350

Japan: Philips Bldg. 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03) 3740 5101, Fax. (03) 37400 570

Korea (Republic of): Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794 5011, Fax. (02) 798 8022

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03) 7755 1088, Fax. (03) 757 4880

Mexico: Philips Components, 6D Founder Blvd., El Paso, TX 79906 Tel. 9-5- (800) 234-7381, Fax. (708) 296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 78 37 49, Fax. (040) 78 83 99

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09) 894-4180, Fax. (09) 849-7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. (02) 74 8000, Fax (02) 74 8341

Pakistan: Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 577 039, Fax (021) 569 1832

9398 652 42011

Peru: Carretera Central 6.500, LIMA 3, Apartado 5612, Tel. (014) 468 999/468 949

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 911, MAKATI, Metro MANILA, Tel. (02) 810 0161, Fax. (02) 817 3474

Portugal: Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (01) 68 31 21, Fax. (01) 65 80 13

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65) 35 02 000, Fax. (65) 25 16 500

South Africa: 195-215 Main Road, Martindale, P.O. Box 7430, JOHANNESBURG 2000, Tel. (011) 470-5433, Fax. (011) 470-5494

Spain: Balmes 22, 08007 BARCELONA, Tel. (03) 301 63 12. Fax. (03) 301 42 43

Sweden: Tegeluddsvágen 1, S-11584 STOCKHOLM, Tel. (0)8 7821 000, Fax. (0)8 782 9002

Switzerland: Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. (01) 488 22 11, Fax. (01) 482 85 95

Taiwan: 69, Min Sheng East Road, Sec. 3, P.O. Box 22978, TAIPEI, Tel. (2) 509 7666, Fax. (2) 500 5899

Thailand: PHILIPS ELECTRONICS THAILAND Ltd. 60/14 MOO 11, BANGNA – Trad Road Km. 3 Prakanong, BANGKOK 10260 Tel. (2) 399 3280 to 9, (2) 398 2083, Fax (2) 398 2080

Turkey: Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL, Tel. (01) 279 2770, Fax. (01) 269 3094

United Kingdom: Philips Semiconductors Limited, P.O. Box 65, Philips House, Torrington Place, LONDON WC1E 7HD, Tel. (071) 436 4144, Fax. (071) 323 0342

United States: INTEGRATED CIRCUITS: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800) 234-7381, Fax. (708) 296-8556 DISCRETE SEMICONDUCTORS: 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404, Tel. (800) 447-3762 and (407)881-3200, Fax. (407) 881-3300

Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02) 70 4044, Fax (02) 92 0601

Venezuela: Calle 6, Ed. Las Tres Jotas, CARACAS 1074A, App. Post. 78117, Tel. (02) 241 7509, Fax (02) 241 4518

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BAF-1, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telox 35000 phtcnl, Fax +31-40-724825

SCD16 ©Philips Electronics B.V. 1993

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent — or industrial or intellectual property rights. Printed in the USA Date of release: 02.93

98-8080-390-02 3072M/55M/CR2/0393 1256pp

Philips Semiconductors



PHILIPS