# DATA HANDBOOK

N

6

5

3

- C - 1

0 0 K


8

PHILIPS

# Programmable Logic Devices (PLD)

Signetics Philips Semiconductors





**Signetics** 

**Philips Semiconductors** 





Signetics reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Signetics assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Signetics Products are not designed for use in life support appliances, devices, or systems where malfunction of a Signetics Product can reasonably be expected to result in a personal injury. Signetics customers using or selling Signetics Products for use in such applications do so at their own risk and agree to fully indemnify Signetics for any damages resulting from such improper use or sale.

Signetics registers eligible circuits under the Semiconductor Chip Protection Act.

© Copyright 1992 Signetics Company.

All rights reserved.

# Preface

The 1992 Philips Semiconductors–Signetics PLD Data Handbook is loaded with information on new parts. Using the fastest technologies in the most innovative architectures, today's system designer can pick from the largest selection of PLDs in the industry. Featured in 1992 are the ultra high-speed BiCMOS devices designed to be pin, function, and fusemap identical to existing industry standard parts. Some highlights of this handbook include the fastest silicon PLDs available (PHD16N8 and PHD48N22)—at 5 nanoseconds! These devices make ideal decoders to squeeze maximum performance from powerful microprocessors. If that's not fast enough, check out the 10H20EV8 at 4.5 nanoseconds!

Designers using DRAM, VRAM and graphics will appreciate the speed and power of the new line of sequencers which include the PLC415, PLC42VA12, PLUS405 and PLUS105. These sequencers also make innovative bus and LAN controllers for emerging standard protocols.

At last, the logical power of dual programmable arrays comes forth in the PLUS153 and PLUS173 devices—at 10 nanosecond propagation delays.

The PLC18V8Z is the only zero power 20-pin device which can replace 16V8's!

For maximum density in a truly compact system, the Programmable Macro Logic family now boasts three members—the PML2552, the PML2852, and the original PLHS501. The PML2552 is the PLD industry's first dense device to implement SCAN test.

To complement the devices, SLICE design software is offered through our Sales Offices (see Section 11) and SNAP software is available for high level support. Read about them under Product Support.

Expanding customer service has been an ongoing effort. Our Applications staff continues to answer your technical questions on PLD designs and our free computer Bulletin Board, with 24-hour service, is at (800)451-6644.

# Product Status

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or In Design	This data sheet contains the design target or goa specifications for product development. Specifications may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data ar supplementary data will be published at a later dat Signetics reserves the right to make changes at any tim without notice in order to improve design and supply the be possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					

# Contents

Preface		iii
Product Status		iv
Selection Guide	nation	3 4 6
Section 2 – Introduction		
What is Signetics Prog Quality and Reliability	rammable Logic	9 26 38
Section 3 - PAL® Device I	Data Sheets	
Series 20 PHD16N8-5 PLC18V8235/I PLC18V8225/IA PLUS16R8D/-7 PLU316R8-5	Programmable High-Speed Decoder (16 × 16 × 8); 5ns Zero Standby Power CMOS Versatile PAL Devices Zero Standby Power CMOS Versatile PAL Devices PAL Devices (Includes PLUS16L8D/-7, PLUS16R6D/-7, PLUS16R6D/-7, PLUS16R8D/-7); 7.5ns & 10ns PAL Devices (Includes PLQ16L8-5, PLQ16R4-5, PLQ16R6-5, PLQ16R8-5); 5ns	62 75
Series 24		
PLUS20R8D/-7 PLQ20R8-5 PL22V10-10/-12/-15,	PAL Devices (Includes PLUS20L8D/-7, PLUS20R4D/-7, PLUS20R6D/-7, PLUS20R8D/-7); 7.5ns & 10ns PAL Devices (Includes PLQ20L8-5, PLQ20R4-5, PLQ20R6-5, PLQ20R8-5); 5ns	
PL22V10I15 PLQ22V10-7	CMOS Programmable Electrically Erasable Logic Device	152
<b>Series 68</b> PHD48N22-7	Programmable High-Speed Decoder (48 × 73 × 22); 7.5ns	182
Section 4 – Programmable	e Logic Array Devices Data Sheets	
<b>Series 20</b> PLS153/A PLUS153B/D PLUS153-10	Programmable Logic Arrays (18 × 42 × 10); 40/30ns         Programmable Logic Arrays (18 × 42 × 10); 15/12ns         Programmable Logic Array (18 × 42 × 10); 10ns	203
<b>Series 24</b> PLS173 PLUS173B/D	Programmable Logic Array (22 × 42 × 10); 30ns	219
PLUS173-10 <b>Series 28</b>	Programmable Logic Array (22 × 42 × 10); 10ns	235
PLS100/101	Programmable Logic Arrays (16 × 48 × 8); 50ns	243
Series 20	e Logic Sequencer Devices Data Sheets	050
PLS155 PLS157 PLS159A	Programmable Logic Sequencer (16 × 45 × 12); 14MHz         Programmable Logic Sequencer (16 × 45 × 12); 14MHz         Programmable Logic Sequencer (16 × 45 × 12); 18MHz	265
Series 24 PLS167/A PLS168/A PLS179 PLC42VA12 PLC42VA121	Programmable Logic Sequencers (14 × 48 × 6); 14, 20MHz Programmable Logic Sequencers (12 × 48 × 8); 14, 20MHz Programmable Logic Sequencer (20 × 45 × 12); 18MHz CMOS Programmable Multi-function PLD (42 × 105 × 12); 25MHz CMOS Programmable Multi-function PLD (42 × 105 × 12); 25MHz	301 313 325

PAL is a registered trademark of AMD.

## Contents (Continued)

#### Section 5 - Programmable Logic Sequencer Devices Data Sheets (continued)

	Series 28		
	PLC415-16	CMOS Programmable Logic Sequencer (17 × 68 × 8); 16MHz	365
	PLS105/A	Programmable Logic Sequencers (16 × 48 × 8); 14, 20MHz	384
	PLUS105-45	Programmable Logic Sequencer (16 × 48 × 8); 45MHz	396
	PLUS105-55	Programmable Logic Sequencer (16 × 48 × 8); 55MHz	409
	PLUS405-37/-45	Programmable Logic Sequencers ( $16 \times 64 \times 8$ ); 37, 45MHz	
	PLUS405-55	Programmable Logic Sequencer (16 × 64 × 8); 55MHz	438
Sec	tion 6 – Programmable	e Macro Logic Devices Data Sheets	
	PLHS501	Programmable Macro Logic	457
	PML2552	CMOS High Density Programmable Macro Logic	
	PML2852	CMOS High Density Programmable Macro Logic	
Sec	tion 7 – Military Produ	rte	
	•	e	511
~	-		
Sec	tion 8 – Development		E1E
		·····	
	Interpreting the S	LICE Fusetable	525
Sec	tion 9 – Third-Party Pr	ogrammer/Software Support	
	PROGRAMMER		
		nming Guide	
	PLD Programmer Refe	erence Guide — Data I/O Corporation	534
	-	erence Guide — Stag Micro Systems, Inc.	
	•	dors Contact Guide	537
	SOFTWARE		
		ipport	
	-	Support	
	•		
	PLD Sonware vendors	s Contact Guide	543
Sec	tion 10 – Package Out	lines	
	PLCC		547
	20-Pin Plastic Le	aded Chip Carrier (A) Package	548
	28-Pin Plastic Le	aded Chip Carrier (A) Package	549
	52-Pin Plastic Le	aded Chip Carrier (A) Package	550
		aded Chip Carrier (A) Package	
		aded Chip Carrier (A) Package	
	•	wide) Ceramic Dual In-Line (F) Package	
		wide) Ceramic Dual In-Line with Quartz Window (FA) Package	
		wide) Ceramic Dual In-Line (F) Package	
		wide) Ceramic Dual In-Line with Quartz Window (FA) Package	
		wide) Ceramic Dual In-Line (F) Package	
		wide) Ceramic Dual In-Line with Quartz Window (FA) Package	
		J-Bend with Quartz Window (KA) Package	
		J-Bend with Quartz Window (KA) Package	
		wide) Plastic Dual In-Line (N) Package	
		wide) Plastic Dual In-Line (N) Package	
		wide) Plastic Dual In-Line (N) Package	
	28-Pin (300 mils	wide) Plastic Dual In-Line (N3) Package	561
Sec	tion 11 – Sales Offices	s, Representatives and Distributors	565

# Section 1 General Information

#### INDEX

Alphanumeric Index	3
Selection Guide	4
Ordering Information	6



## Alphanumeric index

· · · · · · · · · · · · · · · · · · ·			
PHD16N8-5	Series 20	Programmable High-Speed Decoder (16 × 16 × 8); 5ns	
PHD48N22-7	Series 68	Programmable High-Speed Decoder (48 × 73 × 22); 7.5ns	
PLC18V8Z25/IA	Series 20	Zero Standby Power CMOS Versatile PAL Devices; 25, 40ns	
PLC18V8Z35/I	Series 20	Zero Standby Power CMOS Versatile PAL Devices; 35, 40ns	49
PLC42VA12	Series 24	CMOS Programmable Multi-function PLD (42 × 105 × 12); 25MHz	325
PLC42VA12I	Series 24	CMOS Programmable Multi-function PLD (42 × 105 × 12); 25MHz	345
PLC415-16	Series 28	CMOS Programmable Logic Sequencer (17 × 68 × 8); 16MHz	365
PLHS501		Programmable Macro Logic	457
PLQ16R8-5	Series 20	PAL Devices (16L8, 16R4, 16R6 and 16R8); 5ns	90
PLQ20R8-5	Series 24	PAL Devices (20L8, 20R4, 20R6 and 20R8); 5ns	121
PLQ22V10-7	Series 24	BiCMOS Versatile PLD Device; 7.5ns	152
PLS100/101	Series 28	Programmable Logic Arrays (16 × 48 × 8); 50ns	243
PLS105/A	Series 28	Programmable Logic Sequencers (16 × 48 × 8); 14, 20MHz	384
PLS153/A	Series 20	Programmable Logic Arrays (18 × 42 × 10); 40/30ns	195
PLS155	Series 20	Programmable Logic Sequencer (16 × 45 × 12); 14MHz	253
PLS157	Series 20	Programmable Logic Sequencer (16 × 45 × 12); 14MHz	265
PLS159A	Series 20	Programmable Logic Sequencer (16 × 45 × 12); 18MHz	277
PLS167/A	Series 24	Programmable Logic Sequencers (14 × 48 × 6); 14, 20MHz	289
PLS168/A	Series 24	Programmable Logic Sequencers (12 × 48 × 8); 14, 20MHz	301
PLS173	Series 24	Programmable Logic Array (22 × 42 × 10); 30ns	219
PLS179	Series 24	Programmable Logic Sequencer (20 × 45 × 12); 18MHz	313
PLUS16R8D/-7	Series 20	PAL Devices (16L8, 16R4, 16R6 and 16R8); 7.5ns & 10ns	75
PLUS20R8D/-7	Series 24	PAL Devices (20L8, 20R4, 20R6 and 20R8); 7.5ns & 10ns	106
PLUS105-45	Series 28	Programmable Logic Sequencer (16 × 48 × 8); 45MHz	396
PLUS105-55	Series 28	Programmable Logic Sequencer (16 × 48 × 8); 55MHz	409
PLUS153B/D	Series 20	Programmable Logic Arrays (18 × 42 × 10); 15/12ns	203
PLUS153-10	Series 20	Programmable Logic Array (18 × 42 × 10); 10ns	211
PLUS173B/D	Series 24	Programmable Logic Arrays (22 × 42 × 10); 15/12ns	227
PLUS173-10	Series 24	Programmable Logic Array (22 × 42 × 10); 10ns	235
PLUS405-37/-45	Series 28	Programmable Logic Sequencers (16 × 64 × 8); 37, 45MHz	422
PLUS405-55	Series 28	Programmable Logic Sequencer (16 × 64 × 8); 55MHz	438
PL22V10-10/-12/-15,			
PL22V10I15	Series 24	CMOS Programmable Electrically Erasable Logic Device	137
PML2552		CMOS High Density Programmable Macro Logic	469
PML2852		CMOS High Density Programmable Macro Logic	488
10H20EV8/10020EV8	Series 24	ECL Programmable Array Logic; 4.5ns	165

## Selection guide

SIGNETICS PART NUMBER	ARCHITECTURE (Inputs × Terms* × Outputs)	PACKAGE	TOTAL INPUTS (# Dedicated)	PRODUCT TERMS PER OR GATE	INTERNAL STATE REGISTERS (# Dedicated)	OUTPUTS C, I/O, R, R I/O	t <sub>PD</sub> (Max)	fmax	I <sub>CC</sub> (Max)
PAL DEVICES									
10H20EV8-4/								Γ	
10020EV8-4	20 × 90 × 8	24-Pin	20 (12)	8 to 12	0	8 varied	4.5ns	208MHz	-250mA
PHD16N8-5	16 × 16 × 8	20-Pin	16 (10)	1+	0	2 C, 6 I/O	5ns		180mA
PHD48N22-7	48 × 73 × 22	68-Pin	48 (36)	7 to 12	0	10 C, 12 I/O	7.5ns		420mA
PLUS16L8-7	16 × 64 × 8	20-Pin	16 (10)	7	0	2 C, 6 I/O	7.5ns		180mA
PLUS16R4-7	16 × 64 × 8	20-Pin	16 (8)	7 to 8	4 (0)	4 I/O, 4 R	7.5ns	74MHz	180mA
PLUS16R6-7	16 × 64 × 8	20-Pin	16 (8)	7 to 8	6 (0)	2 1/O, 6 R	7.5ns	74MHz	180mA
PLUS16R8-7	16 × 64 × 8	20-Pin	16 (8)	8	8 (0)	8 R		74MHz	180mA
PLUS16L8D	16 × 64 × 8	20-Pin	16 (10)	7	0	2 C, 6 I/O	10ns		180mA
PLUS16R4D	16 × 64 × 8	20-Pin	16 (8)	7 to 8	4 (0)	4 VO, 4 R	10ns	60MHz	180mA
PLUS16R6D	16 × 64 × 8	20-Pin	16 (8)	7 to 8	6 (0)	2 I/O, 6R	10ns	60MHz	180mA
PLUS16R8D	16 × 64 × 8	20-Pin	16 (8)	8	8 (0)	8 R		60MHz	180mA
PLUS20L8-7	20 × 64 × 8	24-Pin	20 (14)	7	0	2 C, 6 1/O	7.5ns		210mA
PLUS20R4-7	20 × 64 × 8	24-Pin	20 (12)	7 to 8	4 (0)	4 VO, 4 R	7.5ns	74MHz	210mA
PLUS20R6-7	$20 \times 64 \times 8$	24-Pin	20 (12)	7 to 8	6 (0)	2 I/O, 6 R	7.5ns	74MHz	210mA
PLUS20R8-7	20 × 64 × 8	24-Pin	20 (12)	8	8 (0)	8 R		74MHz	210mA
PLUS20L8D	20 × 64 × 8	24-Pin	20 (14)	7	0	2 C, 6 1/O	10ns		210mA
PLUS20R4D	20 × 64 × 8	24-Pin	20 (12)	7 to 8	4 (0)	4 VO, 4R	10ns	60MHz	210mA
PLUS20R6D	$20 \times 64 \times 8$	24-Pin	20 (12)	7 to 8	6 (0)	2 I/O, 6 R	10ns	60MHz	210mA
PLUS20R8D	20 × 64 × 8	24-Pin	20 (12)	8	8 (0)	8 R		60MHz	210mA
PLQ16L8-5	16 × 64 × 8	20-Pin	16 (10)	7	0	2 C, 6 I/O	5ns		180mA
PLQ16R4-5	16 × 64 × 8	20-Pin	16 (8)	7 to 8	4 (0)	4 I/O, 4 R	5ns	118MHz	180mA
PLQ16R6-5	16 × 64 × 8	20-Pin	16 (8)	7 to 8	6 (0)	2 VO, 6R	5ns	118MHz	180mA
PLQ16R8-5	16 × 64 × 8	20-Pin	16 (8)	8	8 (0)	8 R		118MHz	180mA
PLQ20L8D	20 × 64 × 8	24-Pin	20 (14)	7	0	2 C, 6 I/O	5ns		210mA
PLQ20R4D	$20 \times 64 \times 8$	24-Pin	20 (12)	7 to 8	4 (0)	4 I/O, 4R	5ns	118MHz	210mA
PLQ20R6D	$20 \times 64 \times 8$	24-Pin	20 (12)	7 to 8	6 (0)	2 I/O, 6 R	5ns	118MHz	210mA
PLQ20R8D	$20 \times 64 \times 8$	24-Pin	20 (12)	8	8 (0)	8 R		118MHz	210mA
PLQ22V10-7	22 × 130 × 10	24-Pin	22 (12)	8 to 16	10 (0)	10 varied	7.5ns	87MHz	180mA
PL22V10-15/I15	22 × 130 × 10	24-Pin	22 (12)	8 to 16	10 (0)	10 varied	15ns	53MHz	110mA, 0.5mA/MHz
PL22V10-12	22 × 130 × 10	24-Pin	22 (12)	8 to 16	10 (0)	10 varied	12ns	67MHz	110mA, 0.5mA/MHz
PL22V10-10	22 × 130 × 10	24-Pin	22 (12)	8 to 16	10 (0)	10 varied	10ns	77MHz	110mA, 0.5mA/MHz
PLC18V8Z35 PLC18V8ZI	18 × 74 × 8	20-Pin	18 (8)	8	8 (0)	8 varied	35, 40ns	21MHz	100µA, 1.5mA/MHz
PLC18V8Z25 PLC18V8ZAI	18 × 74 × 8	20-Pin	18 (8)	8	8 (0)	8 varied	25ns	30MHz	100µA, 1.5mA/MHz
PLA									
PLS100/101	16 × 48 × 8	28-Pin	16 (16)	Up to 48	0	8 C	50ns		170mA
PLS153	18  imes 42  imes 10	20-Pin	18 (8)	Up to 32	0	10 I/O	40ns		155mA
PLS153A	18 × 42 × 10	20-Pin	18 (8)	Up to 32	0	10 I/O	30ns		155mA
PLUS153B	18  imes 42  imes 10	20-Pin	18 (8)	Up to 32	0	10 I/O	15ns		200mA
PLUS153D	18  imes 42  imes 10	20-Pin	18 (8)	Up to 32	0	10 I/O	12ns		200mA
PLUS153-10	18 × 42 × 10	20-Pin	18 (8)	Up to 32	0	10 I/O	10ns		200mA
PLS173	$22 \times 42 \times 10$	24-Pin	22 (12)	Up to 32	0	10 I/O	30ns		170mA
PLUS173B	$22 \times 42 \times 10$	24-Pin	22 (12)	Up to 32	0	10 I/O	15ns		200mA
PLUS173D	22  imes 42  imes 10	24-Pin	22 (12)	Up to 32	0	10 I/O	12ns		200mA
PLUS17310	$22 \times 42 \times 10$	24-Pin	22 (12)	Up to 32	0	10 I/O	10ns		210mA

## Selection guide

SIGNETICS PART NUMBER	ARCHITECTURE (Inputs × Terms* × Outputs)	PACKAGE	TOTAL INPUTS (# Dedicated)	PRODUCT TERMS PER OR GATE	INTERNAL STATE REGISTERS (# Dedicated)	OUTPUTS C, 1/0, R, R 1/0	t <sub>PD</sub> (Max)	f <sub>MAX</sub>	I <sub>CC</sub> (Max)
PLS	a the set								
PLS105	22 × 48 × 8	28-Pin	22 (16)	Up to 48	6 (6)	8 R		14MHz	180mA
PLS105A	22 × 48 × 8	28-Pin	22 (16)	Up to 48	6 (6)	8 R		20MHz	180mA
PLUS105-45	22 × 48 × 8	28-Pin	22 (16)	Up to 48	6 (6)	8 R	Į į	45MHz	200mA
PLUS105-55	22 × 48 × 8	28-Pin	22 (16)	Up to 48	6 (6)	8 R		55MHz	200mA
PLUS405-37	24 × 64 × 8	28-Pin	24 (16)	Up to 64	8 (8)	8 R		37MHz	225mA
PLUS405-45	24 × 64 × 8	28-Pin	24 (16)	Up to 64	8 (8)	8 R		45MHz	225mA
PLUS405-55	24 × 64 × 8	28-Pin	24 (16)	Up to 64	8 (8)	8 R		55MHz	225mA
PLS155	16 × 45 × 12	20-Pin	16 (4)	Up to 32	4 (0)	8 I/O, 4 R I/O	50ns	14MHz	190mA
PLS157	16 × 45 × 12	20-Pin	16 (4)	Up to 32	6 (0)	6 I/O, 6 R I/O	50ns	14MHz	190mA
PLS159A	16 × 45 × 12	20-Pin	16 (4)	Up to 32	8 (0)	4 I/O, 8 R I/O	35ns	18MHz	190mA
PLS167	22 × 48 × 6	24-Pin	22 (14)	Up to 48	8 (6)	6 R		14MHz	180mA
PLS167A	22 × 48 × 6	24-Pin	22 (14)	Up to 48	8 (6)	6 R		20MHz	180mA
PLS168	22 × 48 × 8	24-Pin	22 (12)	Up to 48	10 (6)	8 R		14MHz	180mA
PLS168A	22 × 48 × 8	24-Pin	22 (12)	Up to 48	10 (6)	8 R		20MHz	180mA
PLS179	20 × 45 × 12	24-Pin	20 (8)	Up to 32	8 (0)	4 I/O, 8 R I/O	35ns	18MHz	210mA
PLC42VA12/I	42 × 105 × 12	24-Pin	42 (10)	Up to 64	10 (0)	10 I/O or R I/O, 2 I/O	35ns	25MHz	135mA
PLC415-16	25 × 68 × 8	28-Pin	25 (17)	Up to 64	8 (8)	8 R		16MHz	100µА/ 80mА
PML									
PLHS501	104 × 116 × 24	52-Pin	32 (24)	Up to 136+	0	16 C, 8 VO	22ns		295mA
PML2552-35	205 × 210 × 24	68-Pin	53 (29)	Up to 258 •	36 (20)	8 I/O, 16 R I/O	35ns	50MHz	10mA/ 100mA
PML2552-50	205 × 210 × 24	68-Pin	53 (29)	Up to 258 •	36 (20)	8 1/O, 16 R 1/O	50ns	35MHz	10mA/ 100mA
PML2852-35	205 × 210 × 40	84-Pin	53 (29)	Up to 258 •	36 (20)	16 C, 8 VO, 16 R VO	35ns	50MHz	10mA/ 100mA
PML2852-50	205 × 210 × 40	84-Pin	53 (29)	Up to 258•	36 (20)	16 C, 8 VO, 16 R VO	50ns	35MHz	10mA/ 100mA

PAL Device = Programmable Array Logic (Fixed OR Array)-Type PHD = Programmable High-Speed Decoder PLA = Programmable Logic Array PLS = Programmable Logic Sequencer PML = Programmable Macro Logic

OUTPUTS:

C = Combinatorial outputR = Registered output

I/O = Combinatorial I/O

R I/O = Registered I/O


#### NOTES:

 $f_{MAX} = 1/(t_{IS} + t_{CKO})$  worst case \* Includes control product terms Product terms per NAND gate
 PAL is a registered trademark of AMD.
 PML is a trademark of Signetics.

All packages refer to DIP configurations except PHD48N22, PML2552 and PML2852, which are offered in PLCC only.

## **Ordering information**

#### PLD PRODUCTS



# Section 2 Introduction

#### INDEX

What is Programmable Logic?	9
Quality and Reliability	
	30


andrika († 1995) 1990 - Standard Market, 1997 - Standard Market, 1997 1997 - Standard Market, 1997 - Standard Market, 1997 - Standard Market, 1997 - Standard Market, 1997 - Standard 1997 - Standard Market, 1997 - Standard Market, 1997 - Standard Market, 1997 - Standard Market, 1997 - Standard


## Introduction

## WHAT IS PROGRAMMABLE LOGIC?

In 1975, Signetics Corporation developed a new product family by combining its expertise in semi-custom gate array products and fuse-link Programmable Read Only Memories (PROMs). Out of this marriage came Signetics Programmable Logic Family. The PLS100 Field-Programmable Logic Array (FPLA) was the first member of this family. The FPLA was an important industry first in two ways. First, the AND/OR/INVERT architecture allowed the custom implementations of Sum of Product logic equations. Second, the three-level fusing allows complete flexibility in the use of this device family. All logic interconnections from input to output are programmable.

Figure 1 shows the architecture of a high performance sequencer combining a PLA architecture with JK flip-flops. The Selection Guide shown on pages 4 and 5 of this data handbook shows the current spectrum of Philips Semiconductors–Signetics PLDs. Parts for every need are available in nearly every architecture and across at least three technologies. The PLUS and PLHS prefixes describe bipolar parts, the PLC prefix describes EPLD (CMOS) parts and the PLQ prefix refers to the new Signetics QUBiC BiCMOS process. Figure 2 shows a shorthand image of the PLUS153 programmable logic array (PLA), which was derived from the original PLS100.






## Introduction


#### PLD LOGIC SYNTHESIS

No intermediate step is required to implement Boolean Logic Equations with PLDs. Each term in each equation simply becomes a direct entry into the Logic Program Table. The following example illustrates this straightforward concept:

 $X_0 = AB + \overline{C}D + B\overline{D}$ 

 $\overline{X}_1 = \overline{A}B + \overline{C}D + EFG$ 






## Introduction

In the previous example, the two Boolean Logic equations were broken into Product terms. Each P-term was then programmed into the P-term section of the PLA Program Table. This was accomplished in the following manner:

#### Step 1

Select which input pins  $I_0 - I_{15}$  will correspond to the input variables. In this case A - G are the input variable names.  $I_6$ through  $I_0$  were selected to accept inputs A - G respectively.



#### Step 2


Transfer the Boolean Terms to the PLA Program Table. This is done simply by defining each term and entering it on the Program Table.

e.g., P<sub>0</sub> = AB

This P-term translates to the Program Table by selecting  $\mathbf{A} = \mathbf{I}_6 = \mathbf{H}$  and  $\mathbf{B} = \mathbf{I}_5 = \mathbf{H}$  and entering the information in the appropriate column.

This term is defined by selecting  $C = I_4 = L$ and  $D = I_3 = H$ , and entering the data into the Program Table. Continue this operation until all P-terms are entered into the Program Table.






Introduction

#### Step 3

Select which output pins correspond to each output function. In this case  $F_0 =$ Pin 18 = X<sub>0</sub>, and  $F_1 =$  Pin 17 = X<sub>1</sub>.




#### Step 4

Select the Output Active Level desired for each Output Function. For  $X_0$  the active level is high for a positive logic expression of

this equation. Therefore, it is only necessary to place an (H) in the Active Level box above Output Function 0, (F\_0). Conversely,  $X_1$  can

be expressed as  $\overline{X}_1$  by placing an (L) in the Active Level box above Output Function 1, (F<sub>1</sub>).



## Introduction

#### Step 5


Select the P-Terms you wish to make active for each Output Function. In this case  $X_0 = P_0 + P_1 + P_2$ , so an A has been placed in the intersection box for  $P_0$  and  $X_0$ ,  $P_1$  and  $X_0$  and  $P_2$  and  $X_0$ .

Terms which are not active for a given output are made inactive by placing a (•) in the box under that P-term. Leave all unused P-terms unprogrammed.

Continue this operation until all outputs have been defined in the Program Table.

#### Step 6

Enter the data into a Signetics approved programmer. The input format is identical to the Signetics Program Table. You specify the P-terms, Output Active Level, and which P-terms are active for each output exactly the way it appears on the Program Table.





## Introduction

#### PLD LOGIC SYNTHESIS (Continued)

When fewer inputs and outputs are required in a logic design and low cost is most important, the Signetics 20-pin PLD should be considered first choice. The PLUS153 is a PLA with 8 inputs, 10 I/O pins, and 42 product terms. The user can configure the device by defining the direction of the I/O pins. This is easily accomplished by using the direction control terms  $D_0 - D_9$  to establish

the direction of pins  $B_0-B_9$ . The D-terms control the 3-State buffers found on the outputs of the Ex-OR gates. Figures 10 and 11 show how the D-term configures each  $B_X$  pin.







## Introduction

To control each D-term, it is necessary to understand that each control gate is a 36-input AND gate. To make the 3-State buffer active ( $B_x$  pin an output), the output of the control gate must be at logic HIGH (1). This can be accomplished in one of two

ways. A HIGH can be forced on all control gate input nodes, or fuses can be programmed. When a fuse is programmed, that control gate input node is internally pulled up to HIGH (1). See Figure 12 and Figure 13. Programming the fuse permanently places a HIGH (1) on the input to the control gate. The input pin no longer has any effect on that state.








## Introduction

#### **DEDICATING B<sub>X</sub> PIN DIRECTION**

Since each input to the D-terms is true and complement buffered (see Figure 11), when the device is shipped with all fuses intact, all control gates have half of the 36 input lines at logic low (0). The result of this is all Control Gate outputs are low (0) and the 3-State buffers are inactive. This results in all  $B_X$  pins being in the input condition. the resultant device is, therefore, an 18-input, 0-output FPLA. While useful as a bit bucket or Write-Only-Memory (WOM), most applications require at least one output. Clearly, the first task is to determine which of the B<sub>X</sub> pins are to be outputs. The next step is to condition the control gate to make the 3-State buffer for those gates active. To dedicate B<sub>0</sub> and B<sub>1</sub> as outputs, it is necessary to program all fuses to the inputs to Control Gates D<sub>0</sub> and D<sub>1</sub>. This internally pulls all inputs to those gates to HIGH (1) permanently. since all inputs to the Control Gates are HIGH (1), the output is HIGH (1) and the 3-State buffers for  $B_0$  and  $B_1$  are active. This permanently enables  $B_0$  and  $B_1$ as outputs. Note that even though  $B_0$  and  $B_1$ are outputs, the output data is available to the AND array via the internal feedback (see Figure 11a).

To program this data, the PLUS153 Program Table is used as shown in Figure 14.




## Introduction

By placing a (—) Don't Care in each input box you are specifying that the True and Complement fuses are programmed on each Control Gate, thus permanently dedicating the  $B_0$  and  $B_1$  pins as outputs. By placing a (0) in all input boxes for  $B_2 - B_9$ , you are specifying that both True and Complement fuses are intact. This causes a low (0) to be forced on half of the Control Gate inputs, guaranteeing the output of the Control Gate will be low (0). When the Control Gate outputs are low (0), the 3-State buffer is inactive and the  $B_2$  -  $B_9$  pins are enabled as inputs. All  $B_X$  pin directions can be controlled in this manner.

#### ACTIVE DIRECTION CONTROL

Sometimes it is necessary to be able to actively change the direction of the  $B_X$  pins without permanently dedicating them. Some applications which require this include 3-State bus enable, multi-function decoding, etc. This can easily be done by programming the

Control Gate to respond to one or more input pins. It is only necessary to select which  $I_X$  and  $B_X$  pins will control the pin directions and the active level HIGH (H) or LOW (L) that will be used. The PLUS153 Program Table in Figure 15 shows the method of controlling  $B_0 - B_9$  with  $I_7$ . When  $I_7$  is LOW (L), pins  $B_0 - B_9$  are outputs; when  $I_7$  is HIGH (H), pins  $B_0 - B_9$  are inputs. Note that by programming all other  $I_X$  and  $B_X$  pins as DON'T CARE (—), they are permanently disconnected from control of  $B_X$  pin direction.



## Introduction


The previous 28-pin logic synthesis example could be done on the PLUS153 as follows:

$$X_0 = AB + \overline{C}D + B\overline{D}$$

$$\overline{X}_1 = \overline{AB} + \overline{CD} + \overline{EFG}$$

Note that  $B_0$  was used as a CHANGE input. When  $B_0$  is HIGH (H) the outputs appear on  $B_8$  and  $B_9$ . When  $B_0$  is LOW (L), the outputs appear on  $B_6$  and  $B_7$ .  $B_1$  through  $B_5$  are not used and therefore left unprogrammed.

Signetics offers two packages for user-friendly design assistance. The first package, AMAZE, has evolved over 10 years to support Signetics programmable products with logic equation, state equation, and schematic entry. AMAZE can compile designs guite well for Signetics lower density parts. However, to satisfy the needs of Programmable Macro Logic users, Signetics developed an additional software package called SNAP. SNAP expands upon the capabilities of AMAZE in its approach to design implementation, more closely resembling a gate array methodology. Both of these products are described in more depth at a later point in this handbook.



## Introduction

# SEQUENTIAL LOGIC CONSIDERATIONS

The PLUS405, PLUS105 and PLC42VA12 represent significant increases in complexity when compared to the combinatorial logic devices previously discussed. By combining the AND/OR combinatorial logic with clock output flip-flops and appropriate feedback, Signetics has created the first family of totally flexible sequential logic machines.

The PLUS405 (Programmable Logic Sequencer) is an example of a high-order machine whose applications are many. Application areas for this device include VRAM, DRAM, Bus and LAN control. The PLUS405 is fully capable of performing fast sequential operations in relatively high-speed processor systems. By placing repetitive sequential operations on the PLUS405, processor overhead is reduced.

The following pages summarize the PLUS405 architecture and features.

#### Sequencer Architecture


The PLUS405 Logic Sequencer is a programmable state machine, in which the output is a function of the present state and the present input.

With the PLUS405, a user can program any logic sequence expressed as a series of jumps between stable states, triggered by a valid input condition (I) at clock time (t). All stable states are stored in the State Register. The logic output of the machine is also

programmable, and is stored in the Output Register. The PLUS105 is a subset of the PLUS405.

#### **Clocked Sequence**

A synchronous logic sequence can be represented as a group of circles interconnected with arrows. The circles represent stable states, labeled with an arbitrary numerical code (binary, hex, etc.) corresponding to discrete states of a suitable register. The arrows represent state transitions, labeled with symbols denoting the jump condition and the required **change** in output. The number of states in the sequence depends on the length and complexity of the desired algorithm.



## Introduction

#### State Jumps

The state from which a jump originates is referred to as the Present state (P), and the state to which a jump terminates is defined as the Next state (N). A state jump always causes a change in state, but may or may not cause a change in machine output (F).

State jumps can occur only via "transition terms"  $T_n$ . These are logical AND functions of the clock (t), the Present state (P), and a valid input (I). Since the clock is actually applied to the State Register,  $T_n = I \cdot P$ . When  $T_n$  is "true", a control signal is generated and used at clock time (t) to force the contents of the State Register from (P) to (N), and to change the contents of the Output Register (if necessary). The simple state jump in Figure 20, involving 2 inputs, 1 state bit, and 1 output bit, illustrates the equivalence of discrete and programmable logic implementations.

#### Sequencer Logic Structure

The Sequencer consists of programmable AND and OR gate arrays which control the Set and Reset inputs of a State Register, as well as monitor its output via an internal feedback path. The arrays also control an independent Output Register, added to store output commands generated during state transitions, and to hold the output constant during state sequences involving no output changes. If desired, any number of bits of the Output Register can be used to extend the width of the State Register, via external feedback.






Figure 20. Typical State Jump From State (0) to State (1), if Inputs A = B = "1". The Jump Also Forces F = "1", as Required.



## Introduction






Figure 24. Typical Transition Terms Involving Arbitrary Inputs and State Variables. All Remaining Gate Inputs Are Programmed Don't Care. Note That T<sub>2</sub> Output is State Independent.

#### Input Buffers

16 external inputs  $(I_m)$  and 6 internal inputs  $(P_s)$ , fed back from the State Register, are combined in the AND array through two sets of True/Complement (T/C) buffers. There are a total of 22 T/C buffers, all connected to multi-input AND gates via fusible links which are initially intact.

Selective fusing of these links allows coupling either True, Complement, or Don't Care values of  $(I_m)$  and  $(P_s)$ .

#### "AND" Array

State jumps and output changes are triggered at clock time by valid transition terms  $T_n$ . These are logical AND functions of the present state (P) and the present input (I).

The PLUS105 AND Array contains a total of 48 AND gates. Each gate has 45 inputs – 44 connected to 22 T/C input buffers, and 1 dedicated to the Complement Array. The outputs of all AND gates are propagated through the OR Array, and used at clock time (t) to force the contents of the State Register from (P) to (N). they are also used to control the Output Register, so that the FPLS 8-bit output F<sub>r</sub> is a function of the inputs and the present state. The PLUS405 contains 64 AND gates in its' AND array.

## Introduction


#### "OR" Array


In general, a clocked sequence will consist of several stable states and transitions, as determined by the complexity of the desired algorithm. All state and output changes in the state diagram imply changes in the contents of State and Output Registers.


Thus, each flip-flop in both registers may need to be conditionally set or reset several times with  $T_n$  commands. This is accomplished by selectively ORing through a programmable OR Array all AND gate outputs  $T_n$  necessary to activate the proper flip-flop control inputs.

The PLUS105 OR Array consists of 14 pairs of OR gates, controlling the S/R inputs of 14 State and Output Register stages, and a single NOR gate for the Complement Array. All gates have 48 inputs for connecting to all 48 AND gates. The PLUS405 uses 64 input gates.


The PLUS405 contains 16 pairs of OR gates controlling state transitions and output stages and two additional NOR gates for dual complement arrays.







## Introduction



b. Note that the Complementary Logic Expression for  $T_3$ ,  $T_1 + T_2$ , Corresponds Exactly to the Logic Structure of the Complement Array.

#### **Complement Array**


The COMPLEMENT Array provides an asynchronous feedback path from the OR Array back to the AND Array.

This structure enables the sequencer to perform both direct and complement sequential state jumps with a minimum of transition (AND) terms,

Typically direct jumps, such as  $T_1$  and  $T_2$  in Figure 27 require only a single AND gate each.

But a complement jump such as  $T_3$  generally requires many AND gates if implemented as a direct jump. However, by using the Complement Array, the logic requirements for this type of jump can be handled with just one more gate from the AND Array. Because it can be split into separate machines (2 clocks), the PLUS405 incorporates two COMPLEMENT Arrays. As indicated in Figure 28, the single Complement Array gate may be used for many states of the state diagram. This happens because all transition terms linked to the OR gate include the present state as a part of their conditional logic. In any particular state, only those transition terms which are a function of that state are enabled; all other terms coupled to different states are disabled and do not influence the output of the Complement Array. As a general rule of thumb, the Complement Array can be used as many times as there are states.

## Introduction



Additional features are available depending on a specific part. In particular, the PLC42VA12 has everything mentioned here, and more. More details on PLAs, PAL devices and Sequencers can be found in the application section later in the manual.

Programmable Macro Logic, Signetics very high density logic is fully described in detail in its own section.

#### SUMMARY

The Signetics Company was founded in September, 1961 by a group of scientists and engineers who were among the pioneers in the development of integrated circuits. Signetics, acquired by Philips in 1975, was the first company in the world to be established for the sole purpose of designing, developing, manufacturing, and marketing ICs. Philips celebrated its 100th anniversary in 1991. On 1st January 1991, the Integrated Circuits and Discrete Semiconductor Business Units, formerly part of Philips Components, were merged into an autonomous product division (PD)-Philips Semiconductors as part of a major reorganization to focus Philips' semiconductor activities and to strengthen its standing in selected strategic markets. At the heart of this reorganization comes quality.


The Signetics approach to Quality Management has evolved with each evolution building upon the foundation laid. The emphasis in the 1960s and 1970s was quality by policy, documentation, and inspection. The emphasis in the 1980s was guality by employee involvement and process control. In the 1990s quality is achieved by emphasizing process and product Design For Manufacturability (DFM) and to customer requirements. (See Figure 1.) To ensure transformation, a formal Design Development Process (DDP) exists which requires the utilization of Cross-Functional Teams (CFTs) to assure that the customer Dimensions of Performance are met.

The modern Signetics Quality Journey (see Table 1) began in 1980. During the ensuing decade it achieved a 90-fold improvement in product electrical quality, 30-fold improvement in product visual and mechanical quality and a 20-fold improvement in product reliability. The great reduction in defect levels and a continued commitment to our customers made possible the following industry firsts:

- Ship-To-Stock Program
- Self-Qualification Program
- · Zero Defects Warranty Policy

The Journey never ends—Signetics continues to strive for **EXCELLENCE** in all aspects of our business through company focus and initiatives aimed at achieving three performance level goals in 1994:

- · Industry Leader in Customer Satisfaction
- With Products of Six Sigma Quality and Reliability
- And World Class Responsiveness to Customer Needs and Wants.



#### SIGNETICS' QUALITY IMPROVEMENT PROCESS

In 1979, Signetics recognized that quality was becoming a major competitive issue, not only in the semiconductor business but also in other industries. Increases in the volume of products imported from the Far East (steel, automobiles, and consumer products) sent strong signals that new competitive forces were at work.

An investigation into a variety of quality programs was started. The company realized that quality improvement would require a contribution from all employees. Management commitment and participation, however, was recognized as the primary prerequisite for this program to work successfully. Resources required for the resolution of defects were under management control.

The "Signetics Quality Journey" from 1980 into the decade of the '90s is summarized in Table 1. In 1980 a program was developed which focused on quality management. Rearranging previous quality control philosophies, we developed a decentralized. distributed quality organization and simultaneously installed a Quality Improvement Process (QIP) based on the 14-Step improvement program advocated by Phil Crosby. The process was formally begun company-wide in 1981. Since then substantial progress has been made in every aspect of our operations. From incoming raw material conformance to improvements in clerical errors - every department and individual is involved and striving for Zero Defects. Zero Accept sampling plans and Zero Defects warranties are evidence of our ongoing commitment to and progress in quality. The Crosby 14 steps evolved into 9 elements as the foundation of the QIP. The QIP continued to expand, including more processes and disciplines as Signetics' vision cleared.

Today the Total Quality Management (TQM) model is applied to the QIP, as illustrated in Figure 2, having a far-reaching impact on all aspects of our business. The customer is at the start (driver) and end (goal) of the TQM model which requires a driver, system, measures and goal. The customer is the primary driver. Leadership is provided by Quality Improvement Teams (QITs) which ensure that customer interaction occurs and that the organization supports the mission, QI policy and customer direction. TQM requires a clear set of management principles which mandate systems and measurements consistent with stated objectives. TQM endorses and utilizes the seven major examination categories of the U.S.A. Malcolm Baldrige National Quality Award. Together, the examination categories address all major components of an integrated, prevention based system built around continuous improvement and customer satisfaction.

#### ZERO DEFECTS WARRANTY

In the '80s, American industry demanded increased product quality of its IC suppliers in order to meet growing international competitive pressure. As a result of this quality focus, it became clear that what once was thought to be unattainable— Zero Defects— is, in fact, achievable.

Signetics offers a Zero Defects Warranty which states that we will take back an entire lot if a single defective part is found. This precedent setting warranty implemented in 1985 effectively ended the IC industry's "war of the AQLs" (Acceptable Quality Levels). The ongoing efforts of IC suppliers to reduce PPM (Parts Per Million) defect levels is now a competitive customer service measure. This intense commitment to quality provides an advantage to today's electronics OEM. That advantage can be summed up in four words: *Reduced Cost of Ownership.* 

As IC customers look beyond purchase price to the total cost of doing business with a supplier, it is apparent that a quality-conscious supplier represents a viable cost reduction resource. Consistent high-quality circuits reduce requirements for expensive test equipment and personnel, and allow for smaller inventories, less rework, and fewer field failures. Programs such as Self Qualification and Ship-To-Stock implemented in 1984 and Cycle Time Management (CTM) implemented in 1989 help reduce cost of ownership.

#### STATISTICAL PROCESS CONTROL (SPC)

Although application of statistics in our process development and manufacturing activities goes back to the early 1970's, the corporate-wide emphasis on Statistical Process Control (SPC) did not come until mid-1984.

A natural evolution of our quality improvement process made introduction of SPC and other related programs an inevitable event. SPC was, therefore, introduced under the QIP umbrella. The Crosby definition of Quality, "Conformance To Requirements (Specification)" was expanded to include "Conformance To Specified Targets". The measurement definition of "continuous improvement" was expanded to include "Continuous Reduction of Variability Around the Specified Target".

The objective of SPC is to institutionalize a systematic and scientific approach to business and manufacturing activities. This approach utilizes sound statistical theory. Managers are expected to be able to turn data into information and to make decisions solely on data (not perception).

The most critical and challenging aspect of implementing SPC is the establishment of a discipline within the operating areas so that decision making is fundamentally based on verifiable data and so that actions are documented. The other is the realization that statistical tools merely point out the problems but are not themselves solutions. The burden of action on the process is still on the shoulders of the person that implemented it. In order to implement SPC effectively, three steps are continually followed:


- 1. Documenting and understanding the process and using process flow charts and component diagrams.
- Establishing data collection systems and using SPC tools to identify process problems and opportunities for improvement.
- 3. Acting on the process and establishing guidelines to monitor and maintain process control.

#### Repeating steps 1-3 again.

These fundamentals are the basis of establishing specifications and operating philosophy with respect to SPC. The management of SPC, be it policy, function deployment or ongoing continuous improvement is accomplished in a systematic way by following the four step Plan, Do, Check, Act – PDCA/Shewart/Deming Cycles of Learning.

F O C U S S S UPPLIER	Raw Material Quality     Product Quality     Individual Responsibility for Quality     No Waiver Policy     Audits	Supplier Partnerships     Manufacturing Excellence     Recognition	Customer Partnerships     In-process Quality Control     Product Reliability     SPC	Cross Functional Operation     Better Management Practices     Cycle Time Management     Measurement- TORDC	<ul> <li>Customer Driven</li> <li>Design Quality</li> <li>Involve Everyone</li> <li>Competitive &amp; Functional Benchmarks</li> <li>Cycle Time Management</li> </ul>
I	Certification     Program	• Ship-to-Stock (STS)	Implementation	Supplier Teams	Broaden to Equipment & Service
N I T A INTERNAL T I V E S	<ul> <li>Decentralized Q &amp; R Function</li> <li>Crosby 14 Steps &amp; Absolutes</li> <li>33 QITs Formed</li> <li>All Employees Sign ZD Pledge</li> </ul>	<ul> <li>JIT Manufacturing</li> <li>Zero Accept Sampling Plans</li> <li>Repeat 14 Steps</li> </ul>	<ul> <li>SPC Introduction</li> <li>Early Failure C/A Program</li> <li>14 Steps to 9 Elements</li> <li>Customer Workshop</li> </ul>	<ul> <li>Design Development Cycle Time Reduction</li> <li>Make Market Cycle Time Reduction</li> <li>Inventory Reduction</li> <li>Baldrige Assessment &amp; Planning</li> </ul>	<ul> <li>6 Sigma Strategy</li> <li>Responsiveness Strategy</li> <li>Benchmarking <ul> <li>Design Methodology</li> <li>Mfg. Excellence</li> <li>Quality &amp; Service</li> </ul> </li> <li>QIP Audits</li> <li>ISO 9001 Certification</li> <li>TQE Award</li> </ul>
CUSTOMER	PPM Program	<ul> <li>ZD Warranty Policy</li> <li>STS Program</li> <li>Customer Process Change Notification</li> <li>Self Qual Program</li> </ul>	<ul> <li>Listening Post-TQRDC</li> <li>Advocate Program</li> <li>Lot Traceability</li> </ul>	<ul> <li>SPC Communications</li> <li>Customer Certifications</li> <li>Electronic Data Interchange</li> </ul>	<ul> <li>Customer Relationship Management Plan</li> <li>Customer Survey</li> <li>Quality Strategy Communications</li> </ul>
G O A L	<ul> <li>Conformance to Requirements</li> <li>Zero Defects</li> </ul>	Zero Defects to Customers	<ul> <li>Conformance to Customer Requirements</li> <li>Continuous Improvement</li> </ul>	<ul> <li>Total Customer Satisfaction</li> <li>Cycle Time Entitlement</li> </ul>	<ul> <li>Industry Leader in Customer Satisfaction</li> <li>6 Sigma Quality</li> <li>World Class Responsiveness</li> </ul>
	1980 – 1983	1984 – 1985	1986 – 1988	1989 – 1990	1991 – 1994

Table 1. Signetics Quality Journey



#### CYCLE TIME MANAGEMENT (CTM)


Cycle Time Management efforts are focused on Design-Development Process and Make-Market Process Responsiveness. Both are aimed at reducing the cycle time of tasks from current performance (Baseline) to entitlement (Using Existing Resources) then to improved entitlement and theoretical limit. Design-Development focuses on getting the right products and processes to production within the market window interval. Make-Market concentrates on getting product into the customers hands within Customer Lead Time Requirements. Cycle time management directly links to quality improvement in its requirement for task barrier identification at the root cause level and removal of those barriers (e.g. eliminating causes of rejects thereby eliminating rework or product sort). Also, the acceleration of results from reducing cycle time increases the frequency of events thereby increasing the cycles of learning required for quality improvement.


#### DESIGN FOR MANUFACTURABILITY (DFM) AND SIX SIGMA


A by-product of CTM application to the Design-Development Process (DDP) is the Signetics proprietary DDP manual introduced in January 1991 followed by Cross Functional Team (CFT) training. The DDP applies to all product, package and technology groups in Signetics. CFT's are used to drive the project from planning phase until all objectives of the new product contract are met. The requirements for SPC, DFM and meeting Six Sigma objectives are contained in the DDP manual. The CFTs are responsible for assuring that DFM occurs with an objective of Six Sigma. A Six Sigma design means that any desired characteristic of a part has a yield of 99.9997% or a defect rate of 3.4PPM (Cp of 2 or Cpk of 1.5)

#### QUALITY PERFORMANCE

Our Quality Improvement Process has influenced our entire production cycle - from the purchases of raw materials to the shipment of finished product. The involvement of all areas of the company has resulted in impressive quality improvements. A traditional quality gauge is final electrical and visual/mechanical product defect levels as measured upon first submittal results at outgoing Quality Assurance gates; Estimated Process Quality (EPQ). This is the PPM Level at our outgoing inspection for all accepted and rejected lots. (See Figures 3 and 4.) Current product shipments routinely record below 20PPM (Parts Per Million) electrical defect levels and 150PPM visual/mechanical defect levels. Since we utilize zero accept sampling on all finished product inspection, any lot with one or more rejects is rejected and 100 percent inspected. The most meaningful measure of our quality is how we measure up to our customer's expectations. Many customers routinely send us incoming inspection data or ratings on our products and services. In 1991, Signetics also implemented a formal annual customer survey to solicit inputs on Signetics performance to the Dimension of Performance deemed relevant by the customer. Signetics is very appreciative of the recognition given by customers. Since 1986. Signetics has received over 70 formal commendation plaques from customers in recognition of Quality, Delivery and Service. Due to this type of performance, a number of our customers have eliminated expensive incoming inspection testing and have subscribed to the Ship-to-Stock Program. (See Figure 5.)







#### SHIP-TO-STOCK PROGRAM

Ship-to-Stock is a formal program developed at the request of our customers to help them reduce their costs by eliminating incoming test and inspection. Through close work with these customers in our quality improvement program, they became confident that our defect rates were so low that the redundancy of incoming inspections and testing was not only expensive, but unnecessary. They also saw that added component handling increased the potential of causing defects.

Ship-to-Stock is a joint program between Signetics and a customer which formally certifies specific parts to go directly into the customer's assembly line or inventory. This program was developed at the request of several major manufacturers after they had worked with us and had a chance to experience the data exchange and joint corrective action occurring as part of our quality improvement program.


Manufacturers using large volumes of ICs, those who are evaluating Justin-Time delivery programs, or those who want to reduce or avoid high-cost incoming inspection are strongly encouraged to participate in this worthwhile program. Contact your local sales representative for further assistance and information on how to participate in this program.

#### RELIABILITY ASSURANCE PROGRAMS

#### Focus on Product Reliability

From 1981 to 1984, continuing improvements in process and material quality had a significant impact on product reliability.

Since 1984, the company has intensified its effort to markedly improve product reliability. Corporate Reliability Engineering, Group and Plant Reliability Units and Manufacturing Engineering work jointly on numerous improvement activities. These focused activities enhance the reliability of future products by providing improved methods for reliability assessment, increased understanding of failure physics, advanced analytical techniques, and aid in the development of material and processes.



#### EARLY FAILURE RATE (EFR) FOCUS

In 1986 Signetics intensified the focus on Early Life Reliability because of the significant impact EFR failures have on end system reliability performance. This program, which has now become a standard element in our reliability monitoring activities, provides quality engineering with statistically significant definition of low level process related defects. From these data, focused failure mechanism corrective actions can be developed. Average EFR levels on a broad cross section of processes, have been reduced from 720FPM to less than 100FPM since the corrective action effort was initiated in 1986 (reference Figure 6). Details of that activity are available upon request.

#### RELIABILITY MEASUREMENT PROGRAMS

Comprehensive product and process qualification programs have been developed to assure that our customers are receiving highly reliable products for their critical applications. Additionally, ongoing reliability monitoring programs, SURE III and Product Monitor, sample standard production on a regularly established basis (see Table 2).

Table 2.	Reliability	Assurance Programs
----------	-------------	--------------------

RELIABILITY FUNCTION	TYPICAL STRESS	FREQUENCY
New Process Qualification	High Temperature Operating Life Temperature-Humidity, Biased, Static High Temperature Storage Life Pressure Pot Temperature Cycle	Each new wafer fab process (and facility) Each new assembly process (and facility)
New Product Qualification	High Temperature Operating Life Temperature-Humidity, Biased, Static High Temperature Storage Life Pressure Pot Temperature Cycle Electrostatic Discharge Characterization	Each new product family
SURE III	High Temperature Operating Life Temperature-Humidity, Biased, Static Pressure Pot Temperature Cycle	Each fab process family, every four weeks
Product Monitor	Pressure Pot	Each plastic package type and technology family at each assembly plant, every week

#### DESCRIPTION OF STRESSES

#### High Temperature Operating Life

Static High Temperature Life (SHTL) stressing applies static DC bias to the device. This has specific merit in detecting ionic contamination problems which require continuous uninterrupted bias to drive contaminants to the silicon surface. The voltage bias must be maintained until the devices are cooled down to room temperature from the elevated life test temperature. Dynamic High Temperature Life (DHTL) stressing is not as effective in detecting such problems because the bias continuously changes, intermittently generating and healing the problem. For this reason, SHTL has typically been used as the accelerated life stress for Logic products. DHTL is useful for products such as memory and micro-processor/controller where a large portion of the area can only be accessed by dynamic means.

#### HTSL-High Temperature Storage Life

This stress exposes the parts to elevated temperatures (150°C-175°C) with no applied bias. For plastic packages, 175°C is the high end of its safe temperature region without accelerating untypical failure mechanisms. This test is intended to accelerate potential mechanical package-related failure mechanisms such as Gold-Aluminum bond integrity and other process instabilities.

## THBS-Temperature-Humidity, Biased, Static

The accelerated temperature and humidity bias is performed at 85°C and 85% relative humidity (85°C/ 85% RH). In general, the worst case bias condition is the one which minimizes the device power dissipations and maximizes the applied voltages. Higher power dissipations tend to lower the humidity level at the chip surface and lessen the corrosion susceptibility.

## TMCL-Temperature-Cycling, Air to Air

The device is cycled between the specified upper and lower temperature without power in an air or Nitrogen environment. Normal temperature extremes are -65°C and +150°C with a minimum 10 minute dwell and 5 minute transition per MIL-STD-883C, Method 1010.5, Condition C. This is a good test to measure the overall package to die mechanical compatibility, because the thermal expansion coefficients of the plastic are normally very much higher than those of the die and leadframe. However, for large die the stress may be too severe and induce failures that would not be expected in a real application.

#### **PPOT-Pressure Pot**

This stress exposes the devices to saturated steam at elevated temperature and pressure. The standard condition is 20 PSIG which occurs at a temperature of 127°C and 100% RH. The stress is used to test the moisture resistance of plastic encapsulated devices. The plastic encapsulant is not a moisture barrier and will saturate with moisture within 72 hours. Since the chip is not powered up the chip temperature and relative humidity will be the same as the autoclave once equilibrium is reached. Because the steam environment has an unlimited supply of moisture and ample temperature to catalyze thermally activated events, it is effective at detecting corrosion problems, contamination induced leakage problems, and general glassivation stability and integrity. It is also a good test for both package integrity (cracks in the package), and for die cracks (the moisture swells the plastic enough to stress the die; also the moisture causes leakage paths in the crack itself).

#### PRODUCT AND PROCESS QUALIFICATION PROGRAMS

Qualification activity is centered around new products and processes and changes in products and processes. The goal is to assure that the products can meet the qualification requirements prior to general release, and on an ongoing basis to demonstrate conformance to those requirements. The nature and extent of reliability stressing required depends on the type of change and the amount of applicable reliability data available.

A full qualification may include Early Failure Rate (EFR), Intrinsic Failure Rate (IFR), and Environmental Endurance Stressing. Such stress plans are reserved for introductions or changes that involve new or untested material or processes and, as such should be subjected to the maximum reliability interrogation. This normally entails a full range of biased and unbiased temperature and humidity stresses along with thermo-mechanical stresses. For changes that are of limited scope, the full range of qualification stressing may not be warranted. In these instances, the nature and extent of the change is examined and only those stresses which provide a valuable measure of the change, or those which will detect potential weakness, are performed.

#### SELF-QUAL PROGRAM (SQP)

Self-Qual, initiated in 1984, is a joint program between Signetics and a customer that formally communicates the qualification activities for a new or changed product, process, or material. The Self Qual process provides our customer's engineering groups an opportunity to participate in the development of the qualification plan. During the qualification process, customers may audit the project, and can receive interim updates of qualification progress. Upon completion, formal detailed engineering reports are provided.

The major impact to the customer comes from the reduced workload on the component engineering and qualification groups. These engineering resources generally divide their time between routine qualification activity and problem resolution on critical components. By eliminating the need to perform qualification for one of the basic supplier changes the customer component engineer can spend more of his time resolving the critical product issues. In addition, the total amount of stress hardware needed to perform qualification life tests and other environmental evaluations can be reduced, saving the customer facility costs and reducing operating expense.


Self-Qual is a no-risk proposition for the customer. Each Self-Qual proposal provides a detailed description of what we are changing and why. It includes a detailed plan of what we intend to do to establish the reliability of the products affected. If the customer wishes to have product added to the plan or select some additional stresses. or prefers alternative stress conditions, Signetics will do everything possible to accommodate those requests. After that, if the customer is still uncomfortable with the recommended change, they are under no obligation to accept our data, and they may also perform their own qualification program. Customers who are interested in participating in this program should contact their local sales representative or the Corporate Reliability Engineering department directly.


#### SURE III RELIABILITY MONITORING PROGRAM

In order to implement an improvement program, a standard measure of performance was needed. The results from the SURE III Reliability Monitoring Program are used as basic ongoing measures of product reliability performance. This program samples all generic families of products manufactured and utilizes standardized stress methods and test procedures. A measurement philosophy was adopted based on the premise of continual improvement toward our performance standard of zero defects. We also increased our standard Pressure Pot stress conditions from 15 PSIG/121°C to 20 PSIG/127°C. This reduced stress duration from 168 hours to 72 hours, and increased

high volume sampling, which increased sensitivity to low defect levels. Our standard monitoring program, SURE III, includes the stress conditions as described in Table 3. The continuous improvement results are shown in Figure 7 Signetics Reliability Index as Failure Per Million (FPM). The FPM value includes all rejects from all accelerated stresses divided by total units submitted to all stresses. This is a relative number used to manage continuous reliability improvement. It should not be interpreted as an expected failure rate. Figure 8 shows the continuous improvement in the SURE III 1000 Hour High-Temperature (T<sub>J</sub> > 150°C) Operating Life Test FPM (includes early and intrinsic failure rates) for all technologies combined.

The 428 FPM for 1991 derates to 1 FIT at 45°C ambient temperature when assumptions of 0.7eV, 60% UCL and an 8°C junction rise above ambient are used. Admittedly the 1 FIT calculation for 1991 includes all technologies and unsubstantiated assumptions, but is a plausible number. Detailed FIT calculations by family do exist. Failure rate information is provided in the Signetics Product Reliability Summary Report available to all customers. In addition, the Signetics Reliability Handbook and the Signetics Process Technology and Manufacturing Facility Roadmap publications further define the rationale for methods used and the formation of process, product and package families.





RELIABILITY FUNCTION	STRESS CONDITIONS	# UNITS
Static High Temperature Operating Life (SHTL)	Tj ≥ 150°C, T <sub>amb</sub> = 125°C to 150°C, Biased condition = Static, $V_{CC}$ = MAX, Duration = 1000 hours	135/150 Monthly
Temperature-Humidity, Biased, Static (THBS)	$\begin{array}{l} T_{amb} = 85^{\circ}C \pm 3^{\circ}C,\\ Humidity = 85\% \ RH \pm 5\%,\\ Biased condition = Static,\\ V_{CC} = MAX,\\ Duration = 1000 \ hours \end{array}$	100 Monthly
Temperature Cycling (TMCL)	T <sub>amb</sub> = -65°C ( +0°C -10°C) to +150°C ( +10°C -0°C), Air-to-Air, Dwell time = 10 minutes minimum each extreme, Biased condition = None, Duration = 1000 cycles for plastic package, 300 cycles for ceramic package	100 Monthly
Pressure Pot	$T_{anb}$ = 127°C ± 2°C, 20 PSIG ±0.5 PSIG (PPOT). 100% saturated steam, Biased condition = None, Duration = 72 hours	100 Weekly
······		435/450 per Family

Table 3. SURE III Reliability Monitoring Program

NOTE:  $V_{CC}$  = MAX is generally equal to  $V_{CC}$  = MAX as specified in data handbook

#### PRODUCT MONITOR

In addition to the SURE III program, each assembly plant performs Pressure Pot (20PSIG, 127°C, 72hours) reliability monitors on a weekly basis for each molded package type by pin count. The purpose of this program is to monitor the consistency of the assembly operations for such attributes as molding quality and die attach and wire bond integrity. This data is reported back to manufacturing operations and corporate and group reliability and quality assurance departments by electronic mail each week.

#### **RELIABILITY EVALUATION**

In addition to the product performance monitors encompassed in the SURE III program, Corporate and Group Reliability Engineering departments sustain a broad range of evaluation and qualification activities. Included in the engineering process are:

- Evaluation and qualification of new or changed materials, assembly/wafer-fab processes and equipment, product designs, facilities, and subcontractors.
- Devices or generic group failure rate studies.
- Advanced environmental stress development.
- Failure mechanism characterization and corrective action/prevention reporting.

The environmental stresses utilized in the engineering programs are similar to those utilized for the SURE III program; however,

more highly accelerated conditions and extended durations typify these engineering projects. Additional stress systems such as biased pressure pot, power-temperature cycling, and cycle-biased temperaturehumidity, are included in some evaluation programs.

#### STRESS FACILITY QUALITY

Quality improvement has reached all functional areas of the company, and the reliability stress laboratories are no exception. Corporate Reliability Laboratory (CRL) is one of the many areas where the benefits of the quality improvement process pays repeated dividends.

CRL utilizes stress which accelerate failure rates hundreds to thousands of times, requiring precision and control to make reliability data meaningful. Stress loading schedules are maintained with absolute regularity and chambers are never off-line beyond scheduled loading plans. Board currents are recorded prior to and at each interval on biased stresses, and monitoring of in-oven currents is conducted daily.

Thermal modeling of the Temperature Cycling systems has been accomplished and all loads are carefully weighed to ensure that thermal ramps are consistent.

Pressure Pot and Biased Pressure Pot systems utilize microprocessor controllers, and are accurate to within 0.1 degree centigrade. Saturation is guaranteed via automatic timing circuits, and a host of fail-safe controls ensure that test groups are never damaged.

Electrostatic discharge (ESD) handling precautions are standard procedures in the laboratories, and the occurrences of devices lost, zapped, or overstressed have become almost non-existent.

#### MANUFACTURING FACILITIES

Signetics, as part of a multinational corporation, utilize manufacturing facilities for wafer fabrication, package assembly, and test in three states and six overseas countries as shown in Table 4. Wafer fabrication is performed in fabs which report to the Product Groups. Assembly operations in Korea and Thailand report to Assembly Manufacturing Operations (AMO), Assembly subcontractors are scheduled and controlled through the AMO organization. Assembly subcontractors process all product to Signetics' specifications and materials. We have on-site quality assurance personnel at each subcontractor site to audit assembly processes and procedures.

## TYPICAL IC MANUFACTURING FLOW

The manufacturing process for integrated circuits begins with wafer fabrication. The wafers are then electrically sorted, assembled, and tested prior to customer shipment. Quality assurance inspections are utilized throughout the manufacturing process, with manufacturing being responsible for the process/product quality.

FACILITIES	DESIGNATION	LOCATION	PROCESS OR PACKAGE FAMILIES
	Fab 01	Sunnyvale, California, USA	Bipolar, Linear, Junction Isolated and Quality Assurance
Wafer	Fab 21	Orem, Utah, USA	Bipolar Gold Doped, Schottky, Oxide Isolated, ECL, PLD and Quality Assurance
Fabrication	Fab 22	Albuquerque, New Mexico, USA	NMOS, CMOS, ACMOS, BiCMOS, EPROM and Quality Assurance
	Fab 23	Albuquerque, New Mexico, USA	CMOS EPROM, Flash EPROM, BiCMOS, and Quality Assurance
	MOS #2	Nijmegen, The Netherlands	HC(T) CMOS Logic and Quality Assurance
	Alphatec (R)	Bangkok, Thailand	Ceramic DIP and Quality Assurance
	Anam (L)	Seoul, Korea	Plastic DIP, SO, PLCC, Metal Can and Quality Assurance
	ASAT (C)	Hong Kong	Plastic QFP, SO, and Quality Assurance
	HANA (M)	Bangkok, Thailand	Plastic DIP and Quality Assurance
Assembly	Hyundai (W)	Ichon, Kyungki, Korea	Plastic DIP, SO, PLCC, Ceramic DIP and Quality Assurance
	MEC (T)	Osaka, Japan	Plastic SO EIAJ, QFP and Quality Assurance
	Orem (P)	Orem, Utah, USA	Ceramic DIP, Flat Pack, QFP, PGA and Quality Assurance
	Pebei (B)	Kaosiung, Taiwan	Plastic DIP, SO, SSOP, PLCC, and Quality Assurance
	SigKor (K)	Seoul, Korea	Plastic DIP, SO, PLCC, and Quality Assurance
	Sig Thai (V)	Bangkok, Thailand	Plastic DIP, SO, and Quality Assurance
	Rohm (G)	Kyoto, Japan	Plastic QFP and Quality Assurance
	TA05	Sunnyvale, California, USA	Wafer Sort, Final Test and Quality Assurance
	SigKor	Seoul, Korea	Final Test and Quality Assurance
Test	SigThai	Bangkok, Thailand	Final Test and Quality Assurance
	Albuquerque	Albuquerque, New Mexico, USA	Wafer Test and Quality Assurance
	Orem	Orem, Utah, USA	Wafer Test, Military Final Test and Quality Assurance

Table 4. Product Manufacturing

#### Table 5. Package Construction

ITEMS	PLASTIC DIP	SO AND PLCC	CERAMIC DIP(CERDIP)	CERAMIC FLAT PACK
Lead Frame	Copper, 194 Alloy	Copper, 194 or PMC102	Alloy-42	Alloy-42
Lead Finish	Tin/Lead Solder Dip (60/40)	Tin/Lead Solder Dip (60/40) or Solder Plate (80/20)	Tin/Lead Solder Dip (60/40)	Tin/Lead Solder Dip (60/40)
Bond Area Finish	Silver Spot	Silver Spot	Silver Spot	Silver Spot
Die Attach	Silver Filled Polymide or Thermoplastic	Silver Filled Polymide or Thermoplastic	Silver Filled Glass	Silver Filled Glass
Bond Wire	Gold, 1.0-1.3 mils in Diameter	Gold, 1.0-1.3 mils in Diameter	Aluminum, 1.0-1.3 mils in Diameter	Aluminum, 1.0-1.3 mils in Diameter
Wire Bonding Die Lead Frame	Thermosonic Ball Stitch	Thermosonic Ball Stitch	Ultrasonic Stitch Stitch	Ultrasonic Stitch Stitch
Package Material	Novolac Epoxy	Novolac Epoxy	Ceramic	Ceramic

#### SPECIAL PROCESSING

#### SUPR II LEVEL B -

For our customers who require an infant mortality rate level less than that normally provided for our standard products (typically less than 1000PPM), we offer our Signetics Upgraded Product Reliability (SUPR) program.

Devices are burned-in per Signetics specification 850-227 schematics for a

minimum of 21 hours at junction temperature between 155°C to 175°C. For a 1.0eV activation energy, 21 hours at 155°C is equivalent to 168 hours at 125°C.

Following burn-in, all devices are cooled down under bias and tested within 96 hours. All devices are tested before and after burn-in, yield calculated and compared to Percent Defective Allowed (PDA). If a lot fails PDA, it is investigated and good units submitted to a second burn-in. All "SUPR II B" devices carry a "B" marking.

The SUPR program was introduced in 1972 to improve quality and reliability and was expanded in 1975 to SUPR II A which included the burn-in option, SUPR II B. With the implementation of the Signetics Quality Improvement Process in 1980, standard product quality levels and guarantees caught up and passed SUPR II. All processing,

except for burn-in, is now standard. The Signetics standard warranty is Zero Defects.

"Evaluation of Early Failure Levels and The Effectiveness of Burn-In" is available upon request through your local sales office. This brochure is an aid for those users and purchasers of integrated circuits who need to make a decision regarding burn-in.

#### PUBLICATIONS

Signetics routinely publishes documents supporting the Quality and Reliability Improvement Process. The following significant documents are currently available.

#### **IC Quality Series**

## Quality and Reliability Policy Manual (850-8000)

This manual is the starting point for understanding the policies of Signetics pursuant to constantly improving the high standards of quality and reliability in the manufacture of monolithic integrated circuits. Responsibilities and authority of organizations are defined along with governing specifications and operator instruction documents.

#### Signetics QIP Total Quality Management

This booklet describes the TQM model, patterned after the U.S.A. Malcom Baldrige National Quality Award criteria and how the model is applied to the Signetics Quality Improvement Process.

#### Supplier Partnership Guide

This booklet defines Signetics philosophy, policy and requirements for establishing strategic partnerships with raw material suppliers.

#### Product Symbol Formats

This publication provides a guide for determining standard product symbol format and content for decoding inventory and product in field usage since 1980. Since date code 8717, Signetics has symbolized the assembly start computer Lot ID on commercial products providing full traceability back to start of wafer fabrication.

#### **Quality Attributes EDI System**

This manual defines system requirements for Electronic Data Interchange (EDI) of Quality Attributes (pass/fail) Data.

#### Monthly Product Outgoing Quality Summary Reports

Estimated Process Quality (EPQ) in PPM for electrical, visual/ mechanical and hermeticity by part number or by family.

#### Statistical Process Control

This booklet introduces the Signetics SPC system including terminologies, philosophy, organization, training and implementation strategy and status.

#### Ship-To-Stock Program

This booklet defines the "joint program" requirements of Signetics and the customer to formally certify specific products to go directly into the assembly line or inventory with reduced or no incoming inspection thereby reducing cost of ownership.

#### Customer Return Immediate Service Program (CRISP)

This booklet defines the joint responsibilities of Signetics and the customer to assure that correlation samples are investigated and results reported per the Signetics 1-4-5 cycle time commitments.

#### **IC Reliability Series**

#### Signetics Reliability Handbook

This handbook is a detailed guide to Signetics Reliability Qualification and Monitoring activities. It includes reference sections that deal with the application and statistics of integrated circuit reliability issues.

#### Product Reliability Summary

Yearly, SURE III monitoring data is summarized and published for all product families in a Product Reliability Summary. Summaries like this one provide a detailed overview of product family performance and estimates the reliability of those products in use conditions.

#### Quarterly Reliability Update

Detailed results, by part number, package type, date code, assembly location, and by stress and test interval are routinely published in the Signetics Quarterly Reliability Update. The "Update" is available at the end of each quarter, and contains the results of reliability monitors which completed during the previous quarter, plus approximately 3 years of history for each product family.

#### SMD Reliability (The Reliability and Durability of Surface Mount Packages)

In support of Signetics' leadership in Surface Mount Device (SMD) technology, we have published in-depth studies and evaluations on the reliability and durability of SMD packages. The Surface Mount Reliability report covers evaluation of products after exposure to the unique environments created by various SMD soldering and cleaning processes.

#### Process Technology and Manufacturing Facility Roadmap

This document defines the various process technologies in production in Signetics manufacturing facilities, and defines in detail, the fab and assembly processes and locations qualified to produce all released products.

#### Thermal Characteristics of Integrated Circuit Packages

This is a comprehensive collection of thermal characterization data for all packages manufactured by Signetics. Thermal resistance data to *Case*, and to *Ambient* are provided. Details on airflow effects and die size are included.

#### SSQP – Signetics Self-Qual Program-Reports

In addition to the regular publications of reliability monitor results, a special program for the publication of qualification proposals and final engineering reports has been in place since January of 1984. Self-Qual Reports are available on all major process changes and introductions, thereby reducing customer cost of ownership.

#### Evaluation of Early Failure Levels and the Effectiveness of Burn-In

This report provides results of burning Early Failure Rate (EFR) program implemented in 1986 to identify and eliminate root causes of infant mortality and to aid users of IC components faced with a decision regarding Burn-In of purchased integrated circuits.

#### DATA AVAILABILITY

The previously referenced documents are available to all our customers. Many are available in your local sales office, or from:

Corporate Quality System Group Mail Stop #35 811 East Arques Avenue P. O. Box 3409 Sunnyvale, CA 94088-3409, USA

where you can be placed on a standard mailing list for all documentation which meet your requirement(s).

## PLD PRODUCT QUALITY AND RELIABILITY

#### **Bipolar Programmable Products**

Programmable Logic Devices (PLDs) have also undergone the "Signetics Quality Journey" described earlier. More monitoring in addition to those previously described is done on bipolar PLDs because they cannot be fully tested by Signetics. These products are not complete until the selected fusible elements (metallic fuse links of NiCr or TiW, or vertical diodes) are programmed by our customers.

Our goal is 100% programming yields. To meed this goal, we begin with correct product and process design to ensure sufficient current is delivered to the selected fuses without programming any de-selected fuses. Confirmation of proper design is done through the performance of fusibility testing and post-fuse functional testing hot (PFTH) during the qualification of new products and processes. PFTH includes functional, DC and AC testing.

Monitoring of fusibility continues on all PLDs in production with electrical testing of fuse resistance on Process Control Monitor die present on the same wafers as the product die. Product is also screened for fusibility at wafer electrical probing (Esort) where a test row and test column are programmed on each die. Die that cannot successfully program the test row and column are rejected. Samples of selected representative products continue to routinely undergo fusibility and PFTH monitors to ensure maintenance of high programming yields.

On occasion, our internal monitors or customer feedback may indicate certain products do not meet our customers' expectations in regard to programming. In that event, management commits the necessary resources to identify and implement corrective actions. This is usually accomplished in a Cross Functional Team as it may not be clear is improved design, process, testing, or some combination, is required. The success of such team efforts is exemplified in the release of new revisions of the PLUS153/173, PLUS16XX, and 10H20EV8/10020EV8 products. These products were converted to the new RD2 process that was developed to improve

fusibility. Some of these products underwent design improvements as well.

#### **CMOS Programmable Products**

Our goal for CMOS EPLD programming yields is also 100%. In addition, data retention is to be better than 10 years at 45°C. Our efforts towards these goals also begin with proper product and process design and continue with SPC in manufacturing.

In contrast to bipolar PLDs, EPLDs are completely tested by programming all cells at Esort. Defective die that cannot be fully programmed are rejected. Product is also screened for data retention (charge loss) by voltage and thermally accelerated testing. The former is accomplished by an elevated voltage drain stress test at Esort. The latter is done by means of a 250°C bake between programming at Esort1 and verification at Esort2.

As for all products, ongoing verification of product quality and reliability is accomplished with PA sampling after final electrical test, SURE III reliability testing, and EFR monitoring.

## Section 3 PAL Device Data Sheets

Series 20

#### INDEX

Conco Lo		
PHD16N8-5	Programmable High-Speed Decoder ( $16 \times 16 \times 8$ ); 5ns	41
PLC18V8Z35/I	Zero Standby Power CMOS Versatile PAL Devices	49
PLC18V8Z25/IA	Zero Standby Power CMOS Versatile PAL Devices	62
PLUS16R8D/-7	PAL Devices (Includes PLUS16L8D/-7, PLUS16R4D/-7, PLUS16R6D/-7, PLUS16R8D/-7); 7.5ns & 10ns	75
PLQ16R8-5	PAL Devices (Includes PLQ16L8-5, PLQ16R4-5, PLQ16R6-5, PLQ16R8-5); 5ns	90
Series 24		
PLUS20R8D/-7	PAL Devices (Includes PLUS20L8D/-7, PLUS20R4D/-7, PLUS20R6D/-7, PLUS20R8D/-7); 7.5ns & 10ns	106
PLQ20R8-5	PAL Devices (Includes PLQ20L8-5, PLQ20R4-5, PLQ20R6-5, PLQ20R8-5); 5ns	121
PL22V10-10/-12/-15, PL22V10I15	CMOS Programmable Electrically Erasable Logic Device	137
PLQ22V10-7	BiCMOS Versatile PLD Device	152
10H20EV8/10020EV8	ECL Programmable Array Logic	165
Series 68		
PHD48N22-7	Programmable High-Speed Decoder (48 $\times$ 73 $\times$ 22)	182

## 수가 아이는 것을 가지 않는다.

antaria. 1996 - Antaria Santaria, antaria di Antaria. 1996 - Antaria Santaria, antaria di Antaria.

-

# Programmable high-speed decoder logic $(16 \times 16 \times 8)$


#### FEATURES

- Ideal for high speed system decoding
- Super high speed at 5ns t<sub>PD</sub>
- 10 dedicated inputs
- 8 outputs
  - 6 bidirectional I/O
  - 2 dedicated outputs
- Security fuse to prevent duplication of proprietary designs.
- Individual 3-State control of all outputs
- Field-programmable on industry standard programmers
- Available in 20-pin Plastic Dual In-Line and 20-Pin PLCC

#### APPLICATIONS

- High speed memory decoders
- High speed code detectors
- Random logic
- Peripheral selectors
- Machine state decoders
- Footprint compatible to 16L8
- Fuse/Footprint compatible to TIBPAD





A = Plastic Leaded Chip Carrier

#### **ORDERING INFORMATION**

DESCRIPTION

speed in any design.

other PLD devices.

Order codes are listed below.

The PHD16N8-5 is an ultra fast

Programmable High-speed Decoder featuring a 5ns maximum propagation delay. The

architecture has been optimized using Philips

Semiconductors-Signetics state-of-the-art bipolar oxide isolation process coupled with

titanium-tungsten fuses to achieve superior

element comprised of 10 fixed inputs, 8 AND

3-State control of all outputs is also provided.

The device is field-programmable, enabling

using standard programming equipment.

Proprietary designs can be protected by programming the security fuse.

The SLICE software package from Philips

Semiconductors-Signetics supports easy

design entry for the PHD16N8-5 as well as

the user to quickly generate custom patterns

The PHD16N8-5 is a single level logic

to have as many as 16 inputs. Individual


gates, and 8 outputs of which 6 are bidirectional. This gives the device the ability

DESCRIPTION	ORDER CODE
20-Pin Plastic Dual In Line Package; (300mil-wide)	- PHD16N8-5N
20-Pin Plastic Leaded Chip Carrier; (350mil square)	PHD16N8-5A

#### **PHD16N8-5**


# Programmable high-speed decoder logic $(16 \times 16 \times 8)$

### LOGIC DIAGRAM



## PHD16N8-5

#### **FUNCTIONAL DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT	RATINGS		
SYMBOL	PARAMETER	Min	Max	UNIT	
V <sub>CC</sub>	Supply voltage	-0.5	+7	V <sub>DC</sub>	
VIN	Input voltage	-0.5	+5.5	V <sub>DC</sub>	
VOUT	Output voltage		+5.5	V <sub>DC</sub>	
I <sub>IN</sub>	Input currents	-30	+30	mA	
lout	Output currents		+100	mA	
Tamb	Operating temperature range	0	+75	°C	
T <sub>stg</sub>	Storage temperature range	-65	+150	°C	

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### **OPERATING RANGES**

		RAT	RATINGS	
SYMBOL	PARAMETER	Min	Max	UNIT
V <sub>CC</sub>	Supply voltage	+4.75	+5.25	V <sub>DC</sub>
Tamb	Operating free-air temperature	0	+75	°C

#### THERMAL RATINGS

TEMPERATURE				
Maximum junction	150°C			
Maximum ambient	75°C			
Allowable thermal rise ambient to junction	75°C			

## Programmable high-speed decoder logic $(16 \times 16 \times 8)$

### PHD16N8-5

#### **DC ELECTRICAL CHARACTERISTICS**

$^{\circ}C \leq T_{amb} \leq$	+75°C, $4.75 \le V_{CC} \le 5.25V$			·	·	
				LIMITS		UNIT
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP1	MAX	
Input volta	age <sup>2</sup>					
VIL	Low	V <sub>CC</sub> = MIN			0.8	V
VIH	High	V <sub>CC</sub> = MAX	2.0			V I
Vic	Clamp	$V_{CC} = MIN, I_{IN} = -18mA$		0.8	-1.5	v
Output vo	Itage					
		$V_{CC} = MIN, V_{IN} = V_{IH} \text{ or } V_{IL}$				
VOL	Low	$I_{OL} = +24mA$			0.5	V
V <sub>OH</sub>	High	I <sub>OH</sub> = -3.2mA	2.4			v
Input curr	ent	······································		•		
		V <sub>CC</sub> = MAX		Τ		[
l <sub>IL</sub>	Low	V <sub>IN</sub> = +0.40V		-20	-250	μΑ
I <sub>IH</sub>	High	V <sub>IN</sub> = +2.7V			25	μΑ
l <sub>l</sub>	High	$V_{IN} = V_{CC} = V_{CC} MAX$			100	μΑ
Output cu	rrent					
		V <sub>CC</sub> = MAX				
lozh	Output leakage <sup>3</sup>	V <sub>OUT</sub> = +2.7V			100	μΑ
lozL	Output leakage <sup>3</sup>	V <sub>OUT</sub> = +0.40V			-100	μΑ
los	Short circuit <sup>4</sup>	V <sub>OUT</sub> = 0V	-30		-90	mA
lcc	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX		115	180	mA
Capacitan	ice <sup>5</sup>					-
	· · · · · · · · · · · · · · · · · · ·	$V_{CC} = +5V$				
CIN	Input	V <sub>IN</sub> = 2.0V @ f = 1MHz		8		pF
COUT	I/O (B)	V <sub>OUT</sub> = 2.0V @ f = 1MHz		8	1	pF

NOTES:

Typical limits are at V<sub>CC</sub> = 5.0V and T<sub>amb</sub> = +25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
 Leakage current for bidirectional pins is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> or I<sub>IH</sub> and I<sub>OZH</sub>.
 Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.

5. These parameters are not 100% tested, but are periodically sampled.

## Programmable high-speed decoder logic $(16 \times 16 \times 8)$

PHD16N8-5

### AC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75 \le V_{CC} \le 5.25V, R_1 = 200\Omega, R_2 = 390\Omega$ 

				TEST	LIMITS		
SYMBOL	PARAMETER	FROM	то	CONDITIONS	MIN	MAX	UNIT
tep1	Propagation delay	(I, B) ±	Output ±	C <sub>L</sub> = 50pF		5	ns
toe <sup>2</sup>	Output Enable	(I, B) ±	Output enable	C <sub>L</sub> = 50pF		10	ns
top <sup>2</sup>	Output Disable	(I, B) ±	Input disable	$C_L = 5 \rho F$		10	ns

NOTES:

1. tpp is tested with switch S<sub>1</sub> closed and C<sub>L</sub> = 50pF. 2. For 3-State output; output enable times are tested with C<sub>L</sub> = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with Ct \_ 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed.

#### **VIRGIN STATE**


A factory shipped virgin device contains all fusible links open, such that:

1. All outputs are disabled.


2. All p-terms are disabled in the AND array.

#### TIMING DEFINITIONS

	 Q 2			1	t	+	
SYMBOL	PARAMETER	084 1					
teo	Input to output propagation delay.	0		1	2 :	3	4
top	Input to Output Disable (3-State) delay (Output Disable).		COND C = 4 = 20	.75V;	CL =	50pF	
toe	Input to Output Enable delay (Output Enable).		orst- Num				




#### **TIMING DIAGRAM**



## Programmable high-speed decoder logic $(16 \times 16 \times 8)$

## PHD16N8-5

#### AC TEST LOAD CIRCUIT



#### LOGIC PROGRAMMING

The PHD16N8-5 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SLICE and SNAP design software packages. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PHD16N8-5 architecture.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

#### "AND" ARRAY - (I, B)

PHD16N8-5 logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SLICE only. The SLICE design package is available, free of charge, to qualified users.


To implement the desired logic functions, each logic variable (I, B, P and D) from the logic equations is assigned a symbol. TRUE (High), COMPLEMENT (Low), DON'T CARE and INACTIVE symbols are defined below.

#### **VOLTAGE WAVEFORMS**



#### **PROGRAMMING/SOFTWARE** SUPPORT

Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/ Software Support) of this data handbook for additional information.



NOTE:

1. This is the initial state.


ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

March 27, 1990

## Programmable high-speed decoder logic $(16 \times 16 \times 8)$

## PHD16N8-5


#### PROGRAM TABLE




## Programmable high-speed decoder logic $(16 \times 16 \times 8)$

## PHD16N8-5

#### **DECODING 1/2 MEG STATIC MEMORY**



#### SNAP RESOURCE SUMMARY DESIGNATIONS



## PLC18V8Z35 / PLC18V8ZI

#### DESCRIPTION

The PLC18V8235 and PLC18V821 are universal PAL® devices featuring high performance and virtually zero-standby power for power sensitive applications. They are reliable, user-configurable substitutes for discrete TTL/CMOS logic. While compatible with TTL and HCT logic, the PLC18V82I can also replace HC logic over the V<sub>CC</sub> range of 4.5 to 5.5V.

The PLC18V8Z is a two-level logic element comprised of 10 inputs, 74 AND gates (product terms) and 8 output Macro cells.

Each output features an "Output Macro Cell" which can be individually configured as a dedicated input, a combinatorial output, or a registered output with internal feedback. As a result, the PLC18V8Z is capable of emulating all common 20-pin PAL devices to reduce documentation, inventory, and manufacturing costs.

A power-up reset function and a Register Preload function have been incorporated in the PLC18V8Z architecture to facilitate state machine design and testing.

With a standby current of less than 100µA and active power consumption of 1.5mA/MHz, the PLC18V8Z is ideally suited for power sensitive applications in battery operated/backed portable instruments and computers.

The PLC18V8Z is also processed to industrial requirements for operation over an extended temperature range of -40°C to +85°C and supply voltage of 4.5V to 5.5V.


Ordering information can be found below.

#### FEATURES

- 20-pin Universal Programmable Array Logic
- Virtually Zero-Standby-power
- Functional replacement for Series 20 PAL devices
  - I<sub>OL</sub> = 24mA
- High-performance CMOS EPROM cell technology
  - Erasable
  - Reconfigurable
  - 100% testable
- 35ns Max propagation delay (comm)
- 40ns Max propagation delay (Industrial)
- Up to 18 inputs and 8 input/output macro cells
- Programmable output polarity
- Power-up reset on all registers
- Register Preload capability
- Synchronous Preset/Asynchronous Reset
- Security fuse to prevent duplication of proprietary designs
- Design support provided using SLICE software development package and other CAD tools for PLDs
- Available in 300mil-wide DIP with quartz window, plastic DIP (OTP) or PLCC (OTP)

#### **APPLICATIONS**

- Battery powered instruments
- Laptop and pocket computers
- Industrial control
- Medical Instruments
- · Portable communications equipment



#### **PIN LABEL DESCRIPTIONS**

1	Dedicated input
В	Bidirectional input/output
0	Dedicated output
D	Registered output (D-type flip-flop)
F	Macrocell Input/Output
CLK	Clock input
ŌE	Output Enable
V <sub>cc</sub>	Supply voltage
GND	Ground

#### ORDERING INFORMATION

DESCRIPTION	OPERATING CONDITIONS	ORDER CODE
20-Pin Plastic Dual In-Line Package 300mil-wide (t <sub>PD</sub> = 35ns)	Commercial	PLC18V8Z35N
20-Pin Ceramic Dual In-Line Package 300mil-wide with quartz window (t <sub>PD</sub> = $35ns$ )	Temperature Range	PLC18V8Z35FA
20-Pin Plastic Leaded Chip Carrier 350mil square (tPD = 35ns)	± 5% Power Supplies	PLC18V8Z35A
20-Pin Plastic Dual In-Line Package 300mil-wide (t <sub>PD</sub> = 40ns)	Industrial	PLC18V8ZIN
20-Pin Ceramic Dual In-Line Package 300mil-wide with quartz window ( $t_{PD} = 40$ ns)	Temperature Range	PLC18V8ZIFA
20-Pin Plastic Leaded Chip Carrier 350mil square (t <sub>PD</sub> = 40ns)	± 10% Power Supplies	PLC18V8ZIA

@PAL is a registered trademark of Advanced Micro Devices, Inc.

## PLC18V8Z35 / PLC18V8ZI


#### LOGIC DIAGRAM 12 32 35 16 20 24 28 WCLK 1 Ісік - 21-DIR SP **Å** Ŧ ∯ 19 F7 ₽ AC1 AC2 1 2-12 \_AF CLK OE DIR SF ₽<sup>D</sup> 18 F6 AC1 12 3 2 AR CLK OE DIR SF $\mathbf{H}$ P -17 F5 13 4-12 AR CLK Гое DIR SF 16 F4 ţ. AC1 14 5 DE AR CLK OE DIR ++++SE ŗ 15 F3 AC1 l5 6 - 📭 AB CLK OE DIR Ħ SE 14 F2 ₽I ₽ AC1 H l6 7-12-\_AB CLK OE DIR SI P 13 F1 AC1 17 8-12 $\pm \pm$ ТП **A**F CLK OE DIR SI Ţ 12 Fo AC1 18 9 - 12 +++**A**R SP -AR -CLK OE 11 Ig/OE CONFIG. f NOTES: In the unprogrammed or virgin state: Pins 1 and 11 are configured as Inputs 0 and 9, respectively, via the configuration cell. The clock and $\overline{\text{OE}}$ functions are disabled. All cells are in a conductive state. All AND gate locations are pulled to a logic "0" (Low). Output polarity is inverting. All output macro cells (OMC) are configured as bidirectional I/O, with the outputs disabled via the direction term. Denotes a programmable cell location.


## PLC18V8Z35 / PLC18V8ZI

## PAL DEVICE TO PLC18V8Z OUTPUT PIN CONFIGURATION CROSS REFERENCE


PIN NO.	PLC 18V8Z	16L8 16H8 16P8 16P8	16R4 16RP4	16R6 16RP6	16R8 16RP8	16L2 16H2 16P2	14L4 14H4 14P4	12L6 12H6 12P6	10L8 10H8 10P8
1	I <sub>0</sub> /CLK	. 1	CLK	CLK	CLK	ľ,	1	1	1
19	F7	В	В	В	D	I	1	1	0
18	F6	В	В	D	D	· 1	1	0	0
17	F5	В	D	D	D	I.	0	0	0
16	F4	В	n D	D	D	0	0	0	0
15	F3	В	D	D	D	0	0	0	0
14	F2	В	D	D	D	I	0	0	0
13	F1	В	В	D	D	1	1	0	.0
12	F0	В	В	В	D	1	1	1	0
11	I <sub>9</sub> /OE	1	OE	ŌE	ŌE	- 1	1	1	I

The Signetics state-of-the-art Floating-Gate CMOS EPROM process yields bipolar equivalent performance at less than one-quarter the power consumption. The erasable nature of the EPROM process enables Signetics to functionally test the devices prior to shipment to the customer. Additionally, this allows Signetics to extensively stress test, as well as ensure the threshold voltage of each individual EPROM cell. 100% programming yield is subsequently guaranteed.





### **OUTPUT MACRO CELL (OMC)**



#### THE OUTPUT MACRO CELL (OMC)

The PLC18V8Z series devices have 8 individually programmable Output Macro Cells. The 72 AND inputs (or product terms) from the programmable AND array are connected to the 8 OMCs in groups of 9. Eight of the AND terms are dedicated to logic functions; the ninth is for asynchronous direction control, which enables/disables the respective bidirectional I/O pin. Two product terms are dedicated for the Synchronous Preset and Asynchronous Reset functions.

Each OMC can be independently programmed via 16 architecture control bits,  $AC1_n$  and  $AC2_n$  (one pair per macro cell). Similarly, each OMC has a programmable output polarity control bit (Xn). By configuring the pair of architecture control bits according to the configuration cell table, 4 different configurations may be implemented. Note that the configuration cell is automatically programmed based on the OMC configuration.

#### **DESIGN SECURITY**

The PLC18V8Z series devices have a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary designs implemented in the device cannot be copied or retrieved.

## PLC18V8Z35 / PLC18V8ZI

#### **CONFIGURATION CELL**

A single configuration cell controls the functions of Pins 1 and 11. Refer to Functional Diagram. When the configuration cell is programmed, Pin 1 is a dedicated clock and Pin 11 is dedicated for output enable. When the configuration cell is unprogrammed, Pins 1 and 11 are both dedicated inputs. Note that the output enable for all registered OMCs is common—from Pin 11 only. Output enable control of the bidirectional I/O OMCs is provided from the AND array via the direction product term.

If any one OMC is configured as registered, the configuration cell will be automatically configured (via the design software) to ensure that the clock and output enable functions are enabled on Pins 1 and 11, respectively. If none of the OMCs are registered, the configuration cell will be programmed such that Pins 1 and 11 are dedicated inputs. The programming codes are as follows:


Pin 1 = CLK, Pin 11 = OE	L
Pin 1 and Pin 11 = Input	н


	CONTR	OL CELL CONFIGUR		
FUNCTION	AC11	AC2 <sub>N</sub>	CONFIG. CELL	COMMENTS
Registered mode	Programmed	Programmed	Programmed	Dedicated clock from Pin 1. OE Control for all registerd OMCs from Pin 11 only.
Bidirectional I/O mode <sup>1</sup>	Unprogrammed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. 3-State control from AND array only.
Fixed input mode	Unprogrammed	Programmed	Unprogrammed	Pins 1 and 11 are dedicated inputs.
Fixed output mode	Programmed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. The feedback path (via $F_{MUX}$ ) is disabled.

NOTE:

1. This is the virgin state as shipped from the factory.

#### **ARCHITECTURE CONTROL**—AC1 and AC2





#### NOTE:

- A factory shipped unprogrammed device is configured such that:
- 1. This is the initial unprogrammed state. All cells are in a conductive state.
- 2. All AND gates are pulled to a logic "0" (Low).
- 3. Output polarity is inverting.
- 4. Pins 1 and 11 are configured as inputs 0 and 9. The clock and OE functions are disabled.
- 5. All Output Macro Cells (OMCs) are configured as bidirectional I/O, with the outputs disabled via the direction term.
- 6. This configuration cannot be used if any OMCs are configured as registered (Code = D). The configuration cell will be automatically configured to ensure that the clock and output enable functions are enabled on Pins 1 and 11, respectively, if any one OMC is programmed as registered.

#### Product specification

## PLC18V8Z35 / PLC18V8ZI

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>cc</sub>	Supply voltage	-0.5 to +7	V <sub>DC</sub>
V <sub>cc</sub>	Operating supply voltage	4.5 to 5.5 (Industrial) 4.75 to 5.25 (Commercial)	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	0.5 to V <sub>CC</sub> + 0.5	V <sub>DC</sub>
Vout	Output voltage	-0.5 to V <sub>CC</sub> + 0.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-10 to +10	mA
lout	Output currents	+24	mA
T <sub>amb</sub>	Operating temperature range	-40 to +85 (Industrial) 0 to +75 (Commercial)	°C
T <sub>stg</sub>	Storage temperature range	65 to +150	°C


#### THERMAL RATINGS

TEMPERATURE						
Maximum junction	150°C					
Maximum ambient	75°C					
Allowable thermal rise ambient to junction	75°C					


#### NOTE:

Stresses above those listed may cause malfuncion or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

#### AC TEST CONDITIONS



#### **VOLTAGE WAVEFORMS**



#### Product specification

### PLC18V8Z35 / PLC18V8ZI

 $\begin{array}{l} \textbf{DC ELECTRICAL CHARACTERISTICS} \\ \textbf{Commercial} = 0^{\circ}\textbf{C} \leq \textbf{T}_{amb} \leq +75^{\circ}\textbf{C}, \ 4.75 V \leq V_{CC} \leq 5.25 V; \\ \textbf{Industrial} = -40^{\circ}\textbf{C} \leq \textbf{T}_{amb} \leq +85^{\circ}\textbf{C}, \ 4.5 V \leq V_{CC} \leq 5.5 V \end{array}$ 

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP <sup>1</sup> MAX		UNIT	
Input volta	age	· · · · · · · · · · · · · · · · · · ·					
VIL	Low	V <sub>CC</sub> = MIN	-0.3		0.8	V	
VIH	High	V <sub>CC</sub> = MAX	2.0		V <sub>CC</sub> + 0.3	v	
Output vo	Itage <sup>2</sup>	· · · · · · · · · · · · · · · · · · ·					
V <sub>OL</sub>	Low	$\label{eq:VCC} \begin{array}{l} V_{CC} = MIN, \ I_{OL} = 20 \mu A \\ V_{CC} = MIN, \ I_{OL} = 24 mA \end{array}$			0.100 0.500	v v	
V <sub>OH</sub>	High	$\label{eq:V_CC} \begin{array}{l} V_{CC} = MIN, \ I_{OH} = -3.2m\text{A} \\ V_{CC} = MIN, \ I_{OH} = -20\mu\text{A} \end{array}$	2.4 V <sub>CC</sub> - 0.1V			VV	
Input curr	ent						
I <sub>IL</sub>	Low <sup>7</sup>	V <sub>IN</sub> = GND			-10	μΑ	
l <sub>IH</sub>	High	V <sub>IN</sub> = V <sub>CC</sub>			10	μA	
Output cu	rrent						
lo(OFF)	HiZ state	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>OUT</sub> = GND			10 _10	μ <b>Α</b> μ <b>Α</b>	
l <sub>os</sub>	Short-circuit <sup>3</sup>	V <sub>OUT</sub> = GND			-130	mA	
Icc	V <sub>CC</sub> supply current (Standby)	$V_{CC} = MAX, V_{IN} = 0 \text{ or } V_{CC}^8$			100	μΑ	
lcc/f	V <sub>CC</sub> supply current (Active) <sup>4</sup>	V <sub>CC</sub> = MAX (CMOS inputs) <sup>5, 6</sup>			1.5	mA/MHz	
Capacitan	ice					*	
CI	Input	V <sub>CC</sub> = 5V V <sub>IN</sub> = 2.0V	12			pF	
CB	I/O	V <sub>B</sub> = 2.0V		15		pF	

NOTES:


1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal.


Duration of short-circuit should not exceed one second. Test one at a time.

4. Tested with TTL input levels: VIL = 0.45V, VIH = 2.4V. Measured with all outputs switching.

5.  $\Delta I_{CC}/TTL$  input = 2mA.

6.  $\Delta l_{CC}$  vs frequency (registered configuration) = 2mA/MHz. 7.  $l_{\rm L}$  for Pin 1 ( $l_0$ /CLK) is  $\pm$  10µA with V<sub>IN</sub> = 0.4V. 8. V<sub>IN</sub> includes CLK and OE if applicable.





## PLC18V8Z35 / PLC18V8ZI

# $\begin{array}{l} \textbf{AC ELECTRICAL CHARACTERISTICS} \\ \textbf{Commercial} = 0^{\circ}\textbf{C} \leq \textbf{T}_{amb} \leq +75^{\circ}\textbf{C}, \ 4.75 V \leq \textbf{V}_{CC} \leq 5.25 V; \\ \textbf{Industrial} = -40^{\circ}\textbf{C} \leq \textbf{T}_{amb} \leq +85^{\circ}\textbf{C}, \ 4.5 V \leq \textbf{V}_{CC} \leq 5.5 V; \ \textbf{R}_{2} = 390 \Omega \end{array}$

-				TEST CONDITIO	N <sup>1</sup>		V8Z35 nercial)		8V8ZI strial)	
SYMBOL	PARAMETER	FROM	то	<b>R</b> 1 (Ω)	C <sub>L</sub> (pF)	MIN	МАХ	MIN	МАХ	UNIT
Pulse wi	dth	· · ·		· · ·	<u> </u>					
<sup>1</sup> СКР	Clock period (Minimum t <sub>IS</sub> + t <sub>CKO</sub> )	CLK +	CLK +	200	50	47		57		ns
tскн	Clock width High	CLK +	CLK -	200	50	20		25		ns
<sup>t</sup> CKL	Clock width Low	CLK	CLK +	200	50	20		25		ns
t <sub>ARW</sub>	Async reset pulse width	I ±, F±	1∓, F∓			35		40		ns
Hold tim	e									
t <sub>ін</sub>	Input or feedback data hold time	CLK +	Input ±	200	50	0		0		ns
Setup tin	ne			*					•	
t <sub>is</sub>	Input or feedback data setup time	I ±, F±	CLK +	200	50	25		30		ns
Propaga	tion delay			<u></u>						
ted.	Delay from input to active output	I ±, F±	F±	200	50		35		40	ns
<sup>1</sup> ско	Clock High to output valid access Time	CLK +	F±	200	50		22		27	ns
t <sub>OE1</sub> 3	Product term enable to outputs ' off	l ±, F±	F±	Active-High R = 1.5k Active-Low R = 550	50		35		40	ns
toD12	Product term disable to outputs off	l ±, F±	F±	From V <sub>OH</sub> R = ∞ From V <sub>OL</sub> R = 200	5		35		40	ns
tod22	Pin 11 output disable High to outputs off	OE -	F±	From $V_{OH} R = \infty$ From $V_{OL} R = 200$	5		25		30	ns
t <sub>OE2</sub> 3	Pin 11 output enable to active output	OE +	F±	Active-High R = 1.5k Active-Low R = 550	50		25		30	ns
tARD	Async reset delay	l±, F±	F+			1	35		40	ns
tARR	Async reset recovery time	I ±, F±	CLK +			25		30		ns
tspr	Sync preset recovery time	l ±, F±	CLK +			25		30		ns
t <sub>PPR</sub>	Power-up reset	V <sub>CC</sub> +	F+				35		40	ns
Frequen	cy of operation			••••••••••••••••••••••••••••••••••••••						
f <sub>MAX</sub>	Maximum frequency	l/(t <sub>IS</sub> +	t <sub>CKO</sub> )	200	50		21		18	MH

NOTES:

1. Refer also to AC Test Conditions. (Test Load Circuit)


2. For 3-State output; output enable times are tested with C<sub>L</sub> = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed. 3. Resistor values of 1.5k and 550 $\Omega$  provide 3-State levels of 1.0V and 2.0V, respectively. Output timing measurements are to 1.5V level.

## PLC18V8Z35 / PLC18V8ZI

#### **POWER-UP RESET**


In order to facilitate state machine design and testing, a power-up reset function has been incorporated in the PLC18V8Z. All internal registers will reset to Active-Low (logical "0") after a specified period of time (tpp). Therefore, any OMC that has been configured as a registered output will always produce an Active-High on the associated output pin because of the inverted output buffer. The internal feedback (Q) of a registered OMC will also be set Low. The programmed polarity of OMC will not affect the Active-High output condition during a system power-up condition.

#### **TIMING DIAGRAMS**



## PLC18V8Z35 / PLC18V8ZI

TIMING DIAGRAMS (Continued)



## PLC18V8Z35 / PLC18V8ZI

#### REGISTER PRELOAD FUNCTION (DIAGNOSTIC MODE ONLY)


(DIAGNOSTIC MODE ONLY) In order to facilitate the testing of state machine/controller designs, a diagnostic mode register preload feature has been incorporated into the PLC18V8Z series device. This feature enables the user to load the registers with predetermined states while a super voltage is applied to Pins 11 and 6 ( $I_9/OE$  and  $I_5$ ). (See diagram for timing and sequence.)

To read the data out, Pins 11 and 6 must be returned to normal TTL levels. The outputs,  $F_{0-7}$ , must be enabled in order to read data

out. The Q outputs of the registers will reflect data in as input via  $F_{0-7}$  during preload. Subsequently, the register Q output via the feedback path will reflect the data in as input via  $F_{0-7}$ .

Refer to the voltage waveform for timing and voltage references. tpL =  $10\mu$ sec.

#### **REGISTER PRELOAD (DIAGNOSTIC MODE)**



## PLC18V8Z35 / PLC18V8ZI

#### LOGIC PROGRAMMING

The PLC18V8Z series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLC18V8Z architecture.

All packages allow Boolean and state equation entry formats, SNAP, ABEL and CUPL also accept, as input, schematic capture format.


#### **OUTPUT POLARITY - (O, B)**

PLC18V8Z logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SLICE only. The SLICE design package is available, free of charge, to qualified users.


With Logic programming, the AND/OR/Ex-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the

Program Table. Similarly, various OMC configurations are implemented by programming the Architecture Control bits AC1 and AC2. Note that the configuration cell is automatically programmed based on the OMC configuration.

In this table, the logic state of variables I, P and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:



#### "AND" ARRAY - (I, B)



#### NOTE:

1. A factory shipped unprogrammed device is configured such that all cells are in a conductive state.

#### **ERASURE CHARACTERISTICS** (For Quartz Window Packages Only)

The erasure characteristics of the PLC18V8Z Series devices are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lighting could erase a typical PLC18V8Z in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PLC18V8Z is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PLC18V8Z is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000µW/cm<sup>2</sup> power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm<sup>2</sup>). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retention exceeds 20 years.


#### **PROGRAMMING/SOFTWARE** SUPPORT

Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/ Software Support) of this data handbook for additional information.

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

#### PROGRAM TABLE




THE CONFIGURATION CELL IS AUTOMATICALLY PROGRAMMED BASED ON THE OMC ARCHITECTURE.
 \*\*FOR SP, AR: "--" IS NOT ALLOWED.

## PLC18V8Z35 / PLC18V8ZI

## PLC18V8Z35 / PLC18V8ZI

#### SNAP RESOURCE SUMMARY DESIGNATIONS



## PLC18V8Z25/PLC18V8ZIA

**Product specification** 

#### DESCRIPTION

The PLC18V8Z is a universal PAL® device featuring high performance and virtually zero-standby power for power sensitive applications. They are reliable, user-configurable substitutes for discrete TTL/CMOS logic. While compatible with TTL and HCT logic, the PLC18V8Z can also replace HC logic over the V<sub>CC</sub> range of 4.5 to 5.5V.

The PLC18V8Z is a two-level logic element comprised of 10 inputs, 74 AND gates (product terms) and 8 output Macro cells.

Each output features an "Output Macro Cell" which can be individually configured as a dedicated input, a combinatorial output, or a registered output with internal feedback. As a result, the PLC18V8Z is capable of emulating all common 20-pin PAL devices to reduce documentation, inventory, and manufacturing costs.

A power-up reset function and a Register Preload function have been incorporated in the PLC18V8Z architecture to facilitate state machine design and testing.

With a standby current of less than 100µA and active power consumption of 1.5mA/MHz, the PLC18V8Z is ideally suited for power sensitive applications in battery operated/backed portable instruments and computers.

The PLC18V8Z is also processed to industrial requirements for operation over an extended temperature range of -40°C to +85°C and supply voltage of 4.5V to 5.5V.


Ordering information can be found below.

#### FEATURES

- 20-pin Universal Programmable Array Logic
- Virtually Zero-Standby-power
- Functional replacement for Series 20 PAL devices
  - I<sub>OL</sub> = 24mA
- High-performance CMOS EPROM cell technology
  - Erasable
  - Reconfigurable
  - 100% testable
- 25ns Max propagation delay (comm)
- Up to 18 inputs and 8 input/output macro cells
- Programmable output polarity
- Power-up reset on all registers
- Register Preload capability
- Synchronous Preset/Asynchronous Reset
- Security fuse to prevent duplication of proprietary designs
- Design support provided using SLICE software development package and other CAD tools for PLDs
- Available in 300mil-wide DIP with quartz window, plastic DIP (OTP) or PLCC (OTP)

#### **APPLICATIONS**

- Battery powered instruments
- Laptop and pocket computers
- Industrial control
- Medical Instruments
- Portable communications equipment



Supply Voltage

Ground

GND


#### ORDERING INFORMATION

DESCRIPTION	OPERATING CONDITIONS	ORDER CODE
20-Pin Plastic Dual In-Line Package 300mil-wide (t <sub>PD</sub> = 25ns)	Commercial	PLC18V8Z25N
20-Pin Ceramic Dual In-Line Package 300mil-wide with quartz window (t <sub>PD</sub> = 25ns)	Temperature Range	PLC18V8Z25FA
20-Pin Plastic Leaded Chip Carrier 350mil square (t <sub>PD</sub> = 25ns)	± 5% Power Supplies	PLC18V8Z25A
20-Pin Plastic Dual In-Line Package 300mil-wide (t <sub>PD</sub> = 25ns)	Industrial	PLC18V8ZIAN
20-Pin Ceramic Dual In-Line Package 300mil-wide with quartz window (t <sub>PD</sub> = 25ns)	Temperature Range	PLC18V8ZIAFA
20-Pin Plastic Leaded Chip Carrier 350mil square (t <sub>PD</sub> = 25ns)	± 10% Power Supplies	PLC18V8ZIAA

®PAL is a registered trademark of Advanced Micro Devices. Inc.

#### PIN CONFIGURATIONS

## PLC18V8Z25/PLC18V8ZIA




## PLC18V8Z25/PLC18V8ZIA

#### PAL DEVICE TO PLC18V8Z OUTPUT PIN CONFIGURATION CROSS REFERENCE


PIN NO.	PLC 18V8Z	16L8 16H8 16P8 16P8	16R4 16RP4	16R6 16RP6	16R8 16RP8	16L2 16H2 16P2	14L4 14H4 14P4	12L6 12H6 12P6	10L8 10H8 10P8
1	I <sub>0</sub> /CLK	, I	CLK	CLK	CLK	1	· 1	1	I
19	F7	В	В	В	D	I	1	1	0
18	F6	В	В	D	D	1	1	0	0
17	F5	В	D	D	D	I	0	0	0
16	F4	В	D	D	D	0	0	0	0
15	F3	В	D	D	D	0	0	0	0
14	F2	В	D	D	D	1	0	0	0
13	F1	В	В	D	D	I	1	0	0
12	FO	В	В	В	D	1	1		0
11	I <sub>9</sub> /OE	1	ŌE	ŌE	OE	I	. 1	1	Ι

#### FUNCTIONAL DIAGRAM



The Signetics state-of-the-art Floating-Gate CMOS EPROM process yields bipolar equivalent performance at less than one-quarter the power consumption. The erasable nature of the EPROM process enables Signetics to functionally test the devices prior to shipment to the customer. Additionally, this allows Signetics to extensively stress test, as well as ensure the threshold voltage of each individual EPROM cell. 100% programming yield is subsequently guaranteed.

### OUTPUT MACRO CELL (OMC)



## THE OUTPUT MACRO CELL (OMC)

The PLC18V8Z series devices have 8 individually programmable Output Macro Cells. The 72 AND inputs (or product terms) from the programmable AND array are connected to the 8 OMCs in groups of 9. Eight of the AND terms are dedicated to logic functions; the ninth is for asynchronous direction control, which enables/disables the respective bidirectional I/O pin. Two product terms are dedicated for the Synchronous Preset and Asynchronous Reset functions.

Each OMC can be independently programmed via 16 architecture control bits,  $AC1_n$  and  $AC2_n$  (one pair per macro cell). Similarly, each OMC has a programmable output polarity control bit (Xn). By configuring the pair of architecture control bits according to the configuration cell table, 4 different configurations may be implemented. Note that the configuration cell is automatically programmed based on the OMC configuration.

### **DESIGN SECURITY**

The PLC18V8Z series devices have a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary designs implemented in the device cannot be copied or retrieved.

## PLC18V8Z25/PLC18V8ZIA

#### **CONFIGURATION CELL**

A single configuration cell controls the functions of Pins 1 and 11. Refer to Functional Diagram. When the configuration cell is programmed, Pin 1 is a dedicated clock and Pin 11 is dedicated for output enable. When the configuration cell is unprogrammed, Pins 1 and 11 are both dedicated inputs. Note that the output enable for all registered OMCs is common—from Pin 11 only. Output enable control of the bidirectional I/O OMCs is provided from the AND array via the direction product term.

If any one OMC is configured as registered, the configuration cell will be automatically configured (via the design software) to ensure that the clock and output enable functions are enabled on Pins 1 and 11, respectively. If none of the OMCs are registered, the configuration cell will be programmed such that Pins 1 and 11 are dedicated inputs. The programming codes are as follows:


Pin 1 = CLK, Pin 11 = OE	L
Pin 1 and Pin 11 = Input	н


	CONTROL CELL CONFIGURATIONS			
FUNCTION	AC11	AC2 <sub>N</sub>	CONFIG. CELL	COMMENTS
Registered mode	Programmed	Programmed	Programmed	Dedicated clock from Pin 1. OE Control for all registerd OMCs from Pin 11 only.
Bidirectional I/O mode <sup>1</sup>	Unprogrammed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. 3-State control from AND array only.
Fixed input mode	Unprogrammed	Programmed	Unprogrammed	Pins 1 and 11 are dedicated inputs.
Fixed output mode	Programmed	Unprogrammed	Unprogrammed	Pins 1 and 11 are dedicated inputs. The feedback path (via $F_{MUX}$ ) is disabled.

NOTE:

1. This is the virgin state as shipped from the factory.

#### **ARCHITECTURE CONTROL**—AC1 and AC2





#### NOTE:

- A factory shipped unprogrammed device is configured such that:
- 1. This is the initial unprogrammed state. All cells are in a conductive state.
- 2. All AND gates are pulled to a logic "0" (Low).

3. Output polarity is inverting.

- 4. Pins 1 and 11 are configured as inputs 0 and 9. The clock and OE functions are disabled.
- 5. All Output Macro Cells (OMCs) are configured as bidirectional I/O, with the outputs disabled via the direction term.
- 6. This configuration cannot be used if any OMCs are configured as registered (Code = D).

## PLC18V8Z25/PLC18V8ZIA

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>cc</sub>	Supply voltage	0.5 to +7	VDC
V <sub>cc</sub>	Operating supply voltage	4.5 to 5.5 (Industrial) 4.75 to 5.25 (Commercial)	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	-0.5 to V <sub>CC</sub> + 0.5	VDC
VOUT	Output voltage	-0.5 to V <sub>CC</sub> + 0.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-10 to +10	mA
lout	Output currents	+24	mA
T <sub>amb</sub>	Operating temperature range	-40 to +85 (Industrial) 0 to +75 (Commercial)	°C
T <sub>stg</sub>	Storage temperature range	65 to +150	°C


### THERMAL RATINGS

TEMPERATURE		
Maximum junction	150°C	
Maximum ambient	75°C	
Allowable thermal rise ambient to junction	75°C	


#### NOTE:

 Stresses above those listed may cause malfuncion or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### **AC TEST CONDITIONS**



VOLTAGE WAVEFORMS



#### Product specification

## PLC18V8Z25/PLC18V8ZIA

 $\begin{array}{l} \textbf{DC ELECTRICAL CHARACTERISTICS} \\ \textbf{Commercial} = 0^{\circ} \textbf{C} \leq \textbf{T}_{amb} \leq +75^{\circ} \textbf{C}, \ 4.75 \textbf{V} \leq \textbf{V}_{CC} \leq 5.25 \textbf{V}; \\ \textbf{Industrial} = -40^{\circ} \textbf{C} \leq \textbf{T}_{amb} \leq +85^{\circ} \textbf{C}, \ 4.5 \textbf{V} \leq \textbf{V}_{CC} \leq 5.5 \textbf{V} \end{array}$ 

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volta	age					
VIL	Low	V <sub>CC</sub> = MIN	-0.3		0.8	V
VIH	High	V <sub>CC</sub> = MAX	2.0		V <sub>CC</sub> + 0.3	v
Output vo	Itage <sup>2</sup>					1
Vol	Low	$V_{CC} = MIN, I_{OL} = 20\mu A$ $V_{CC} = MIN, I_{OL} = 24m A$			0.100 0.500	v
V <sub>OH</sub>	High	$\begin{array}{l} V_{CC} = MIN, \ I_{OH} = -3.2mA \\ V_{CC} = MIN, \ I_{OH} = -20\mu A \end{array}$	2.4 V <sub>CC</sub> - 0.1V			v v
Input curr	ent	· · · · · · · · · · · · · · · · · · ·				
IL	Low <sup>7</sup>	V <sub>IN</sub> = GND			-10	μA
I <sub>IH</sub>	High	V <sub>IN</sub> = V <sub>CC</sub>			10	μA
Output cu	rrent					
I <sub>O(OFF)</sub>	Hi-Z state	$V_{OUT} = V_{CC}$ $V_{OUT} = GND$			10 -10	μΑ μΑ
los	Short-circuit <sup>3</sup>	V <sub>OUT</sub> = GND			-130	mA
lcc	V <sub>CC</sub> supply current (Standby)	$V_{CC} = MAX, V_{IN} = 0 \text{ or } V_{CC}^8$			100	μΑ
I <sub>CC</sub> /f	V <sub>CC</sub> supply current (Active) <sup>4</sup>	V <sub>CC</sub> = MAX (CMOS inputs) <sup>5, 6</sup>			1.5	mA/MHz
Capacitar	ice					
Cı	Input	V <sub>CC</sub> = 5V V <sub>IN</sub> = 2.0V		12		pF
Св	1/0	V <sub>B</sub> = 2.0V		15		pF


NOTES:


All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
 All voltage values are with respect to network ground terminal.
 Duration of short-circuit should not exceed one second. Test one at a time.

4: Tested with TTL input levels: VIL = 0.45V, VIH = 2.4V. Measured with all outputs switching.

5. ∆I<sub>CC</sub>/TTL input = 2mA.

6.  $\Delta l_{CC}$  vs frequency (registered configuration) = 2mA/MHz. 7.  $l_{L}$  for Pin 1 ( $l_{0}$ /CLK) is ± 10µA with V<sub>IN</sub> = 0.4V. 8. V<sub>IN</sub> includes CLK and OE if applicable.





## Zero standby power CMOS versatile PAL devices

## PLC18V8Z25/PLC18V8ZIA

# $\begin{array}{l} \textbf{AC ELECTRICAL CHARACTERISTICS} \\ \textbf{Commercial = } 0^{\circ}\textbf{C} \leq \textbf{T}_{amb} \leq +75^{\circ}\textbf{C}, \ 4.75\textbf{V} \leq \textbf{V}_{CC} \leq 5.25\textbf{V}; \end{array} \end{array}$

Commercial =  $0^{\circ}C \le I_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ ; Industrial =  $-40^{\circ}C \le T_{amb} \le +85^{\circ}C$ ,  $4.5V \le V_{CC} \le 5.5V$ ;  $R_2 = 390\Omega$ 

				TEST CONDITIO	N¹		8V8Z25 nercial)		3V8ZIA strial)	
SYMBOL	PARAMETER	FROM	то	<b>R</b> <sub>1</sub> (Ω)	l <sub>1</sub> (Ω) C <sub>L</sub> (pF)	MIN	MAX	MIN	MAX	UNIT
Pulse wi	dth						-			
<sup>1</sup> СКР	Clock period (Minimum t <sub>IS</sub> + t <sub>CKO</sub> )	CLK +	CLK +	200	50 ·	33		33		ns
tскн	Clock width High	CLK +	CLK-	200	50	15		15		ns
<sup>t</sup> CKL	Clock width Low	CLK –	CLK +	200	50	15		15		ns
t <sub>ARW</sub>	Async reset pulse width	l ±, F±	I∓, F∓			25		25		ns
Hold time	e									
tiH	Input or feedback data hold time	CLK +	Input ±	200	50	0		0		ns
Setup tin	ne			·						
t <sub>iS</sub>	Input or feedback data setup time	I ±, F±	CLK +	200	50	18		18		ns
Propaga	tion delay					•	•	·		<b>.</b>
ted	Delay from input to active output	I ±, F±	F±	200	50		25		25	ns
tско	Clock High to output valid access Time	CLK +	F±	200	50		15		15	ns
t <sub>OE1</sub> 3	Product term enable to outputs off	I ±, F±	F±	Active-High R = 1.5k Active-Low R = 550	50		25		25	ns
t <sub>OD1</sub> 2	Product term disable to outputs off	I ±, F±	F±	From $V_{OH} R = \infty$ From $V_{OL} R = 200$	5		25		25	ns
toD2 <sup>2</sup>	Pin 11 output disable High to outputs off	OE	F±	From $V_{OH} R = \infty$ From $V_{OL} R = 200$	5		20		20	ns
t <sub>OE2</sub> 3	Pin 11 output enable to active output	OE +	F±	Active-High R = 1.5k Active-Low R = 550	50		20		20	ns
tARD	Async reset delay	I±, F±	F+				30		30	ns
t <sub>ARR</sub>	Async reset recovery time	I±, F±	CLK +			20		20		ns
t <sub>SPR</sub>	Sync preset recovery time	I±, F±	CLK +			20		20		ns
teer.	Power-up reset	V <sub>CC</sub> +	F+				25		25	ns
Frequen	cy of operation		······		•	•	•	•		•
fMAX	Maximum frequency	l/(t <sub>is</sub> +	- t <sub>СКО</sub> )	200	50		30		30	MHz

NOTES:

1. Refer also to AC Test Conditions. (Test Load Circuit)

For 3-State output; output enable times are tested with C<sub>L</sub> = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
 Resistor values of 1.5k and 550Ω provide 3-State levels of 1.0V and 2.0V, respectively. Output timing measurements are to 1.5V level.


Leave all the cells on unused product terms intact (unprogrammed) for all patterns.

## PLC18V8Z25/PLC18V8ZIA

#### **POWER-UP RESET**

In order to facilitate state machine design and testing, a power-up reset function has been incorporated in the PLC18V8Z. All internal registers will reset to Active-Low (logical "0") after a specified period of time (tepp). Therefore, any OMC that has been configured as a registered output will always produce an Active-High on the associated output pin because of the inverted output buffer. The internal feedback (Q) of a registered OMC will also be set Low. The programmed polarity of OMC will not affect the Active-High output condition during a system power-up condition.


#### TIMING DIAGRAMS



## Zero standby power CMOS versatile PAL devices

## PLC18V8Z25/PLC18V8ZIA

### TIMING DIAGRAMS (Continued)



## Zero standby power CMOS versatile PAL devices

## PLC18V8Z25/PLC18V8ZIA


#### REGISTER PRELOAD FUNCTION (DIAGNOSTIC MODE ONLY)

In order to facilitate the testing of state machine/controller designs, a diagnostic mode register preload feature has been incorporated into the PLC18V8Z series device. This feature enables the user to load the registers with predetermined states while a super voltage is applied to Pins 11 and 6 (I9/OE and I5). (See diagram for timing and sequence.)

To read the data out, Pins 11 and 6 must be returned to normal TTL levels. The outputs, F0 - F7, must be enabled in order to read

data out. The Q outputs of the registers will reflect data in as input via FO - F7 during preload. Subsequently, the register Q output via the feedback path will reflect the data in as input via FO - F7.

Refer to the voltage waveform for timing and voltage references.  $t_{PL} = 10 \mu sec.$ 



#### **REGISTER PRELOAD (DIAGNOSTIC MODE)**

## PLC18V8725/PLC18V8ZIA

#### LOGIC PROGRAMMING

The PLC18V8Z series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLC18V8Z architecture

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.


#### OUTPUT POLARITY - (O, B)


PLC18V8Z logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SLICE only. The SLICE design package is available, free of charge, to qualified users.

With Logic programming, the AND/OR/Ex-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the

Program Table. Similarly, various OMC configurations are implemented by programming the Architecture Control bits AC1 and AC2. Note that the configuration cell is automatically programmed based on the OMC configuration.

In this table, the logic state of variables I, P and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:





#### NOTE:

1. A factory shipped unprogrammed device is configured such that all cells are in a conductive state.

#### ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PLC18V8Z Series devices are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lighting could erase a typical PLC18V8Z in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PLC18V8Z is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PLC18V8Z is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000µW/cm<sup>2</sup> power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm<sup>2</sup>). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retention exceeds 20 years.

#### PROGRAMMING/SOFTWARE SUPPORT


Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/ Software Support) of this data handbook for additional information.

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

## Zero standby power CMOS versatile PAL devices

#### PROGRAM TABLE



Product specification

## PLC18V8Z25/PLC18V8ZIA

• THE CONFIGURATION CELL IS AUTOMATICALLY PROGRAMMED BASED ON THE OMC ARCHITECTURE. •• FOR SP, AR: "--" IS NOT ALLOWED.

PIN 1, PIN 11 = INPUT


H

NOT USED

## Zero standby power CMOS versatile PAL devices

## PLC18V8Z25/PLC18V8ZIA

#### SNAP RESOURCE SUMMARY DESIGNATIONS



## PLUS16R8D/-7 SERIES

#### FEATURES

- Ultra high-speed
  - t<sub>PD</sub> = 7.5ns and f<sub>MAX</sub> = 74MHz for the PLUS16R8-7 Series
- t<sub>PD</sub> = 10ns and f<sub>MAX</sub> = 60 MHz for the PLUS16R8D Series
- 100% functionally and pin-for-pin compatible with industry standard 20-pin PAL® ICs
- Power-up reset function to enhance state machine design and testability
- Design support provided via SLICE and other CAD tools for Series 20 PAL devices
- Field-programmable on industry standard programmers
- Security fuse
- Individual 3-State control of all outputs

#### DESCRIPTION

The Signetics PLUS16XX family consists of ultra high-speed 7.5ns and 10ns versions of Series 20 PAL devices.

The PLUS16XX family is 100% functional and pin-compatible with the 16L8, 16R8, 16R6, and 16R4 Series devices.

The sum of products (AND-OR) architecture is comprised of 64 programmable AND gates and 8 fixed OR gates. Multiple bidirectional pins provide variable input/output pin ratios. Individual 3-State control of all outputs and registers with feedback (R8, R6, R4) is also provided. Proprietary designs can be protected by programming the security fuse.

The PLUS16R8, R6, and R4 have D-type flip-flops which are loaded on the Low-to-High transition of the clock input.

In order to facilitate state machine design and testing, a power-up reset function has been

incorporated into these devices to reset all internal registers to Active-Low after a specific period of time.

The Signetics State-of-the-Art oxide isolation Bipolar fabrication process is employed to achieve high-performance operation.

The PLUS16XX family of devices are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment. See the programmer chart for qualified programmers.

The SLICE software package from Signetics supports easy design entry for the PLUS16XX series as well as other PLD devices from Signetics. The PLUS16XX series are also supported by other standard CAD tools for PAL-type devices.

Order codes are listed in the Ordering Information table.

DEVICE NUMBER	DEDICATED INPUTS	COMBINATORIAL OUTPUTS	REGISTERED OUTPUTS
PLUS16L8	10	8 (6 I/O)	0
PLUS16R8	8	0	8
PLUS16R6	8	21/0	6
PLUS16R4	8	4 I/O	4

#### **ORDERING INFORMATION**

DESCRIPTION	ÖRDER CODE
20-Pin Plastic Dual-In-Line 300mil-wide	PLUS16R8DN PLUS16R6DN PLUS16R4DN PLUS16L8DN PLUS16R8-7N PLUS16R6-7N PLUS16R4-7N PLUS16R4-7N PLUS16L8-7N
20-Pin Plastic Leaded Chip Carrier (PLCC)	PLUS16R8DA PLUS16R8DA PLUS16R4DA PLUS16R8–7A PLUS16R8–7A PLUS16R6–7A PLUS16R4–7A PLUS16R4–7A

#### NOTE:


The PLUS16XX series of devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information, consult the Signetics Military Data Book.

<sup>@</sup>PAL is a registered trademark of Advanced Micro Devices, Inc.

## PLUS16R8D/-7 SERIES

Product specification


#### **PIN CONFIGURATIONS**



March 16, 1992


## PLUS16R8D/-7 SERIES

#### **PIN CONFIGURATIONS**




#### LOGIC DIAGRAM

PLUS16L8




#### LOGIC DIAGRAM






#### LOGIC DIAGRAM

PLUS16R6



#### LOGIC DIAGRAM





#### FUNCTIONAL DESCRIPTIONS

The PLUS16XX series utilizes the familiar sum-of-products implementation consisting of a programmable AND array and a fixed OR array. These devices are capable of replacing an equivalent of four or more SSI/MSI integrated circuits to reduce package count and board area occupancy, consequently improving reliability and design cycle over Standard Cell or gate array options. By programming the security fuse, proprietary designs can be protected from duplication.

The PLUS16XX series consists of four PAL-type devices. Depending on the particular device type, there are a variable number of combinatorial and registered outputs available to the designer. The PLUS16L8 is a combinatorial part with 8 user configurable outputs (6 bidirectional), while the other three devices, PLUS16R8, PLUS16R6, PLUS16R4, have respectively 8. 6, and 4 output registers.

#### 3-State Outputs

The PLUS16XX series devices also feature 3-State output buffers on each output pin which can be programmed for individual control of all outputs. The registered outputs

(Qn) are controlled by an external input (/OE), and the combinatorial outputs (On, Bn) use a product term to control the enable function.

#### Programmable Bidirectional Pins

The PLUS16XX products feature variable Input/Output ratios. In addition to 8 dedicated inputs, each combinatorial output pin of the registered devices can be individually programmed as an input or output. The PLUS16L8 provides 10 dedicated inputs and 6 Bidirectional I/O lines that can be individually configured as inputs or outputs.

#### **Output Registers**

The PLUS16R8 has 8 output registers, the 16R6 has 6, and the 16R4 has 4. Each output register is a D-type flip-flop which is loaded on the Low-to-High transition of the clock input. These output registers are capable of feeding the outputs of the registers back into the array to facilitate design of synchronous state machines.

#### **Power-up Reset**

By resetting all flip-flops to a logic Low, as the power is turned on, the PLUS16R8, R6, R4

enhance state machine design and initialization capability.

PLUS16R8D/-7 SERIES

#### Software Support

Like other Programmable Logic Devices from Signetics, the PLUS16XX series are supported by SLICE, the PC-based software development tool from Signetics. The PLUS16XX family of devices are also supported by standard CAD tools for PAL devices, including ABEL and CUPL.


SLICE is available free of charge to qualified users

#### Logic Programming

The PLUS16XX series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages, ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLUS16XX architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

#### AND ARRAY - (I, B)



#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.

2. All P, terms are disabled.

3. All Pn terms are active on all outputs.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

PARAMETER

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>** 

Supply voltage

Output voltage

Input currents

Output currents

Input voltage

SYMBOL

Vcc

VIN

 $I_{IN}$ 

lout

VOUT

#### T<sub>stg</sub> Storage temperature range NOTE: Stresses above those listed may cause malfunction or permanent damage to the device. This 1.

is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

RATINGS

MAX

+7

+8.0

V<sub>CC</sub> + 0.5V

+30

+100

+150

UNIT

VDC

 $V_{DC}$ 

VDC

mΑ

mΑ

°C

MIN

-0.5

-1.2

-0.5

-30

--65

#### **OPERATING RANGES**

			RATINGS		
SYMBOL	PARAMETER	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	+4.75	+5.25	V <sub>DC</sub>	
Tamb	Operating free-air temperature	0	+75	°C	

#### THERMAL RATINGS

TEMPERAT	URE
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

Product specification

## PLUS16R8D/-7 SERIES

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C, 4.75 \leq V_{CC} \leq 5.25V$ 

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup> MAX		UNIT	
Input voltag	je <sup>2</sup>			· · · · · · · · · · · · · · · · · · ·			
VIL	Low	V <sub>CC</sub> = MIN	1	1	0.8	V	
VIH	High	V <sub>CC</sub> = MAX	2.0			v	
Vic	Clamp	$V_{CC} = MIN, I_{IN} = -18mA$		-0.8	-1.5	v	
Output volt	age						
		V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					
VOL	Low	I <sub>OL</sub> = 24mA			0.5	v	
V <sub>OH</sub>	High	l <sub>OH</sub> = -3.2 mA	2.4			v	
Input curre	nt						
		V <sub>CC</sub> = MAX					
l <sub>iL</sub>	Low <sup>3</sup>	V <sub>IN</sub> = 0.40V			250	μA	
l <sub>IH</sub>	High <sup>3</sup>	V <sub>IN</sub> = 2.7V		an an Arran an Arran	25	μA	
l <sub>l</sub>	Maximum input current	$V_{IN} = V_{CC} = V_{CCMAX}$		-	100	μA	
Output cur	rent						
		V <sub>CC</sub> = MAX					
lozh	Output leakage	V <sub>OUT</sub> = 2.7V			100	μA	
lozL	Output leakage	$V_{OUT} = 0.4V$			-100	μA	
los	Short circuit 4, 5	V <sub>OUT</sub> = 0V	-30		-90	mA	
lcc	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX		160	180	mA	
Capacitanc	2e <sup>6</sup>			•			
C <sub>IN</sub>	Input	V <sub>CC</sub> = 5V					
		У <sub>ОUT</sub> = 2.0V		8		рF	
CB	I/O (B)	$V_{OUT} = 2V, f = 1MHz$		8		рF	

NOTES:

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
 All voltage values are with respect to network ground terminal.
 Leakage current for bidirectional pins is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> or I<sub>IH</sub> and I<sub>OZH</sub>.

4. Test one at a time.

Duration of short circuit should not exceed 1 second.
 These parameters are not 100% tested but periodically sampled.

## PLUS16R8D/-7 SERIES

#### **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 200\Omega$ ,  $R_2 = 390\Omega$ ,  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75 \le V_{CC} \le 5.25V$ 

						LIMITS			
SYMBOL	PARAMETER	FROM	то		-7		D		
				MIN <sup>1</sup>	ТҮР	MAX	MIN <sup>1</sup>	MAX	
Pulse Wid	lth	3		1				: 	
<sup>t</sup> скн	Clock High	CK+	СК	5			7	4	ns
1 <sub>CKL</sub>	Clock Low	CK	CK+	5			7		ns
<sup>1</sup> СКР	Period	CK+	CK+	10			14		ns
Setup & H	lold time			:					
t <sub>is</sub>	Input	Input or feedback	СК+	7			9		ns
ţн	Input	CK+	Input or feedback	0			0		ns
Propagati	on delay								
tско	Clock	CK±	Q±	3		6.5	3	7.5	ns
ICKF	Clock <sup>3</sup>	CK±	a a a		· ·	3	1.1	6.5	ns
ted	Output (16L8, R6, R4) <sup>2</sup>	I, B	Output	3		7.5	3	10	ns
t <sub>OE1</sub>	Output enable <sup>4</sup>	ŌE	Output enable	3		8	3	10	ns
t <sub>OE2</sub>	Output enable <sup>4,5</sup>	1	Output enable	3		10	3	10	ns
toD1	Output disable <sup>4</sup>	OE	Output disable	3		8		10	ns
t <sub>OD2</sub>	Output disable <sup>4,5</sup>	I	Output disable	3		10	3	10	ns
t <sub>skw</sub>	Output	Q	Q			1	· · · ·	1	ns
t <sub>PPR</sub>	Power-Up Reset	V <sub>cc+</sub>	Q+		1	10		10	ns
Frequenc	y (16R8, R6, R4)						a ante	• •	•
	No feedback 1/ (t <sub>CKL</sub> + t <sub>CK</sub>	н) <sup>6</sup>			100		71.4	[	MHz
f <sub>MAX</sub>	Internal feedback 1/ (t <sub>IS</sub> +	скг) <sup>6</sup>	**		90		64.5		MHz
	External feedback 1/ (t <sub>IS</sub> +	t <sub>ско</sub> ) <sup>6</sup>			74		60.6	1	MHz

\* For definitions of the terms, please refer to the Timing/Frequency Definitions tables.

NOTES:

1. CL = 0pF while measuring minimum output delays.

2. tpD test conditions: CL = 50pF (with jig and scope capacitance), V<sub>H</sub> = 3V, V<sub>L</sub> = 0V, V<sub>OH</sub> = V<sub>OL</sub> = 1.5V.


 type was calculated from measured internal f<sub>MAX</sub>.
 For 3-State output; output enable times are tested with C<sub>L</sub> = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with CL \_ 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OL} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed.

5. Same function as tOE1 and tOD1, with the difference of using product term control.


6. Not 100% tested, but calculated at initial characterization and at any time a modification in design takes place which may affect the frequency.

## PLUS16R8D/-7 SERIES


#### **TEST LOAD CIRCUIT**




#### **OUTPUT REGISTER SKEW**



### **CLOCK TO FEEDBACK PATH**



#### TIMING DIAGRAMS<sup>1, 2</sup>



## TIMING DEFINITIONS

PLUS16R8D/-7 SERIES

SYMBOL	PARAMETER
tскн	Width of input clock pulse.
<sup>t</sup> CKL	Interval between clock pulses.
<sup>1</sup> СКР	Clock period.
t <sub>is</sub>	Required delay between beginning of valid input and positive transition of clock.
ţн	Required delay between positive transition of clock and end of valid input data.
<sup>t</sup> ckf	Delay between positive transition of clock and when internal Q output of flip-flop becomes valid.
<sup>t</sup> ско	Delay between positive transition of clock and when outputs become valid (with OE Low).
toe1	Delay between beginning of Output Enable Low and when outputs become valid.
tod1	Delay between beginning of Output Enable High and when outputs are in the Off-State.
t <sub>OE2</sub>	Delay between predefined Output Enable High, and when combinational outputs become valid.
tod2	Delay between predefined Output Enable Low and when combinational outputs are in the Off-State.
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").
t₽D	Propagation delay between combinational inputs and outputs.

#### FREQUENCY DEFINITIONS

<sup>†</sup> мах	No feedback: Determined by the minimum clock period, $1/(t_{CKL} + t_{CKH})$ . Internal feedback: Determined by the internal delay from flip-flop outputs through the internal feedback and array to the flip-flop inputs, $1/(t_S + t_{CKF})$ . <b>External feedback</b> : Determined by clock-to-output delay and input setup time, $1/(t_S + t_{CKO})$ .
------------------	---

NOTES:


Input pulse amplitude is 0V to 3V.
 Input rise and fall times are 2.5ns.

## PLUS16R8D/-7 SERIES

#### **PROGRAMMING/SOFTWARE**


Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/Software Support) of this data handbook for additional information.

#### SNAP RESOURCE SUMMARY DESIGNATIONS



## PLUS16R8D/-7 SERIES

#### SNAP RESOURCE SUMMARY DESIGNATIONS (Continued)



## PLQ16R8-5 SERIES

#### FEATURES

- Ultra high-speed
  - tpD = 5ns and fMAX = 118MHz
- 100% functionally and pin-for-pin compatible with industry standard 20-pin PAL® ICs
- Power-up reset function to enhance state machine design and testability
- Design support provided via SLICE and other CAD tools for Series 20 PAL devices
- Field-programmable on industry standard programmers
- Security fuse
- Individual 3-State control of all outputs
- Register Preload for testability
- Power-up 3-State
- 20-Pin DIP and 20-Pin PLCC

#### DESCRIPTION

The Signetics PLQ16XX family consists of ultra high-speed 5ns versions of Series 20 PAL devices.

The PLQ16XX family is 100% functional and pin-compatible with the 16L8, 16R8, 16R6, and 16R4 Series devices.

The sum of products (AND-OR) architecture is comprised of 64 programmable AND gates and 8 fixed OR gates. Multiple bidirectional pins provide variable input/output pin ratios. Individual 3-State control of all outputs and registers with feedback (R8, R6, R4) is also provided. Proprietary designs can be protected by programming the security fuse.

The PLQ16R8, R6, and R4 have D-type flip-flops which are loaded on the Low-to-High transition of the clock input.

In order to facilitate state machine design and testing, a power-up reset function has been incorporated into these devices to reset all internal registers to active-Low after a specific period of time.

The Signetics State-of-the-Art BiCMOS process, known as QUBiC, has been

employed to achieve higher levels of operating performance for the PLQ16XX family of PLDs. The QUBiC transistors have been optimized to provide two-thirds more speed at less than half the power consumed from products using our last generation of bipolar technology. QUBiC reduces on-chip delays and provides high output drive currents while consuming power at very low levels.

The PLQ16XX family of devices are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment. See the programmer section for qualified programmers.

The SLICE software package from Signetics supports easy design entry for the PLQ16XX series as well as other PLD devices from Signetics. The PLQ16XX series are also supported by other standard CAD tools for PAL-type devices.

Order codes are listed in the Ordering Information table.

DEVICE NUMBER	DEDICATED INPUTS	COMBINATORIAL OUTPUTS	REGISTERED OUTPUTS
PLQ16L8	10	8 (6 I/O)	0
PLQ16R8	8	0	8
PLQ16R6	8	2 I/O	6
PLQ16R4	8	4 I/O	4

#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-Pin Plastic Dual-In-Line 300mil-wide	PLQ16R8–5N PLQ16R6–5N PLQ16R4–5N PLQ16R4–5N PLQ16L8–5N
20-Pin Plastic Leaded Chip Carrier (PLCC)	PLQ16R8–5A PLQ16R6–5A PLQ16R4–5A PLQ16R4–5A PLQ16L8–5A


NOTE:

The PLQ16XX series of devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information, consult the Signetics Military Data Handbook.

<sup>@</sup>PAL is a registered trademark of Advanced Micro Devices, Inc.


## PLQ16R8-5 SERIES


#### **PIN CONFIGURATIONS**



## PLQ16R8-5 SERIES

#### **PIN CONFIGURATIONS**






PLQ16R4

20 VCC


19 B7

LOGIC DIAGRAM




PLQ16L8

LOGIC DIAGRAM




#### LOGIC DIAGRAM



PLQ16R6

#### LOGIC DIAGRAM



PLQ16R4

## PLQ16R8-5 SERIES

#### FUNCTIONAL DESCRIPTIONS

The PLQ16XX series utilizes the familiar sum-of-products implementation consisting of a programmable AND array and a fixed OR array. These devices are capable of replacing an equivalent of four or more SSI/MSI integrated circuits to reduce package count and board area occupancy, consequently improving reliability and design cycle over Standard Cell or gate array options. By programming the security fuse, proprietary designs can be protected from duplication.

The PLQ16XX series consists of four PAL-type devices. Depending on the particular device type, there are a variable number of combinatorial and registered outputs available to the designer. The PLQ16L8 is a combinatorial part with 8 user configurable outputs (6 bidirectional), while the other three devices, PLQ16R8, PLQ16R6, PLQ16R4, have respectively 8, 6, and 4 output registers.

#### **3-State Outputs**

The PLQ16XX series devices also feature 3-State output buffers on each output pin which can be programmed for individual control of all outputs. The registered outputs (Qn) are controlled by an external input (/OE), and the combinatorial outputs (On, Bn) use a product term to control the enable function.

#### Programmable Bidirectional Pins

The PLQ16XX products feature variable Input/Output ratios. In addition to 8 dedicated inputs, each combinatorial output pin of the registered devices can be individually programmed as an input or output. The PLQ16L8 provides 10 dedicated inputs and 6 Bidirectional I/O lines that can be individually configured as inputs or outputs.

#### **Output Registers**

The PLQ16R8 has 8 output registers, the 16R6 has 6, and the 16R4 has 4. Each output register is a D-type flip-flop which is loaded on the Low-to-High transition of the clock input. These output registers are capable of feeding the outputs of the registers back into the array to facilitate design of synchronous state machines.

#### **Power-up Reset**

By resetting all flip-flops to a logic Low, as the power is turned on, the PLQ16R8, R6, R4 enhance state machine design and initialization capability.

#### **Register Preload**

Preload function allows the register to be loaded from the output pins. This feature allows functional testing of sequential patterns by loading output states.

#### Power-up 3-State

All outputs will be disabled when  $V_{CC}$  is 3.0V ± 20% (25°C). This special feature keeps outputs 3-Stated during power-up. Only when  $V_{CC}$  reaches its normal operating range will device function normally.

#### Software Support

Like other Programmable Logic Devices from Signetics, the PLQ16XX series are supported by SLICE, the PC-based software development tool from Signetics. The PLQ16XX family of devices are also supported by standard CAD tools for PAL devices, including ABEL and CUPL.


SLICE is available free of charge to qualified users.

#### Logic Programming

The PLQ16XX series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLQ16XX architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

#### AND ARRAY - (I, B)



#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that: 1. All P<sub>n</sub> terms are disabled.

1. All P<sub>n</sub> terms are disabled

2. All Pn terms are active on all outputs.

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

## PLQ16R8-5 SERIES

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RATINGS		
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.5	+7.0	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	-1.2	+7.0	V <sub>DC</sub>
VOUT	Output voltage		+5.5	V <sub>DC</sub>
l <sub>iN</sub>	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T <sub>stg</sub>	Storage temperature range	65	+150	°C

#### THERMAL RATINGS

TEMPERATURE				
Maximum junction	150°C			
Maximum ambient	75°C			
Allowable thermal rise ambient to junction	75°C			

#### NOTE:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### **OPERATING RANGES**

4		RAT	RATINGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	+4.75	+5.25	V <sub>DC</sub>
Tamb	Operating free-air temperature	0	+75	°C

## PLQ16R8-5 SERIES

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C, 4.75V \leq V_{CC} \leq 5.25V$ 

	PARAMETER	TEST CONDITIONS	LIMITS			1
SYMBOL			MIN	TYP <sup>1</sup>	MAX	UNIT
Input voltag	le <sup>2</sup>					a tru wi
VIL	Low	V <sub>CC</sub> = MIN			0.8	v
VIH	High	V <sub>CC</sub> = MAX	2.0			V
Vic	Clamp	$V_{CC} = MIN$ , $I_{IN} = -18mA$		-0.8	-1.5	V
Output volt	age					a se tar
		$V_{CC} = MIN, V_{IN} = V_{IH} \text{ or } V_{IL}$				
VOL	Low	I <sub>OL</sub> = 24mA			0.5	v
V <sub>OH</sub>	High	I <sub>OH</sub> = -3.2 mA	2.4	-		v
Input curre	nt					
		V <sub>CC</sub> = MAX				
l <sub>IL</sub>	Low <sup>3</sup>	V <sub>IN</sub> = 0.40V			250	μA
l <sub>iH</sub>	High <sup>3</sup>	V <sub>IN</sub> = 2.7V			25	μΑ
h i	Maximum input current	$V_{IN} = 5.5V, V_{CC} = MAX$			100	μΑ
Output curr	rent					
		V <sub>CC</sub> = MAX				
lozh	Output leakage	V <sub>OUT</sub> = 2.7V			100	μΑ
lozL	Output leakage	$V_{OUT} = 0.4V$			-100	μΑ
los	Short circuit 4, 5	V <sub>OUT</sub> = 0.5V	-30		-130	mA
Icc	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX		160	180	mA
Capacitanc	e <sup>6</sup>					
C <sub>IN</sub>	Input	V <sub>CC</sub> = 5V				
		V <sub>OUT</sub> = 2.0V		8	an a	pF
CB	I/O (B)	$V_{OUT} = 2V$ , f = 1MHz		8		pF

NOTES:

1. All typical values are at V<sub>CC</sub> = 5V, T<sub>arrb</sub> = +25°C.

All voltage values are with respect to network ground terminal.
 Leakage current for bidirectional pins is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> or I<sub>IH</sub> and I<sub>OZH</sub>.

4. Test one at a time.

5. Duration of short circuit should not exceed 1 second.

6. These parameters are not 100% tested but periodically sampled.

## PLQ16R8-5 SERIES

#### **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 200\Omega, R_2 = 390\Omega, 0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

SYMBOL	PARAMETER	FROM	то	LIMITS		
				MIN <sup>1</sup>	MAX	UNIT
Pulse Wid	th	•	•			
tскн	Clock High	CLK+	CLK-	3.0	[	ns
<sup>1</sup> CKL	Clock Low	CLK-	CLK+	3.0		ns
<sup>1</sup> СКР	Period	CLK+	CLK+	6.0		ns
Setup & H	lold time					19.
t <sub>iS</sub>	Input	Input or feedback	CLK+	4.0		ns
ţн	Input	CLK+	Input or feedback	0		ns
Propagati	on delay	· · · · · · · · · · · · · · · · · · ·	<u></u>			
<sup>t</sup> ско	Clock	CLK±	Q±		4.5	ns
I <sub>CKF</sub>	Clock <sup>3</sup>	CLK±	۵		2.5	ns
t <sub>PD</sub>	Output (16L8, R6, R4) <sup>2</sup>	I, B	Output		5.0	ns
t <sub>OE1</sub>	Output enable4	OE	Output enable		6.0	ns
t <sub>OE2</sub>	Output enable <sup>4,5</sup>	I	Output enable		8.0	ns
t <sub>OD1</sub>	Output disable <sup>4</sup>	OE	Output disable		6.0	ns
t <sub>OD2</sub>	Output disable <sup>4,5</sup>	· I	Output disable		8.0	ns
tskw	Output	Q	Q		1.0	ns
teer	Power-Up Reset	V <sub>CC</sub> +	Q+		8.0	ns
Frequenc	y (16R8, R6, R4)		•			
	No feedback 1/ (t <sub>CKL</sub> + t <sub>CKH</sub> ) <sup>6</sup>				167	MHz
fmax	Internal feedback 1/ (t <sub>IS</sub> + t <sub>CKF</sub> ) <sup>6</sup>				154	MHz
	External feedback 1/ (t <sub>IS</sub> + t <sub>CKO</sub> ) <sup>6</sup>				118	MHz

. For definitions of the terms, please refer to the Timing/Frequency Definitions tables.

NOTES:


1. CL = 0pF while measuring minimum output delays.

CL = OpF while measuring minimum output delays.
 t<sub>PD</sub> test conditions: C<sub>L</sub> = 50pF (with jig and scope capacitance), V<sub>IH</sub> = 3V, V<sub>IL</sub> = 0V, V<sub>OH</sub> = V<sub>OL</sub> = 1.5V.
 t<sub>CKF</sub> was calculated from measured Internal f<sub>MAX</sub>.
 For 3-State output; output enable times are tested with C<sub>L</sub> = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
 Same function as t<sub>DE1</sub> and t<sub>DD1</sub>, with the difference of using product term control.
 Not 100% tested, but calculated at initial characterization and at any time a modification in design takes place which may affect the frequency.


frequency.

PLQ16R8-5 SERIES


#### TEST LOAD CIRCUIT




#### **OUTPUT REGISTER SKEW**



### CLOCK TO FEEDBACK PATH



### TIMING DIAGRAMS<sup>1, 2</sup>



## TIMING DEFINITIONS

SYMBOL	PARAMETER
tскн	Width of input clock pulse.
<sup>t</sup> CKL	Interval between clock pulses.
<sup>t</sup> СКР	Clock period.
t <sub>IS</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>IH</sub>	Required delay between positive transition of clock and end of valid input data.
ÎCKF	Delay between positive transition of clock and when internal Q output of flip-flop becomes valid.
<sup>t</sup> ско	Delay between positive transition of clock and when outputs become valid (with OE Low).
t <sub>OE1</sub>	Delay between beginning of Output Enable Low and when outputs become valid.
toD1	Delay between beginning of Output Enable High and when outputs are in the Off-State.
t <sub>OE2</sub>	Delay between predefined Output Enable High, and when combinational outputs become valid.
t <sub>OD2</sub>	Delay between predefined Output Enable Low and when combinational outputs are in the Off-State.
¢₽₽R	Delay between $V_{CC}$ (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").
t₽D	Propagation delay between combinational inputs and outputs.
t <sub>D</sub>	Delay between each input change.
FREQUE	NCY DEFINITIONS
fmax	No feedback: Determined by the minimum clock period,

AX	The neuronaux observations of the minimum clock period, $1/(t_{CKL} + t_{CKH})$ . Internal feedback: Determined by the internal delay from flip-flop outputs through the internal feedback and array to the flip-flop inputs, $1/(t_{IS} + t_{CKF})$ . External feedback: Determined by clock-to-output delay and input setup time, $1/(t_{IS} + t_{CKO})$ .
----	--


#### NOTES:

Input pulse amplitude is 0V to 3V.
 Input rise and fall times are 2.0ns typical.

PLQ16R8-5 SERIES

# PLQ16R8-5 SERIES

## TIMING DIAGRAMS (Continued)




### **PROGRAMMING/SOFTWARE**

Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/ Software Support) of this data handbook for additional information.


# PLQ16R8-5 SERIES

#### SNAP RESOURCE SUMMARY DESIGNATIONS



# PLQ16R8-5 SERIES





## PLUS20R8D/-7 SERIES

### FEATURES

- Ultra high-speed
  - t<sub>PD</sub> = 7.5ns and f<sub>MAX</sub> = 74MHz for the PLUS20R8-7 Series
  - t<sub>PD</sub> = 10ns and f<sub>MAX</sub> = 60 MHz for the PLUS20R8D Series
- 100% functionally and pin-for-pin compatible with industry standard 24-pin PAL® ICs
- Power-up reset function to enhance state machine design and testability
- Design support provided via SLICE and other CAD tools for Series 24 PAL devices
- Field-programmable on industry standard programmers
- Security fuse
- Individual 3-State control of all outputs

#### DESCRIPTION

The Signetics PLUS20XX family consists of ultra high-speed 7.5ns and 10ns versions of Series 24 PAL devices.

The PLUS20XX family is 100% functional and pin-compatible with the 20L8, 20R8, 20R6, and 20R4 Series devices.

The sum of products (AND-OR) architecture is comprised of 64 AND gates and 8 fixed OR gates. Multiple bidirectional pins provide variable input/output pin ratios. Individual 3-State control of all outputs and registers with feedback (R8, R6, R4) is also provided. Proprietary designs can be protected by programming the security fuse.

The PLUS20R8, R6, and R4 have D-type flip-flops which are loaded on the Low-to-High transition of the clock input.

In order to facilitate state machine design and testing, a power-up reset function has been

incorporated into these devices to reset all internal registers to active-Low after a specific period of time.

The Signetics State-of-the-Art oxide isolation Bipolar fabrication process is employed to achieve high-performance operation.

The PLUS20XX family of devices are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment. See the programmer chart for qualified programmers.

The SLICE software package from Signetics supports easy design entry for the PLUS20XX series as well as other PLD devices from Signetics. The PLUS20XX series are also supported by other standard CAD tools for PAL-type devices.

Order codes are listed in the Ordering Information table.

DEVICE NUMBER	DEDICATED INPUTS	COMBINATORIAL OUTPUTS	REGISTERED OUTPUTS
PLUS20L8	14	8 (6 I/O)	0
PLUS20R8	12	0	8
PLUS20R6	12	2 I/O	6
PLUS20R4	12	4 I/O	4


### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE		
24-Pin Plastic Dual-In-Line 300mil-wide	PLUS20R8DN PLUS20R6DN PLUS20R4DN PLUS20L8DN PLUS20R8-7N PLUS20R6-7N PLUS20R4-7N PLUS20R4-7N PLUS20L8-7N		
28-Pin Plastic Leaded Chip Carrier (PLCC)	PLUS20R8DA PLUS20R6DA PLUS20R4DA PLUS20L8DA PLUS20R8-7A PLUS20R6-7A PLUS20R6-7A PLUS20R4-7A		

GPAL is a registered trademark of Advanced Micro Devices, Inc.


# PLUS20R8D/-7 SERIES

## **PIN CONFIGURATIONS**



# PLUS20R8D/-7 SERIES


## **PIN CONFIGURATIONS**



# PLUS20R8D/-7 SERIES

## LOGIC DIAGRAM


PLUS20L8



## PLUS20R8D/-7 SERIES

## LOGIC DIAGRAM


PLUS20R8



## PLUS20R8D/-7 SERIES

### LOGIC DIAGRAM


PLUS20R6



# PLUS20R8D/-7 SERIES

## LOGIC DIAGRAM

PLUS20R4



## PLUS20R8D/-7 SERIES

### FUNCTIONAL DESCRIPTIONS

The PLUS20XX series utilizes the familiar sum-of-products implementation consisting of a programmable AND array and a fixed OR array. These devices are capable of replacing an equivalent of four or more SSI/MSI integrated circuits to reduce package count and board area occupancy, consequently improving reliability and design cycle over Standard Cell or gate array options. By programming the security fuse, proprietary designs can be protected from duplication.

The PLUS20XX series consists of four PAL-type devices. Depending on the particular device type, there are a variable number of combinatorial and registered outputs available to the designer. The PLUS20L8 is a combinatorial part with 8 user configurable outputs (6 bidirectional), while the other three devices, PLUS20R8, PLUS20R6, PLUS20R4, have respectively 8, 6, and 4 output registers.

#### **3-State Outputs**

The PLUS20XX series devices also feature 3-State output buffers on each output pin which can be programmed for individual control of all outputs. The registered outputs (Qn) are controlled by an external input (/OE), and the combinatorial outputs (On, Bn) use a product term to control the enable function.

#### **Programmable Bidirectional Pins**

The PLUS20XX products feature variable Input/Output ratios. In addition to 12 dedicated inputs, each combinatorial output pin of the registered devices can be individually programmed as an input or output. The PLUS20L8 provides 14 dedicated inputs and 6 Bidirectional I/O lines that can be individually configured as inputs or outputs.

#### **Output Registers**

The PLUS20R8 has 8 output registers, the 20R6 has 6, and the 20R4 has 4. Each output register is a D-type flip-flop which is loaded on the Low-to-High transition of the clock input. These output registers are capable of feeding the outputs of the registers back into the array to facilitate design of synchronous state machines.

#### **Power-up Reset**

By resetting all flip-flops to a logic Low, as the power is turned on, the PLUS20R8, R6, R4 enhance state machine design and initialization capability.

#### Software Support

Like other Programmable Logic Devices from Signetics, the PLUS20XX series are supported by SLICE, the PC-based software development tool from Signetics. The PLUS20XX family of devices are also supported by standard CAD tools for PAL devices, including ABEL and CUPL.

SLICE is available free of charge to qualified users.

#### Logic Programming

The PLUS20XX series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLUS20XX architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

### PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/ Software Support) of the PLD data handbook for additional information.

#### AND ARRAY - (I, B) I. B L B I, B Ϊ. B ĩ.B ÎR ÎB РП р п РΠ РÖ STATE CODE STATE CODE STATE CODE STATE CODE INACTIVE1, 2 0 н DON'T CARE I.B t. ĩ. B

#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.

- 2. All Pn terms are disabled.
- 3. All P<sub>n</sub> terms are active on all outputs.

March 16, 1992

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

# PLUS20R8D/-7 SERIES

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RA		
SYMBOL	PARAMETER	MIN	MAX	UNIT
Vcc	Supply voltage	-0.5	+7	V <sub>DC</sub>
VIN	Input voltage	-1.2	+8.0	V <sub>DC</sub>
Vout	Output voltage	0.5	V <sub>CC</sub> + 0.5V	VDC
IIN	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T <sub>stg</sub>	Storage temperature range	65	+150	°C

NOTE:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

### **OPERATING RANGES**

		RAT	INGS		
SYMBOL	PARAMETER	MIN	MAX		
V <sub>CC</sub>	Supply voltage	+4.75	+5.25	V <sub>DC</sub>	
T <sub>amb</sub>	Operating free-air temperature	0	+75	°C	

#### THERMAL RATINGS

TEMPERATURE			
Maximum junction	150°C		
Maximum ambient	75°C		
Allowable thermal rise ambient to junction	75°C		

## PLUS20R8D/-7 SERIES

## **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75 \le V_{CC} \le 5.25V$ 

	4			LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input voltaç	] <del>0</del> 2	······································			•	
VIL	Low	V <sub>CC</sub> = MIN			0.8	V
VIH	High	V <sub>CC</sub> = MAX	2.0	-		V
Vic	Clamp	$V_{CC} = MIN$ , $I_{IN} = -18mA$		-0.8	-1.5	v
Output volt	age					
		$V_{CC} = MIN, V_{IN} = V_{IH} \text{ or } V_{IL}$				e e su a e
VOL	Low	I <sub>OL</sub> = 24mA			0.5	V
VOH	High	I <sub>OH</sub> = -3.2mA	2.4			v
Input curre	nt					
a de la composición d		V <sub>CC</sub> = MAX				
l <sub>iL</sub>	Low <sup>3</sup>	V <sub>IN</sub> = 0.40V			250	μA
I <sub>IH</sub>	High <sup>3</sup>	V <sub>IN</sub> = 2.7V		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	25	μA
h	Maximum input current	VIN = VCC = VCCMAX			100	μA
Output cur	rent					
		V <sub>CC</sub> = MAX				1.00
lozh	Output leakage	V <sub>OUT</sub> = 2.7V			100	μA
lozL	Output leakage	V <sub>OUT</sub> = 0.4V			-100	μA
los	Short circuit 4, 5	V <sub>OUT</sub> = 0V	-30		-90	mA
lcc	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX		150	210	mA
Capacitanc	e <sup>6</sup>					
C <sub>IN</sub>	Input	V <sub>CC</sub> = 5V				
		V <sub>OUT.</sub> = 2.0V		8		pF
CB	I/O (B)	$V_{OUT} = 2V, f = 1MHz$		8		рF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Leakage current for bidirectional pins is the worst case of  $I_{IL}$  and  $I_{OZL}$  or  $I_{IH}$  and  $I_{OZH}$ . 4. Test one at a time.

5. Duration of short circuit should not exceed 1 second.

6. These parameters are not 100% tested but periodically sampled.

# PLUS20R8D/-7 SERIES

## **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 200\Omega$ ,  $R_2 = 390\Omega$ , 0°C  $\leq T_{amb} \leq +75$ °C, 4.75  $\leq V_{CC} \leq 5.25V$ 

				LIMITS					
SYMBOL PARAMETER	PARAMETER	FROM TO		-7		D		UNIT	
				MIN <sup>1</sup>	ТҮР	MAX	MIN <sup>1</sup>	MAX	
Pulse Wid	th								
<sup>t</sup> скн	Clock High	CK+	СК-	5			7		ns
<sup>t</sup> скL	Clock Low	CK-	CK+	5			7		ns
<sup>t</sup> скр	Period	CK+	CK+	10			14		ns
Setup & H	lold time		-						
t <sub>is</sub>	Input	Input or feedback	CK+	7			9		ns
t <sub>iH</sub>	Input _	CK+	Input or feedback	0			0		ns
Propagati	on delay								
tско	Clock	CK±	Q±	3		6.5	3	7.5	ns
<b>İ</b> CKF	Clock <sup>3</sup>	CK±	۵			3		6.5	ns
t <sub>PD</sub>	Output (20L8, R6, R4) <sup>2</sup>	I, B	Output	3		7.5	3	10	ns
toe1	Output enable <sup>4</sup>	OE	Output enable	3		8	3	10	ns
t <sub>OE2</sub>	Output enable <sup>4,5</sup>	I	Output enable	• 3		10	3	10	ns
t <sub>OD1</sub>	Output disable <sup>4</sup>	OE	Output disable	3		8	3	10	ns
t <sub>OD2</sub>	Output disable <sup>4,5</sup>	I	Output disable	3		10	3	10	ns
tskw	Output	Q	Q			1		1	ns
t <sub>PPR</sub>	Power-Up Reset	V <sub>CC</sub> +	Q+			10		10	ns
Frequenc	y (20R8, R6, R4)			•					
	No feedback 1/ (t <sub>CKL</sub> + t <sub>CK</sub>	(H) <sup>6</sup>			100		71.4	[ .	MHz
f <sub>MAX</sub>	Internal feedback 1/ (t <sub>IS</sub> +	t <sub>CKF</sub> ) <sup>6</sup>			90		64.5		MHz
	External feedback 1/ (t <sub>IS</sub> +	t <sub>ско</sub> ) <sup>6</sup>			74	1	60.6		MHz

For definitions of the terms, please refer to the Timing/Frequency Definitions tables.

NOTES:

1. CL = 0pF while measuring minimum output delays.


2. tpp test conditions: CL = 50pF (with jig and scope capacitance), V<sub>IH</sub> = 3V, V<sub>IL</sub> = 0V, V<sub>OH</sub> = V<sub>OL</sub> = 1.5V.

3.  $C_{KF}$  was calculated from measured internal  $I_{MAX}$ . 4. For 3-State output; output enable times are tested with  $C_L = 50pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with CL\_SpF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OL} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed. 5. Same function as  $t_{OE1}$  and  $t_{OD1}$ , with the difference of using product term control.


6. Not 100% tested, but calculated at initial characterization and at any time a modification in design takes place which may affect the frequency.

# PLUS20R8D/-7 SERIES


### **TEST LOAD CIRCUIT**



## **OUTPUT REGISTER SKEW**



## CLOCK TO FEEDBACK PATH



## PLUS20R8D/-7 SERIES

PARAMETER

Width of input clock pulse.

Interval between clock pulses.


TIMING DEFINITIONS

SYMBOL

t<sub>CKH</sub>

**t**CKL

### TIMING DIAGRAMS<sup>1, 2</sup>



<sup>t</sup> скр	Clock period.
t <sub>IS</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>iH</sub>	Required delay between positive transition of clock and end of valid input data.
<sup>t</sup> ckf	Delay between positive transition of clock and when internal Q output of flip-flop becomes valid.
tско	Delay between positive transition of clock and when outputs become valid (with OE Low).
t <sub>OE1</sub>	Delay between beginning of Output Enable Low and when outputs become valid.
tod1	Delay between beginning of Output Enable High and when outputs are in the Off-State.
t <sub>OE2</sub>	Delay between predefined Output Enable High, and when combinational outputs become valid.
t <sub>OD2</sub>	Delay between predefined Output Enable Low and when combinational outputs are in the Off-State.
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").
tρD	Propagation delay between combinational inputs and outputs.

#### FREQUENCY DEFINITIONS


fmax	No feedback: Determined by the minimum clock period, $1/(t_{CKL} + t_{CKH})$ . Internal feedback: Determined by the internal delay from flip-flop outputs through the internal feedback and array to the flip-flop inputs, $1/(t_{IS} + t_{CKF})$ . External feedback: Determined by clock-to-output delay and input setup time, $1/(t_{IS} + t_{CKO})$ .
------	---

#### NOTES:


Input pulse amplitude is 0V to 3V.
 Input rise and fall times are 2.5ns.

# PLUS20R8D/-7 SERIES

## SNAP RESOURCE SUMMARY DESIGNATIONS



# PLUS20R8D/-7 SERIES



## PLQ20R8-5 SERIES

### FEATURES

- Ultra high-speed
- tpp = 5ns and fMAX = 118MHz
- 100% functionally and pin-for-pin compatible with industry standard 24-pin PAL ICs
- Power-up reset function to enhance state machine design and testability
- Design support provided via SLICE and other CAD tools for Series 24 PAL devices
- Field-programmable on industry standard programmers
- Security fuse
- Individual 3-State control of all outputs
- Register preload for testability
- Power-up 3-State
- 24-Pin DIP and 28-Pin PLCC

#### DESCRIPTION

The Signetics PLQ20XX family consists of ultra high-speed 5ns versions of Series 24 PAL devices.

The PLQ20XX family is 100% functional and pin-compatible with the 20L8, 20R8, 20R6, and 20R4 Series devices.

The sum of products (AND-OR) architecture is comprised of 64 AND gates and 8 fixed OR gates. Multiple bidirectional pins provide variable input/output pin ratios. Individual 3-State control of all outputs and registers with feedback (R8, R6, R4) is also provided. Proprietary designs can be protected by programming the security fuse.

The PLQ20R8, R6, and R4 have D-type flip-flops which are loaded on the Low-to-High transition of the clock input.

In order to facilitate state machine design and testing, a power-up reset function has been incorporated into these devices to reset all internal registers to active-Low after a specific period of time.

The Signetics State-of-the-Art BiCMOS process, known as QUBiC, has been

employed to achieve higher levels of operating performance for the PLQ20XX family of PLDs. The QUBiC transistors have been optimized to provide two-thirds more speed at less than half the power consumed from products using our last generation of bipolar technology. QUBiC reduces on-chip delays and provides high output drive currents while consuming power at very low levels.

The PLQ20XX family of devices are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment. See the programmer chart for qualified programmers.

The SLICE software package from Signetics supports easy design entry for the PLQ20XX series as well as other PLD devices from Signetics. The PLQ20XX series are also supported by other standard CAD tools for PAL-type devices.

Order codes are listed in the Ordering Information table.

DEVICE NUMBER	DEDICATED INPUTS	COMBINATORIAL OUTPUTS	REGISTERED OUTPUTS
PLQ20L8	14	8 (6 I/O)	0
PLQ20R8	12	0	8
PLQ20R6	12	2 I/O	6
PLQ20R4	12 ~	4 I/O	4

#### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
24-Pin Plastic Dual-In-Line 300mil-wide	PLQ20R8–5N PLQ20R6–5N PLQ20R4–5N PLQ20L8–5N
28-Pin Plastic Leaded Chip Carrier (PLCC)	PLQ20R8-5A PLQ20R6-5A PLQ20R4-5A PLQ20L8-5A

NOTE:


The PLQ20XX series of devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information, consult the Signetics Military Data Handbook.

SPAL is a registered trademark of Advanced Micro Devices, Inc.

#### Preliminary specification

# PLQ20R8-5 SERIES


## **PIN CONFIGURATIONS**




#### Preliminary specification


# PLQ20R8-5 SERIES

## **PIN CONFIGURATIONS**



## LOGIC DIAGRAM






PLQ20L8


## LOGIC DIAGRAM







# PLQ20R8-5 SERIES

## LOGIC DIAGRAM



## PLQ20R8-5 SERIES





23 111

22 B7

PLQ20R4

## PLQ20R8-5 SERIES

### FUNCTIONAL DESCRIPTIONS

The PLQ20XX series utilizes the familiar sum-of-products implementation consisting of a programmable AND array and a fixed OR array. These devices are capable of replacing integrated circuits to reduce package count and board area occupancy, consequently improving reliability and design cycle over Standard Cell or gate array options. By programming the security fuse, proprietary designs can be protected from duplication.

The PLQ20XX series consists of four PAL-type devices. Depending on the particular device type, there are a variable number of combinatorial and registered outputs available to the designer. The PLQ20L8 is a combinatorial part with 8 user configurable outputs (6 bidirectional), while the other three devices, PLQ20R8, PLQ20R6, PLQ20R4, have respectively 8, 6, and 4 output registers.

#### **3-State Outputs**

The PLQ20XX series devices also feature 3-State output buffers on each output pin which can be programmed for individual control of all outputs. The registered outputs (Qn) are controlled by an external input (/OE), and the combinatorial outputs (On, Bn) use a product term to control the enable function.

#### Programmable Bidirectional Pins

The PLQ20XX products feature variable Input/Output ratios. In addition to 12 dedicated inputs, each combinatorial output pin of the registered devices can be individually programmed as an input or output. The PLQ20L8 provides 14 dedicated inputs and 6 Bidirectional I/O lines that can be individually configured as inputs or outputs.

#### **Output Registers**

The PLQ20R8 has 8 output registers, the 20R6 has 6, and the 20R4 has 4. Each output register is a D-type flip-flop which is loaded on the Low-to-High transition of the clock input. These output registers are capable of feeding the outputs of the registers back into the array to facilitate design of synchronous state machines.

#### **Power-up Reset**

By resetting all flip-flops to a logic Low, as the power is turned on, the PLQ20R8, R6, R4 enhance state machine design and initialization capability.

#### **Register Preload**

Preload function allows the register to be loaded from the output pins. This feature allows functional testing of sequential patterns by loading output states.

#### Power-up 3-State

All outputs will be disabled when V<sub>CC</sub> is 3.0V  $\pm$  20% (25°C). This special feature keeps outputs 3-Stated during power-up. Only when V<sub>CC</sub> reaches its normal operating range will device function normally.

PLQ20R8-5 SERIES

#### Software Support


Like other Programmable Logic Devices from Signetics, the PLQ20XX series are supported by SLICE, the PC-based software development tool from Signetics. The PLQ20XX family of devices are also supported by standard CAD tools for PAL devices, including ABEL and CUPL.

SLICE is available free of charge to qualified users.

#### Logic Programming

The PLQ20XX series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ CUPL™ and PALASM® 90 design software packages also support the PLQ20XX architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.



#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

1. All Pn terms are disabled.

2. All Pn terms are active on all outputs.

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

## PLQ20R8-5 SERIES

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT		
SYMBOL	PARAMETER	MIN	MAX	
Vcc	Supply voltage	-0.5	+7.0	V <sub>DC</sub>
ViN	Input voltage	-1.2	+7.0	V <sub>DC</sub>
Vout	Output voltage		+5.5	V <sub>DC</sub>
IIN	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T <sub>stg</sub>	Storage temperature range	65	+150	°C

## THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75℃
Allowable thermal rise ambient to junction	75°C

NOTE:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### **OPERATING RANGES**

		RATINGS		
SYMBOL	PARAMETER	MIN	MAX	UNIT
Vcc	Supply voltage	+4.75	+5.25	V <sub>DC</sub>
Tamb	Operating free-air temperature	0	+75	°C

## PLQ20R8-5 SERIES

## **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75 \le V_{CC} \le 5.25V$ 

SYMBOL PARAMETER		LIMITS				
	PARAMETER	TEST CONDITIONS	MIN	ТҮР1	MAX	UNIT
Input voltag	ge <sup>2</sup>					
VIL	Low	V <sub>CC</sub> = MIN			0.8	V
VIH	High	V <sub>CC</sub> = MAX	2.0			v
Vic	Clamp	$V_{CC} = MIN, I_{IN} = -18mA$		-0.8	-1.5	v
Output volt	lage					
		$V_{CC} = MIN, V_{IN} = V_{IH} \text{ or } V_{IL}$				
VoL	Low	l <sub>OL</sub> = 24mA			0.5	V
V <sub>OH</sub>	High	l <sub>OH</sub> = -3.2 mA	2.4			V
Input curre	nt				· · · · · · · · · · · · · · · · · · ·	
		V <sub>CC</sub> = MAX				
I <sub>IL</sub>	Low <sup>3</sup>	V <sub>IN</sub> = 0.40V			-250	μΑ
l <sub>iH</sub>	High <sup>3</sup>	V <sub>IN</sub> = 2.7V			25	μA
h	Maximum input current	$V_{IN} = 5.5V, V_{CC} = MAX$			100	μA
Output cur	rent					
	I	V <sub>CC</sub> = MAX				
lozh	Output leakage	V <sub>OUT</sub> = 2.7V			100	μA
lozL	Output leakage	$V_{OUT} = 0.4V$			-100	μA
los	Short circuit <sup>4, 5</sup>	V <sub>OUT</sub> = 0.5V	30		-130	mA
Icc	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX		150	210	mA
Capacitand	æ <sup>6</sup>					
CIN	Input	V <sub>CC</sub> = 5V		T		
		V <sub>OUT</sub> = 2.0V		8		рF
CB	I/O (B)	$V_{OUT} = 2V, f = 1MHz$		8		рF

NOTES:

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
 All voltage values are with respect to network ground terminal.
 Leakage current for bidirectional pins is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> or I<sub>IH</sub> and I<sub>OZH</sub>.

4. Test one at a time.

Duration of short circuit should not exceed 1 second.
 These parameters are not 100% tested but periodically sampled.

## PLQ20R8-5 SERIES

#### **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 200\Omega$ ,  $R_2 = 390\Omega$ , 0°C  $\leq T_{amb} \leq +75$ °C, 4.75  $\leq V_{CC} \leq 5.25V$ 

SYMBOL PARAMETER			LIMITS			
	PARAMETER	FROM	то	MIN <sup>1</sup>	MAX	UNIT
Pulse Wid	lth					
tскн	Clock High	CLK+	CLK	3.0		ns
<b>İ</b> CKL	Clock Low	СК-	CLK+	3.0		ns
ICKP	Period	CLK+	CLK+	6.0		ns
Setup & H	lold time	······	•			
t <sub>IS</sub>	Input	Input or feedback	CLK+	4.0		ns
t <sub>IH</sub>	Input	CLK+	Input or feedback	0		ns
Propagati	on delay					
<sup>t</sup> ско	Clock	CLK±	Q±		4.5	ns
<sup>t</sup> CKF	Clock <sup>3</sup>	CLK±	ā		2.5	ns
ted	Output (20L8, R6, R4) <sup>2</sup>	I, B	Output		5.0	ns
t <sub>OE1</sub>	Output enable <sup>4</sup>	OE	Output enable		6.0	ns
t <sub>OE2</sub>	Output enable <sup>4,5</sup>	1	Output enable		8.0	ns
t <sub>OD1</sub>	Output disable <sup>4</sup>	OE	Output disable		6.0	ns
t <sub>OD2</sub>	Output disable <sup>4,5</sup>	1	Output disable		8.0	ns
tskw	Output	Q	٩		1.0	ns
teer	Power-Up Reset	V <sub>cc+</sub>	Q+		8.0	ns
Frequenc	y (20R8, R6, R4)	·	·			•
	No feedback 1/ (t <sub>CKL</sub> + t <sub>CKH</sub> ) <sup>6</sup>				167	MHz
f <sub>MAX</sub>	Internal feedback 1/ (t <sub>IS</sub> + t <sub>CKF</sub> ) <sup>6</sup>				154	MHz
	External feedback 1/ (t <sub>IS</sub> + t <sub>CKO</sub> ) <sup>6</sup>	5		1	118	MHz

For definitions of the terms, please refer to the Timing/Frequency Definitions tables.

NOTES:

1. C<sub>L</sub> = 0pF while measuring minimum output delays.


2. tpD test conditions:  $C_L = 50pF$  (with jig and scope capacitance),  $V_{IH} = 3V$ ,  $V_{IL} = 0V$ ,  $V_{OH} = V_{OL} = 1.5V$ .

 tors was calculated from measured internal f<sub>MAX</sub>.
 For 3-State output; output enable times are tested with C<sub>L</sub> = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OL} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed. 5. Same function as t<sub>OE1</sub> and t<sub>OD1</sub>, with the difference of using product term control.


6. Not 100% tested, but calculated at initial characterization and at any time a modification in design takes place which may affect the frequency.

## PLQ20R8-5 SERIES


## **TEST LOAD CIRCUIT**



### OUTPUT REGISTER SKEW




### CLOCK TO FEEDBACK PATH



# PLQ20R8-5 SERIES

#### TIMING DIAGRAMS<sup>1, 2</sup>



### TIMING DEFINITIONS

SYMBOL	PARAMETER
tскн	Width of input clock pulse.
<sup>t</sup> CKL	Interval between clock pulses.
<sup>t</sup> скр	Clock period.
t <sub>IS</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>IH</sub>	Required delay between positive transition of clock and end of valid input data.
<sup>t</sup> ckf	Delay between positive transition of clock and when internal Q output of flip-flop becomes valid.
<sup>t</sup> ско	Delay between positive transition of clock and when outputs become valid (with OE Low).
t <sub>OE1</sub>	Delay between beginning of Output Enable Low and when outputs become valid.
t <sub>OD1</sub>	Delay between beginning of Output Enable High and when outputs are in the Off-State.
t <sub>OE2</sub>	Delay between predefined Output Enable High, and when combinational outputs become valid.
tod2	Delay between predefined Output Enable Low and when combinational outputs are in the Off-State.
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").
teo	Propagation delay between combinational inputs and outputs.
t <sub>D</sub>	Delay between each input change

### FREQUENCY DEFINITIONS


fmax	No feedback: Determined by the minimum clock period, 1/(tcq + tcq.). Internal feedback: Determined by the internal delay from flip-flop outputs through the internal feedback and array to the flip-flop inputs, 1/(ts + tcxr). External feedback: Determined by clock-to-output delay and input setup time, 1/(te + tcxr).
	$1/(t_{IS} + t_{CKO}).$

NOTES:

Input pulse amplitude is 0V to 3V.
 Input rise and fall times are 2.0ns typical.

# PLQ20R8-5 SERIES

TIMING DIAGRAMS (Continued)




### PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/ Software Support) for additional information.

# PLQ20R8-5 SERIES






1. J. C. S.

SNAP RESOURCE SUMMARY DESIGNATIONS (Continued)

# PAL devices 20L8, 20R8, 20R6, 20R4

## PLQ20R8-5 SERIES



NOUTPAL7

B0, B1, B6, B7

PLQ20R4

NOUTPAL7

02 - 05

# CMOS programmable electrically erasable logic device

## PL22V10-10/-12/-15, PL22V10I15

#### FEATURES

- Advanced CMOS EEPROM technology
- Ultra high performance
  - 10ns, 12ns, 15ns (t<sub>PD</sub>) commercial versions
  - 15ns (tPD) industrial version
  - fMAX as fast as 83.3MHz
- Low power consumption
- 110mA + 0.5mA/MHz max
- EE reprogrammability
  - Low-risk reprogrammable inventory
  - Superior programming and functional yield
  - 100% testable
  - Erases and programs in seconds
  - 100 guaranteed erase cycles
- Development and programming support
  - Third-party software and programmers
     SLICE development software
- Architectural flexibility
  - 132 product term × 44 input AND array
  - Up to 22 inputs and 10 outputs
  - Variable product term distribution (8 to 16 per output) for greater logic flexibility
  - Independently programmable 4-configuration I/O macrocells
  - Synchronous preset, asynchronous clear
    Independently programmable output
  - enables
- Application versatility
- Pin-for-pin and JEDEC-file compatible with the bipolar AmPAL22V10, CMOS PALC22V10 and PEEL22CV10A

### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
24-Pin Plastic Dual-In-Line 300mil-wide	PL22V10-10N PL22V10-12N PL22V10-15N PL22V10-15N PL22V10115N
28-Pin Plastic Leaded Chip Carrier (PLCC)	PL22V10-10A PL22V10-12A PL22V10-15A PL22V10-15A PL22V10115A


#### DESCRIPTION


The Signetics PL22V10-10, PL22V10-12 and PL22V10-15 are CMOS programmable electrically erasable logic devices that provide a high-performance, low-power, reprogrammable, and architecturally enhanced alternative to early generation programmable logic devices (PLDs). Designed in advanced CMOS EEPROM technology, the PL22V10 rivals speed parameters of comparable bipolar PLDs while providing a dramatic improvement in active power consumption. The EE reprogrammability of the PL22V10 allows cost effective plastic packaging, low risk inventory, reduced development and retrofit costs, and enhanced testability to ensure 100% field programmability and function. The PL22V10's flexible architecture offers complete function and JEDEC-file compatibility with the bipolar AmPAL22V10 and the CMOS PALC22V10. Applications for the PL22V10 include: replacement of random SSI/MSI logic circuitry and user customized sequential and combinatorial functions such as counters, shift registers, state machines, address decoders, multiplexers, etc. Development and programming support for the PL22V10 is provided by Signetics and third-party manufacturers.

### PIN LABEL DESCRIPTIONS

1 -  11	Dedicated Input
NC	Not Connected
F0 – F9	Macro Cell Input/Output
CLK/I0	Clock Input/Dedicated Input
V <sub>CC</sub>	Supply Voltage
GND	Ground


### **PIN CONFIGURATIONS**






## PL22V10-10/-12/-15, PL22V10I15

#### LOGIC DIAGRAM



## PL22V10-10/-12/-15, PL22V10I15



#### **FUNCTION DESCRIPTION**

The PL22V10 implements logic functions as sum-of-products expressions in a programmable-AND/fixed-OR logic array. User-defined functions are created by programming the connections of input signals into the array. User-configurable output structures in the form of I/O macrocells further increase logic flexibility.

#### **ARCHITECTURE OVERVIEW**

The PL22V10 architecture is illustrated in the Figure 1. Twelve dedicated inputs and 10 VOs provide up to 22 inputs and 10 outputs for creation of logic functions. At the core of the device is a programmable electrically-erasable AND array which drives a fixed OR array. With this structure, the PL22V10 can implement up to 10 sum-of-products logic expressions.

Associated with each of the 10 OR functions is an I/O macro cell which can be independently programmed to one of 4 different configurations. The programmable macro cells allow each I/O to create sequential or combinatorial logic functions with either Active-High or Active-Low polarity.

#### AND/OR LOGIC ARRAY

The programmable AND array of the PL22V10 (shown in the Logic Diagram) is formed by input lines intersecting product terms. The input lines and product terms are used as follows:

44 input lines:

<sup>2</sup>24 input lines carry the True and Complement of the signals applied to the 12 input pins <sup>--</sup>

20 additional lines carry the True and Complement values of feedback or input signals from the 10 I/Os

132 product terms:

120 product terms (arranged in 2 groups of 8, 10, 12, 14, and 16) used to form logical sums

10 output enable terms (one for each I/O)

- 1 global synchronous preset term
- 1 global asynchronous clear term


At each input-line/product-term intersection there is an EEPROM memory cell which determines whether or not there is a logical connection at that intersection. Each product term is essentially a 44-input AND gate. A product term which is connected to both the True and Complement of an input signal will always be FALSE, and thus will not effect the OR function that it drives. When all the connections on a product term are opened, a Don't Care state exists and that term will always be TRUE.

When programming the PL22V10, the device programmer first performs a bulk erase to instantly remove the previous pattern. The erase cycle opens every logical connection in the array. The device is then configured to perform the user-defined function by programming selected connections in the AND array. (Note that EEPROM device programmers automatically program the connections on unused product terms so that they will have no effect on the output function.)


#### VARIABLE PRODUCT TERM DISTRIBUTION

The PL22V10 provides 120 product terms to drive the 10 OR functions. These product terms are distributed among the outputs in groups of 8, 10, 12, 14, and 16 to form logical sums (see Logic Diagram). This distribution allows optimum use of device resources.

PL22V10-10/-12/-15, PL22V10I15







## PL22V10-10/-12/-15. PL22V10I15

#### **PROGRAMMABLE I/O** MACROCELL

The output macrocell provides complete control over the architecture of each output. The ability to configure each output independently permits users to tailor the configuration of the PL22V10 to the precise requirements of their designs.

#### MACROCELL ARCHITECTURE

Each I/O macrocell, as shown in Figure 2, consists of a D-type flip-flop and two signal-select multiplexers. The configuration of each macrocell of the PL22V10 is determined by the two EEPROM bits controlling these multiplexers. These bits determine output polarity, and output type (registered or non-registered). Equivalent circuits for the macrocell configurations are illustrated in Figure 3.

#### **OUTPUT TYPE**

The signal from the OR array can be fed directly to the output pin (combinatorial function) or latched in the D-type flip-flop (registered function). The D-type flip-flop latches data on the rising edge of the clock and is controlled by the global preset and dear terms. When the synchronous preset term is satisfied, the Q output of the register will be set HIGH at the next rising edge of the dock input. Satisfying the asynchronous clear term will set Q LOW, regardless of the clock state. If both terms are satisfied simultaneously, the clear will override the preset.

#### **PROGRAM/ERASE CYCLES**

The PL22V10 is 100% testable. erases/programs in seconds, and has 100 guaranteed erase cycles.

#### OUTPUT POLARITY

Each macrocell can be configured to implement Active-High or Active-Low logic. Programmable polarity eliminates the need for external inverters.

#### OUTPUT ENABLE

The output of each I/O macrocell can be enabled or disabled under the control of its associated programmable output enable product term. When the logical conditions programmed on the output enable term are satisfied, the output signal is propagated to the I/O pin. Otherwise, the output buffer is driven into the high-impedance state.

Under the control of the output enable term, the I/O pin can function as a dedicated input, a dedicated output, or a bi-directional I/O. Opening every connection on the output enable term will permanently enable the output buffer and yield a dedicated output. Conversely, if every connection is intact, the enable term will always be logically FALSE and the I/O will function as a dedicated input.

#### **REGISTER FEEDBACK SELECT**

When the I/O macrocell is configured to implement a registered function (S1=0) (Figures 3.a or 3.b), the feedback signal to the AND array is taken from the Q output.

#### **BI-DIRECTIONAL I/O SELECT**

When configuring an I/O macrocell to implement a combinatorial function (S1=1) (Figures 3.c or 3.d), the feedback signal is taken from the I/O pin. In this case, the pin can be used as a dedicated input, a dedicated output, or a bi-directional I/O.

#### **POWER-ON RESET**

To ease system initialization, all flip-flops will power-up to a reset condition and the Q output will be low. The actual output of the PL22V10 will depend on the programmed output polarity. The V<sub>CC</sub> rise must be monotonic and the reset delay time is 5µs maximum

#### **DESIGN SECURITY**

The PL22V10 provides a special EEPROM security bit that prevents unauthorized reading or copying of designs programmed into the device. The security bit is set by the PLD programmer, either at the conclusion of the programming cycle or as a separate step, after the device has been programmed. Once the security bit is set it is impossible to verify (read) or program the PL22V10 until the entire device has first been erased with the bulk-erase function

#### **PROGRAM AND ERASE**

The PL22V10 can be programmed on standard logic programmers. If a device needs to be reprogrammed, simply place back into the programmer, at which point it will be automatically erased, then repatterened.

Approved programmers are listed in the Signetics Programmer Reference Guide.

#### SOFTWARE SUPPORT

The PL22V10 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SLICE and SNAP design software packages. ABEL™, CUPL™, and PALASM® 90 design software packages also support the PL22V10 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PL22V10 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SLICE only. The SLICE design package is available, free of charge, to qualified users.

AGEL is a trademark of Data I/O Corp. C.P. is a trademark of Logical Devices, Inc. CASM is a registered trademark of AMD Corp.

## PL22V10-10/-12/-15, PL22V10I15

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

			RA	RATINGS				
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT			
V <sub>cc</sub>	Supply voltage	Relative to GND	-0.5	+7.0	v			
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage applied to any pin <sup>3</sup>	Relative to GND <sup>2</sup>	-1.2	V <sub>CC</sub> + 0.5	V <sub>DC</sub>			
lout	Output current	Per pin (I <sub>OL</sub> , I <sub>OH</sub> )		±25	mA			
T <sub>stg</sub>	Storage temperature range		-65	+125	°C			
TLT	Lead temperature	Soldering 10 seconds	+	300	°°C			

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these Or any other condition above those indicated in the operational and programming specification of the device is not implied.
 Minimum DC input is -0.5V, however inputs may undershoot to -2.0V for periods less than 20ns.
 V<sub>IN</sub> and V<sub>OUT</sub> are not specified for program/verify operation.

#### **OPERATING RANGES**

			RAT	· · · ·	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	Commercial <sup>1</sup>	+4.75	+5.25	V <sub>DC</sub>
		Industrial	+4.5	+5.5	V <sub>DC</sub>
T <sub>amb</sub>	Ambient temperature	Commercial <sup>1</sup>	0	+70	°C
		Industrial	-40	+85	°C
t <sub>R</sub>	Clock Rise Time	See note 2		250	ns
t <del>r</del>	Clock Fall Time	See note 2		250	ns
t <sub>RVCC</sub>	V <sub>CC</sub> Rise Time	See note 2		250	ms

NOTES:

Voltage applied to input or output must not exceed V<sub>CC</sub> +0.3V.
 Test points for Clock and V<sub>CC</sub> in t<sub>R</sub>, t<sub>F</sub>, t<sub>CL</sub>, t<sub>CH</sub>, and t<sub>RESET</sub> are referenced at 10% and 90% levels.

## PL22V10-10/-12/-15, PL22V10I15

#### **DC ELECTRICAL CHARACTERISTICS**

 $\label{eq:commercial} \mbox{Commercial} = \mbox{ 0°C} \le \mbox{T}_{amb} \le +75\mbox{°C}, \mbox{ 4.75V} \le \mbox{V}_{CC} \le 5.25\mbox{V};$ Industrial =  $-40^{\circ}C \le T_{amb} \le +85^{\circ}C$ ,  $4.5V \le V_{CC} \le 5.5V$ 

			LIMITS								
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP <sup>4</sup>	MAX	UNIT					
Input volt	age										
VIL	Low	·	-0.3		0.8	V					
VIH	High		2.0		V <sub>CC</sub> + 0.3	v					
Output vo	oltage										
VoL	Low – TTL	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16mA			0.5	V					
VOLC	Low CMOS	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 10μA			0.1	V					
VOH	High – TTL	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -4.0mA	2.4		and the second se	<b>v</b> .					
VOHC	High – CMOS	$V_{CC} = MIN, I_{OH} = -10\mu A$	V <sub>CC</sub> - 0.1			V V					
Input curi	rent	······································									
I <sub>IL</sub> /I <sub>IH</sub>	Input leakage current	$V_{CC}$ = MAX, GND $\leq V_{IN} \leq V_{CC}$		1	±10	μA					
Output cu	urrent										
loz	Output leakage	$I/O = Hi-Z$ , GND $\leq V_O \leq V_{CC}$		2	±10	μA					
Isc <sup>5</sup>	Short circuit	$V_{CC} = 5V, V_{OUT} = 0.5V^{1}$	-30		-130	mA					
lcc	V <sub>CC</sub> active current, CMOS (commercial)	V <sub>IN</sub> = V <sub>CC</sub> or GND <sup>2, 3</sup>		80 + 0.5mA/MHz	110 + 0.5mA/MHz	mA					
	V <sub>CC</sub> active current, CMOS (industrial)	V <sub>IN</sub> = V <sub>CC</sub> or GND <sup>2, 3</sup>		90 + 0.5mA/MHz	120 + 0.5mA/MHz	mA					
	V <sub>CC</sub> active current, TTL (commercial)	$V_{IN} = V_{IL} \text{ or } V_{IH}^{2, 3}$		90 + 0.5mA/MHz	120 + 0.5mA/MHz	mA					
	V <sub>CC</sub> active current, TTL (industrial)	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> <sup>2, 3</sup>		100 + 0.5mA/MHz	130 + 0.5mA/MHz	mA					

NOTES:

1. No more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second.

2. I/O pins open (no load). 3.  $l_{CC}$  for a typical application: This parameter is tested with the device programmed as a 10-bit Counter. 4. Typical values are at V<sub>CC</sub> = 5V. Typical values are guaranteed by design. 5. Room temperature only.

## PL22V10-10/-12/-15, PL22V10I15

#### **AC ELECTRICAL CHARACTERISTICS**

 $\begin{array}{l} \mbox{Commercial} = \ 0^{\circ}\mbox{C} \leq T_{amb} \leq +75^{\circ}\mbox{C}, \ 4.75\mbox{V} \leq V_{CC} \leq 5.25\mbox{V}^{1,2}; \\ \mbox{Industrial} = -40^{\circ}\mbox{C} \leq T_{amb} \leq +85^{\circ}\mbox{C}, \ 4.5\mbox{V} \leq V_{CC} \leq 5.5\mbox{V} \end{array}$ 

		TEST	PL22	/10-10	PL22	/10-12		/10-15 /10I15	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t₽D	Input <sup>3</sup> to non-registered output	50pF		10		12		15	ns
t <sub>∈A</sub>	Input <sup>3</sup> to Output Enable <sup>4</sup>	50pF		10		12		15	ns
t <sub>ER</sub>	Input <sup>3</sup> to Output Disable <sup>4</sup>	5pF		10		12		15	ns
tco	Clock to output	50pF		8		9	,	10	ns
t <sub>CO2</sub>	Clock to combinatorial output delay via internal registered feedback	50pF		14		16		19	ns
ts	Input <sup>3</sup> or feedback setup to clock	50pF	7		8		10	4	ns
t <sub>SF</sub>	Internal feedback <sup>6</sup>	50pF	5		6		9		ns
ţн	Input <sup>3</sup> hold after clock	50pF	0		0		0		ns
t <sub>wL</sub> , t <sub>wH</sub>	Clock width – clock low time, clock high time5	50pF	6		7		8		ns
t <sub>CP</sub>	MIN clock period External (t <sub>S</sub> + t <sub>CO</sub> )	50pF	15		17	-	20		ns
fmax1	$\begin{array}{ll} \text{MAX operating frequency;} & \left(\frac{1}{t_{\text{SF}}+t_{\text{CO}}}\right) \end{array}$	50pF	76.9		66.7		52.6		MHz
f <sub>MAX2</sub>	MAX operating frequency; External (1/t <sub>CP</sub> )	50pF	66.6		58.8		50.0		MHz
f <sub>махэ</sub>	$\begin{array}{ll} \text{MAX clock frequency;} & \left(\frac{1}{t_{\text{WL}} + t_{\text{WH}}}\right) \end{array}$	50pF	83.3		71.4		62.5		MHz
tarw	Asynchronous Reset pulse width	50pF	10		12		15		ns
t <sub>AR</sub>	Input <sup>3</sup> to Asynchronous Reset	50pF		12		15		18	ns
tARR	Asynchronous Reset recovery time	50pF	12		15		18		ns
t <sub>SPR</sub>	Synchronous Preset recovery time	50pF	12		15		18		ns
t <sub>RESET</sub>	Power-on reset time for registers in clear state5.	50pF		5		5		5	μs
Capacita	nce <sup>6</sup>	•			<b>4</b>		1. A.	·	<b></b>
C <sub>IN</sub>	Input Capacitance <sup>7</sup>	$T_{amb} = 25^{\circ}C,$ $V_{CC} = 5.0V$		6		6		6	pF
COUT	Output Capacitance <sup>7</sup>	@ f = 1MHz		12		12		12	pF

NOTES:

1. Test conditions assume: signal transition times of 2.5ns or less from the 10% and 90% points, timing reference levels of 1.5V (unless otherwise specified).

2. Device test loads are specified at the end of this section.

3. "Input" refers to an Input pin signal.


 The transition to V<sub>DEF</sub> ± 0.1V, t<sub>OD</sub> is measured from input transition to V<sub>OL</sub> + 0.1V or V<sub>OL</sub> + 0.1V.
 Test points for Clock and V<sub>CC</sub> in t<sub>R</sub>, t<sub>F</sub>, t<sub>CL</sub>, t<sub>CH</sub>, and t<sub>RESET</sub> are referenced at 10% and 90% levels.
 Parameters are not 100% tested. Specifications are based on initial characterization and are tested after any design or process modification which may affect operational frequency.

7. Capacitances are tested on a sample basis.


## PL22V10-10/-12/-15, PL22V10I15

Product specification

#### **TEST LOAD CIRCUIT**



#### THEVENIN EQUIVALENT




and a second second second second second second second second second second second second second second second Second seco


and the second second second second second second second second second second second second second second second

e e la construcción que

VOLTAGE WAVEFORM




## PL22V10-10/-12/-15, PL22V10I15



## PL22V10-10/-12/-15, PL22V10I15

#### "AND" ARRAY - (I, B)



#### NOTE:


1. This is the initial state.

#### **POWER-UP RESET**

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways  $V_{CC}$  can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- 1. The V<sub>CC</sub> rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

		LIMITS		
SYMBOL	PARAMETER	MIN MAX		
ter.	Power-up Reset Time	1	μs	
ts, t <sub>SF</sub>	Input or Feedback Setup Time	See AC Electri	cal	
twL	Clock Width LOW	Characteristic	s	




## PL22V10-10/-12/-15, PL22V10I15

#### PRELOAD TEST CONDITION

				LIMITS					
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNIT			
<b>t</b> ₽E	Valid data out			100		ns			
ΨZ	Output 3-State delay time after assertion of Preload (Pin 2 = V <sub>HH</sub> )			100		ns			
₽н	Hold time of all preload inputs with respect to Clock rising edge			15		ns			
tesu	Setup time of all preload inputs with respect to Clock rising edge			100		ns			
telH	Hold time for Preconditioning input			50		ns			
V <sub>HH</sub>	Preload enable voltage		14.50	14.75	15.0	v			

#### PRELOAD WAVEFORM



## PL22V10-10/-12/-15, PL22V10I15

#### **PROGRAM TABLE**

					BL							1	B	- co	MBI	NAT	ORIA	L					] [	<b>—</b> _	01.15	~~		TH-	→ AC	TIVI	E HIG
													D.	- RE	GIST	TERE	ED						11	P	OLARI			1	AC	TIVE	e hig E lov
																CON	TRO		ORD		-							RITY	- 1	Т	
T											AM	iD											11		-				_		-
E R M																	F(	I)									F(	0)   4			
<u>M</u>	11	10	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0			1	6	5	4	3 :	2	1 0
0	-		-			•	-				_							_						D	X	4	4	K	⊁	X	X
2		-																		-	-			A	X	7	5		X	X	×
3																							11		A		Ζ		Ž	1	$\square$
4												_		1									11		4	4	4	4	4	4	4
5										-								-					1	A	XX	7	5	K	X	X	×.
7										ъ.,			-										11	Â		1	7		X	イ	×
8																							1			$\triangleleft$	Z		$\mathbf{P}$		
9 10					·										-											7	4	Ki	X	X	X
11																h	_				-			$\exists$		7	5	KŻ	X	×	X
12																							1			$\triangleleft$	Z		4	4	$\overline{\Delta}$
13			-		ļ												-								4	$\triangleleft$	4	4	4	7	4
14 15													-											$\exists$	1	7		K.	X	X	X
16					1																		1	$\square$		$\triangleleft$	$\mathbb{Z}$		$\checkmark$	1	$\checkmark$
17			-																							4	4	4	7	7	4
18 19	-	1	+	+	<u> </u>																				1	7	4	K	X	⊁	X
20																							1				Ζ		Z	Z	X
21	L																					_		$\square$		4	Z	$\triangleleft$	$\mathcal{T}$	$\mathcal{I}$	$\overline{\mathcal{A}}$
22 23	-	-		<del> </del>					ļ					-						-		-	+	KK		$ \rightarrow $	4	K	$\neq$	$\Rightarrow$	¥
24		$\mathbf{t}$		1	ļ	-									-					-				K	A	7	$\geq$	K	X	×	X
25					-																				TAL	$\triangleleft$	$\geq$		$\checkmark$	1	$\triangleleft$
26					 	<u> </u>																		KX	A	$\triangleleft$	4	4	4	4	4
27 28			-	1-								-		-	-								1	KK	A	5	5	K	X	7	X
29					1																		1				2		X	イ	X
30					<u> </u>				-				-		_									$\square$		$\triangleleft$	$ \leq$	$\square$	4	4	$\overline{\mathcal{A}}$
31 32	_	$\vdash$	+		i –	1								-										KK		$\Rightarrow$	4	K	X	X	X
33									İ										-		-			K		D	$\geq$	Ħ	X	X	X
34			L		1			-	ļ								L							$\square$	$\square$	A	Z		4	4	
35 36				–	ł				-				_				ļ							KK		A.	4	K	$\mathcal{A}$	4	4
37			1		<del> </del>				-	<u> </u>			-		-					-	-			KK		A		K	X	X	X
38																							1			A	$\mathbb{Z}$				$\angle$
39			-		<u> </u>				L								L							4		A	4	$\triangleleft$	4	4	4
40		-	+	-	<u> </u>		-					-			-		-			-		-		KK		AA	5	H	X	×	X
42					-										-		-							K		Â	$\geq$		X	×	×
43	_	L	-	-																				$\square$	$\mathcal{N}$	A	2	$\square$		$\triangleleft$	
44 45	-			+	L				1		-												1	KK		Â	6	F	H	$\neq$	$\not\prec$
46							1														-		1	K		Â	5	t t	×	1	X
47			-	-	-									_									1			A,	Ζ		$\checkmark$	4	$\triangleleft$
48 49	-		+	<del> </del>	<u>-</u>	-							-											K	+	4	D	K	$\Rightarrow$	$\Rightarrow$	$\not\models$
49 50	-	1	1	1	1	1	1	<u> </u>	1	t	-		-				1				-		1	K	X	5	A	K	X	7	X.
51		<u> </u>															1						1			/	A		1		$\angle$
52			+						i	1			-		<u> </u>	-	i				-	-	4	K	$\mathcal{A}$	4	A	K	7	4	4
53 54	-	+	+	1	i			<u> </u>	<u> </u>	-	-			-			i –		-	-		-	+	KK.	*	$ \geq $	A	K	X	$\neq$	X
55				L	Ĺ											-	İ.						1	K	11		A	ĽŤ.	X	⊀	X
56					1								_				1								1	$\triangleleft$	A		4	$\triangleleft$	$\overline{\mathcal{A}}$
57 58	-	$\vdash$	+	+	<del> </del>				-				-				·						+	KX	**	4	A.	K	$\Rightarrow$		⊁
59		1	<u> </u>	+	1		+		1					-	1	<del> </del>	t			-	-	$\vdash$	1	KK	1/	7	A	K	X	7	×
60					1																		1		11	7	A		1	1	Ž
61			1-	<b> </b>	<u> </u>		-	<u> </u>	ļ			<u> </u>	<u> </u>			ļ	1	-				L		K	14	4	A	1	7	4	4
62 63	-	+	+	+	ļ	1			ļ				⊢	-								-		KK.	XX	$\exists$	A A	K	×	≯	X
64					1	1			1								1					E	1		*/	$\geq$	Â	C+	Ľ	Z	X
PIN	13	11	10	9	8	7	6	5	4	3	2	1	23	22	21	20	19	18	17	16	15	14	1								
VARIABLE NAME																															

PL22V10I15

PL22V10-10/-12/-15,


## CMOS programmable electrically erasable logic device

#### PROGRAM TABLE (Continued)

T E R M											AN	ID											· · · · · · · · · · · · · · · · · · ·
Ř	11	10	9	8	7	6		4	3	2	1	-	9	8	7	6	F(	4	3	2	1	0	F(0) 9 8 7 6 5 4 3 2 1 D
35		10	9	•	-		2	4	-	-	-			•		0	3	4	3	4	-1		
6																							
7																			_				
8	_		_	-												-	-						
0							-		-											-		-	
1																							
2																ļ			_				
3 4																					-		
5					-									-									
6																							
7	_				<b> </b>				_				_			<u> </u>							
8 9											,		-			-							
0				-		-				-			-				1				-		
1																			_				
2	-				-	ļ									_								
3	-			-		┢─											+		-				
5		-			-	-			-							1	t		-				
6																							
78					L	⊢				-				L		<b> </b>	ļ		<u> </u>				
8		-		-												-							
ō					1											1	1	-					
1																	Γ		_				
2				ļ	I									-		-	ļ		<u> </u>				
3				-			-				-		-							-			
5		1				<u> </u>	+					-		<u> </u>	-		+	-	-				
6																							
7				<b> </b>	L				L				L				L						
8													-						┣			-	
0					1-			t	-		-		<u> </u>	-			<del> </del>					-	
)1												_											
)2 )3	-			-	<u> </u>	_				<u> </u>	_		┣				<u> </u>	-				┣—	
4	-	<u> </u>		-	<u> </u>	┼	+	1				-				+							
5					-			1					<u> </u>				+	<u> </u>					
)6			_																				
07	⊢				ļ	-		ļ	L	<b> </b>				-	<b> </b>	-	Į		ļ				
18 19	┣─	-		-	ļ				<u> </u>		-				-	+		-					
0		1	1	1-	<u> </u>	+	-	1-		1		1-	1	-	1-	1	+	t					
1																							
2	I			-	ļ		-	ļ	ļ	L												L_	
3	⊢				<u> </u>									-	+	+-					-		
5	1	1	1	1	+	+	1	1		1	1-	-		<u> </u>	+	1	!		+	1		$\vdash$	
6					1												1			L			
7	1				Ļ	1	1	<u> </u>			ļ	-	-	<u> </u>	<u> </u>	-	<u> </u>					1	
8	1-	+	+	+	<u> </u>	+	+	+	<u> </u>	+				+	-	+	<u>+</u>	+		<u> </u>			
20	t		t	t	1	+	1	1-		1-	1-	1	t	+	1	1	+	-	1	+	<del> </del>	+	
1					1	1_											1						
22	I			<u> </u>	ļ		-			1				1	-								
23				+	ļ	+	+		<u> </u>				<b> </b>		+	+	<u> </u>		-	<b> </b>			
25	1-	+	+	+	<u>+</u>	+		+		1		-	1	+	+	+	+	+	+	1-	1	+	1
26					1												+						
27		F																					
28	╂				ļ	+			ļ				1	-	1		1	<u> </u>	-				
29 .R	+	$\vdash$	+	+	<u> </u>	+	1	+	<u> </u>		-	+	+	+	+	+	+	1	+		+	+	
SP					1								t	L	t	1	1						1
IN		11	10	9	8	7	6	5	4	3	2	1	23	22	21	20	19	18	17	16	15	14	
VARIABLE Name																							

## PL22V10-10/-12/-15, PL22V10I15

#### **SNAP RESOURCE SUMMARY DESIGNATIONS**



#### Preliminary specification

## PLQ22V10-7

#### DESCRIPTION

The PLQ22V10 is a versatile PAL device fabricated through the use of our BiCMOS process known as QUBiC. This is an excellent device where fast propagation delays are required.

The PLQ22V10 uses the familiar AND/OR logic array structure, which allows direct implementation of sum-of-product equations. This device has a programmable AND array driving a fixed OR array. This AND array is programmed to create custom product terms while the fixed OR array sums selected terms at the output.

The OR sum of the products feeds the "Output Macro Cell" (OMC) which can be individually configured as a dedicated input, a combinatorial output, or a registered output with internal feedback. In other words, the architecture provides maximum design flexibility by allowing the Output Macro Cell to be configured by the user.

This device is pin and JEDEC file compatible with industry standard 22V10 and can be used in all standard applications where speed is to be maximized.

Order codes can be found in the Ordering Information table.

#### FEATURES

- Ultra fast 7.5ns t<sub>PD</sub> and 6ns t<sub>CKO</sub>
- Pin and JEDEC file compatible to industry standard 22V10
- 24-Pin Versatile Programmable Array Logic
- 10 input/output macro cells for architectural flexibility


- Varied product term distribution with up to 16 product terms per output for complex functions
- Programmable output polarity
- · Power-up reset on all registers
- Synchronous Preset/Asynchronous Reset
- Programmable on standard PAL-type device programmers
- Design support provided using SNAP or SLICE software development packages and other CAD tools for PLDs
- Available in 300mil-wide 24-Pin Plastic DIP and 28-Pin PLCC

#### **APPLICATIONS**

- DMA control
- State machine implementation
- High speed graphics processing
- Counters/shift registers
- SSI/MSI random logic replacement
- High speed memory decoder

#### PIN LABEL DESCRIPTIONS

1 –  11	Dedicated Input
NC	Not Connected
F0 – F9	Macro Cell Input/Output
CLK/IO	Clock Input/Dedicated Input
V <sub>CC</sub>	Supply Voltage
GND	Ground




#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-Pin Plastic Dual-In-Line 300mil-wide	PLQ22V10-7N
24-Pin Ceramic Dual-In-Line 300mil-wide	PLQ22V10-7F
28-Pin Plastic Leaded Chip Carrier (PLCC)	PLQ22V10-7A

#### PIN CONFIGURATIONS

<sup>@</sup>PAL is a registered trademark of Advanced Micro Devices, Inc.

## PLQ22V10-7



Preliminary specification

PLQ22V10-7

#### **FUNCTIONAL DESCRIPTION**

The PLQ22V10 allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function.


Product terms with all fuses opened assume the logical HIGH state; product terms connected to both True and Complement of any single input assume the logical LOW state.

The PLQ22V10 has 12 inputs and 10 I/O Macro Cells (Figure 1). The Macro Cell allows one of four potential output configurations, registered output or combinatorial I/O, Active-HIGH or Active-LOW (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits  $S_0 - S_1$ . Multiplexer controls are connected to ground (0) through a programmable fuse link, selecting the "0" path through the multiplexer. Programming the fuse disconnects the control line from GND and it floats to V<sub>CC</sub> (1), selecting the "1" path.

The device is produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Information on approved programmers can be found in the Programmer Reference Guide. Extra test fuses are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.


#### Variable Input/Output Pin Ratio

The PLQ22V10 has twelve dedicated input lines, and each Macro Cell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to V<sub>CC</sub> or GND.



PLQ22V10-7

#### OUTPUT MACRO CELL



#### **Registered** Output Configuration

Each Macro Cell of the PLQ22V10 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_1 = 0$ ), the array feedback is from Q of the flip-flop.

#### Combinatorial I/O Configuration

Any Macro Cell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ( $S_1 = 1$ ). In the combinatorial configuration, the feedback is from the pin.

### PLQ22V10-7

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RA	TINGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	+7.0	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	-1.2	V <sub>CC</sub> + 0.5	V <sub>DC</sub>
VOUT	Output voltage	-0.5	V <sub>CC</sub> + 0.5	V <sub>DC</sub>
l <sub>IN</sub>	Input currents	30	+30	mA
lout	Output currents		+100	mA
T <sub>stg</sub>	Storage temperature range	65	+150	°C

#### THERMAL RATINGS

TEMPERATURE										
Maximum junction	150°C									
Maximum ambient	75°C									
Allowable thermal rise ambient to junction	75°C									

NOTE:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

#### **OPERATING RANGES**

		RAT		
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	+4.75	+5.25	V <sub>DC</sub>
Tamb	Operating free-air temperature	0	+75	°C

#### DC ELECTRICAL CHARACTERISTICS Over commercial operating range unless otherwise specified.

			LIM	ITS	
SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	MIN	MAX	UNIT
Input voltag	ge	· ·			
VIL	Low	V <sub>CC</sub> = MIN		0.8	V
VIH	High	V <sub>CC</sub> = MAX	2.0		v
V <sub>I</sub>	Clamp	$V_{CC} = MIN, I_{IN} = -18mA$		-1.2	V
Output volt	tage				
		$V_{CE} = MIN, V_{IN} = V_{IH} \text{ or } V_{IL}$			
V <sub>OL</sub>	Low	I <sub>OL</sub> = 16mA		0.5	V V
V <sub>OH</sub>	High	l <sub>OH</sub> = -3.2 mA	2.4		v
Input curre	nt		• • • • • • • • • • • • • • • • • • •		
		V <sub>CC</sub> = MAX			
I <sub>IL</sub> except Pin 1)	Low	V <sub>IN</sub> = 0.40V		-100	μА
l <sub>IL</sub> (Pin 1)	Low	V <sub>IN</sub> = 0.40V		-150	μΑ
Iн	High	$V_{IN} = 2.7V$		25	μΑ
lı –	Maximum input current	V <sub>IN</sub> = 5.5V		1.0	mA
Output cur	rent				•
		V <sub>CC</sub> = MAX			
I <sub>OZH</sub>	Output leakage <sup>3</sup>	$V_{IN} = V_{IL}$ or $V_{IH}$ , $V_{OUT} = 2.7V$		100	μΑ
lozL	Output leakage <sup>3</sup>	$V_{IN} = V_{IL} \text{ or } V_{IH}, V_{OUT} = 0.4V$		-100	μΑ
Isc	Short circuit <sup>2</sup>	V <sub>OUT</sub> = 0.5V	-30	130	mA
lcc	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX		210	mA

NOTES:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

No more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.

3. I/O pin leakage is the worst case of I<sub>OZX</sub> or I<sub>IX</sub> (where X = H or L).

### PLQ22V10-7

	<i>e</i> -	TES	БТ				
SYMBOL	PARAMETER	CONDI	rions	MIN	ТҮР	MAX	UNIT
t <sub>PD</sub>	Input or feedback to non-registered output <sup>2</sup>	Active-	LOW			7.5	
		Active-	HIGH			7.5	ns
ts	Setup time from input, feedback or SP to Clock			5.5			ns
ŧн	Hold time			0			ns
tco	Clock to output					6.0	ns
t <sub>CF</sub>	Clock to feedback <sup>3</sup>					2.5	ns
t <sub>AR</sub>	Asynchronous Reset to registered output					10.0	ns
tARW	Asynchronous Reset width			7.5			ns
t <sub>ARR</sub>	Asynchronous Reset recovery time			5.5			ns
t <sub>SPR</sub>	Synchronous Preset recovery time			5.5			ns
t <sub>WL</sub>	Width of Clock LOW			4.0			ns
twH	Width of Clock HIGH			4.0			ns
fmax	Maximum frequency; External feedback 1/(t <sub>S</sub> + t <sub>CO</sub> ) <sup>4</sup>			87			MHz
	Maximum frequency; Internal feedback 1/(t <sub>S</sub> + t <sub>CF</sub> ) <sup>4</sup>			125			MHz
t <sub>∈A</sub>	Input to Output Enable <sup>5</sup>					9.0	ns
t <sub>ER</sub>	Input to Output Disable <sup>5</sup>					9.0	ns
Capacitar	nce <sup>6</sup>						
CIN	Input Capacitance (Pin 1)	V <sub>IN</sub> = 2.0V	V <sub>CC</sub> = 5.0V		6		pF
	Input Capacitance (Others)	V <sub>IN</sub> = 2.0V	T <sub>amb</sub> = 25°C		6		pF
COUT	Output Capacitance	V <sub>OUT</sub> = 2.0V	f = 1MHz		8		pF

#### AC ELECTRICAL CHARACTERISTICS Over commercial operating range unless otherwise specified.

NOTES:

1. Commercial Test Conditions:  $R_1 = 300\Omega$ ,  $R_2 = 390\Omega$  (see Test Load Circuit).

2.  $t_{PD}$  is tested with switch S<sub>1</sub> closed and C<sub>L</sub> = 50pF (including jig capacitance).  $V_{IH}$  = 3V,  $V_{IL}$  = 0V,  $V_{T}$  = 1.5V.


3. Calculated from measured f<sub>MAX</sub> internal.

4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.


For 3-State output; output enable times are tested with  $C_L = 50pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 50pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed. 6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance

6. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modifed where capacitance may be affected.

#### **TEST LOAD CIRCUIT**




#### **VOLTAGE WAVEFORM**



### PLQ22V10-7

#### SWITCHING WAVEFORMS



## **BiCMOS versatile PLD device**

#### Programmable 3-State Outputs

Each output has a 3-State output buffer with 3-State control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

#### **Programmable Output Polarity**

The polarity of each macro cell output can be Active-HIGH or Active-LOW, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit  $S_0$  in the Output Macro Cell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be Active-HIGH ( $S_0 = 1$ ).

#### Preset/Reset

For initialization, the PLQ22V10 has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that Preset and Reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

#### **Power-Up Reset**

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PLQ22V10 will depend on the programmed output polarity. The V<sub>CC</sub> rise must be monotonic and the reset delay time is  $1-10\mu s$  maximum.

#### **Register Preload**

The register on the PLQ22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

#### Security Fuse

After programming and verification, a PLO22V10 design can be secured by programming the security fuse link. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed.

#### **Quality and Testability**

The PLQ22V10 offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies programmability and functionality of the device to provide the highest programming and post-programming functional yields.

#### Technology

The BiCMOS PLQ22V10 is fabricated with the Philips Semiconductors–Signetics process known as QUBiC. QUBiC combines an advanced, state-of-the-art 1.0µm (drawn feature size) CMOS process with an ultra fast bipolar process to achieve superior speed and drive capabilities. QUBiC incorporates three layers of Al/Cu interconnects for reduced chip size, and our proven Ti-W fuse technology ensures highest programming yields.

#### Programming

The PLQ22V10–7 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SLICE and SNAP design software packages. ABEL<sup>T</sup> CUPL<sup>T</sup> and PALASM® 90 design software packages also support the PLQ22V10–7 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLQ22V10–7 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SLICE only. The SLICE design package is available, free of charge, to qualified users.

#### PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 8 (Development Software) and Section 9 (Third-Party Programming Support) of this data handbook for additional information.


ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

## **BiCMOS versatile PLD device**


OUTPUT REGISTER PRELOAD The preload function allows the registers to be loaded from the output pins. This feature aids functional testing of sequential designs by allowing direct setting of output states. The procedure for preloading follows:

- 1. Raise V<sub>CC</sub> to 5.0V  $\pm$  0.25V.
- 2. Set Pin 2 or 3 to  $V_{HH}$  to disable outputs and enable preload.
- Apply the desired value (V<sub>ILP</sub>/V<sub>IHP</sub>) to all registered output pins. Leave combinatorial output pins floating.
- 4. Clock Pin 1 from VILP to VIHP.
- 5. Remove V<sub>ILP</sub>/V<sub>IHP</sub> from all registered output pins.
- 6. Lower Pin 2 or 3 to VILP.
- 7. Enable the output registers according to the programmed pattern.
- Verify V<sub>OL</sub>/V<sub>OH</sub> at all registered output pins. Note that the output pin signal will depend on the output polarity.

			1			
SYMBOL	PARAMETER	MIN	REC	MAX	UNIT	
V <sub>HH</sub>	Super-level input voltage	9.5	10	10.5	v	
VILP	Low-level input voltage	0	0	0.5	v	
VIHP	High-level input voltage	2.4	5.0	5.5	v	
to	Delay time	100	200	1000	ns	
tvo	I/O valid after Pin 2 or 3 drops from V <sub>HH</sub> to V <sub>ILP</sub>	100			ns	



## **BiCMOS versatile PLD device**



#### NOTE:


1. This is the initial state.

#### **POWER-UP RESET**

The power-up reset feature ensures that all fip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways  $V_{CC}$  can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:


- 1. The V<sub>CC</sub> rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

		LIMITS	
SYMBOL	PARAMETER	MIN MAX	UNIT
ter.	Power-up Reset Time	1	μs
ts	Input or Feedback Setup Time	See AC Electric	al
twL	Clock Width LOW	Characteristic	s



## PLQ22V10-7


#### **PROGRAM TABLE**



Preliminary specification


# Preliminary specification PLQ22V10-7

#### **PROGRAM TABLE** (Continued)



## **BiCMOS versatile PLD device**

#### SNAP RESOURCE SUMMARY DESIGNATIONS



## 10H20EV8/10020EV8

#### DESCRIPTION

The 10H20EV8/10020EV8 is an ultra high-speed universal ECL PAL<sup>®</sup> device. Combining versatile output macrocells with a standard AND/OR single programmable array, this device is ideal in implementing a user's custom logic. The use of Signetics state-of-the-art bipolar oxide isolation process enables the 10H20EV8/10020EV8 to achieve optimum speed in any design. The SNAP design software package from Signetics simplifies design entry based upon Boolean or state equations.


The 10H20EV8/10020EV8 is a two-level logic element comprised of 11 fixed inputs, an input pin that can either be used as a clock or 12th input, 90 AND gates, and 8 Output Logic Macrocells. Each Output Macrocell can be individually configured as a dedicated input, dedicated output with polarity control, a bidirectional I/O, or as a registered output that has both output polarity control and feedback to the AND array. This gives the part the capability of having up to 20 inputs and eight outputs.

The 10H20EV8/10020EV8 has a variable number of product terms that can be OR'd per output. Four of the outputs have 12 AND terms available and the other four have 8 terms per output. This allows the designer the extra flexibility to implement those functions that he couldn't in a standard PAL device. Asynchronous Preset and Reset product terms are also included for system design ease. Each output has a separate output enable product term. Another feature added for the system designer is a power-up Reset on all registered outputs. The 10H20EV8/10020EV8 also features the ability to Preload the registers to any desired state during testing. The Preload is not affected by the pattern within the device, so can be performed at any step in the testing sequence. This permits full logical verification even after the device has been patterned.

#### FEATURES

#### Ultra high speed ECL device

- t<sub>PD</sub> = 4.5ns (max)
- t<sub>IS</sub> = 2.6ns (max)
- t<sub>CKO</sub> = 2.3ns (max)
- f<sub>MAX</sub> = 208MHz
- Universal ECL Programmable Array Logic
- 8 user programmable output macrocells
- Up to 20 inputs and 8 outputs
- Individual user programmable output polarity
- Variable product term distribution allows increased design capability
- Asynchronous Preset and Reset capability
- 10KH and 100K options
- Power-up Reset and Preload function to enhance state machine design and testing
- Design support provided via SNAP and other CAD tools
- Security fuse for preventing design duplication
- Available in 24-Pin 300mil-wide DIP and 28-Pin PLCC.




#### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
24-Pin Ceramic Dual In-Line (300mil-wide)	10H20EV8-4F 10020EV8-4F
28-Pin Plastic Leaded Chip Carrier	10H20EV8–4A 10020EV8–4A


OPAL is a registered trademark of Monolithic Memories, Inc., a wholly owned subsidiary of Advanced Micro Devices, Inc.

## 10H20EV8/10020EV8



## 10H20EV8/10020EV8

#### FUNCTIONAL DIAGRAM



#### FUNCTIONAL DESCRIPTION


The 10H20EV8/10020EV8 is an ultra high-speed universal ECL PAL-type device. Combining versatile Output Macrocells with a standard AND/OR single programmable array, this device is ideal in implementing a user's custom logic. As can be seen in the Logic Diagram, the device is a two-level logic element with a programmable AND array. The 20EV8 can have up to 20 inputs and 8 outputs. Each output has a versatile Macrocell whereby the output can either be configured as a dedicated input, a dedicated combinatorial output with polarity control, a bidirectional I/O, or as a registered output that has both output polarity control and feedback into the AND array.

The device also features 90 product terms. Two of the product terms can be used for a global asynchronous preset and/or reset. Eight of the product terms can be used for individual output enable control of each Macrocell. The other 80 product terms are distributed among the outputs. Four of the outputs have eight product terms, while the other four have 12. This arrangement allows the utmost in flexibility when implementing user patterns.

#### **Output Logic Macrocell**

The 10H20EV8/10020EV8 incorporates an extremely versatile Output Logic Macrocell that allows the user complete flexibility when configuring outputs.

As seen in Figure 1, the 10H20EV8/ 10020EV8 Output Logic Macrocell consists of an edge-triggered D-type flip-flop, an output select MUX, and a feedback select MUX. Fuses So and S1 allow the user to select between the various cells. S1 controls whether the output will be either registered with internal feedback or combinatorial I/O. So controls the polarity of the output (Active-HIGH or Active-LOW). This allows the user to achieve the following configurations: Registered Active-HIGH output, Registered Active-LOW output, Combinatorial Active-HIGH output, and Combinatorial Active-LOW output. With the output enable product term, this list can be extended by adding the configurations of a Combinatorial I/O with Polarity or another input.



## 10H20EV8/10020EV8

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER		RATING	UNIT
V <sub>EE</sub>	Supply voltage		8.0	v
V <sub>IN</sub>	Input voltage (VIN should never be more negative that	an V <sub>EE</sub> )	0 to V <sub>EE</sub>	v
lo	Output source current		50	mA
Ts	Operating Temperature range		-55 to +150	°C
TJ	Storage Temperature range	Ceramic Package	+165	°C
		Plastic Package	+150	°C

NOTE:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### **DC OPERATING CONDITIONS 10H20EV8**

1		TEST		LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
V <sub>CC</sub> , V <sub>CO1</sub> , V <sub>CO2</sub>	Circuit ground		0	0	0	v
V <sub>EE</sub>	Supply voltage (negative)			5.2		v
		T <sub>amb</sub> = 0°C	-1170		-840	mV
VIH	High level input voltage	T <sub>amb</sub> = +25°C	-1130		810	mV
		T <sub>amb</sub> = +75°C	-1070		-735	mV
		T <sub>amb</sub> = 0°C	-1950		-1480	mV
VIL	Low level input voltage	T <sub>amb</sub> = +25°C	-1950		-1480	mV
		T <sub>amb</sub> = +75°C	-1980		-1450	mV
T <sub>amb</sub>	Operating ambient temperature range		0	+25	+75	°C

NOTE:

When operating at other than the specified V<sub>EE</sub> voltage (-5.2V), the DC and AC Electrical Characteristics will vary slightly from specified values.


### DC OPERATING CONDITIONS 10020EV8

		TEST		LIMITS		in the second second second second second second second second second second second second second second second
SYMBOL	PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
$V_{CC}$ , $V_{CO1}$ , $V_{CO2}$	Circuit ground		0	0	0	v
V <sub>EE</sub>	Supply voltage		-4.8	-4.5	-4.2	v
V <sub>EE</sub>	Supply voltage when opetating with the 10K or 10KH ECL family	······································	5.7			v
·.	High level input voltage	V <sub>EE</sub> = -4.2V	-1150		880	
VIH		V <sub>EE</sub> = -4.5V	-1165			mV
		V <sub>EE</sub> = -4.8V	-1165	1		
		V <sub>EE</sub> = -4.2V			-1475	mV
VIL	Low level input voltage	V <sub>EE</sub> = -4.5V	-1810	1	-1475	mV
		V <sub>EE</sub> = -4.8V			-1490	mV
T <sub>amb</sub>	Operating ambient temperature range		0	+25	+85	°C

NOTE:

When operating at other than the specified V<sub>EE</sub> voltages (-4.2V, -4.5V, -4.8V), the DC and AC Electrical Characteristics will vary slightly from their specified values.

### 10H20EV8/10020EV8



#### OUTPUT MACRO CELL CONFIGURATION

Shown in Figure 2 are the four possible configurations of the output macrocell using fuses  $S_0$  and  $S_1$ . As seen, the output can either be registered Active-HIGH/LOW with feedback or combinatorial Active-HIGH/LOW with feedback. If the registered mode is chosen, the feedback from the Q output to the AND array enables one to make state machines or shift registers without having to the the output to or one of the inputs. If a combinatorial output is chosen, the feedback gate is enabled from the pin and allows one to create permanent outputs, permanent inputs, or I/O pins through the use of the output chable (D) product term.

#### **OUTPUT ENABLE**

Each output on the 10H20EV8/10020EV8 has its own individual product term for output enable. The use of the D product term (direction control) allows the user three possible configurations of the outputs. They are: always enabled, always disabled, and controlled by a programmed pattern. A HIGH on the D term enables the output, while a LOW performs the disable function. Output enable control can be achieved by programming a pattern on the D term.

The output enable control can also be used to expand a designer's possibilities once a combinatorial output has been chosen. If the D term is always HIGH, the pin becomes a permanent Active-HIGH/LOW output. If the D term is always LOW (all fuses left intact), the pin now becomes an extra input.

#### PRESET AND RESET

The 10H20EV8/10020EV8 also includes a separate product term for asynchronous Preset and asynchronous Reset. These lines are common for all registers and are asserted when the specific product term goes HIGH. Being asynchronous, they are independent of the clock. It should be noted that the actual state of the output is dependent on how the polarity of the particular output has been chosen. If the outputs are a mix of Active-HIGH and Active-LOW, a Preset signal will force the Active-HIGH outputs HIGH while the Active-LOW outputs would go LOW, even though the Q output of all flip-flops would go HIGH. A Reset signal would force the opposite conditions.

#### PRELOAD

To simplify testing, the 10H20EV8/10020EV8 has also included PRELOAD circuitry. This allows a user to load any particular data desired into the registers regardless of the programmed pattern. This means that the PRELOAD can be done on a blank part and after that same part has been programmed to facilitate any post-fuse testing desired.

It can also be used by a designer to help debug a circuit. This could be important if a state machine was implemented in the 10H20EV8/ 10020EV8. The PRELCAD would allow the entry of any state in the sequence desired and start clocking from that particular point. Any or all transitions could be verified.

## 10H20EV8/10020EV8

#### DC ELECTRICAL CHARACTERISTICS 10H20EV8

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $V_{EE} = -5.2V \pm 5\%$ ,  $V_{CC} = V_{CO1} = V_{CO2} = GND$ 

				LIM		
SYMBOL	PARAMETER <sup>1</sup>	TEST CONDITIONS <sup>2</sup>	Tamb	MIN	MAX	UNITS
V <sub>OH</sub>	High level output voltage	V <sub>IN</sub> = V <sub>IH</sub> MIN or V <sub>IL</sub> MAX	0°C +25°C +75°C	1020 980 920	840 810 735	mV
V <sub>OL</sub>	Low level output voltage	V <sub>IN</sub> = V <sub>IH</sub> MIN or V <sub>IL</sub> MAX	0°C +25°C +75°C	1950 1950 1950	-1630 -1630 -1600	mV
Чн	High level input current	V <sub>IN</sub> = V <sub>IH</sub> MAX	0°C +75°C		220	μΑ
l <sub>IL</sub>	Low level input current	V <sub>IN</sub> = V <sub>IL</sub> MIN Except I/O Pins	0°C +75°C	0.3		μA
HEE	Supply current	V <sub>EE</sub> = MAX All inputs = V <sub>IH</sub> MAX	0°C to +75°C		250	mA

#### DC ELECTRICAL CHARACTERISTICS 10020EV8

 $0^{\circ}C \le T_{amb} \le +85^{\circ}C$ ,  $-4.8V \le V_{EE} \le -4.2V$ ,  $V_{CC} = V_{CO1} = V_{CO2} = GND$ 

						LIMITS <sup>4</sup>		
SYMBOL	PARAMETER <sup>1</sup>		TEST CONDITIONS <sup>2</sup>		MIN	ТҮР	MAX	UNITS
				V <sub>EE</sub> =4.2V	-1020		870	mV
V <sub>OH</sub>	High level output voltage		V <sub>IN</sub> = V <sub>IH</sub> MAX or V <sub>IL</sub> MIN	V <sub>EE</sub> = -4.5V	-1025	-955	880	mV
			й 	V <sub>EE</sub> = -4.8V	-1035		-880	mV
		Outputs	Apply V <sub>IHMIN</sub> or V <sub>ILMAX</sub> to	V <sub>EE</sub> = -4.2V	-1030			mV
V <sub>OHT</sub>	High level output threshold voltage	Loaded	one input at a time, other	V <sub>EE</sub> = -4.5V	-1035			mV
		with $50\Omega$	inuts at V <sub>IHMAX</sub> or V <sub>ILMIN.</sub>	V <sub>EE</sub> = -4.8V	-1045			mV
		to -2.0V	Apply V <sub>IHMIN</sub> or VILMAX to	V <sub>EE</sub> = -4.2V			-1595	mV
VOLT	Low level output threshold voltage	± 0.010V	one input at a time, other	V <sub>EE</sub> = -4.5V			-1610	mV
			inuts at V <sub>IHMAX</sub> or V <sub>ILMIN.</sub>	V <sub>EE</sub> = -4.8V			-1610	mV
		- 94 - 19 - 19 - 19 - 19 - 19 - 19 - 19		V <sub>EE</sub> = -4.2V	-1810		-1605	mV
VOL	Low level output voltage		Inuts at V <sub>IHMAX</sub> or V <sub>ILMIN.</sub>	V <sub>EE</sub> = -4.5V	-1810	1705	-1620	mV
				V <sub>EE</sub> = -4.8V	-1830		-1620	mV
l <sub>IH</sub>	High level input current	One input	under test at V <sub>IHMAX</sub> . Other in	puts at V <sub>ILMIN</sub> .			220	μA
I <sub>IL</sub>	Low level input current	One input	under test at V <sub>ILMIN</sub> . Other inp	outs at VIHMAX.	0.5			μA
HEE	V <sub>EE</sub> supply current	All inputs a	at V <sub>IHMAX</sub> .				230	mA

NOTES:

1. All voltage measurements are referenced to the ground terminal.

2. Each EČL 10KH/100K series device has been designed to meet the DC specification after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min.) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC operating conditions table. Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3, of the Signetics 10/100K ECL Data Handbook.

3. Terminals not specifically referenced can be left electrically open. Open inputs assume a logic LOW state. Any unused pins can be terminated to -2V. If tied to V<sub>EE</sub>, it must be through a resistor > 10K. It is recommended that pins that have been programmed as RESET, PRESET, or CLOCK inputs not be left open due to the possibility of false triggering from internally and externally generated switching transients.

4. The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.

## 10H20EV8/10020EV8

## AC ELECTRICAL CHARACTERISTICS (for Ceramic Dual In-Line Package) $\begin{array}{l} \text{10H20EV8: } 0^\circ\text{C} \leq \text{T}_{amb} \leq +75^\circ\text{C}, \text{ V}_{EE} = -5.2 \text{V} \pm 5\%, \text{ V}_{CC} = \text{V}_{CO1} = \text{V}_{CO2} = \text{GND} \\ \text{10020EV8: } 0^\circ\text{C} \leq \text{T}_{amb} \leq +85^\circ\text{C}, -4.8 \text{V} \leq \text{V}_{EE} \leq -4.2 \text{V}, \text{ V}_{CC} = \text{V}_{CO1} = \text{V}_{CO2} = \text{GND} \\ \end{array}$

								LIMITS <sup>1</sup>					
SYMBOL	PARAMETER	FROM	5 0 <b>TO</b>	(		0°C		+25°C		+75°C/+85°C			UNIT
11				MIN <sup>2</sup>	TYP <sup>3</sup>	MAX <sup>2</sup>	MIN <sup>2</sup>	ТҮР3	MAX <sup>2</sup>	MIN <sup>2</sup>	ТҮР3	MAX <sup>2</sup>	
Pulse Wi	dth												
<sup>t</sup> скн	Clock High	CLK +	CLK –	2.0	0.6		2.0	0.6		2.0	0.6		ns
ICKL	Clock Low	CLK -	CLK +	2.0	0.9		2.0	0.9		2.0	0.9		ns
<b>İ</b> CKP	Clock Period	CLK +	CLK +	4.0			4.0			4.0	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		ns
<b>t</b> ₽RH	Preset/Reset Pulse	(I, I/O) ±	(I, I/O) ±	4.5	I		4.5			4.5	<u> </u>	$(1,\ldots, \frac{1}{2})$	ns
Setup an	d Hold Time				A						1.11	4	
t <sub>IS</sub>	Input	(I, I/O) ±	CLK +	2.6	1.0		2.6	1.1		2.7	1.4		ns
t <sub>IH</sub>	Input	CLK +	(I, I/O) ±	0.1	< 0	3	0.1	< 0		0.1	< 0		ns
<b>t</b> PRS	Clock Resume after Preset/Reset	(I, I/O) ±	CLK +	4.6	1.0		4.6	0.9		4.6	0.8		ns
Propaga	tion Delay				•	•		L			· · · ·		
t₽D	Input	(I, I/O) ±	I/O±		2.85	4.7		2.95	4.7		3.35	4.7	ns
tско	Clock	CLK +	I/O±		1.65	2.4		1.7	2.4		2.0	2.5	ns
toe:	Output Enable	(I, I/O) ±	1/0		2.0	4.2		2.1	4.2		2.2	4.2	ns
top	Output Disable	(I, I/O) ±	1/0		2.0	4.2		2.1	4.2		2.2	4.2	ns
<b>t</b> ₽RO	Preset/Reset	(I, I/O) ±	1/O ±		2.8	4.7		3.0	4.7		3.5	4.7	ns
<b>t</b> PPR	Power-on Reset	VEE	1/0		-	10		-	10			10	nś
fMAX				208	300		208	300		208	300		MHz

NOTES:

Refer to AC Test Circuit and Voltage Wafeforms diagrams.
 Maximum loading conditions: 89 fuses intact per row.
 Typical loading conditions:: 15 fuses intact per row. (All "inactive" fuses, except those necessary for correct functionality, are removed.)

## 10H20EV8/10020EV8

## AC ELECTRICAL CHARACTERISTICS (for Plastic Leaded Chip Carrier)

 $\begin{array}{l} \text{10H20EV8:} \ 0^\circ\text{C} \leq \text{T}_{\text{amb}} \leq \text{+75^\circ\text{C}}, \ \text{V}_{\text{EE}} = -5.2 \text{V} \pm 5\%, \ \text{V}_{\text{CC}} = \text{V}_{\text{CO1}} = \text{V}_{\text{CO2}} = \text{GND} \\ \text{10020EV8:} \ 0^\circ\text{C} \leq \text{T}_{\text{amb}} \leq \text{+85^\circ\text{C}}, \ \text{-4.8V} \leq \text{V}_{\text{EE}} \leq -4.2 \text{V}, \ \text{V}_{\text{CC}} = \text{V}_{\text{CO1}} = \text{V}_{\text{CO2}} = \text{GND} \\ \end{array}$ 

SYMBOL	PARAMETER	FROM	то	LIMITS'									
				O°C			+25°C			+75°C/+85°C			UNIT
				MIN	TYP <sup>3</sup>	MAX <sup>2</sup>	MIN	ТҮР3	MAX <sup>2</sup>	MIN	TYP <sup>3</sup>	MAX <sup>2</sup>	
Pulse Wi	dth												
tскн	Clock High	CLK +	CLK –	2.0	0.6		2.0	0.6		2.0	0.6		ns
t <sub>CKL</sub>	Clock Low	CLK -	CLK +	2.0	0.9		2.0	0.9		2.0	0.9		ns
<b>İ</b> CKP	Clock Period	CLK +	CLK +	4.0			4.0			4.0			ns
<b>t</b> ₽RH	Preset/Reset Pulse	(I, I/O) ±	(I, I/O) ±	4.5	-		4.5			4.5	-		ns
Setup an	d Hold Time												
t <sub>IS</sub>	Input	(I, I/O) ±	CLK +	2.5	1.0		2.5	1.1		2.6	1.4		ns
t <sub>iH</sub>	Input	CLK +	(I, I/O) ±	0	< 0		0	< 0		0	< 0		ns
ters	Clock Resume after Preset/Reset	(I, I/O) ±	CLK +	4.5	1.0		4.5	0.9		4.5	0.8		ns
Propaga	tion Delay	•											
۴D	Input	(I, I/O) ±	I/O±		2.85	4.5		2.95	4.5		3.35	4.5	ns
¢ско	Clock	CLK +	1/0±.		1.65	2.2		1.7	2.2		2.0	2.3	ns
toe	Output Enable	(I, I/O) ±	1/0		2.0	4.0		2.1	4.0		2.2	4.0	ns
top	Output Disable	(I, I/O) ±	1/0		2.0	4.0		2.1	4.0		2.2	4.0	ns
t₽RO	Preset/Reset	(I, I/O) ±	I/O±		2.8	4.5		3.0	4.5		3.5	4.5	ns
<b>t</b> eer	Power-on Reset	VEE	1/0		_	10		-	10		_	10	ns
fMAX				208	300		208	300		208	300	1	MHz


NOTES:

1. Refer to AC Test Circuit and Voltage Wafeforms diagrams.

Maximum loading conditions: 89 fuses intact per row.
 Typical loading conditions: 15 fuses intact per row. (All "inactive" fuses, except those necessary for correct functionality, are removed.)

## 10H20EV8/10020EV8

#### **AC TEST CIRCUIT**



2. All unused inputs should be connected to either HIGH or LOW state consistent with the LOGIC function required.

3. All unused outputs are loaded with  $50\Omega$  to GND.

4.  $L_1$  and  $L_2$  are equal length 50 $\Omega$  impedance lines.  $L_3$ , the distance from the DUT pin to the junction of the cable from the Pulse Generator and the cable to the Scope, should not exceed 1/4 inch (6mm).

5.  $R_T = 50\Omega$  terminator internal to Scope.

6. The unmatched wire stub between coaxial cable and pins under test must be less than 1/4 inch (6mm) long for proper test.

7. C<sub>L</sub> = Fixture and stray capacitance ≤ 3pF.


8. Any unterminated stubs connected anywhere along the transmission line between the Pulse Generator and the DUT or between the DUT and the Scope should not exceed 1/4 inch (6mm) in length (refer to section on AC setup procedure).

9. All 50 $\Omega$  resistors should have tolerance of ± 1% or better.

10. Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.


## 10H20EV8/10020EV8

## **VOLTAGE WAVEFORMS**




## 10H20EV8/10020EV8

## TIMING DIAGRAMS



## 10H20EV8/10020EV8

## TIMING DIAGRAMS (Continued)




an an an tha tha a

## 10H20EV8/10020EV8

## **REGISTER PRELOAD**

The 10H20EV8/10020EV8 has included circuitry that allows a user to load data into the output registers. Register PRELOAD can be done at any time and is not dependent on any particular pattern programmed into the device. This simplifies the ability to fully verify logic states and sequences even after the device has been patterned.

The pin levels and sequence necessary to perform the register PRELOAD are shown below.



			LIMITS		
SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
V <sub>IH</sub>	Input HIGH level during PRELOAD and Verify	-1.1	-0.9	-0.7	V
V <sub>IL</sub>	Input LOW level during PRELOAD and Verify	-1.85	-1.65	-1.45	v
V <sub>PP</sub>	PRELOAD enable voltage applied to I <sub>11</sub>	1.45	1.6	1.75	v

NOTE:

1. Unused inputs should be handled as follows:

Set at V<sub>IH</sub> or V<sub>IL</sub>
 Terminated to -2V

\_ Tied to VEE through a resistor > 10K

Open

## 10H20EV8/10020EV8


### LOGIC PROGRAMMING

The 10H20EV8/10020EV8 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ and CUPL™ design software packages also support the 10H20EV8/10020EV8. All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

10H20EV8/10020EV8 logic designs can also be generated using the program table entry format detailed on the following page. This program table entry format is supported by SLICE only. SLICE is available, free of charge, to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, F, Q, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

## "AND" ARRAY – (I), (F), $(\overline{Q}_p)$



### NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.

2. Any gate (P, D, AP, AR) will be unconditionally inhibited if any one of the I, F or Q link pairs is left intact.

## **OUTPUT MACROCELL CONFIGURATIONS**

OUTPUT MACROCELL CONFIGURATION	CONTROL WORD FUSE	POLARITY FUSE
Registered Output, Active-HIGH	D	н
Registered Output, Active-LOW	D <sup>1</sup>	L <sup>1</sup>
Combinatorial I/O, Active-HIGH	В	н
Combinatorial I/O, Acitve-LOW	В	L

NOTE:

1. This is the initial (unprogrammed) state of the device.


## PROGRAMMING AND

SOFTWARE SUPPORT Refer to Section 8 (Development Software)

and Section 8 (*Third-party Programmer*/ Software Support) of this data handbook for additional information.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

## 10H20EV8/10020EV8



## 10H20EV8/10020EV8

## SNAP

## Features

- Schematic entry using DASH<sup>™</sup> 4.0 or above or OrCAD<sup>™</sup> SDT III
- State Equation Entry
- Boolean Equation Entry
- Allows design entry in any combination of above formats
- Simulator
  - Logic and fault simulation
  - Timing model generation for device timing simulation
  - Synthetic logic analyzer format
- Macro library for standard TTL and user defined functions
- Device independent netlist generation
- JEDEC fuse map generated from netlist

SNAP (Synthesis, Netlist, Analysis and Program) is a versatile development tool that speeds the design and testing of PML. SNAP combines a user-friendly environment and powerful modules that make designing with PML simple. The SNAP environment gives the user the freedom to design independent of the device architecture.

The flexibility in the variations of design entry methodologies allows design entry in the most appropriate terms. SNAP merges the inputs, regardless of the type, into a highlevel netlist for simulation or compilation into a JEDEC fuse map. The JEDEC fuse map can then be transferred from the host computer to the device programer.

SNAP's simulator uses a synthetic logic analyzer format to display and set the nodes of the design. The SNAP simulator provides complete timing information, setup and hold-time checking, plus toggle and fault grading analysis.

SNAP operates on an IBM® PC/XT, PC/AT, PS/2, or any compatible system with DOS 2.1 or higher. A minimum of 640K bytes of RAM is required together with a hard disk.

### SLICE

SLICE, which supports Signetics PLD line, is easy to understand and simple to use. Select a PLD, assign input and output pins and enter the desired equations in either Boolean or state form. SLICE then checks the equations for errors. It automatically generates a JEDEC-format fuse map for downloading to a PLD programmer.

Fully menu driven, SLICE incorporates a fuse table editor for making quick modifications to the design and a test vector editor for input of test vectors.

A built-in Boolean equation extractor allows existing PLDs to be used as the basis for a new design, the extractor reads JEDEC information from a PLD and creates a file containing the corresponding Boolean equations. The result can then be used to consolidate several PLD designs into a single, denser part.

And SLICE is upward compatible with Signetics extensive design suite, SNAP.

## **DESIGN SECURITY**


The 10H20EV8/10020EV8 has a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary designs implemented in the device cannot be copied or retrieved.

DASH is a trademark of Data I/O Corporation. OrCAD is a trademark of OrCAD. Inc.

IBM is a registered trademark of International Business Machines Corporation.

## 10H20EV8/10020EV8

## SNAP RESOURCE SUMMARY DESIGNATIONS



## PHD48N22-7

## DESCRIPTION

The PHD48N22–7 is an ultra fast Programmable High-speed Decoder featuring a 7.5ns maximum propagation delay. The architecture has been optimized using Signetics state-of-the-art bipolar oxide isolation process coupled with ttanium-tungsten fuses to achieve superior speed in any design.

The PHD48N22–7 is a two level logic element comprised of 36 fixed inputs, 73 AND gates, 10 outputs, and 12 bidirectional I/Os. This gives the device the ability to have as many as 48 inputs. Individual 3-State control of all outputs is also provided.

The device is field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment. Proprietary designs can be protected by programming the security fuse.

The SLICE and SNAP software packages from Philips Components-Signetics support easy design entry for the PHD48N22-7 as well as other PLD devices.


Order codes are listed below.

## FEATURES

- Ideal for high speed system decoding
- Super high speed at 7.5ns tPD
- 36 dedicated inputs
- 22 outputs
  - 12 bidirectional I/O
  - 10 dedicated outputs
- Security fuse to prevent duplication of proprietary designs.
- Individual 3-State control of all outputs
- Field-programmable on industry standard programmers
- Available in 68-Pin Plastic Leaded Chip Carrier (PLCC)

## **APPLICATIONS**

- High speed memory decoders
- High speed code detectors
- Random logic
- Peripheral selectors
- Machine state decoders



34 128

### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
68-Pin Plastic Leaded Chip Carrier	PHD48N22-7A


68 OR3

### PIN CONFIGURATION

A Package


## PHD48N22-7

## LOGIC DIAGRAM



Product specification

## **FUNCTIONAL DIAGRAM**



## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

		RAT	INGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.5	+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	-0.5	+5.5	V <sub>DC</sub>
VOUT	Output voltage		+5.5	V <sub>DC</sub>
l <sub>iN</sub>	Input currents	30	+30	mA
lout	Output currents		+100	mA
Tamb	Operating temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	65	+150	°C

NOTES:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

## **OPERATING RANGES**

		RAT	NGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	+4.75	+5.25	V <sub>DC</sub>
Tamb	Operating free-air temperature	0	+75	°C

## THERMAL RATINGS

TEMPERATU	RE
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

## PHD48N22-7

## **DC ELECTRICAL CHARACTERISTICS**

0°C <u>&lt;</u> T <sub>amb</sub>	≤ +75°C,	4.75 ≤ V <sub>C</sub>	c <u>≤</u> 5.25V

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volt	age <sup>2</sup>	••••••••••••••••••••••••••••••••••••••	с. 			
VIL	Low	V <sub>CC</sub> = MIN			0.8	V
VIH	High	V <sub>CC</sub> = MAX	2.0			V .
Vic	Clamp	$V_{CC} = MIN$ , $I_{IN} = -18mA$		0.8	-1.5	v
Output vo	ltage					• • •
		V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
VOL	Low	$I_{OL} = +24mA$			0.5	V
V <sub>OH</sub>	High	I <sub>OH</sub> = -3.2mA	2.4			v
Input curr	rent			ting the second		÷
		V <sub>CC</sub> = MAX				
i <sub>IL</sub>	Low	V <sub>IN</sub> = +0.40V		-20	250	μA
l <sub>iH</sub>	High	V <sub>IN</sub> = +2.7V			25	μA
li –	High	$V_{IN} = V_{CC} = V_{CC MAX}$		1.1.1	100	μA
Output cu	irrent					
		V <sub>CC</sub> = MAX				
I <sub>OZH</sub>	Output leakage <sup>3</sup>	V <sub>OUT</sub> = +2.7V			100	μA
lozL	Output leakage <sup>3</sup>	V <sub>OUT</sub> = +0.40V			100	μΑ
los	Short circuit 4	V <sub>OUT</sub> = +0V	-30	60	-90	mA
Icc	V <sub>CC</sub> current	V <sub>CC</sub> = MAX			420	mA
Capacitar	nce <sup>5</sup>					
		$V_{CC} = +5V$				
CIN	Input	V <sub>IN</sub> = 2.0V @ f = 1MHz		8		pF
COUT	1/0	V <sub>OUT</sub> = 2.0V @ f = 1MHz		8		pF

NOTES:

1. Typical limits are at V<sub>CC</sub> = 5.0V and T<sub>amb</sub> = +25°C. 2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included. 3. Leakage current for bidirectional pins is the worst case of  $I_{IL}$  and  $I_{OZL}$  or  $I_{IH}$  and  $I_{OZL}$ . 4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. 5. These parameters are not 100% tested, but are periodically sampled.

PHD48N22-7

## **AC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C$ ,  $4.75 \leq V_{CC} \leq 5.25V$ ,  $R_1 = 200\Omega$ ,  $R_2 = 390\Omega$ Operating temerature at 200 CFM Minimum air flow.

			×*	TEST	LIN	ITS	· · · .
SYMBOL	PARAMETER	FROM	то	CONDITIONS	MIN	MIN	UNIT
teD1 <sup>1</sup>	Propagation delay through B/O outputs	(I, B, OR) ±	Output ±	C <sub>L</sub> = 50pF		7.5	ns
teD21	Propagation delay through OR outputs	(I, B, OR) ±	Output ±	C <sub>L</sub> = 50pF		8.0	ns
t <sub>OE</sub> <sup>2</sup>	Output Enable	(I, B, OR) ±	Output enable	C <sub>L</sub> = 50pF		10	ns
top <sup>2</sup>	Output Disable	(I, B, OR) ±	Output disable	C <sub>L</sub> = 5pF		10	ns

NOTES:

1. tpD1, 2 are tested with switch S1 closed and CL = 50pF.

2. For 3-State output; output enable times are tested with  $C_L = 50pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OH} - 0.5V)$  level with  $S_1$  closed.

### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:


1. All outputs are disabled.

2. All p-terms are disabled in the AND array.


### TIMING DEFINITIONS

PARAMETER
Input to output propagation delay (through B/O outputs).
Input to output propagation delay (through OR outputs).
Input to Output Disable (3-State) delay (Output Disable).
Input to Output Enable delay (Output Enable).


## TIMING DIAGRAM




## PHD48N22-7



## **AC TEST LOAD CIRCUIT**



**VOLTAGE WAVEFORMS** 



## PHD48N22-7

## LOGIC PROGRAMMING


The PHD48N22–7 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ CUPL™ and PALASM® 90 design software packages also support the architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format. PHD48N22-7 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SLICE. The SLICE design package is available, free of charge, to qualified users.

To implement the desired logic functions, each logic variable (I, B, P and D) from the logic equations is assigned a symbol. TRUE (High), COMPLEMENT (Low), DON'T CARE and INACTIVE symbols are defined below.

### PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 8 (Development Software) and Section 9 (Third-Party Programmer/ Software Support) of this data handbook for additional information.



NOTE:

1. This is the initial state.

"AND" ARRAY - (I, B)


ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

## PHD48N22-7

## PROGRAM TABLE

T E R M							_		_								_									INP	UTS	3		_																		_
Ã.								1.00		1	1.00	1	1.00			- 1							1	1.0								- 1	- 1				_	-		-		B	-		_	-	2	
	30	34	33	32	31	30	29	28	2/	26	20	24	23	+2	2 2	+	20	19	18	"	16	15	14	13	12	<u> </u>	10	ÿ	8	1	0	-	*	3	2	1	0	1	•	5	•	ľ	2	-	U	Ů	4	Ċ
1											-	T		1	1	_																	_		_								$\square$		_	$\square$		_
0 1 2 3 4 5 6 7 8 9	-			-	-	-		-		+	+	+	+	+	+	+		_				-		-	+	-								-+	-	-			-			–	$\vdash$	$\square$		⊢┤	$\dashv$	-
ì					-			<del> </del>	+	+	1	+	+	+	+	+	-					+-	1			<del> </del>		-	$\vdash$	-		-		-						-	1	+	$\vdash$		-	$\vdash$	-+	-
5							_							T																														_		$\Box$		
4	_	_			L			<u> </u>			+	+-	+-	+	-	+	-	_	_		-	+-	_	+		-		-							-				⊢		-		$\vdash$		-	H		-
-	-	-			-			+	-		+	+	+-	+	+	+						+	+-	+	+			-						-	-				$\vdash$	+	+	+	$\vdash$		-	H	-	-
5	-					-	-	1-	1	t	1-	t	+	$^+$	+	+	-	-	-			1	1	1	1			-							-			_										
0								L.						T				_												_				_		_					_	-				H		-
	-				-		<b> </b>			+	+-	+	+	-	+	-						+		+	<u> </u>			-	-						-				-		-	+				Н	_	-
2 3	-								-	+-	+	┢	+-	+	+	+		-	_		-	+		+	-	$\vdash$		-	-					-			-			1-		+	+		-	$\vdash$	-	-
5														T										1																								
5			_								1_		1	-		_	_						1		I_								-	_					ļ	<b> </b>	<b> </b>	⊢	_			$\vdash$	_	Ļ_
-	-			-	-	–	-	–		+	+	+	+	+		-	-			-		+		+	+				-	-		-		-		_				-		+-	+-		-	$\vdash$		⊢
;	-	-		-	-		1	1	<u> </u>	+	+	╈	+-	+	+	-+	-	-	-	-	1	+-	+	1-	+	1-	1	-				-		-					<u> </u>	1-	-	+	+	t	-	$\square$		1
												T		1																																		
2				-	-	-		+	$\vdash$	+-	+	+	+	+	+	-+	_	_		-	$\vdash$	+	+-	+-	+	$\vdash$	-											-	-		-	+	+	+	-	$\vdash$		-
2	-		-	1-	-	$\vdash$	+-	$\vdash$	+	+	+	+	+-	+	+	+				$\vdash$	+	+	+	+	┢─	+	+-		-	-	$\vdash$			-			-		+-	+-	+	+	+-	t	-	$\vdash$		<u> </u>
2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7							T		T	T	T	T	1	T	1							1	T	1	T	T																T	F					
			$\vdash$	<u> </u>	1	1	F	1-	1	1	+	+	-	+	-	-1	_			1	F	+	Į.	+	+	F	F	1	L	-			Щ					-	+	Ļ	1-	+	+	1	ļ	$\vdash$		1
;				+-	$\vdash$	+	+	+-	+	+	+	+	+	+	+	+	-	-		$\vdash$	⊢	+	+	+	+	+	+	+-	+-	-	+		$\vdash$	-		-		-	+	+-	+-	+	+-	+	-	H	Η	$\vdash$
,				E	E		t	L	t	t	1	t	t	1		1				t	L	t	t	1	t	t	t	E											E	t	E	T	t					
				F	F	F	F	F	F	F	T	T	T	Ŧ	T	7	_			E	F	F	Γ	L	F	F	F	F	F										F	F	F	F	F	<b>—</b>		$\square$	þ	F
-						╞		+-	+-	+-	+	╀	+	+	+	-+	-	_	-	-	╞	+	+	+	╋	+	┢	+	$\vdash$	-	-	_		-	-			-	+	+-	+-	╋	┢	+-	–	$\vdash$	$\vdash$	⊢
-	-			+	t		1	1	1-	+	+-	+	+	$^{+}$	+	+		-	-	+-	$\vdash$	t	+	+-	+	+	+	+-	+	-				-		-		-	+	1	1	+	+	$t^{-}$	1	H		1
!														T																																		
				_		┢	+	-	+	+-	+	+-	+	+	+	-		_	-	-	-	4-	+	+-	+	+	+	-	┡	-		_						-	-			╞	$\vdash$	-		$\vdash$	<u> </u>	-
				+-	-	⊢	+	+	+-	+	+-	+	+	+	-	-		-	-	-	+-	+	+-	+	+	+	⊢					-						-	┢	+	+	+-	+	+	$\vdash$	$\vdash$	H	-
								1	1	+-	+-	╈	+	+		1			-	1	$\mathbf{T}$	+	+	+	+	$\uparrow$	+	+	+	-	1-					_		-			1		1	1-				h
_			_	<b>_</b>			ļ					T		Ŧ	-	_					L							L						_	_	_	_	_			-	L	F	-				
				+	+	+	–		-	+-	+-	╀	+-	+	-+-			_	-	+-	+-	+-	+	+	+		+			-								-		+	+	+	+	+		$\vdash$	$\vdash$	┢
8 9 0		-	1	1	+	F	$\vdash$		+	+	+	╈	+	+	+	-			-	+	+-	+	+	+	+	+	+-	-	<del> </del>		1-						-		1-	1-		+	+-			Н	1	F
1														1		_												_															F					
1 2 3 4 5 5 7 3	-	–	┣	_	+-	-	+	+-	+-	+	+	+	+	+	-+-	-					┢	+	+	+	+-	+					1.4			-		-		-		+	+	+	+-	+	-	$\vdash$	$\vdash$	┢
í	-	-	-		+-	+	1-	+	+	+	+-	+	+	+	+	+			-	┼─	+	+	+	+	┢─	+	+	+	1-		+			-				⊢	+	+-	+	+	+	+	+-	H		┢
;																																																
5	_		<b> </b>	_	<b> </b>	1	1	1	+	+-	+	+	4	+	+	-	-			1	+_	+	-	-	4	+		L	L					-	-			_	_	+-	-	╞	+		I			1
-			├	+-	+-	╀─	+	+	+-	+	+	+	+	+	-+-	+		_	-	-	-	+		+	+	+-	+	–	–			-			-	-	-	⊢	+	+	+-	╋	┿		–	H	⊢	┝
,					1			1	$\uparrow$	+	1	+	+	+	+			-	-	1-	1-	+	+	+	+	+-	+	+-	+-	1	+			-	-	-	1				1	$\mathbf{t}$	$\pm$	1-	$\vdash$			t
2 1 2				F				1	F	T	T	T	1	1						E	1			T	L	T		L						_					Γ	E	1	L	F	1.		$\square$	F	F
-		⊢	+	+	+-	-	-	+-	+-	+-	+-	+	+	-+	+	-		Ļ	-	+	+-	+-	+-	+-	+	+-	1	+-	$\vdash$	-				-			–	┣		+	+-	+	+	+		$\vdash$	$\vdash$	┡
1	-	-	┢	+	+	+	+-	+-	+	+	+	╉	+	+	+	-			$\vdash$	+	+-	+-	+	+	+	+	+	+-	+	1-	+-	-		-	1		-	t	+	+	1-	+	+	t	t	$\vdash$	$\vdash$	t
3								T	T	T	1	1		1	1					T		T	1	1	1	T		t				-										T	T					Γ
			1	+-	1	+-	1-	$\vdash$	+	+-	+	1	+	4	Ŧ		_	_		-	F	F		F	1	F	F	-	F	F	-	-	-	Į_	$\vdash$	1	Į-	L	+	1	+	+	+	+	$\vdash$	$\vdash$	$\vdash$	F
;	-	-	+	+-	+-	+	+-	+-	+	+-	+	+	+	+	+	-		-		+	+	+	+	+	+	+	+-	+-	+-	+-	+-		+-	-		-	-	-	+	+-	+	+	+	+-	╀─	$\vdash$	$\vdash$	+
				t		t	F	t	t	t	1	1	t	$\pm$			_		t	t	$\mathbf{t}$	+	+	1	$\mathbf{t}$	1	t	t	t	t	t		t		Ŀ		E		t	1	t	t	1	1	t		$\square$	t
		F	F	-	F	F	F	F	F	T	T	T	T	T	T					1		F	F	T	-	F	F	<b>—</b>	F					_		-			F	F		F	F		L	$\square$	$\square$	F
)	-	-	+-	+	+-	+	+-	+-	+	+-	+-	+	+	+	+	-		-	-	+	+-	+-	+-	+	+-	+-	+	$\vdash$	+-	-	+-	-		-	-	-	+-	-	+	+	+-	+	+	+-	$\vdash$	$\vdash$	$\vdash$	┢
2		F	t	1	1	t	t - t	$\mathbf{t}$	+	+	+	+	+	+	+	-	-		t	$\mathbf{t}$	$t \rightarrow t$	+	+	+	+	+	+-	$t^{-}$	+	t	1	$\vdash$	1-	-	t-	-	1	t	t	t	$\mathbf{t}$	$\mathbf{t}$	+	1	t	$\vdash$	H	t
		Ľ.		1_		Γ	L		T	T	1		T	1		_				E		1	T	T	1	Ľ			L						F				L	L		F	F		ļ	$\Box$		F
_	-	-	⊢	-	-	+	+-	+	+	+	+	+	+-	-+	-			-	$\vdash$	+	+	+-	+-	+	+	+	1	-	-		+			-	-	-	+		+-	╀	+	+	+-	+	+-		$\vdash$	┝
-	-	+	+-	+	+	+	+	+	+	+-	+	+	+	+	+	-		-	+	+-	+	+	+	+	+	+	+-	+	+-	<del> </del> -	t	$\vdash$	<del> </del>	-	-	$\vdash$	$\vdash$	$\vdash$	+	+	+-	+	+-	$t \rightarrow t$	$t \rightarrow t$	$\vdash$	t-i	t
_							T	T	T	t	1	1	1	1						L	L	t	t	t	t	T	t												T	T	t	T	É	1				Γ
	-	F	F	+	F	F	F	F	F	F	-F	F	Ţ	4	Ŧ	_			L	F	F	1	F	1	T	F	F	F	F	Ē	F	Ē	Ē	Ē	F	1	Ē	Ē	F	F	F	+	+	+	F		$\vdash$	F
	-	$\vdash$	+	+-	+-	+	+-	+	+	+-	+	+	+	+	+	-				+-	+	+	+-	+	+	+-	+	+	+	+	+-	-	┝	-	-	$\vdash$	⊢	⊢	+-	t-	+	+-	+-	+	┝	<u>⊢</u> ⊣	$\vdash$	f
		F	t	t	t			1	1	+	1	+	+	+	+			-	t	+	+	+	+	+-	+	+	+	+-	+	1-	1	1	1		Ē		t	t	t	t	1	$\pm$	$\pm$	1	t			t
		L		L		L	T		1	T	1		1			_						T	T	T	1			1												T	1	T	T				_	Ľ
N	42	41	40	39	37	36	135	34	33	31	30	2	9 2	8	27	26	25	24	23	22	20	19	18	117	16	13	12	111	110	9	8	7	6	15	13	2	11	152	151	150	47	46	45	44	43	68	67	6
NAME																																																


## **PROGRAM TABLE** (Continued)



## PHD48N22-7


PHD48N22-7

## TYPICAL SYSTEM APPLICATION



## PHD48N22-7

## SNAP RESOURCE SUMMARY DESIGNATIONS



## Section 4 Programmable Logic Array Device Data Sheets

## INDEX

Series 20		
PLS153/A	Programmable Logic Arrays (18 $\times$ 42 $\times$ 10); 40/30ns	195
PLUS153B/D	Programmable Logic Arrays (18 $\times$ 42 $\times$ 10); 15/12ns	203
PLUS153-10	Programmable Logic Array (18 $\times$ 42 $\times$ 10); 10ns	211
Series 24		
PLS173	Programmable Logic Array (22 $\times$ 42 $\times$ 10); 30ns	219
PLUS173B/D	Programmable Logic Arrays ( $22 \times 42 \times 10$ ); 15/12ns	227
PLUS173-10	Programmable Logic Array ( $22 \times 42 \times 10$ ); 10ns	235
Series 28		
PLS100/101	Programmable Logic Arrays (16 $\times$ 48 $\times$ 8); 50ns	243

Material States and the set of

$\label{eq:second} \begin{split} & = \left\{ \begin{array}{c} e_{1,1} & e_{2,2} \\ e_{2,2} & e_$	
and the set of the set	
	and the second second second second second second second second second second second second second second second
and the second second second second second second second second second second second second second second second	
$(2^{2n+1})^{2n+1} = (2^{2n+1})^{2n+1} = (2^{$	
and the second second second second second second second second second second second second second second second	
	ق م و مرد
	n an the second s
and the second second second second second second second second second second second second second second second	
	an an Arraine Martin an ann an Arrainean an Arrainean
•	

## DESCRIPTION

The PLS153 and PLS153A are two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On-chip T/C buffers couple either True (I, B) or Complement (Ī, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS153 and PLS153A are field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

## FEATURES

- Field-Programmable (Ni-Cr links)
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
- 32 logic terms
- 10 control terms
- I/O propagation delay:
- PLS153: 40ns (max)
- PLS153A: 30ns (max)
- Input loading: –100µA (max)
- Power dissipation: 650mA (typ)
- 3-State outputs
- TTL compatible


## APPLICATIONS


- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing




DESCRIPTION	ORDER CODE
20-Pin Plastic Dual In-Line, 300mil-wide	PLS153N, PLS153AN
20-Pin Plastic Leaded Chip Carrier	PLS153A, PLS153AA

## PIN CONFIGURATIONS





## LOGIC FUNCTION




PLS153/A

PLS153/A


Product specification

## LOGIC DIAGRAM



PLS153/A

## **FUNCTIONAL DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT	INGS	a 1
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
Vout	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T <sub>amb</sub>	Operating temperature range	0	+75	℃
T <sub>stg</sub>	Storage temperature range	65	+150	°C

NOTES:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

## THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75℃
Allowable thermal rise ambient to junction	75°C

The PLS153/A devices are also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Handbook.

## DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT	
Input volta	age <sup>2</sup>						
VIL	Low	V <sub>CC</sub> = MIN			0.8	٧	
VIH	High	V <sub>CC</sub> = MAX	2.0			v	
Vic	Clamp <sup>3</sup>	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -12mA		-0.8	-1.2	v	
Output vo	ltage <sup>2</sup>						
		V <sub>CC</sub> = MIN					
VoL	Low <sup>4</sup>	l <sub>OL</sub> = 15mA			0.5	v	
V <sub>OH</sub>	High <sup>5</sup>	l <sub>OH</sub> = -2mA	2.4	1		v	
Input curr	rent <sup>9</sup>						
		$V_{CC} = MAX$					
h <sub>L</sub>	Low	V <sub>N</sub> = 0.45V			-100	μA	
I <sub>IH</sub>	High	V <sub>IN</sub> = 5.5V			40	μA	
Output cu	irrent	· · · · · · · · · · · · · · · · · · ·					
		V <sub>CC</sub> = MAX		[			
IO(OFF)	Hi-Z state <sup>8</sup>	V <sub>OUT</sub> = 5.5V			80	μA	
		V <sub>OUT</sub> = 0.45V			-140		
los	Short circuit <sup>3, 5, 6</sup>	V <sub>OUT</sub> = 0V	-15		70	mA	
Icc	V <sub>CC</sub> supply current <sup>7</sup>	V <sub>CC</sub> = MAX	1.1	130	155	mA	
Capacitar	nce					······	
		V <sub>CC</sub> = 5V					
C <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V		8		pF	
CB	I/O	V <sub>B</sub> = 2.0V		15		pF	

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{arrb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal.

3. Test one at a time.

Test one at a time.
 Measured with +10V applied to I<sub>7</sub>.
 Measured with +10V applied to I<sub>0-7</sub>. Output sink current is supplied through a resistor to V<sub>CC</sub>.
 Duration of short circuit should not exceed 1 second.

8. Leakage values are a combination of input and output leakage.

9.  $I_{IL}$  and  $I_{IH}$  limits are for dedicated inputs only  $(I_0 - I_7)$ .

PLS153/A

Product specification

PLS153/A

## **AC ELECTRICAL CHARACTERISTICS**


 $0^{\circ}C \le T_{arrb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ ,  $R_1 = 300\Omega$ ,  $R_2 = 390\Omega$ 

					LIMITS						
SYMBOL	MBOL PARAMETER F		FROM TO TES		PLS153			PLS153A			UNIT
	•			CONDITION	MIN	TYP <sup>1</sup>	MAX	MIN	TYP1	MAX	
t <sub>PD</sub>	Propagation delay	Input ±	Output ±	C <sub>L</sub> = 30pF		30	40		20	30	ns
t <sub>OE</sub>	Output enable <sup>2</sup>	Input ±	Output -	C <sub>L</sub> = 30pF		25	35		20	30	ns
top	Output disable <sup>2</sup>	Input ±	Output +	C <sub>L</sub> = 5pF		25	35		20	30	ns

NOTES:

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
 For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5*P*. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
 All propagation delays are measured and specified under worst case conditions.


### **VOLTAGE WAVEFORMS**




### TIMING DEFINITIONS

SYMBOL	PARAMETER
t₽D	Propagation delay between input and output.
top	Delay between input change and when output is off (Hi-Z or High).
ίσε	Delay between input change and when output reflects specified output level.

## **TEST LOAD CIRCUIT**



## TIMING DIAGRAM



PLS153/A

## LOGIC PROGRAMMING


The PLS153/A is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP, Data I/O's ABEL™ and Logical Devices, Inc. CUPL™ design software packages.


All packages allow Boolean and state equation entry formats. SNAP ABEL and CUPL also accept, as input, schematic capture format.

PLS 153/A logic designs can also be generated using the program table entry format detailed on the following page. This program table entry format is supported by the Signetics SLICE and SNAP PLD design software packages (PTP module). SLICE is available free of charge to qualified users. b


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

## AND ARRAY - (I, B)





### OR ARRAY - (B)



NOTES:

1. This is the initial unprogrammed state of all links.

 Any gate P<sub>n</sub> will be unconditioanly inhibited if both the True and Complement of an input (either I or B) are left intact.

### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.

2. All Pn terms are disabled.

3. All P<sub>n</sub> terms are active on all outputs.


## CAUTION: PLS153A TEST COLUMNS

The PLS153A incorporates two columns not shown in the logic block diagram. These columns are used for in-house testing of the device in the unprogrammed state. These columns must be disabled prior to using the PLS153A in your application. If you are using a Signetics-approved programmer, the disabling is accomplished during the device programming sequence. If these columns are not disabled, abnormal operation is possible.

Furthermore, because of these test columns, the PLS153A cannot be programmed using the programmer algorithm for the PLS153.




PLS153/A



PLS153/A

## SNAP RESOURCE SUMMARY DESIGNATIONS



## PLUS153B/D

## DESCRIPTION

The PLUS153 PLDs are high speed, combinatorial Programmable Logic Arrays. The Signetics state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce propagation delays as short as 12ns.

The 20-pin PLUS153 devices have a programmable AND array and a programmable OR array. Unlike PAL® devices, 100% product term sharing is supported. Any of the 32 logic product terms can be connected to any or all of the 10 output OR gates. Most PAL ICs are limited to 7 AND terms per OR function; the PLUS153 devices can support up to 32 input wide OR functions.

The polarity of each output is user-programmable as either active-High or active-Low, thus allowing AND-OR or AND-NOR logic implementation. This feature adds an element of design flexibility, particularly when implementing complex decoding functions.


The PLUS153 devices are user-programmable using one of several commercially available, industry standard PLD programmers.


## FEATURES

- I/O propagation delays (worst case)
  - PLUS153B 15ns max.
  - PLUS153D 12ns max.
- Functional superset of 16L8 and most other 20-pin combinatorial PAL devices
- Two programmable arrays
  - Supports 32 input wide OR functions
- 8 inputs
- 10 bi-directional I/O
- 42 AND gates
  - 32 logic product terms
  - 10 direction control terms
- Programmable output polarity
   Active-High or Active-Low
- Security fuse
- 3-State outputs
- Power dissipation: 750mW (typ.)
- TTL Compatible

## APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing





## **DRDERING INFORMATION**


DESCRIPTION	t <sub>PD</sub> (MAX)	ORDER CODE
20-Pin Plastic Dual-In-Line 300mil-wide	15ns	PLUS153BN
20-Pin Plastic Dual-In-Line 300mil-wide	12ns	PLUS153DN
20-Pin Plastic Leaded Chip Carrier	15ns	PLUS153BA
20-Pin Plastic Leaded Chip Carrier	12ns	PLUS153DA

PAL is a registered trademark of Monolithic Memories, Inc., a wholly owned subsidiary of Advanced Micro Devices Corporation.

## Product specification


## PLUS153B/D





## PLUS153B/D

## **FUNCTIONAL DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

	10.8.740 (C. 1.1.1) 10.	RA			
SYMBOL	PARAMETER	MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>	
ViN	Input voltage		+5.5	V <sub>DC</sub>	
VOUT	Output voltage	· ·	+5.5	V <sub>DC</sub>	
l <sub>in</sub>	Input currents	-30	+30	mA	
lout	Output currents		+100	mA	
Tamb	Operating free-air temperature range	0	+75	°C	
T <sub>stg</sub>	Storage temperature range	-65	+150	°C	

## THERMAL RATINGS

TEMPERATURE						
Maximum junction	150°C					
Maximum ambient	75°C					
Allowable thermal rise ambient to junction	75°C					

NOTES:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

## PLUS153B/D

## **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75 \le V_{CC} \le 5.25V$ 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volta	age <sup>2</sup>					
VIL	Low	V <sub>CC</sub> = MIN			0.8	v
VIH	High	$V_{CC} = MAX$	2.0			v
VIC	Clamp	$V_{CC} = MIN$ , $I_{IN} = -12mA$		-0.8	-1.2	v
Output vo	ltage <sup>2</sup>					
		V <sub>CC</sub> = MIN				
V <sub>OL</sub>	Low <sup>4</sup>	I <sub>OL</sub> = 15mA			0.5	v
V <sub>он</sub>	High <sup>5</sup>	I <sub>OH</sub> = -2mA	2.4			v
Input curr	ent <sup>9</sup>				•	
		V <sub>CC</sub> = MAX				
I <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V			-100	μΑ
IIH	High	V <sub>IN</sub> = V <sub>CC</sub>			40	μΑ
Output cu	irrent	· · ·				
		V <sub>CC</sub> = MAX				
IO(OFF)	Hi-Z state <sup>8</sup>	V <sub>OUT</sub> = 2.7V			80	μA
		V <sub>OUT</sub> = 0.45V			140	
los	Short circuit <sup>3, 5, 6</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA
lcc	V <sub>CC</sub> supply current <sup>7</sup>	V <sub>CC</sub> = MAX		150	200	mA
Capacitan	ICe				-	
		V <sub>CC</sub> = 5V				
CIN	Input	V <sub>IN</sub> = 2.0V		8		pF
CB	I/O	$V_{B} = 2.0V$		15		pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal.

3. Test one at a time.

Measured with inputs I0 – I2 = 0V, inputs I3 – I5 = 4.5V, inputs I7 = 4.5V and I6 = 10V. For outputs B0 – B4 and for outputs B5 – B9 apply the same conditions except I7 = 0V.

5. Same conditions as Note 4 except I7 = +10V.

Buration of short circuit should not exceed 1 second.

7.  $I_{CC}$  is measured with inputs I0 – I7 and B0 – B9 = 0V.

8. Leakage values are a combination of input and output leakage.

9. IL and IH limits are for dedicated inputs only (10-17).

## PLUS153B/D

## AC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ ,  $R_1 = 300\Omega$ ,  $R_2 = 390\Omega$ 


					LIMITS						
SYMBOL	PARAMETER	FROM	то	TEST	Р	PLUS153B		Р	LUS153	D	UNIT
				CONDITION	MIN	ТҮР	MAX	MIN	TYP	MAX	
t <sub>PD</sub>	Propagation Delay <sup>2</sup>	Input +/	Output +/-	C <sub>L</sub> = 30pF		11	15		10	12	ns
toE	Output Enable <sup>1</sup>	Input +/-	Output	C <sub>L</sub> = 30pF		11	15		10	12	ns
top	Output Disable <sup>1</sup>	Input +/-	Output +	C <sub>L</sub> = 5pF		11	15		10	12	ns

NOTES:


1. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed.

2. All propagation delays are measured and specified under worst case conditions.

## **VOLTAGE WAVEFORMS**




### **TEST LOAD CIRCUIT**



### **TIMING DEFINITIONS**

SYMBOL	PARAMETER	
t₽D	Propagation delay between input and output.	
top	Delay between input change and when output is off (Hi-Z or High).	
t <sub>OE</sub>	Delay between input change and when output reflects specified output level.	

## TIMING DIAGRAM



## PLUS153B/D

## LOGIC PROGRAMMING


The PLUS153B/D is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages, ABEL™ and CUPL™ design software packages also support the PLUS153B/D architecture.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLUS153B/D logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SNAP and SLICE only. The SLICE design package is available, free of charge, to qualified users.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE. COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

## AND ARRAY - (I, B)





## OR ARRAY - (B)



## **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.

2. All Pn terms are disabled.

3. All Pn terms are active on all outputs.

NOTES:

1. This is the initial unprogrammed state of all links.

2. Any gate Pn will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

## ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

# Programmable logic arrays (18 × 42 × 10)


## PLUS153B/D

AND INACTIVE 0 I, B H T, B L DON'T CARE -	OR ACTIVE A INACTIVE • CONTROL HIGH H LOW L (POL)	In the unprogrammed state: • All AND gates are pulled to a logic "0" (Low). • Output polarity is non-inverting. • Unused 1 and B bits in the AND array should be programmed as Don't Care (-). • Unused product terms in the OR array should be programmed as (NOTIVE (a))	CUSTOMER NAME PURCHASE ORDER # SIGNETICS DEVICE #CE(XXXX) CUSTOMER SYMBOLIZED PART_# TOTAL NUMBER OF PARTS PROGRAM TABLE #REVDATE
i i i i i i i i i i i i i i i i i i i	<u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u> <u>2</u>	14           15           16           17           16           17           18           22           22           23           26           28           28           28           28           29           28           29           28	1 3 2 1 3 0 0 7 6 5 A 2 7 0 E2mm
8     7     6     5     4       7     6     5     4     3       2     1     19     18     17     16       1     19     18     17     16     15       1     19     18     17     16     1       1     12     1     19     18     17       1     13     12     1     19     18       1     13     12     11     19       1     12     11     19     10			AND 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 3 1 0 1 9 8 7 6 6 5 4 1 0 1 9 8 7 6 6 5 4 1 0 1 9 8 7 6 6 5 4 1 0 1 9 8 7 6 6 5 4 1 0 1 9 8 7 6 6 5 4 1 0 1 9 8 7 6 6 5 4 1 0 1 9 8 7 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6
19 18 17 16 15 14 13 12 11 9			OR OR OR OR OR OR OR OR OR OR

xober 18, 1990

PLUS153B/D

#### SNAP RESOURCE SUMMARY DESIGNATIONS



# PLUS153-10

#### DESCRIPTION

The PLUS153–10 PLD is a high speed, combinatorial Programmable Logic Array. The Signetics state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce maximum propagation delays of 10ns or less.

The 20-pin PLUS153 device has a programmable AND array and a programmable OR array. Unlike PAL® devices, 100% product term sharing is supported. Any of the 32 logic product terms can be connected to any or all of the 10 output OR gates. Most PAL ICs are limited to 7 AND terms per OR function; the PLUS153-10 can support up to 32 input wide OR functions.

The polarity of each output is userprogrammable as either Active-High or Active-Low, thus allowing AND-OR or AND-NOR logic implementation. This feature adds an element of design flexibility, particularly when implementing complex decoding functions.


The PLUS153–10 device is userprogrammable using one of several commercially available, industry standard PLD programmers.

#### FEATURES


- I/O propagation delays (worst case)
- PLUS153-10 10ns max.
- Functional superset of 16L8 and most other 20-pin combinatorial PAL devices
- Two programmable arrays
- Supports 32 input wide OR functions
- 8 inputs
- 10 bi-directional I/O
- 42 AND gates
  - 32 logic product terms
  - 10 direction control terms
- Programmable output polarity
   Active-High or Active-Low
- Security fuse
- 3-State outputs
- Power dissipation: 825mW (typ.)
- TTL Compatible

#### APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing







#### **ORDERING INFORMATION**


DESCRIPTION	t <sub>PD</sub> (MAX)	ORDER CODE
20-Pin Plastic Dual-In-Line 300mil-wide	10ns	PLUS153-10N
20-Pin Plastic Leaded Chip Carrier	10ns	PLUS153-10A

OPAL is a registered trademark of Advanced Micro Devices Corporation.

PLUS153-10


Product specification

#### LOGIC DIAGRAM



# PLUS153-10

#### FUNCTIONAL DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RA	TING	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>In</sub>	Input voltage	-, -	+5.5	V <sub>DC</sub>
Vout	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
lout	Output currents		+100	mA
Tamb	Operating free-air temperature range	0	+75	℃
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

NOTES:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

PLUS153-10

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75 \le V_{CC} \le 5.25V$ 

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volt	age <sup>2</sup>	• · · · · · · · · · · · · · · · · · · ·			U.	
VIL	Low	V <sub>CC</sub> = MIN			0.8	v
VIH	High	V <sub>CC</sub> = MAX	2.0			v
Vic	Clamp	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	v
Output vo	ltage <sup>2</sup>	· · · · · · · · · · · · · · · · · · ·				
		V <sub>CC</sub> = MIN				
V <sub>OL</sub>	Low <sup>4</sup>	I <sub>OL</sub> = 15mA		0.4	0.5	v
V <sub>OH</sub>	High <sup>5</sup>	I <sub>OH</sub> = -2mA	2.4	2.9		v
Input curr	ent <sup>9</sup>	••••••••••••••••••••••••••••••••••••••				
		V <sub>CC</sub> = MAX				
I <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V		-20	-100	μA
I <sub>IH</sub>	High	$V_{IN} = V_{CC}$		1	40	μA
Output cu	irrent					
		V <sub>CC</sub> = MAX				
I <sub>O(OFF)</sub>	Hi-Z state <sup>8</sup>	V <sub>OUT</sub> = 2.7V		0	80	μA
		V <sub>OUT</sub> = 0.45V		-15	-140	
los	Short circuit <sup>3, 5, 6</sup>	V <sub>OUT</sub> = 0V	-15	30	-70	mA
lcc	V <sub>CC</sub> supply current <sup>7</sup>	V <sub>CC</sub> = MAX		165	200	mA
Capacitar		· · · · · · · · · · · · · · · · · · ·				
		V <sub>CC</sub> = 5V				
C <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V		8		pF
CB	vo	V <sub>B</sub> = 2.0V		15		pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{arrb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal.

3. Test one at a time.

4. Measured with inputs 10 - 12 = 0V, inputs 13 - 15 = 4.5V, inputs 17 = 4.5V and 16 = 10V. For outputs B0 - B4 and for outputs B5 - B9 apply the same conditions except 17 = 0V.

Same conditions as Note 4 except I7 = +10V.

6. Duration of short circuit should not exceed 1 second.

Icc is measured with inputs I0 – I7 and B0 – B9 = 0V.
 Leakage values are a combination of input and output leakage.

9. IIL and IIH limits are for dedicated inputs only (10 - 17).

PLUS153-10

#### **AC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ ,  $R_1 = 300\Omega$ ,  $R_2 = 390\Omega$ 


				TEST		LIMITS		
SYMBOL	PARAMETER	FROM	то	CONDITION	MIN	ТҮР	MAX	UNIT
t <sub>PD</sub>	Propagation Delay <sup>2</sup>	Input +/	Output +/	C <sub>L</sub> = 30pF		8	10	ns
t <sub>OE</sub>	Output Enable <sup>1</sup>	Input +/-	Output –	C <sub>L</sub> = 30pF		8	10	ns
top	Output Disable <sup>1</sup>	input +/	Output +	C <sub>L</sub> = 5pF		8	10	ns

NOTES:

1. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed.

2. All propagation delays are measured and specified under worst case conditions.


#### **VOLTAGE WAVEFORMS**




#### **TIMING DEFINITIONS**

SYMBOL	PARAMETER
t₽D	Propagation delay between input and output.
top	Delay between input change and when output is off (Hi-Z or High).
ţOE	Delay between input change and when output reflects specified output level.

#### **TEST LOAD CIRCUIT**



#### **TIMING DIAGRAM**



#### Product specification

## PLUS153-10

#### LOGIC PROGRAMMING


The PLUS153-10 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ and CUPL™ design software packages also support the PLUS153-10 architecture.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLUS153-10 logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SNAP and SLICE only. The SLICE design package is available, free of charge, to qualified users.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE. COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

#### AND ARRAY - (I, B)





#### OR ARRAY - (B)



#### VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.

- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.

1. This is the initial unprogrammed state of all links.

Any gate P<sub>n</sub> will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

NOTES:



# PLUS153-10

# PROGRAM TABLE


AND           INACTIVE         0           I, B         H           Ī, B         L           DON'T CARE         —	 B(I)				]  [	IN/	TTV ACT	IVE		- 1	= - 3(0)  		In • •	DTES       CUSTOMER NAME									-			-																		
VARIABLE NAME	Pin	8	2	D2	D3	₽	5	2 8	8 5	70	8	8	2 8	3	3 28	27	26	25	24	23	22	21	28	19	18	71	16	15	14	1	=	10	8	•	7	5	5	*	ω	N .			: 20 m	1-1
	8								T					T				Γ	T								T	T														~		
	7								Γ	T	T	Γ													T		T	T	T													6		
	0		_				1_	$\perp$	$\perp$	_	_		$\perp$	1	1									_	4		_	_	_		-			_	_	_			$ \rightarrow $	$\perp$	$\perp$	5		
	5	_	_	-+		┣-	∔		- -	₋⊢		4.	4-	4-		L	₋	∔-	↓	-	L	╘┤	-+	4	4	_	_	-+	-+-	4-			┝∔	-+	-+	_	_	_	-+	•	4-	-	-	
	4 3		-+			<u> </u>	+-	+	+	_	+-	+	+-	-	+	1_	-					$\square$	_	+	+		-	-		-	+-			-	-	_		_				<u></u> ω	-	
	3 2		-+				+	+	+-	+	+	+-		-	+			-		-			-	+	+	+	-	+		+			+	+	-+	_	-	_	-+		+	P N	4	
	2	+	+	-+		-	+	+	+-	+	+	╋	+	+	+	┥	-	-		-	-		+	+	+	+	+	+	+	+	+		$\vdash$	+	-		-		+	+		-		
	19	-+	+	+	-	-	┢──	+	+	+	+	╋	+	+	+-	╋	┢	+-	┢─	-	$\vdash$		+	+	+	+	+	+	+	+	+			+	-+	-	-	-	+	+-	+	1.		≥
	9 18	+	+	+	-	-	+	+	+	+	+	+	+	+	+	+	+	1-	-	-	-	$\left  \right $	+	+	+	1	+	+	+	+	$\vdash$		$\left  \right $	+	+	-	-	-	+	+	+	-		AND
	3 17	-	-†	-†	-+	+-	+-	1-	- -	-†-	+	t.	+-	1-	┢	t	<del> </del>	+-	†-	-			-+	+	4	-	-†	-+-	•+•	+-	1-		<u>+</u> +	-+	•+	-	-	-†	-†	·+·	+-	17	1	
	16	1	1	-	-	-	$\uparrow$	$\uparrow$	1		$\top$	$\uparrow$	T	$\uparrow$	$\uparrow$	1	1	1					1	$\uparrow$	1	+	1	+	+	1	T			1	1			-	+	+	1	5	1	
	15							T	T	T		T																													T	Un	8	
	14										L	Γ				L								I				Ι	1											I	I.	-	] =	
	13										T	Ľ				Ē		Ľ					T	I	1			1	T	T				T					1	T	T	۵		
	12	_							1	_	4		1	1	-									_	_			_						_	$ \rightarrow$				_	+	+	N		
	=	_	$\downarrow$	_			_	1	1	+	+	4	+	+	+	1	-			L	ļ		_	_	-	-	_	-	_		1			-	_			_	+	+	+	1-	4	
	۵				لے							_	1	1	1	L		1			L.,										L											ŀ		L
	_	T	T	T	T	T	T	T				1	-	<b>—</b>	<b>—</b>	<b>T</b>	<b>—</b>	T	T			- 1		-	-						-			-			-				-	T	1	
	19 18											-	+-	+	+-	+-	-	+-		-	-		+	+	+	+	+	+	+	+	+			+	-+	-		-	+	+	+	l.	4 1	
	8 17											2-		+	+-	+-		-	┝╸┥	┝-	+-	-	-+	-+-	-+	+			-+-	+-	+-		-	-+	-+			-	-+	•+•	+-	Ť		
	7 16											2-	+	+	╋	+	+	┢		-	-		-+	+	+	+	+	+		+	+		$\vdash$	+	-+		-	-	-+	+	+	1.		
	6 15						L					2-	+	+	+	+	-	-			-		-	+	-+-	+	+	+		+	+			+	+	-	-	-	+	+	+	-		
	14					L						2	+	+	+	+	┢┈	1-					-+	-+	+	+	-+	+		+-	+		$\vdash$	+	+	-		-	+	+	+	5	B(0)	ĥ
	13				L						_	2-		t	+-	+-	1-	-		<b>-</b> -	+-	-		-+	•+	+	4-	-	-+-	+-	<b>†</b> -			-†	-+	•+	-	-	-†	•+•	+-	ω	1	
	12			L									+-	+	1-	$t^{-}$	1	$\vdash$		-			+	+	+	+	+	+		+	$\uparrow$			+	+	+			+	+	+	N	11	
	Ξ		L								-	t	$\uparrow$	$\uparrow$	1-	1	1	$\square$					1	1	1	1	+	1	-	+		Π		1	1				+	1	1	-	1	
	۳	L										ľ	1	1	1	1	1	Г						1			1				1			1		-1			$\uparrow$	T		•	1	- I

July 9, 1991

PLUS153-10

Product specification

#### SNAP RESOURCE SUMMARY DESIGNATIONS



#### DESCRIPTION

The PLS173 is a two-level logic element consisting of 42 AND gates and 10 OR gates with fusible link connections for programming VO polarity and direction.

All AND gates are linked to 12 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 22 inputs to 10 outputs.

On-chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS173 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes for this device are listed below.

ORDERING INFORMATION

24-Pin Plastic Dual-In-Line 300mil-wide

28-Pin Plastic Leaded Chip Carrier


DESCRIPTION

#### FEATURES

- I/O propagation delay: 30ns (max.)
- 12 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
- 32 logic terms
- 10 control terms
- Ni-Cr programmable links
- Input loading: -100µA (max.)
- Power dissipation: 750mW (typ.)
- 3-State outputs
- TTL compatible

#### **APPLICATIONS**

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing



**PLS173** 

ORDER CODE


PLS173N

PLS173A

#### **PIN CONFIGURATIONS**


**PLS173** 

#### LOGIC DIAGRAM



**PLS173** 

#### FUNCTIONAL DIAGRAM



# LOGIC FUNCTION

TYPICAL PRODUCT TERM:
$Pn = A \cdot E \cdot C \cdot D \cdot \ldots$
TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
Z = P0 + P1 + P2
AT OUTPUT POLARITY + L
Z = P0 + P1 + P2 +
Z = P0 · P1 · P2 ·
NOTES:
<ol> <li>For each of the 10 outputs, either function Z (Active-High) or Z (Active-Low) is available, but no both. The desired output polarity is programmed via the EX-OR gates.</li> </ol>
2 7Y A D C ato are user defined connections to

 ZX, A, B, C, etc. are user defined connections t fixed inputs (I), and bidirectional pins (B).

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RA	ſING	
SYMBOL	PARAMETER	Min	Max	UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
VOUT	Output voltage		+5.5	V <sub>DC</sub>
l <sub>iN</sub>	Input currents	<sup>~</sup> 30	+30	mA
lout	Output currents		+100	mA
Tamb	Operating free-air temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	65	+150	°C

NOTES:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

#### THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

The PLS173 is also processed to military requirements for operation over the military temperature range. For specifications and ordering information, consult the Signetics Military Data Handbook.

Product specification

**PLS173** 

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75 \le V_{CC} \le 5.25V$ 

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volta	age <sup>2</sup>					
VIL	Low	V <sub>CC</sub> = MIN			0.8	٧
VIH	High	V <sub>CC</sub> = MAX	2.0			v
VIC	Clamp <sup>3</sup>	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -12mA		-0.8	-1.2	v
Output vo	Itage <sup>2</sup>					
		V <sub>CC</sub> = MIN				
V <sub>OL</sub>	Low <sup>4</sup>	I <sub>OL</sub> = 15mA			0.5	v
V <sub>OH</sub>	High <sup>5</sup>	I <sub>OH</sub> = -2mA	2.4			v
Input curr	ent <sup>9</sup>					
		V <sub>CC</sub> = MAX				
I <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V			-100	μA
l <sub>iH</sub>	High	V <sub>IN</sub> = V <sub>CC</sub>	S. 5		40	μA
Output cu	rrent					
		V <sub>CC</sub> = MAX				
O(OFF)	Hi-Z state <sup>8</sup>	V <sub>OUT</sub> = 5.5V			80	μA
		V <sub>OUT</sub> = 0.45V			-140	
los	Short circuit <sup>3, 5, 6</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA
łαc	V <sub>CC</sub> supply current <sup>7</sup>	V <sub>CC</sub> = MAX		150	170	mA
Capacitar	ce			•	A	
		V <sub>CC</sub> = 5V				
I <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V		8		рF
CB	1/0			15		pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{arrb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one at a time.

4. Measured with inputs  $V_{IL}$  applied to  $I_{11}$ . Pins 1–5 = 0V. Pins 6–10 = 4.5V. Pin 11 = 0V and Pin 13 = 10V. 5. Same conditions as Note 4 except Pin 11 = +10V. 6. Duration of short circuit should not exceed 1 second.

I<sub>CC</sub> is measured with I<sub>0</sub> and I<sub>1</sub> = 0V, and I<sub>2</sub> - I<sub>11</sub> and B<sub>0</sub> - B<sub>9</sub> = 4.5V. Part in Virgin State.
 Leakage values are a combination of input and output leakage.

9.  $I_{\parallel L}$  and  $I_{\parallel H}$  limits are for dedicated inputs only  $(I_0 - I_{11})$ .

Product specification **PLS173** 

#### **AC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75 \le V_{CC} \le 5.25V$ ,  $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ 

				TEST		LIMITS		
SYMBOL	PARAMETER	FROM	то	CONDITION	MIN	ТҮР	MAX	UNIT
teD.	Propagation delay <sup>2</sup>	Input ±	Output ±	C <sub>L</sub> = 30pF	1	20	30	ns
t <sub>OE</sub>	Output enable <sup>1</sup>	Input ±	Output –	C <sub>L</sub> = 30pF		20	30	ns
top	Output disable <sup>1</sup>	Input ±	Output +	С <sub>L</sub> = 5рF		20	30	ns

NOTES:

1. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OL} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed. 2. All propagation delays are measured and specified under worst case conditions.


#### **VOLTAGE WAVEFORM**

# -3 OV -3.0V 909 10 n٧ MEASUREMENTS: All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified. Input Pulses


#### TIMING DEFINITIONS

SYMBOL	PARAMETER
<b>t</b> ₽D	Propagation delay between input and output.
top	Delay between input change and when output is off (Hi-Z or High).
ίοe	Delay between input change and when output reflects specified output level.

#### **TEST LOAD CIRCUIT**



#### TIMING DIAGRAM



PI S173

#### LOGIC PROGRAMMING


The PLS173 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SNAP and SLICE, Data I/O Corporation's ABEL™, and Logical Devices Incorporated's CUPL™ design software packages.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS173 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics SLICE and SNAP PLD design software (PTP module) packages. SLICE is available free of charge to qualified users.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

#### AND ARRAY - (I, B)





#### OR ARRAY - (B)



#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs are at "H" polarity.
- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.

#### NOTES:

This is the initial unprogrammed state of all link pairs. It is normally associated with all unused 1. (inactive) AND gates Pn, Dn.

Any gate Pn, Dn will be unconditionally inhibited if both the True and Complement of any input 2 (I, B) are left intact.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

Philips Semiconductors-Signetics Programmable Logic Devices

Programmable logic array (22 × 42 × 10)

Product specification

PLS173


AND				-		-	 сті			•			-		TES		is e	hior	, be	with	all li	inke	inte	nd 1	Thue	ah	acka	1011	hd			CU	этс	ЭМ	ER	N/	ME												
INACTIVE 0 I, B H T, B L DON'T CARE —	I, B(I)					-	CO HGI	TNC	VE TRO H	i -	В(   OL)		-	2. 1	ofen able Sho Jnus	ntries wn I sed I	A is shipped with all links intact. Thus a background es corresponding to states of virgin links exists in the IBLANK for clarity.) II and B bits in the AND array must be programmed are (). Iproduct terms can be left blank, ISLANK for clarity.) IPROGRAM TABLE #REVDATE																																
VARIABLE	1-		:	Г	T		.ow	_	L		T		$\downarrow$	<del>.</del>	-	T	-	-	Т		T	-	-	-							1				-1						1	T	T	T				_	
NAME		8	ā	N	5	3	R	8	8	2	8	8	31	8	29	28	1		8 8	2 3		23	ß	2	8	5	8	17	5	5	7	ü	75	=	ē	۳	•	7	6	5	*	. ω	N	-	٩		0 m ·	-	
	13					T										Γ			T	T	T																							L		11	T		
	=					1	$\perp$		L		Į		L			1		$\perp$			$\perp$		_		$\downarrow$	$\downarrow$	$ \downarrow$						_								L	$\perp$	1	$\vdash$		5			
	ā			L_	$\vdash$	1	_		ц ц	L_	1	-		1	<b> </b>	1	$\bot$	1	1	4	+	_	_		-	_	4	_	_			$\downarrow$	_	_	$\rightarrow$	_	_	$\rightarrow$	_	L	┣_	+	⊢	⊢	$\square$	•			
	<u> </u> °	_	_	F	∔.	4	4	_	-	L	╞	╄-	∔-	∔	-	┝	F	╞	4.			_	-+-	-+	-+	4	4	-	_	-+	-+	-+	4	_	_	-+	-+	-+	-	-	-	+	∔-	∔-	┝─┥	87			
	8	-	_	-	╀╌	╋	+	_	-		-		┝	-	-	┢	+-	+	╀	+-	+-	+	+	-	-+	-+	+	-	-	-		+		-	-	-						╀	┢	┢	$\vdash$				
	6			┝	╀─	+	+	-		-		-	-				┢	╋	╋	+-	+	-	+	+	-+		+	-+	+	-		+	-+-	-	-			-		-	-	┢	┢	┢	$\left  - \right $	6	-		
	5		_	-	+-	╈	+	+	$ \neg $	$\vdash$	-	-	┢	+-	+-	┢	╋	+	┿	+	+	+	+	-+	-	+	+	-	-	+	-	+	+	+	-	-	-	-			-	+	+	–		5			
	-	-	-	ŀ	+•	┿	÷	┥	-	F	┢	┝╸	<b>+</b> -	┥━		┝	┢	┢	÷۰	+-			-+-	-+	-+	+	÷	-	-	-+	-+	•+	÷	-	-ł	-+	-+	·+	-	-	-	÷	+-	+-	┝╼┥	ω			
	ω.	$\vdash$	-	┢	1	+	+	+		-	-	+	┢	+		┢	+	+	+	+	+	╈	+	-+	+	+	+	-		-	-+	+	+	-	-	-	-+	+	-		<b>—</b>	+	+	1		N			
	N			$\vdash$		+	+	+		-	1-	†	t		t	1	t	╀╴	+	+	+	+	+	-	+	+	+		-1	-1	+	+	+	-	-		-+	+		$\vdash$	F	+	+			-		>	
	-		-		1	T	+	1			1	1		1		t	$\top$	$\uparrow$	T	1	+	╈	T	1	-	+	1						-						_			T	$\square$	$\square$		•		ð	
	2					Т											Γ	T	Т		T	T	T																			T				9			
	ß				Ľ	Ι	Ι				L						L	Γ	Γ	Ι																						L				8			
	2			E	Ľ	Τ	Ι							L			Γ	Γ	L	L	1					I	$\Box$														Ē					7			
	8								_							-				1		1	$\downarrow$		_	_	_			$\square$			$\downarrow$	$ \rightarrow $	_	_	$ \rightarrow$	_	_			$\perp$	$\perp$		$\square$	6			
	5			_	-	∔	_	_								-	1	1	$\bot$	4-	1		$\perp$		_	_	4	$\downarrow$	$\downarrow$			$ \rightarrow$	4	4	_	_		_			L	_	⊢			5	8		
	18	_	_	L.	Ļ.	∔	4.	4	_	-	Ļ.	╄-	Ļ-	∔-	-	-	F	╞	4.	4-	4-	_	-+	-+	-+	4	4	_	-	_	-+	-+	4	_	_+	-+	-+	-+	-	-	-	· <b>-</b>	₊.	∔-	┝╼┥	*			
	17			┝	-	+	+	$\rightarrow$	ļ	-	ļ	-	-	-		<u> </u>		+-	+	+	+	+	+	-	-	+	+			_	$\rightarrow$	-	-+-	-	-						-	+-	┢	┢	$\left  - \right $	3			
	16	$\vdash$			+	╀	+	-		-			-	-	-		+-	+	╀	╋	+	+	+	+	+	+	+		-	-		-	+	-		_					┢──	┢	+	┢	+	2 1			
	15 14	$\vdash$		-	┢	╋	-+-	-+	_				┢─	┢	-		+	+	+	+	+	+	+	+	+	+	+	+		-	+	+	+	+	-			-	-	-	┝	┿	+	⊢	┢─┥	-			
	4	Ų	Y	Ļ	Ļ	ł		┙	Ţ	Ļ	÷	÷	┢	L	L	L	1	_	1	1	1	_					_											_		L	<u>ــــــــــــــــــــــــــــــــــــ</u>	<u> </u>	<u> </u>	L	ш	-	_	┥	
	N							1						1	Г	T-	T	T	T	Т	Т	Т	Т	-	Т	Т	Т	Т	Т		Т	Т	Т	Т	1	1	Т	T		<u> </u>	-	T	T	Γ			Т	┥	٦
	R							[			L	_	-	t	$\mathbf{t}$	1-	+	+	+	+	$^{+}$	+	+	+	+	+	+	+	+	+	+	+	+	+	+		+	+			F	+	$t \rightarrow t$	t	H			ł	-
	12							1		L		_	-	F	†	+-	<b>†</b> -	1-		-†-	+	+	+	-	-	-†	-+	+	1	╋	-†	-†	•+	-	+	-	-†	-+	•	+	-	1	+-	<b>†</b> -				ł	-
· · · · · · · · · · · · · · · · · · ·	8								L					t	t	1	$t \rightarrow t$	1	t	1	Ŧ	1	+	+	+	T	+	+	-†	-	1	+	+	1	1		+	+		-	-	$\top$	$\mathbf{T}$		Η	9		t	
	5							L				-(					T		T		T						1					1		1								Γ				5	8	١	_
	18						L					-(		L						L	I																									*	9	윎	
	17				L							-(		Γ		Ľ	Γ	Γ		Γ	Τ	T	Ι			Ī							I					T			Ē	Γ				ω		[	
	16			L								-(									Γ	T	T		T	T	T					Ι	T													N			
	5		L									-(								Γ	Γ	Τ	Τ	Ι		Τ	Ι					Τ	Τ													-			
	1													1	1	1	1	1	1	1			1	- 1	- E	- E	- 1	- 1	E	- 1	- 1	- 1	- 1			- 1	- 1	- 1		1	1	1	1	1	1	0	- 1	- 1	

225

October 18, 1990

Product specification PLS173

#### **SNAP RESOURCE SUMMARY DESIGNATIONS**



#### Product specification

#### PLUS173B/D

#### DESCRIPTION

The PLUS173 PLDs are high speed, combinatorial Programmable Logic Arrays. The Signetics state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce propagation delays as short as 12ns.

The 24-pin PLUS173 devices have a programmable AND array and a programmable OR array. Unlike PAL ® devices, 100% product term sharing is supported. Any of the 32 logic product terms can be connected to any or all of the 10 output OR gates. Most PAL ICs are limited to 7 AND terms per OR function; the PLUS173 devices can support up to 32 input wide OR functions.

The polarity of each output is userprogrammable as either Active-High or Active-Low, thus allowing AND-OR or AND-NOR logic implementation. This feature adds an element of design flexibility, particularly when implementing complex decoding functions.

The PLUS173 devices are userprogrammable using one of several commercially available, industry standard PLD programmers.

#### FEATURES

- I/O propagation delays (worst case)
  - PLUS173B 15ns max.
  - PLUS173D 12ns max.
- Functional superset of 20L10 and most other 24-pin combinatorial PAL devices
- Two programmable arrays
  - Supports 32 input wide OR functions
- 12 inputs
- 10 bi-directional I/O
- 42 AND gates
- 32 logic product terms
- 10 direction control terms
- Programmable output polarity
  - Active-High or Active-Low
- Security fuse
- 3-State outputs
- Power dissipation: 750mW (typ.)
- TTL Compatible


#### **APPLICATIONS**

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

#### N Package юſī 24 VCC 11 2 23 B9 12 3 22 B8 13 4 21 B7 14 5 20 B6 19 B5 15 6 16 7 18 B4 17 B3 17 8 16 B2 18 9 15 B1 19 10 14 BO 110 11 GND 12 13 111

**PIN CONFIGURATIONS** 

N = Plastic Dual In-Line (300mil-wide)




#### **ORDERING INFORMATION**

DESCRIPTION	t <sub>PD</sub> (MAX)	ORDER CODE
24-Pin Plastic Dual In-Line 300mil-wide	15ns	PLUS173BN
24-Pin Plastic Dual In-Line 300mil-wide	12ns	PLUS173DN
28-Pin Plastic Leaded Chip Carrier	15ns	PLUS173BA
28-Pin Plastic Leaded Chip Carrier	12ns	PLUS173DA

OPAL is a registered trademark of Advanced Micro Devices Corporation.

## PLUS173B/D


#### LOGIC DIAGRAM



Product specification

## PLUS173B/D

#### **FUNCTIONAL DIAGRAM**



#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

		RAT	TING	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>cc</sub>	Supply voltage		+7	V <sub>DC</sub>
VIN	Input voltage		+5.5	V <sub>DC</sub>
Vout	Output voltage	-	+5.5	V <sub>DC</sub>
l <sub>IN</sub>	Input currents	-30	+30	mA
lout	Output currents		+100	mA
Tamb	Operating free-air temperature range	0	+75	℃
T <sub>stg</sub>	Storage temperature range	65	+150	°C

NOTES:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

#### THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

## PLUS173B/D

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C, \ 4.75 \leq V_{CC} \leq 5.25V$ 

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volta	age <sup>2</sup>			-		
VIL	Low	V <sub>CC</sub> = MIN			0.8	v
VIH	High	V <sub>CC</sub> = MAX	2.0			v
VIC	Clamp	V <sub>CC</sub> = MIN, I <sub>IN</sub> = −12mA		-0.8	-1.2	v
Output vo	Itage <sup>2</sup>					
		V <sub>CC</sub> = MIN				
VOL	Low <sup>4</sup>	I <sub>OL</sub> = 15mA			0.5	v
V <sub>OH</sub>	High <sup>5</sup>	I <sub>OH</sub> = -2mA	2.4			v
Input curr	ent <sup>9</sup>				•	
		V <sub>CC</sub> = MAX				
l <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V			-100	μА
l <sub>iH</sub>	High	V <sub>IN</sub> = V <sub>CC</sub>			40	μΑ
Output cu	rrent				•	
		V <sub>CC</sub> = MAX				
IO(OFF)	Hi-Z state <sup>8</sup>	V <sub>OUT</sub> = 2.7V			80	μΑ
		V <sub>OUT</sub> = 0.45V			-140	
los	Short circuit <sup>3, 5, 6</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA
lcc	V <sub>CC</sub> supply current <sup>7</sup>	V <sub>CC</sub> = MAX		150	200	mA
Capacitan					•	
		V <sub>CC</sub> = 5V				
I <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V		8		pF
С <sub>в</sub>	1/0	V <sub>B</sub> = 2.0V		15		pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{arrb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal.

3. Test one at a time.

4. Measured with inputs I0 - I4 = 0V, inputs I5 - I9 = 4.5V, I11 = 4.5V and I19 = 10V. For outputs B0 - B4 and for outputs B5 - B9 apply the same conditions except I11 = 0V.

5. Same conditions as Note 4 except input I11 = +10V.

6. Duration of short circuit should not exceed 1 second.

7. ICC is measured with inputs IO - I11 and BO - B9 = OV. Part in Virgin State.

8. Leakage values are a combination of input and output leakage.

9. IIL and IIH limits are for dedicated inputs only (I0 - I11).

Product specification

## PLUS173B/D

#### **AC ELECTRICAL CHARACTERISTICS**


 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75 \le V_{CC} \le 5.25V$ ,  $R_1 = 300\Omega$ ,  $R_2 = 390\Omega$ 

			Γ				LIM	ITS			
SYMBOL	PARAMETER	FROM	то	TEST	Р	LUS173	в	P	LUS173	D	UNIT
				CONDITION	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
teo	Propagation Delay <sup>2</sup>	Input +/-	Output +/-	C <sub>L</sub> = 30pF		11	15		10	12	ns
t <sub>OE</sub>	Output Enable <sup>1</sup>	Input +/-	Output	C <sub>L</sub> = 30pF		11	15		10	12	ns
top	Output Disable <sup>1</sup>	Input +/-	Output +	C <sub>L</sub> = 5pF		11	15		10	12	ns

NOTES:

1. For 3-State outputs; output enable times are tested with  $C_L = 30$ pF to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5$ pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OL} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed. 2. All propagation delays are measured and specified under worst case conditions.


#### VOLTAGE WAVEFORM




#### TIMING DEFINITIONS

SYMBOL	PARAMETER
t₽D	Propagation delay between input and output.
top	Delay between input change and when output is off (Hi-Z or High).
ÎOE	Delay between input change and when output reflects specified output level.

#### **TEST LOAD CIRCUIT**



#### TIMING DIAGRAM



# PLUS173B/D

#### LOGIC PROGRAMMING


The PLUS173 series is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ and CUPL<sup>™</sup> design software packages also support the PLUS173 architecture.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLUS173 logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SNAP and SLICE only. The SLICE design package is available, free of charge, to qualified users.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

#### AND ARRAY - (I, B)





#### OR ARRAY - (B)



#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.

2. All Pn terms are disabled.

3. All Pn terms are active on all outputs.


#### NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates Pn, Dn.
- 2. Any gate Pn, Dn will be unconditionally inhibited if both the true and complement of any input (I, B) are left intact.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.


# PLUS173B/D

### PROGRAM TABLE



## PLUS173B/D

#### SNAP RESOURCE SUMMARY DESIGNATIONS



and the state of

Product specification

PLUS173-10

# DESCRIPTION

The PLUS173-10 PLD is a high speed, combinatorial Programmable Logic Array. The Signetics state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce maximum propagation delays of 10ns or less.

The 24-pin PLUS173–10 device has a programmable AND array and a programmable OR array. Unlike PAL<sup>®</sup> devices, 100% product term sharing is supported. Any of the 32 logic product terms can be connected to any or all of the 10 output OR gates. Most PAL ICs are limited to 7 AND terms per OR function; the PLUS173–10 device can support up to 32 input wide OR functions.

The polarity of each output is userprogrammable as either Active-High or Active-Low, thus allowing AND-OR or AND-NOR logic implementation. This feature adds an element of design flexibility, particularly when implementing complex decoding functions.


The PLUS173-10 device is userprogrammable using one of several commercially available, industry standard PLD programmers.

#### FEATURES

- I/O propagation delays
- 10ns (worst case)
- Functional superset of 20L10 and most other 24-pin combinatorial PAL devices
- Two programmable arrays
  - Supports 32 input wide OR functions
- 12 inputs
- 10 bi-directional I/O
- 42 AND gates
  - 32 logic product terms
  - 10 direction control terms
- Programmable output polarity
   Active-High or Active-Low
- Security fuse
- 3-State outputs
- Power dissipation: 850mW (typ.)
- TTL Compatible

#### **APPLICATIONS**

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing




#### **ORDERING INFORMATION**

DESCRIPTION	t <sub>PD</sub> (MAX)	ORDER CODE
24-Pin Plastic Dual In-Line 300mil-wide	10ns	PLUS173-10N
28-Pin Plastic Leaded Chip Carrier	10ns	PLUS173-10A

SPAL is a registered trademark of Advanced Micro Devices Corporation.

#### PIN CONFIGURATIONS


LOGIC DIAGRAM



PLUS173-10

## PLUS173-10

#### **FUNCTIONAL DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RA	TING	
SYMBOL	PARAMETER	Min	Max	UNIT
V <sub>cc</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
Vout	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
lout	Output currents		+100.0	mA
Tamb	Operating free-air temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

NOTES:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

PLUS173-10

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}\text{C} \leq \text{T}_{amb} \leq +75^{\circ}\text{C}, \ 4.75 \leq \text{V}_{CC} \leq 5.25\text{V}$ 

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volta	age <sup>2</sup>					
V <sub>IL</sub>	Low	V <sub>CC</sub> = MIN			0.8	٧
VIH	High	V <sub>CC</sub> = MAX	2.0			v
V <sub>IC</sub>	Clamp	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	v
Output vo	Itage <sup>2</sup>					
		V <sub>CC</sub> = MIN				
VOL	Low <sup>4</sup>	l <sub>OL</sub> = 15mA		0.4	0.5	v
V <sub>OH</sub>	High <sup>5</sup>	I <sub>OH</sub> = -2mA	2.4	2.9		v
Input curr	ent <sup>9</sup>	· · · · · · · · · · · · · · · · · · ·				
		V <sub>CC</sub> = MAX				
h	Low	V <sub>IN</sub> = 0.45V		-20	-100	μA
I <sub>IH</sub>	High	$V_{IN} = V_{CC}$		1	40	μA
Output cu	rrent	• • • • • • • • • • • • • • • • • • •				
		V <sub>CC</sub> = MAX				
IO(OFF)	Hi-Z state <sup>8</sup>	V <sub>OUT</sub> = 2.7V		0	80	μA
		V <sub>OUT</sub> = 0.45V		-15	-140	
los	Short circuit <sup>3, 5, 6</sup>	V <sub>OUT</sub> = 0V	-15	-30	-70	mA
lcc	V <sub>CC</sub> supply current <sup>7</sup>	V <sub>CC</sub> = MAX		170	210	mA
Capacitan	ice			-		
		V <sub>CC</sub> = 5V				
l <sub>iN</sub>	Input second second second second	V <sub>IN</sub> = 2.0V		8		pF
CB	I/O	V <sub>B</sub> = 2.0V		15		рF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{arrb} = +25^{\circ}C$ .

2. All voltage values are with respect to network ground terminal.

3. Test one at a time. 4. Measured with inputs 10 - 14 = 0V, inputs 15 - 19 = 4.5V, 111 = 4.5V and 110 = 10V. For outputs 80 - 84 and for outputs 85 - 89 apply the same conditions except I11 = 0V.

5. Same conditions as Note 4 except input I11 = +10V.

6. Duration of short circuit should not exceed 1 second.

7. I<sub>CC</sub> is measured with inputs I0 - I11 and B0 - B9 = 0V. Part in Virgin State.

8. Leakage values are a combination of input and output leakage. 9.  $I_{IL}$  and  $I_{IH}$  limits are for dedicated inputs only (I0 – I11).

PLUS173-10

#### **AC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75 \le V_{CC} \le 5.25V, R_1 = 300\Omega, R_2 = 390\Omega$ 


	and the second second			TEST		LIMITS		
SYMBOL	PARAMETER	FROM	то	CONDITION	MIN	ТҮР	MAX	UNIT
t <sub>PD</sub>	Propagation Delay <sup>2</sup>	Input +/	Output +/-	C <sub>L</sub> = 30pF		8	. 10	ns
ťΟΕ	Output Enable <sup>1</sup>	Input +/	Output –	C <sub>L</sub> = 30pF		8	10	ns
top	Output Disable <sup>1</sup>	Input +/-	Output +	C <sub>L</sub> = 5pF	1	8	10	ns

NOTES:

1. For 3-State outputs; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OH} - 0.5V)$  level with  $S_1$  closed.

2. All propagation delays are measured and specified under worst case conditions.


#### **VOLTAGE WAVEFORM**




#### **TIMING DEFINITIONS**

SYMBOL	PARAMETER							
teD	Propagation delay between input and output.							
top	Delay between input change and when output is off (Hi-Z or High).							
ťΟE	Delay between input change and when output reflects specified output level.							

#### TEST LOAD CIRCUIT



#### TIMING DIAGRAM



PLUS173-10

#### LOGIC PROGRAMMING


The PLUS173-10 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ and CUPL<sup>™</sup> design software packages also support the PLUS173-10 architecture.


All packages allow Boolean and state equation entry formats, SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLUS173-10 logic designs can also be generated using the program table entry format, which is detailed on the following page. This program table entry format is supported by SNAP and SLICE only. The SLICE design package is available, free of charge, to qualified users.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE. COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

#### AND ARRAY - (I, B)





#### OR ARRAY - (B)



#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

1. All outputs are at "H" polarity.

- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.

#### NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates Pn, Dn.

2. Any gate Pn, Dn will be unconditionally inhibited if both the true and complement of any input (I, B) are left intact.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

HIGH H (POL)

CONTROL

() B(I)

•

I L I

DON'T CARE INACTIVE I, B T, B

D7

D6

D5 D4 D3 D2 D1 DO

VARIABLE NAME

PIN 13 11 10 9 8

ACTIVE A INACTIVE •

R

AN

;

$2 \times 4$	amm 42 ×	able 10)	e log	gic	a	rra	ay 	,																	1		,	•	Pl	L	JS	1	73	3	1
PRO	GRAM	TAB	LE																			ć.							P	oLA	RIT	Y			
			2	-				_																											I
i			E							_				A	ND	-		_						_						_	R		_	_	
			Ř	Ŀ	10	9		7	6	5		3			0	Ļ	8	15	-	B(					_		-	-		B	(0)			<del>.</del>	•
				<u> "</u>	10	9	8	Ĥ	•	-	4	13	2	μ	10	•	8	1	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	•
		u	1	┢	-	-		H		-	-	ŀ	$\vdash$	-	$\vdash$	-	┝	i	-	-	Η	—				-	-1	-				-	$\vdash$	┝	•
		REVDATE	2	╋	+		-			$\vdash$	┝	ţ-	-	-	$\vdash$	-		ţ-	-		-	-	-									-	$\vdash$	┢	
			3		$\mathbf{T}$			1.		-	$\vdash$	-	$\vdash$	-	$\vdash$		$\vdash$					-	$\vdash$				-	-				-		┢	
		2	4									t	$\vdash$	-	t			t	-									-					$\square$	+-	
		Ĩ.	5		1.1							İ		Γ				Ī																	
			6.									I						ŗ																Γ	
Ш	ÿ	ж¥ Ш	7																																
Ā	ž	ВЦ	8									L					_	<u>i</u>																	
Z Z	ã	₹	9 10									Ļ						Ĺ									_							L	
W	ğ	AM	10			-						Ļ	-		-	-		_	-				4										$\square$	┢	
5	Ē	Ę	12	+	-	-	-				-	┢	-		┢	-	-	-	-		-					_				_		-	$\vdash$	┢	
CUSTOMER NAME.	SIGNETICS DEVICE #	PROGRAM TABLE #	13	1-	-		H	H	-	-	$\vdash$	i-	-		$\vdash$		·	i	-	$\vdash$	H	-	$\square$		-	-	-		-			-	$\vdash$	┢	
<u> </u>			14	1					-	-	$\vdash$	ŀ				-	$\vdash$	<u>+</u> -	-						-		-	-				-	$\vdash$	┢	
			15	$\mathbf{T}$				$\square$				$\vdash$					$\vdash$										-						$\square$	┢	
a a	8		16									T		Γ	1			i																$\vdash$	
ts In C			17									1						I																	
back	0	<b>b</b>	18																																
us a links		_	19									╘																							
분별	Tust	¥	20 21	-				i⊣			_	i_		-	ļ	_		i	_	-	-	-											$\square$		
ofv	A La	blar	21	-	-							Ļ		-		_	-	Ļ	-				_											-	•
inks	Da Da	a ha	23	+			$\vdash$		_	-	-	-				-		<u> </u>		_				_			-i	-	_		-	-	$\vdash$	┢	
to s	A Charles	ца Га	24	┢	-				_		-	÷	-		-	$\vdash$	$\vdash$	-	-	-									-			-		┝	
dine t	in ti	Ĕ	25	+				Η				t-	-	-	-	$\vdash$	-	İ	-		-			_			_			-		-	$\vdash$	┢	
pedd pogs	to factor	ter ter	26	$\mathbf{t}$	$\mathbf{T}$				-		-	+	1	1-	$\mathbf{T}$		1	!	-		$\vdash$			-									Η	┢	
s shi corre	INAL	) appointed to the second seco	27															1									-j						Η	$\vdash$	
ية لاً	- 10 - 10 - 10 - 10	a a gar	28	Γ								Ē						i															Π	Γ	
NOTES 1. The PLA is shipped with all links intract. Thus a background of entries corresconding to states of virgin links exists in the	table. (Shown BLANK for clarity.) Unused I and B bits in the AND array must be programmed	Don't Care (—). Unused product terms can be left blank.	29																																
Ŷ.	in N		30	1																													$\Box$	L	
			31 D9	_	<b> </b> .							<b>-</b>						-																	
•																																			1


7 6 5 4 3 2 1 23 22 21 20 19 18 17 16 15 14

PLUS173-10

23 22 21 20 19 18 17 16 15 14

# PLUS173-10

#### SNAP RESOURCE SUMMARY DESIGNATIONS



## PLS100/PLS101

#### DESCRIPTION

The PLS100 (3-State) and PLS101 (Open Collector) are bipolar, fuse Programmable Logic Arrays (PLAs). Each device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product equations.

Each device consists of 16 dedicated inputs and 8 dedicated outputs. Each output is capable of being actively controlled by any or all of the 48 product terms. The True, Complement, or Don't Care condition of each of the 16 inputs and be ANDed together to comprise one P-term. All 48 P-terms can be selectively ORed to each output.

The PLS100 and PLS101 are fully TTL compatible, and chip enable control for expansion of input variables and output inhibit. They feature either Open Collector or 3-State outputs for ease of expansion of product terms and application in bus-organized systems.

Order codes are listed in the Ordering Information Table.


#### FEATURES

- Field-programmable (Ni-Cr link)
- Input variables: 16
- Output functions: 8
- Product terms: 48
- I/O propagation delay: 50ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: -100µA (max.)
- Chip Enable input
- Output option:
  - PLS100: 3-State
  - PLS101: Open-Collector
- Output disable function:
  - 3-State: Hi-Z
  - Open-Collector: High

#### **APPLICATIONS**

- CRT display systems
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Data security encoders
- Fault detectors
- Frequency synthesizers
- 16-bit to 8-bit bus interface
- Random logic replacement






#### **ORDERING INFORMATION**

DESCRIPTION	3-STATE	OPEN COLLECTOR				
28-Pin Plastic Dual In-Line 600mil-wide	PLS100N	PLS101N				
28-Pin Plastic Leaded Chip Carrier	PLS100A	PLS101A				


#### LOGIC DIAGRAM



## PLS100/PLS101

# PLS100/PLS101

#### FUNCTIONAL DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>CC</sub>	Supply voltage	+7.0	VDC
V <sub>IN</sub>	Input voltage	+5.5	VDC
Vo	Output voltage	+5.5	VDC
I <sub>IN</sub>	Input current	±30	mA
lout	Output current	+100	mA
Tamb	Operating temperature range	- 0 to +75	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

NOTE:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.

#### THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

The PLS100 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Handbook.

## Programmable logic arrays $(16 \times 48 \times 8)$

# PLS100/PLS101

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volt	age <sup>2</sup>					
ViH	High	V <sub>CC</sub> = MAX	2.0			v
VIL	Low	V <sub>CC</sub> = MIN			0.8	v
Vic	Clamp <sup>3</sup>	$V_{CC} = MIN, I_{IN} = -12mA$		0.8	-1.2	v V
Output vo	ltage <sup>2</sup>					
		V <sub>CC</sub> = MIN				
V <sub>OH</sub>	High (PLS100) <sup>4</sup>	I <sub>OH</sub> =2mA	2.4			l v
V <sub>OL</sub>	Low <sup>5</sup>	l <sub>OL</sub> = 9.6mA		0.35	0.45	v
Input curr	rent					
IIH	High	V <sub>IN</sub> = 5.5V		< 1	25	μA
l <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V		-10	-100	μΑ
Output cu	irrent				•	
I <sub>O(OFF)</sub>	Hi-Z state (PLS100)	CE = High, V <sub>CC</sub> = MAX				
		V <sub>OUT</sub> = 5.5V		1	40	μΑ
		V <sub>OUT</sub> = 0.45V		-1	-40	μΑ
los	Short circuit (PLS100) 3,6	CE = Low, V <sub>OUT</sub> = 0V	-15	I .	-70	mA
Icc	V <sub>CC</sub> supply current <sup>7</sup>	V <sub>CC</sub> = MAX	G.C	120	170	mA
Capacitar	nce	· · · · ·	-		•	•
		CE = High, V <sub>CC</sub> = 5.0V				
C <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V		8		pF
COUT	Output	V <sub>OUT</sub> = 2.0V		17		pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one pin at a time.

 Measured with V<sub>LL</sub> applied to CE and a logic high stored.
 Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied through a resistor to V<sub>CC</sub>.

Ouration of short circuit should not exceed 1 second.
 I<sub>CC</sub> is measured with the Chip Enable input grounded, all other inputs at 4.5V and the outputs open.

## PLS100/PLS101

#### **AC ELECTRICAL CHARACTERISTICS**


 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C$ ,  $4.75 \leq V_{CC} \leq 5.25V$ ,  $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ 

					LIMITS		
SYMBOL	PARAMETER	то	FROM	MIN	TYP <sup>1</sup>	MAX	
Propagati	on delay <sup>2</sup>			•	<b>.</b>		
ቱ D	Input	Output	Input		35	50	ns
t <sub>CE</sub>	Chip Enable <sup>3</sup>	Output	Chip Enable		15	30	ns
Disable tir	ne				•	-	•
tcD	Chip Disable <sup>3</sup>	Output	Chip Enable		15	30	ns
OTES.					• • • • • • • • • • • • • • • • • • • •		

1. All typical values are at V<sub>CC</sub> = 5V. T<sub>amb</sub> = +25°C.

2. All propagation delays are measured and specified under worst case conditions. 3. For 3-State output; output enable times are tested with  $C_L = 30$  pF to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with CL = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed.


#### **VOLTAGE WAVEFORMS**




#### **TIMING DEFINITIONS**

SYMBOL	PARAMETER								
ICE -	Delay between beginning of Chip Enable Low (with Input valid) and when Data Output becomes valid.								
ţCD	Delay between when Chip Enable becomes High and Data Output is in off state (Hi-Z or High).								
ΦD	Delay between beginning of valid Input (with Chip Enable Low) and when Data Output becomes valid.								

#### **TEST LOAD CIRCUIT**



#### TIMING DIAGRAM



#### Product specification


## PLS100/PLS101

#### LOGIC PROGRAMMING

PLS100/PLS101 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SNAP and SLICE, Data I/O Corporation's ABEL and Logical Devices Inc.'s CUPL design software packages.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and

#### **OUTPUT POLARITY - (F)**




PLS100/PLS101 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics' SNAP and SLICE PLD design software (PTP module) packages. SLICE is available free of charge to qualified users.


To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The sumbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.



#### "AND" ARRAY - (I)



#### "OR" ARRAY - (F)



#### NOTES:

1. This is the initial unprogrammed state of all links. It is normally associated with all unused (inactive) AND gates Pn.

2. Any gate Pn will be unconditionally inhibited if any one of its (I) link pairs is left intact.

#### **VIRGIN STATE**

The PLS100/101 virgin devices are factory shipped in an unprogrammed state, with all fuses intact, such that:

- 1. All P<sub>n</sub> terms are disabled (inactive) in the AND array.
- 2. All P. terms are active in the OR array.
- 3. All outputs are Active-High.

May 11, 1988

249

CUSTON	AER N	AME	E																		PROGRAM TABLE ENTRIES							]																													
PURCHA	SE O	RDF	R J	H																	L			11	١P	UT	۷.	AR	RIA	BL	E	'					0	UT	PU	IT	FU	NC	TIC	)N				L	0	UTI	PU	ΤA	СТ	IVE	LE	VEL	
SIGNETI																				_		I	m			I	m		Do	on'i	t C	are			Proe res				,				Te ent							Acti Hig					tive ow	-	
CUSTON	IER S	YME	IOL	JZE	DI	PA	RT	#													F	1	н		t		L	1	-	- (0	las	h)	T			A				1		•	(pe	rioc	d)			Γ	2	Н	1		L				1
TOTAL N																						NOT	_										1	NOT															IOTE				rammed once only.				1
PROGRA																				-				-) fo I P-t			ed i	inpu	/ts														olarit used		erm	s								ed ond Used o			
			<b>7</b>		-	1		<b>_</b>	Γ				Т		T	T	- -	Т	Т	- T	Ц		<b>—</b>	T	Т	Т	Т	-				Г	╀	Т	Т	Т	Т	Т	Т	Т	Т	T	Т	Т	T	-7	7	Ц				1	-	—	Т		-
VARIABL NAME	E	₽₹	\$	\$	2	\$	<b>4</b> 3	=	8	w	8	37	8	ន	2	8	8	3 3	2	8	8	8	23	8	24	: 3	2 2	3 1	8	21	8	5	5	3	5	5	*	:   =		\$	:  ;	5	•	·  -	•	╸┝	07	•	ω	N	-	•	Z:	<b></b> -	·		
	1		t					-			t	t	t		┢	t	+	$\uparrow$	1	+				t	t	t	1	+	1				T	t	t	t	$\dagger$	╈	$\uparrow$	+	+	+	+	t	1	1				П			# İ		1		
	1	2	$\square$								T		t	T	1	t	T	T	1	1				T	t	t	1	+	1	-			T	t	t	t	t	T	1	1	1	1		T	1	1	1					1	=				
	1									F				T	1	t	1	T	1	1				T	t	T	1	1	1				T	t	T	T	T	1	t	1	1	1		T	1				Π	Π			<u>ت</u>				
	8		Γ								Γ		1	T	T	T	T		T	T				T	T	T		1					Γ	T	T	T	T		T	T	T	T		T						Π			5				
	3		Γ								Γ		Γ	Γ	Τ		Τ	Τ	T					Τ	Τ	T	T	T	1				1	T	T	T	T	T	T	Τ			Τ	T	T				$\square$				= ]				
	0												T		T		T		T	,				Γ	T	T	T	T						T		T	T	T	T	T		T		T	T								5				
	8			Π										Γ	T		T		T						T	T	T	T									T			T		T		T				Τ						ĨŇ			
	1		1	Π											Γ	Γ	T		T					T	Γ	T	T	T	T					T					T	1		T		T				T					•			AND	
	~	Ī		Π									Γ			Γ	Τ	Τ	T	T				Τ	T	T	T	T						Γ			T	Τ	T	T		Τ		T	Τ								7	(آ ا		Ŭ	
	•	1														Γ	Τ		Τ					Τ	Γ	T	T	T								T	T	Τ	T	T		T		T	Τ	Τ							-				
	•	·T		Π	Τ					Γ				Γ	Γ	Γ	T	Τ	Τ	T				Τ	Ι		Τ	T	Τ					T	Γ	Ι	T	Τ	T	T	T	Τ	ľ	T	Τ								5				
	U	·															Τ										Τ																										•				
	•																			T						T											Τ			Τ				T									ω				
	-	'																																										Τ							i.		N				
	•																																																				-				
	•																																																				•				
	a	-													L																																						~				
	=														L																					L								$\perp$									<u> </u>		1	į.	
	7				_																							$\bot$																$\bot$									۳ ¦	2	L		
																																																					-	P	≥¦	<u>ما</u> ر.	
	ថ																																																				<u>ا                                    </u>	OUTPUT (Fp)	٦Ľ		
	ā																							L					$\square$																	$\square$							~ 1	2		_ ≺ 	
	=	-																											$\square$																							_	-i		į	j	
	ā																													Ī					_				Γ	T						ſ							•				

# Philips Semiconductors-Signetics Programmable Logic Devices Programmable logic arrays (16 × 48 × 8)


Product specification

PLS100/PLS101

# Programmable logic arrays $(16 \times 48 \times 8)$

# PLS100/PLS101

#### SNAP RESOURCE SUMMARY DESIGNATIONS



# Section 5 Programmable Logic Sequencer Device Data Sheets

#### INDEX

Series 20		
PLS155	Programmable Logic Sequencer (16 $\times$ 45 $\times$ 12); 14MHz	253
PLS157	Programmable Logic Sequencer (16 $\times$ 45 $\times$ 12); 14MHz	265
PLS159A	Programmable Logic Sequencer (16 $\times$ 45 $\times$ 12); 18MHz	277
Series 24		
PLS167/A	Programmable Logic Sequencers (14 × 48 × 6); 14, 20MHz	289
PLS168/A	Programmable Logic Sequencers (12 × 48 × 8); 14, 20MHz	301
PLS179	Programmable Logic Sequencer (20 × 45 × 12); 18MHz	313
PLC42VA12	CMOS Programmable Multi-tunction PLD (42 × 105 × 12); 25MHz	325
PLC42VA12I	CMOS Programmable Multi-fu <b>nction PLD</b> (42 × 105 × 12); 25MHz	345
Series 28		
PLC415-16	CMOS Programmable Logic Sequencer (17 × 68 × 8); 16MHz	365
PLS105/A	Programmable Logic Sequencers (16 × 48 × 8); 14, 20MHz	384
PLUS105-45	Programmable Logic Sequencer (16 × 48 × 8); 45MHz	396
PLUS105-55	Programmable Logic Sequencer (16 × 48 × 8); 55MHz	409
PLUS405-37/-45	Programmable Logic Sequencers (16 × 64 × 8); 37, 45MHz	422
PLUS405-55	Programmable Logic Sequencer (16 × 64 × 8); 55MHz	438

-

#### DESCRIPTION

The PLS155 is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate F<sub>C</sub>. It features 4 registered I/O outputs (F) in conjunction with 8 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On-chip T/C buffers couple either True (I, B, Q) or Complement (I, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates can drive bidirectional I/O lines (B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly, any of the AND gates can drive the J-K inputs of all flip-flops. The Asynchronous Preset and Reset lines (P, R), are driven from the OR matrix.

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS155 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are listed below.

#### FEATURES

- f<sub>MAX</sub> = 14MHz
- 18.2MHz clock rate
- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
  - 32 logic terms
  - 13 control terms
- 8 bidirectional I/O lines
- 4 bidirectional registers
- J-K, T, or D-type flip-flops
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Input loading: -100µA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible
- 3-State outputs


#### **APPLICATIONS**

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-Pin Plastic Dual In-Line Package (300mil-wide)	PLS155N
20-Pin Plastic Leaded Chip Carrier	PLS155A





**PLS155** 


## \_\_\_\_\_

N Package

**PIN CONFIGURATIONS** 


# Product specification PLS155

#### LOGIC DIAGRAM



# **PLS155**

#### **FUNCTIONAL DIAGRAM**



#### FLIP-FLOP TRUTH TABLE


ŌE	L	СК	Ρ	R	J	κ	Q	F
н								Hi-Z
L	х	Х	Н	L	Х	Х	н	L
L	x	х	L	н	х	х	L	н
L	L	î	L	L	L	L	Q	۵
L	L	Ť	L	L	L	н	L	н
L	L	î	L	L	Ĥ	L	н	L
L	L	î	L	L	Н	н	ā	Q
н	н	î	L	L	L	н	L	H.
н	н	Ť	L	L	н	L	н	Ľ
+10V	X	1	Х	х	L	Н	L	H**
	X	ſ	х	х	н	L	н	L**

#### NOTES:

- 1.
- Positive Logic:  $J \cdot K = T_0 + T_1 + T_2 \dots T_{31}$   $T_n = C \quad \{0, 0, 1, 1, 2, \dots\} \quad (Q_0 \cdot Q_1 \dots) \cdot (Q_0 \cdot Q_1 \dots) + T_1 + T_2$
- 2.
- 3. X = Don't care
  4. \* = Forced at F<sub>n</sub> pin for loading the J-K flip-flop in the Input mode. The load control term,  $L_n$  must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW
- (disabled) during Preload.
  5. At P = R = H, Q = H. The final state of Q depends on which is released first.
  6. \*\* = Forced at F<sub>n</sub> pin to load J-K flip-flop independent of program code (Diagnostic mode), 3-State B outputs.

**PLS155** 

#### LOGIC FUNCTION



NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

#### VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- All flip-flops are in D-mode unless otherwise programmed to J-K only or J-K or D (controlled).
- 5. All B pins are inputs and all F pins are outputs unless otherwise programmed.

#### THERMAL RATINGS

TEMPERATURE									
Maximum junction 150°C									
Maximum ambient	75°C								
Allowable thermal rise ambient to junction	75°C								

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT	INGS	
SYMBOL	PARAMETER	Min	Max	UNIT
Vcc	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	input voltage		+5.5	V <sub>DC</sub>
Vout	Output voltage		+5.5	V <sub>DC</sub>
l <sub>iN</sub>	Input currents	-30	+30	mA
lout	Output currents		+100	mA
Tamb	Operating temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

NOTES:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

**PLS155** 

Product specification

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

				LIMITS	LIMITS			
SYMBOL	PARAMETER	AMETER TEST CONDITION				UNIT		
Input volt	age <sup>2</sup>			•				
VIH	High	V <sub>CC</sub> = MAX	2.0			V		
VIL	Low	V <sub>CC</sub> = MIN			0.8	v		
VIC	Clamp	$V_{CC} = MIN$ , $I_{IN} = -12mA$		-0.8	-1.2	۷		
Output vo	ltage <sup>2</sup>					·		
		V <sub>CC</sub> = MIN						
VOH	High	I <sub>OH</sub> = -2mA	2.4			۷		
VOL	Low	I <sub>OL</sub> = 10mA		0.35	0.5	۷		
Input curr	ent <sup>5</sup>							
		V <sub>CC</sub> = MAX						
h <sub>IH</sub>	High	V <sub>IN</sub> = 5.5V	·	<1	80	μΑ		
I <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V		-10	-100	μA		
Output cu	rrent					ч. 		
		V <sub>CC</sub> = MAX						
IO(OFF)	Hi-Z state <sup>5, 6</sup>	V <sub>OUT</sub> = 5.5V		1 1	80	μA		
		$V_{OUT} = 0.45V$		-1	-140	μA		
los	Short circuit <sup>3, 7</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA		
I <sub>CC</sub>	V <sub>CC</sub> supply current <sup>4</sup>	V <sub>CC</sub> = MAX		150	190	mA		
Capacitar								
-		V <sub>CC</sub> = 5.0V						
CIN	Input	V <sub>IN</sub> = 2.0V		8		pF		
COUT	Output	$V_{OUT} = 2.0V$		15		pF		

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one at a time.

lcc is measured with the OE input grounded, all other inputs at 4.5V and the outputs open.
 Leakage values are a combination of input and output leakage.
 Measured with V<sub>IH</sub> applied to OE.
 Duration of short circuit should not exceed 1 second.

# **PLS155**

Product specification

#### AC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ ,  $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ 

						LIMITS		
SYMBOL	PARAMETER	FROM	то	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
Pulse wid	th							
<sup>t</sup> скн	Clock <sup>2</sup> High	CK +	CK-	C <sub>L</sub> = 30pF	25	20		ns
<b>t</b> CKL	Clock Low	СК –	CK +	C <sub>L</sub> = 30pF	30	20		ns
t <sub>CKP</sub>	Period	CK +	CK +	C <sub>L</sub> = 30pF	70	50		ns
<b>t</b> erн	Preset/Reset pulse	(I,B) -	(I,B) +	C <sub>L</sub> = 30pF	40	30		ns
Setup tim	e <sup>5</sup>							
t <sub>IS1</sub>	Input	(I,B) ±	CK +	C <sub>L</sub> = 30pF	40	30		ns
t <sub>IS2</sub>	Input (through F <sub>n</sub> )	F±	CK+	C <sub>L</sub> = 30pF	20	10		ns
t <sub>IS3</sub>	Input (through Complement Array) <sup>4</sup>	(I,B) ±	CK +	C <sub>L</sub> = 30pF	65	40		ns
Hold time		••••••••••••••••••••••••••••••••••••••		•				
t <sub>IH1</sub>	Input	(I,B) ±	CK+	C <sub>L</sub> = 30pF	0	-10		ns
t <sub>IH2</sub>	Input	F±	CK +	C <sub>L</sub> = 30pF	15	10		ns
Propagati	on delays							
<b>і</b> ско	Clock	CK +	F±	C <sub>L</sub> = 30pF		25	30	ns
t <sub>OE1</sub>	Output enable <sup>3</sup>	OE -	F-	C <sub>L</sub> = 30pF		20	30	ns
t <sub>OD1</sub>	Output disable <sup>3</sup>	OE +	F+	С <sub>L</sub> = 5рF		20	30	ns
t <sub>ФD</sub>	Output	(I,B) ±	B±	C <sub>L</sub> = 30pF		40	50	ns
toe2	Output enable <sup>3</sup>	(I,B) +	B±	C <sub>L</sub> = 30pF		35	55	ns
t002	Output disable <sup>3</sup>	(I,B) -	B+	С <sub>L</sub> = 5рF		30	35	ns
t <sub>PRO</sub>	Preset/Reset	(I,B) +	F±	C <sub>L</sub> = 30pF		50	55	ns

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{arrb} = +25^{\circ}C$ . 2. To prevent spurious clocking, clock rise time  $(10\% - 90\%) \le 10ns$ .


3. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with CL = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed. 4.

When using the Complement Array t<sub>CKP</sub> = 95ns (min).


5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.

6. For test circuits, waveforms and timing diagrams see the following pages.

#### **VOLTAGE WAVEFORMS**




**TEST LOAD CIRCUIT** 



SYMBOL	PARAMETER
<sup>1</sup> СКН	Width of input clock pulse.
ICKL	Interval between clock pulses.
<sup>1</sup> СКР	Clock period.
<b>t</b> PRH	Width of preset input pulse.
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>IS2</sub>	Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.
<b>t</b> ern	Required delay between positive transition of clock and end of valid input data.
tere	Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.
tско	Delay between positive transition of clock and when outputs become valid (with OE Low).
toe1	Delay between beginning of Output Enable Low and when outputs become valid.
<b>1</b> 001	Delay between beginning of Output Enable High and when outputs are in the OFF-State.
1eD	Propagation delay between combinational inputs and outputs.
łocz	Delay between predefined Output Enable High, and when combinational outputs become valid.
<b>1</b> 002	Delay between predefined Output Enable Low and when combinational outputs are in the OFF-State.
<sup>t</sup> PRO	Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.

#### TIMING DIAGRAMS




**PLS155** 

### TIMING DEFINITIONS

Product specification

## **PLS155**

#### TIMING DIAGRAMS (Continued)



**PLS155** 

#### LOGIC PROGRAMMING

The PLS155 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Singetics' SNAP and SLICE, Data I/O Corporation's ABEL™, and Logical Devices Inc.'s CUPL™ design software packages.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS155 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics SNAP and SLICE PLD design software


packages (PTP module). SLICE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


#### "AND" ARRAY - (I), (B), (Qp)



#### "COMPLEMENT" ARRAY - (C)




#### "OR" ARRAY - (F-F CONTROL MODE)




Notes on following page.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.


"OR" ARRAY – (Q<sub>n</sub> = D-Type)




#### "OR" ARRAY - (Q<sub>n</sub> = J-K Type)



"OR" ARRAY - (S or B), (P), (R)



"OE" ARRAY -- (E)



NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.

2. Any gate (T, F<sub>C</sub>, L, P, R, D)<sub>n</sub> will be unconditionally inhibited if both of the I, B, or Q links are left intact.

3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn, Fc.


4. E<sub>n</sub> = O and E<sub>n</sub> = • are logically equivalent states, since both cause F<sub>n</sub> outputs to be unconditionally enabled.

5. These states are not allowed for control gates (L, P, R, D)<sub>n</sub> due to their lack of "OR" array links.

## Product specification


**PLS155** 

#### **PROGRAM TABLE**



**PLS155** 

#### SNAP RESOURCE SUMMARY DESIGNATIONS



# Product specification

#### **PLS157**

#### DESCRIPTION

The PLS157 is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a 'fold-back' inverting buffer and control gate F<sub>C</sub>. It features 6 registered I/O outputs (F) in conjunction with 6 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On-chip T/C buffers couple either True (I, B, Q) or Complement (I, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates drives bidirectional I/O lines (B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly, any of the 32 AND gates can drive the J-K inputs of all flip-flops. The Asynchronous Preset and Reset lines (P, R), are driven from the AND array for 4 of the 8 registers. The Preset and Reset lines (P, R) controlling the lower four registers are driven from the OR matrix.

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS157 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

DESCRIPTION

20-Pin Plastic Dual In-Line Package (300mil-wide)

Order codes are listed below.

**ORDERING INFORMATION** 

20-Pin Plastic Leaded Chip Carrier


#### FEATURES

- f<sub>MAX</sub> = 14MHz
- 18.2MHz clock rate
- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
  - 32 logic terms
  - 13 control terms
- 6 bidirectional I/O lines
- 6 bidirectional registers
- J-K, T, or D-type flip-flops
- 3-State outputs
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Input loading: -100µA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible

#### **APPLICATIONS**

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers 'synchronizers
- Priority encoder/registers





ORDER CODE

PLS157N

PLS157A


LOGIC DIAGRAM

**PLS157** 

#### (LOGIC TERMS-T) (CONTROL TERMS) 11 OE d-10 2 11 3-6 12 4-6 13 5-15 FO 2 F1 2 F2 ⋧ F3 2 F4 \$ F5 7 BO 30 B1 2 B2 8 BЗ 2 **B4** 3 85 7 C ΦΦ с EAEB D<sup>S5</sup> D + 19 B5 DS D<sub>X4</sub> 12 84 D<sup>S.</sup> D X3 9 B3 D<sup>S2</sup> D X2 8 B2 Ď D-7 B1 Ð -6 B0 XO M5 de -18 F5 СK, -17 F4 Ra d CK. n. RA PA D<sub>M3</sub> 16 F3 J a СК 5 -15 F2 D<sub>M2</sub> СК Ð -14 F1 M1 СК DMO 13 F0 CK СК' ⊶ 31 • • • • • • 24 23 • • • • • 16 15 • • • • • 8 7 • • • • • 0 FC -0 NOTES: All OR gate inputs with a blown link float to logic "0". All other gates and control inputs with a blown link float to logic "1". @ denotes WIRE-OR. @ Programmable connection.

# **PLS157**

#### FUNCTIONAL DIAGRAM




#### **VIRGIN STATE**

The factory shipped virgin device contains all fusible links intact, such that: 1. OE is always enabled.

- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- All flip-flops are in D-mode unless otherwise programmed to J-K only or J-K or D (controlled).
- 5. All B pins are inputs and all F pins are outputs unless otherwise programmed.

#### LOGIC FUNCTION



#### NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

**PLS157** 

Product specification

#### **FLIP-FLOP TRUTH TABLE**

ÖE	L	СК	Р	R	J	к	Q	F
н								Hi-Z
L	х	X	н	L	Х	x	н	L
L	х	X	L	Н	х	x	L	н
L	L	<b>↑</b>	L	L	L	L	Q	۵
L L	L	1	L	L	L	н	L	H.
L	L.	1 I	L -	L	н	L	н	L
L	L	Ť	L	L	н	н	۵	Q
н	н	1	L	L	L	н	L	H*
н	н	<b>↑</b>	Ļ	L	н	L	н	L*
+10V	X	1	х	X	L	Н	L	H* *
	X	<b>↑</b>	x	X	н	L	н	L* *

NOTES:

1. Positive Logic: J-K =  $T_0 + T_1 + T_2 \dots T_{31}$   $T_n = C \cdot (I_0 \cdot I_1 \cdot I_2 \dots) \cdot (Q_0 \cdot Q_1 \dots) \cdot (B_0 \cdot B_1 \cdot \dots)$ 2. 1 denotes transition from Low to High level.

3. X = Don't care

X = Don't care
 \* = Forced at F<sub>n</sub> pin for loading the J-K flip-flop in the Input mode. The load control term, L<sub>n</sub> must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disabled) during Preload.
 At P = R = H, Q = H. The final state of Q depends on which is released first.
 \* = Forced at F<sub>n</sub> pin to load J-K flip-flop independent of program code (Diagnostic mode),

3-State B outputs.

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT	NGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>DC</sub>
1 <sub>IN</sub>	Input currents	-30	+30	mA
IOUT	Output currents		+100	mA
Tamb	Operating temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

#### THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

NOTES:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### May 11, 1988

**DC ELECTRICAL CHARACTERISTICS**  $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT	
Input volta	age <sup>2</sup>	• · · · · · · · · · · · · · · · · · · ·					
VIH	High	V <sub>CC</sub> = MAX	2.0			v	
VIL	Low	V <sub>CC</sub> = MIN			0.8	v	
VIC	Clamp	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -12mA		-0.8	-1.2	۷	
Output vo	ltage <sup>2</sup>	······		_			
		V <sub>CC</sub> = MIN				· · · ·	
V <sub>OH</sub>	High	I <sub>OH</sub> = -2mA	2.4			v	
VoL	Low	I <sub>OL</sub> = 10mA		0.35	0.5	v	
Input curr	ent						
I <sub>IH</sub>	High	V <sub>IN</sub> = 5.5V		<1	80	μA	
IIL A	Low	V <sub>IN</sub> = 0.45V		-10	-100	μΑ	
Output cu	irrent	••••••••••••••••••••••••••••••••••••••					
		V <sub>CC</sub> = MAX					
IO(OFF)	Hi-Z state <sup>5, 6</sup>	V <sub>OUT</sub> = 5.5V		1	80	μA	
		V <sub>OUT</sub> = 0.45V		1	-140	μΑ	
los	Short circuit <sup>3, 7</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA	
lcc	V <sub>CC</sub> supply current <sup>4</sup>	V <sub>CC</sub> = MAX	2	150	190	mA	
Capacitar	nce			•	· · · ·		
		V <sub>CC</sub> = 5.0V					
CIN	Input	V <sub>IN</sub> = 2.0V		8		pF	
COUT	Output			15		pF	

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one at a time.

4. ICC is measured with the OE input grounded, all other inputs at 4.5V and the outputs open.

Leakage values are a combination of input an output leakage.
 Measured with V<sub>IH</sub> applied to OE.
 Duration of short circuit should not exceed 1 second.

#### **AC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ ,  $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ 

					LIMITS			
SYMBOL	PARAMETER	FROM	то	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
Pulse wid	th							
tскн	Clock <sup>2</sup> High	CK +	СК-	C <sub>L</sub> = 30pF	25	20		ns
1 <sub>CKL</sub>	Clock Low	СК –	CK +	C <sub>L</sub> = 30pF	30	20		ns
1 <sub>CKP</sub>	Period	CK +	CK+	C <sub>L</sub> = 30pF	70	50		ns
tern	Preset/Reset pulse	(I,B) –	(I,B) +	C <sub>L</sub> = 30pF	40	30		ns
Setup time	e <sup>5</sup>							
t <sub>IS1</sub>	Input	(I,B) ±	CK+	C <sub>L</sub> = 30pF	40	30		ns
t <sub>IS2</sub>	Input (through F <sub>n</sub> )	F±	CK+	C <sub>L</sub> = 30pF	20	10		ns
t <sub>IS3</sub>	Input (through Complement Array) <sup>4</sup>	(I,B) ±	СК +	C <sub>L</sub> = 30pF	65	40		ns
Hold time	· · ·							
t <sub>iH1</sub>	Input	(I,B) ±	CK+	C <sub>L</sub> = 30pF	0	-10		ns
t <sub>IH2</sub>	Input	F±	CK +	C <sub>L</sub> = 30pF	15	10		ns
Propagati	on delays						-	
tско	Clock	CK +	F±	C <sub>L</sub> = 30pF		25	30	ns
toE1	Output enable <sup>3</sup>	OE -	F-	C <sub>L</sub> = 30pF		20	30	ns
toD1	Output disable <sup>3</sup>	OE +	F+	C <sub>L</sub> = 5pF		20	30	ns
ŧрD	Output	(I,B) ±	В±	C <sub>L</sub> = 30pF		40	50	ns
toe2	Output enable <sup>3</sup>	(I,B) +	B±	C <sub>L</sub> = 30pF		35	55	ns
to02	Output disable <sup>3</sup>	(I,B)	B+	C <sub>L</sub> = 5pF		30	35	ns
t₽RO	Preset/Reset	(I,B) +	F±	C <sub>L</sub> = 30pF		50	55	ns

NOTES:

1. All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.

2. To prevent spurious clocking, clock rise time  $(10\% - 90\%) \le 10$  ns.


3. For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OL} - 0.5V)$  with  $S_1$  open, and Low to High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed. 4. When using the Complement Array t<sub>CKP</sub> = 95ns (min).


5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.

6. For test circuits, waveforms and timing diagrams see the following pages.


#### **VOLTAGE WAVEFORMS**

#### **TEST LOAD CIRCUIT**





#### TIMING DIAGRAMS




## TIMING DEFINITIONS

SYMBOL	PARAMETER
tскн	Width of input clock pulse.
<sup>t</sup> CKL	Interval between clock pulses.
t <sub>CKP</sub>	Clock period.
tевн	Width of preset input pulse.
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>IS2</sub>	Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.
t <sub>IH1</sub>	Required delay between positive transition of clock and end of valid input data.
t <sub>iH2</sub>	Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.
tско	Delay between positive transition of clock and when outputs become valid (with OE Low).
t <sub>OE1</sub>	Delay between beginning of Output Enable Low and when outputs become valid.
tod1	Delay between beginning of Output Enable High and when outputs are in the OFF-State.
ted	Propagation delay between combinational inputs and outputs.
t <sub>OE2</sub>	Delay between predefined Output Enable High, and when combinational outputs become valid.
tod2	Delay between predefined Output Enable Low and when combinational outputs are in the OFF-State.
ŧряо	Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.

**PLS157** 

PLS157

#### TIMING DIAGRAMS (Continued)



#### Product specification

**PLS157** 

#### LOGIC PROGRAMMING

The PLS157 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SNAP and SLICE, Data I/O Corporation's ABEL™ and Logical Devices Inc.'s CUPL™ design software packages.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS157 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics SNAP and SLICE PLD design software


packages (PTP module), SLICE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


#### "AND" ARRAY - (I), (B), (Qp)



#### "COMPLEMENT" ARRAY - (C)



#### "OR" ARRAY - (F-F CONTROL MODE)




Notes on following page.


ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.


Product specification

**PLS157** 




"OR" ARRAY – (Q<sub>n</sub> = J-K Type)





"OE" ARRAY - (E)



NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.


Any gate (T, F<sub>C</sub>, L, P, R, D)<sub>n</sub> will be unconditionally inhibited if both of the I, B, or Q links are left intact. 2.

3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn, Fc.

En el conditional en el conditional en la conditional de la conditional de la conditional en el condita en el conditional en el conditional en el conditional en


**PLS157** 

#### **PROGRAM TABLE**



Product specification
PLS157

#### SNAP RESOURCE SUMMARY DESIGNATIONS



#### **Product specification**

## **PLS159A**

#### DESCRIPTION

The PLS159A is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate F<sub>C</sub>. It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On-chip T/C buffers couple either True (I, B, Q) or Complement (I, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates can drive bidirectional I/O lines (B), whose output polarity is individually programmable through a set of Ex-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly, any of the 32 AND gates can drive the J-K inputs of all flip-flops. There are 4 AND gates for the Asynchronous Preset/Reset functions.

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS159A is field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

#### FEATURES


- High-speed version of PLS159
- f<sub>MAX</sub> = 18MHz
  - 25MHz clock rate
- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
  - 32 logic terms
    13 control terms
- 4 bidirectional I/O lines
- 8 bidirectional registers
- J-K, T, or D-type flip-flops
- Power-on reset feature on all flip-flops (F<sub>n</sub> = 1)
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Input loading: -100µA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible
- 3-State outputs

#### **APPLICATIONS**

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- · Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers


#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-Pin Plastic Dual In-Line Package (300mil-wide)	PLS159AN
20-Pin Plastic Leaded Chip Carrier	PLS159AA



A = Plastic Leaded Chip Carrier

B3 GND DE F0 F1




PLS159A


PLS159A

Product specification

#### FUNCTIONAL DIAGRAM



#### LOGIC FUNCTION



#### NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

#### **FLIP-FLOP TRUTH TABLE**

ŌE	L	СК	Ρ	R	J	к	Q	F
н								Hi-Z
L	х	х	L	Х	х	х	L	Н
L	x	Х	н	L	Х	Х	н	L
L	x	Х	L	н	х	х	L	н
L	L	Ť	L	L	L	L	Q	۵
L	L	Ť	L	L	L	н	L	н
L	L	Ť	L	L	н	L	н	L
L	L	Ť	L	L	н	н	ā	Q
н	н	î	L	L	L	н	L	H*
н	н	Ť	L	L	н	L	н	L*
+10V	x	Î	X	Х	L	н	L	H* *
	x	Ť	х	x	н	L	н	L

#### NOTES:

- 3. X = Don't care
- \* = Forced at Fn pin for loading the J-K 4. flip-flop in the Input mode. The load control term, Ln must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disabled) during Preload. 5. At P = R = H, Q = H. The final state of Q
- depends on which is released first.
- 6. \* \* = Forced at Fn pin to load J-K flip-flop independent of program code (Diagnostic mode), 3-State B outputs.



# PLS159A

#### **VIRGIN STATE**

The factory shipped virgin device contains all fusible links intact, such that: 1. OE is always enabled.

- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- All flip-flops are in D-mode unless otherwise programmed to J-K only or J-K or D (controlled).
- 5. All B pins are inputs and all F pins are outputs unless otherwise programmed.

#### CAUTION: PLS159A PROGRAMMING ALGORITHM

The programming voltage required to program the PLS159A is higher (17.5V) than that required to program the PLS159 (14.5V). Consequently, the PLS159 programming algorithm will not program the PLS159A. Please exercise caution when accessing programmer device codes to insure that the correct algorithm is used.

#### THERMAL RATINGS

TEMPERATURE				
Maximum junction	150°C			
Maximum ambient	75°C			
Allowable thermal rise ambient to junction	75°C			

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

			RATI	1	
SYMBOL	PARAMETER		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	· · · · · · · · · · · · · · · · · · ·		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage			+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage			+5.5	V <sub>DC</sub>
l <sub>iN</sub>	Input currents		-30	+30	mA
lout	Output currents	-		+100	mA
T <sub>amb</sub>	Operating temperature range		0	+75	°C
T <sub>stg</sub>	Storage temperature range	· · · · · · · · · · · · · · · · · · ·	-65	+150	°C

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

PLS159A

#### **DC ELECTRICAL CHARACTERISTICS**

0°C  $\leq$  T<sub>amb</sub>  $\leq$  +75°C, 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volta	age <sup>2</sup>					
V <sub>IH</sub>	High	V <sub>CC</sub> = MAX	2.0			v
V <sub>IL</sub>	Low	V <sub>CC</sub> = MIN			0.8	<b>v v</b>
Vic	Clamp	$V_{CC} = MIN$ , $I_{IN} = -12mA$		-0.8	-1.2	V
Output vo	Itage <sup>2</sup>				-	
V <sub>OH</sub>	High	$V_{CC} = MIN, I_{OH} = -2mA$	2.4			v
VoL	Low	I <sub>OL</sub> = 10mA		0.35	0.5	v
Input curr	ent					
l <sub>IH</sub>	High	$V_{CC} = MAX, V_{IN} = 5.5V$		<u>&lt;</u> 1	80	μA
h	Low	V <sub>IN</sub> = 0.45V		-10	-100	μA
Output cu	rrent					
IO(OFF)	Hi-Z state <sup>4, 7</sup>	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 5.5V		1	80	μA
		V <sub>OUT</sub> = 0.45V		-1	-140	μA
los	Short circuit <sup>3, 5</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA
Icc	V <sub>CC</sub> supply current <sup>6</sup>	V <sub>CC</sub> = MAX		150	190	mA
Capacitan	ice			·		
CIN	Input	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 2.0V		8		pF
COUT	Output	V <sub>OUT</sub> = 2.0V		15		pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one at a time.

Measured with V<sub>H</sub> applied to OE.
 Duration of short circuit should not exceed 1 second.
 I<sub>CC</sub> is measured with the OE input grounded, all other inputs at 4.5V and the outputs open.

7. Leakage values are a combination of input and output leakage.

Product specification

### AC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ ,  $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ 

						LIMITS		
SYMBOL	PARAMETER	FROM	то	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
Pulse wid	th					•		
<sup>t</sup> скн	Clock <sup>2</sup> High	СК +	CK-	C <sub>L</sub> = 30pF	20	15		ns
ICKL	Clock Low	СК –	CK +	C <sub>L</sub> = 30pF	20	15		ns
1CKP	Period	CK +	CK +	C <sub>L</sub> = 30pF	55	45		ns
<b>t</b> РRH	Preset/Reset pulse	(I,B) –	(I,B) +	C <sub>L</sub> = 30pF	35	30		ns
Setup time	e <sup>5</sup>	• •						
t <sub>IS1</sub>	Input	(I,B) ±	CK+	C <sub>L</sub> = 30pF	35	30		ns
t <sub>IS2</sub>	Input (through F <sub>n</sub> )	F±	CK+	C <sub>L</sub> = 30pF	15	10		ns
t <sub>IS3</sub>	Input (through Complement Array) <sup>4</sup>	(I,B) ±	CK +	C <sub>L</sub> = 30pF	55	45		ns
Hold time		•••••••					•	
t <sub>iH1</sub>	Input	(I,B) ±	CK +	C <sub>L</sub> = 30pF	0	-5		ns
t <sub>IH2</sub>	Input (through F <sub>n</sub> )	F±	CK +	C <sub>L</sub> = 30pF	15	10		ns
Propagati	on delay		•					
<sup>t</sup> ско	Clock	CK +	F±	C <sub>L</sub> = 30pF		15	20	ns
t <sub>OE1</sub>	Output enable <sup>3</sup>	OE -	F-	C <sub>L</sub> = 30pF		20	30	ns
toD1	Output disable <sup>3</sup>	OE +	F+	C <sub>L</sub> = 5pF		20	30	ns
t <sub>PD</sub>	Output	(I,B) ±	B±	C <sub>L</sub> = 30pF		25	35	ns
tOE2	Output enable <sup>3</sup>	(I,B) +	B±	C <sub>L</sub> = 30pF		20	30	ns
toD2	Output disable <sup>3</sup>	(I,B) –	B+	C <sub>L</sub> = 5pF		20	30	ns
t₽RO	Preset/Reset	(I,B) +	F±	C <sub>L</sub> = 30pF		35	45	ns
teer teer teer teer teer teer teer teer	Power-on/preset	V <sub>cc</sub> +	F-	C1 = 30pF		0	10	ns

NOTES:


1. All typical values are at V<sub>CC</sub> = 5V, T<sub>arrb</sub> = +25°C.


 To prevent spurious clocking, clock rise time (10% – 90%) ≤ 10ns.
 For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed. 4. When using the Complement Array t<sub>CKP</sub> = 75ns (min).

5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.

#### **VOLTAGE WAVEFORMS**

#### **TEST LOAD CIRCUIT**






PLS159A



PLS159A

## **TIMING DIAGRAMS**



# TIMING DEFINITIONS


PARAMETER

SYMBOL

tскн	Width of input clock pulse.							
ICKL	Interval between clock pulses.							
<sup>1</sup> СКР	Clock period.							
Фян	Width of preset input pulse.							
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of clock.							
t <sub>iS2</sub>	Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.							
t <sub>IH1</sub>	Required delay between positive transition of clock and end of valid input data.							
цнг	Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.							
<sup>I</sup> ско	Delay between positive transition of clock and when outputs become valid (with OE Low).							
ίοε1	Delay between beginning of Output Enable Low and when outputs become valid.							
t <mark>001</mark>	Delay between beginning of Output Enable High and when outputs are in the OFF-State.							
teer	Delay between V <sub>CC</sub> (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").							
t₽D	Propagation delay between combinational inputs and outputs.							
toe2	Delay between predefined Output Enable High, and when combinational outputs become valid.							
tod2	Delay between predefined Output Enable Low and when combinational outputs are in the OFF-State.							
t₽RO	Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.							

# PLS159A

## TIMING DIAGRAMS (Continued)



Product specification

**PLS159A** 


#### LOGIC PROGRAMMING


The PLS159A is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SNAP and SLICE, Data I/O Corporation's ABEL™, and Logical Devices Inc.'s CUPL™ design software packages.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.


PLS159A logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics SNAP and SLICE PLD design software packages (PTP module). SLICE is available free of charge to gualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.






### "COMPLEMENT" ARRAY - (C)




### "OR" ARRAY - (F-F CONTROL MODE)



Notes on following page.

"OR" ARRAY – (Q<sub>n</sub> = D-Type)






THE PLS159A Programming Algorithm is different from the PLS159.


ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

PLS159A






"EX-OR" ARRAY - (B)



"OE" ARRAY - (E)




NOTES:

This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
 Any gate (T, F<sub>C</sub>, L, P, R, D)<sub>n</sub> will be unconditionally inhibited if both of the I, B, or Q links are left intact.

To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T<sub>n</sub>, F<sub>c</sub>.
 E<sub>n</sub> = O and E<sub>n</sub> = • are logically equivalent states, since both cause F<sub>n</sub> outputs to be unconditionally enabled.
 These states are not allowed for control gates (L, P, R, D)<sub>n</sub> due to their lack of "OR" array links.


PLS159A

#### **FPLS PROGRAM TABLE**



PLS159A

## SNAP RESOURCE SUMMARY DESIGNATIONS



#### **Product specification**

# PLS167/A

## DESCRIPTION

The PLS167 and PLS167A are bipolar, Programmable Logic State machines of the Mealy type. The Programmable Logic Sequencers (PLS) contain logic AND/OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 8  $O_{\rm P}$ , and 4  $O_{\rm F}$ edge-triggered, clocked S/R flip-flops, with an asynchronous Preset Option.

All flip-flops are unconditionally preset to "1" during power turn-on.

The AND array combines 14 external inputs, IO-13, with 8 internal inputs, PO-7, fed back from the State Register to form up to 48 transition terms (AND terms). In addition, PO and P1 of the internal State Register are brought off-chip to allow extending the Output Register to 6 bits, if so desired.

All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse.

Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to output-enable function, as an additional user programmable option.

Order codes are listed in the Ordering Information Table.

#### FEATURES


- PLS167
  - f<sub>MAX</sub> = 13.9MHz
  - 20MHz clock rate
- PLS167A
  - f<sub>MAX</sub> = 20MHz
  - 25MHz clock rate
- Field-Programmable (Ni-Cr link)
- 14 True/Complement buffered inputs
- 48 programmable AND gates
- 25 programmable OR gates
- 8-bit State Register
- 2-bit shared State/Output Register
- 4-bit Output Register
- Transition Complement Array
- Programmable Asynchronous
   Preset/Output Enable
- Positive edge-triggered clock
- Power-on preset to logic "1" of all registers
- Automatic logic "HOLD" state via S/R flip-flops
- On-chip Test Array
- Power: 600mW (typ.)
- TTL compatible
- 3-State outputs
- Single +5V supply

#### **APPLICATIONS**


- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Security locking systems

#### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
24-Pin Plastic Dual In-Line Package (300mil-wide)	PLS167N, PLS167AN
28-Pin Plastic Leaded Chip Carrier	PLS167A, PLS167AA




N = Plastic Dual In-Line Package (300mil-wide)



PIN CONFIGURATIONS

# FUNCTIONAL DIAGRAM




## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 7 17 - 23	l1 – I13	Logic Inputs: The 13 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
8	ю	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercised with standard TTL levels. When 10 is held at +10V, device outputs F0 – 3 and P0 – 1 reflect the contents of State Register bits P2 – 7 (see Diagnostic Output Mode diagram). The contents of flip-flops P0 – 1 and F0 – 3 remain unaltered.	Active-High/Low
9 – 11 13	F0 – 3	<b>Logic/Diagnostic Outputs: Four device outputs which normally reflect the contents of</b> Output Register bits $Q_{0-3}$ , when enabled. When 10 is held at +10V, F0 – 3 = (P2 – 5).	Active-High
14 – 15	P0 – 1	<b>Logic/Diagnostic Outputs: Two register</b> bits with shared function as least Significant State Register bits, or most significant Output Register bits. When $I_0$ is held at +10V, P0 - 1 = (P6 - 7).	Active-High
16	PR/OE	Preset or Output Enable Input: A user programmable function:	
		<ul> <li>Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and P0 – 7 and F0 – 3 are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low.</li> </ul>	Active-High (H)
		Output Enable: Provides an Output Enable function to all output buffers.	Active-Low (L)

# PLS167/A

# LOGIC DIAGRAM



# PLS167/A

#### TRUTH TABLE 1, 2, 3, 4, 5, 6

	OPT	ION						
Vcc	PR	ŌE	lo	СК	S	R	Q <sub>P/F</sub>	F
	н		•	x	x	х	н	н
	L		+10V	х	х	Qn	(Q <sub>P</sub> ) <sub>n</sub>	
	L		x	x	x	x	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		н	•	x	x	x	Qn	Hi-Z
+5V		L	+10V X X				Qn	(Q <sub>P</sub> ) <sub>n</sub>
		L	X	х	X	x	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		L	X	Ť	L	L	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		L	x	Ť	L	н	L	L
		L	X	Ť	н	L	н	н
		L	x	Ť	н	н	IND.	IND.
Ť	x	X	x	x	X	x	н	

## NOTES:

- 1. Positive Logic:  $S/R = T_0 + T_1 + T_2 + ... T_{47}$   $T_n = C(10 | 1 | 2 ...) (P0 P1 ... P7)$ 2. Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The deviced function is a uncertainty because the series of th The desired function is a user-programmable option.

3. 1 denotes transition from Low-to-High level.

4. R = S = High is an illegal input condition.

5. \* = H or L or +10V.

6. X = Don't Care (≤5.5V)


### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT	INGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
VIN	Input voltage		+5.5	V <sub>DC</sub>
Vout	Output voltage	-	+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
lout	Output currents		+100	mA
Tamb	Operating temperature range	0	+75	°C
Tstg	Storage temperature range	-65	+150	°C

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

# LOGIC FUNCTION



## **VIRGIN STATE**

The factory shipped virgin device contains all fusible links intact, such that:

- 1. PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- 4. The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically by any Signetics qualified programming equipment.

## THERMAL RATINGS

TEMPERATURE									
Maximum junction	150°C								
Maximum ambient	75°C								
Allowable thermal rise ambient to junction	75°C								

PLS167/A

# PLS167/A

## **DC ELECTRICAL CHARACTERISTICS**

0°C  $\leq$  T<sub>amb</sub>  $\leq$  +75°C, 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP1	MAX	UNIT
Input volt	age <sup>2</sup>					
VIH	High	V <sub>CC</sub> = MAX	2.0			v
VIL	Low	V <sub>CC</sub> = MIN			0.8	v
Vic	Clamp <sup>3</sup>	$V_{CC} = MIN$ , $I_{IN} = -12mA$		-0.8	-1.2	v
Output vo	ltage <sup>2</sup>	· · · · ·				
	\$	V <sub>CC</sub> = MIN				
V <sub>OH</sub>	High <sup>4</sup>	I <sub>OH</sub> = -2mA	2.4			V
VoL	Low <sup>5</sup>	l <sub>OL</sub> = 9.6mA		0.35	0.45	V
Input curr	ent					
l <sub>iH</sub>	High	V <sub>IN</sub> = 5.5V		<1	80	μA
l <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V		-10	-100	μA
IL.	Low (CK input)	V <sub>IN</sub> = 0.45V		50	-250	μΑ
Output cu	rrent		•	•		
		V <sub>CC</sub> = MAX				
IO(OFF)	Hi-Z state <sup>5, 6</sup>	V <sub>OUT</sub> = 5.5V		1	40	μΑ
		V <sub>OUT</sub> = 0.45V		-1	-40	μΑ
los	Short circuit <sup>3, 7</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA
lcc	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = MAX		120	180	mA
Capacita	ICe <sup>6</sup>	······			•	
1		V <sub>CC</sub> = 5.0V		1		
CIN	Input	V <sub>IN</sub> = 2.0V		8		pF
COUT	Output	V <sub>OUT</sub> = 2.0V		10		pF

NOTES:

NOTES:
 All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
 All voltage values are with respect to network ground terminal.
 Test one at a time.
 Measured with V<sub>IL</sub> applied to OE and a logic high stored, or with V<sub>H</sub> applied to PR.
 Measured with a programmed logic condition for which the output is at a low logic level, and V<sub>IL</sub> applied to PR/OE Output sink current is supplied through a resistor to V<sub>CC</sub>.
 Measured with V<sub>H</sub> applied to PR/OE.
 Measured with V<sub>H</sub> applied to PR/OE.

7. Duration of short circuit should not exceed 1 second.

I<sub>CC</sub> is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

Product specification

Product specification

## **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_1 = 30pF$ ,  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75^{\circ}CV \le V_{CC} \le 5.25V$ 


						LIM	ITS			
SYMBOL	PARAMETER	FROM	то		PLS167				UNIT	
				MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	
Pulse wid	jth <sup>3</sup>									
<sup>t</sup> скн	Clock <sup>2</sup> High	CK +	CK-	25	15		20	15		ns
ICKL	Clock Low	СК-	СК+	25	15		20	15		ns
1CKP	Clock Period	CK+	CK+	50	30		40	30		ns
tern (	Preset pulse	PR+	PR-	25	15		25	15		ns
Setup tin	1e <sup>3</sup>									
t <sub>IS1</sub> A	Input	Input ±	CK +	60	1		40	1		ns
t <sub>IS1</sub> B	Input	Input ±	CK+	50			30			ns
t <sub>IS1</sub> C	Input	Input ±	CK+	42			N/A			ns
t <sub>IS2</sub> A	Input (through Complement Array)	Input ±	CK +	90			70			ns
t <sub>IS2</sub> B	Input (through Complement Array)	Input	CK +	80			60	ļ		ns
t <sub>IS2</sub> C	Input (through Complement Array)	Input	CK +	72			N/A			ns
tvs	Power-on preset	V <sub>cc</sub> +	СК-	0	-10		0	-10		ns
ters .	Preset	PR-	CK-	0	_10		0	-10		ns
Hold time	Ð			<b></b>						
t <sub>iH</sub>	Input	CK+	Input ±	5	10		5	-5		ns
Propaga	lion delay			1	1		· · · ·		1	
tско	Clock	CK +	Output ±		15	30		15	20	ns
t <sub>OE</sub>	Output enable <sup>4</sup>	OE -	Output -		20	30		20	30	ns
too	Output disable <sup>4</sup>	OE +	Output +		20	30		20	30	ns
te <sub>R</sub>	Preset	PR+	Output +		18	30		18	30	ns
1 <sub>PPR</sub>	Power-on preset	V <sub>CC</sub> +	Output +		0	10		0	10	ns
Frequent	cy of operation <sup>3</sup>		•			•	•			
funxC	Without Complement Array			13.9	1		20.0		Γ	MHz
hux <sup>C</sup>	With Complement Array 9.8 12.5									MHz

NOTES:


1. All typical values are at  $V_{CC} = 5V$ ,  $T_{arrb} = +25^{\circ}C$ . 2. To prevent spurious clocking, clock rise time  $(10\% - 90\%) \le 30$ ns. 3. See "Speed vs. OR Loading" diagrams.

4. For 3-State output, output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output. voltage of V<sub>T</sub> = (V<sub>OH</sub> - 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.

## **TEST LOAD CIRCUIT**




## VOLTAGE WAVEFORMS



#### Product specification


# PLS167/A

# TIMING DIAGRAMS



SYMBOL	PARAMETER							
<sup>t</sup> скн	Width of input clock pulse.							
<sup>t</sup> CKL	Interval between clock pulses.							
<sup>t</sup> скр	Minimum guaranteed clock period.							
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of clock.							
t <sub>is2</sub>	Required delay between beginning of valid input and positive transition of clock, when using optional Complement Array (two passes necessary through the AND array).							
tvs	Required delay between V <sub>CC</sub> (after power-on) and negative transition of clock preceding first reliable clock pulse.							
ΦRS	Required delay between negative transition of asynchronous Preset and negative transition of clock preceding first reliable clock pulse.							
t <sub>IH</sub>	Required delay between positive transition of clock and end of valid input data.							
ţско	Delay between positive transition of clock and when outputs become valid (with PR/OE Low).							
t <sub>OE</sub>	Delay between beginning of Output Enable Low and when outputs become valid.							
top	Delay between beginning of Output Enable High and when outputs are in the OFF-State.							
tsre	Delay between input $I_0$ transition to Diagnostic mode and when the outputs reflect the contents of the State Register.							
tsrd	Delay between input I <sub>0</sub> transition to Logic mode and when the outputs reflect the contents of the Output Register.							
ter	Delay between positive transition of Preset and when outputs become valid at "1".							
teer	Delay between V <sub>CC</sub> (after power-on) and when outputs become preset at "1".							
ФЯН	Width of preset input pulse.							
fmax	Minimum guaranteed operating frequency.							

### TIMING DIAGRAMS (Continued)



#### SPEED VS. "OR" LOADING

The maximum frequency at which the PLS can be clocked while operating in *sequential mode* is given by:


 $(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$ 


This frequency depends on the number of transition terms  $T_{n}$  used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects  $t_{\rm IS}$ , due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of  $t_{\rm IS1}$  with the number of terms connected per OR.


The PLS167 AC electrical characteristics contain three limits for the parameters  $t_{\text{ls1}}$  and  $t_{\text{ls2}}$  (refer to Figure 1). The first,  $t_{\text{S1A}}$  is guaranteed for a device with 48 terms connected to any OR line.  $t_{\text{S1B}}$  is guaranteed for a device with 32 terms connected to any OR line. And  $t_{\text{ls3C}}$  is guaranteed for a device with 24 terms connected to any OR line.

The three other entries in the AC table,  $t_{SC}A$ , B, and C are corresponding 48, 32, and 24 term limits when using the on-chip Complement Array.

The PLS167A AC electrical characteristics contain two limits for the parameters  $t_{S1}$  and  $t_{IS2}$  (refer to Figure 2). The first,  $t_{IS1A}$  is guaranteed for a device with 24 terms connected to any OR line.  $t_{S1B}$  is guaranteed for a device with 16 terms connected to any OR line.








The two other entries in the AC table,  $t_{IS2}A$  and B are corresponding 24 and 16 term limits when using the on-chip Complement Array.

The worst case of  $t_{IS}$  for a given application can be determined by identifying the OR line with the maximum number of  $T_n$  connections. This can be done by referring to the interconnect pattern in the PLS logic diagram, typically illustrated in Figure 3, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 or Figure 2 will yield the worst case  $t_{1S}$  and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.



#### Product specification

# PLS167/A

### LOGIC PROGRAMMING


The PLS167/A devices are fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SNAP and SLICE design software packages. ABEL™, CUPL™ and PALASM® 90 design software packages also support the PLS167/A architecture.

All packages allow Boolean and state equation entry formats, SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS167/A logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics SNAP and SLICE PLD design software packages (PTP module). SLICE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


## PRESET/OE OPTION - (P/E)




#### PROGRAMMING:

The PS167/A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You must provide a next state jump if you do not wish to use all Highs (H) as the present state.


## "AND" ARRAY - (I), (P)



## "OR" ARRAY - (N), (F)



### "COMPLEMENT" ARRAY - (C)



#### NOTES:

1. This is the initial unprogrammed state of all links.

Any gate T<sub>n</sub> will be unconditionally inhibited if both the true and complement of any input (I, P) are left intact.

3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T<sub>n</sub> (see

flip-flop truth tables).

To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn.

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

## **PROGRAM TABLE**


	-	1										1										<u> </u>	PR	OGRAM TABLE ENT	RIE	S.					-					
	cu	ST	OM	ER	NA	M	E																	AND			T -				OR					
			HA				_	#											-				Γ	INACTIVE 0			l L	1	NAC	TIV	E ,		0	1		
			ETIC									CF	(X)	$\overline{\mathbf{x}}$	0				-					GENERATE A	-		ł.		SET			1	H	1.	va, Fr	.
			OM														-		-					PROPAGATE •	С	n j	i			ET			L	]."		
			LN															_	-					TRANSPARENT –			1		10	CHA	NGE		-			
			RA											-					-				Γ	INACTIVE 0			L									4
	RE																		-					I, P I H				-			OP					-
	DA				-														-				- H	i, P L	I <sub>m</sub> ,	r8				SET			Н	4	P/E	
	5																		-				L	DON'T CARE			ł		DE	· ·			L	3		1
											AND	)						-												0	PTION		)			_
		<u> </u>						IPUT	· /1	, ,							D	RES	CMT	eT	ATE	<i>(</i> <b>D</b> )		REMARKS				JEY.	r er	ATE	(Ns)			ITPI	JT (F	
TERM 0	cn		17.07	1.5.1		r	12.	1 5 1	em ات	,  7	51			51				1 E 3		30	1.2.1	(F8/				1					2 1					
0		13	12	11	10	9	8	14	•	2	4	3	2	1		1	•	•	4	3	2	-	U			<i>`</i>	•	-	4	3				_	-	Ľ
1 2	_	_		-	_			-							_				_	_			_		_	_								_		_
3		_						+												_			-													
4	$\vdash$			-				<u> </u>			_						$\square$	-		<u> </u>						$\vdash$		_				+-	$\left  \cdot \right $	$\vdash$		-
6			1	1				-			1	1																			i					
7		-				-		1		-					·	-			-				-							$\left  \cdot \right $		+-	$\vdash$	$ \vdash  $	$\vdash$	
9							E	-															-						_							
10 11		-			-		-										-	-														+-	+	$\vdash$		-
12			1					-								_				_																_
13 14	-	$\vdash$		<u>.                                    </u>	-			<u>.</u>		-	-	L			$\vdash$	-		-									-		_			-		$\vdash$	$\vdash$	-
15								1																												
16 17		-		-				<u> </u>	<del> </del> ,				-	-															_			+		$\left  - \right $		-
18		_						1																					_			$\square$	$\square$			_
19 20	┢─	-	+	-			+-	;	-									-		-			-				-					+		$\vdash$	$\vdash$	
21 22																				_			_									-				
23		-		•			$\mathbf{t}$	+				L					$\vdash$		-				-							-		+				
24 25								I	·					_														_								_
26				;				1			1										t															
27 28		┣		<u>.</u>	<u> </u>				-							_			_	-			-						-			-	$\square$	$\square$		
29								-					1							r																
30 31	-		<u> </u>	÷	-	-	-		-									-	_	-	<u> </u>		-			-					÷	+			$\left  \right $	_
32				:				-												-											1					-
33 34		-	1	I			+				-					-		-		-	-	$\vdash$				-			-			+			+	
35								1				•																			-	1				
36 37	┢	┢─	+	-				-				-		-	$\left  - \right $	-	–	-			<u> </u>		-		-						÷	+	+	┝╌┦	$\vdash$	-
38								-								_				-		-														-
39 40	-	-	+	•			-	·			-	-		-	$\left  \right $	-	-			-			$\vdash$			-							+	+	$\mathbb{H}$	
41				·			-										1_																			_
42	┢─	┝	+	+	-	+	┢	<u>.</u>		├		l		-		-	-	-	-	<u>.</u>		┼	-									+	+	$\square$	$\left  \right $	-
44				-				1					_			_				_			_										$\square$			
45 46	E	L		1	L	L	T	-	t		-	 	Ľ	Ŀ		-	-	F		•	Ŀ	Ŀ	<u> </u>				Ŀ				:		$\pm$		Ŀŀ	
47			-	-	<u> </u>				-			-	-							•		Γ										-	<b>—</b>			
PII NC		17	18	11	20	21	22	23	2	3	4	5	6	7																	1	5 14	13	11	10	,
		⊢	+	+	_	_	+	+	-		-			-	-																<del>  .</del>		┢		$\left  \right $	_
VARIABLE	W	[																																		
M	NAME				1			ł																							ľ		1.			
AR	Ż		1				1																										1	'		
				1	L		1_	L	L		L		L																		Ľ		1_			
NOTE																																				

1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exists in the table,

In the device of the fail of


4. Letters in variable fields are used as identifiers by logic type programmers.

## **TEST ARRAY**



# Programmable logic sequencers $(14 \times 48 \times 6)$

# SNAP RESOURCE SUMMARY DESIGNATIONS



# DESCRIPTION

The PLS168 and the PLS168A are bipolar, Programmable Logic State machines of the Mealy type. They contain logic AND/OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 10 Q<sub>P</sub>, and 4 Q<sub>F</sub> edge-triggered, clocked S/R flip-flops, with an Asynchronous Preset Option.

All flip-flops are unconditionally preset to "1" during power turn-on.

The AND array combines 12 external inputs, I0-11, with 10 internal inputs, P0-9, fed back from the State Register to form up to 48 transition terms (AND terms). In addition, P0-P3 of the internal State Register are brought off-chip to allow extending the Output Register to 8 bits, if so desired.

All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse.

Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to output-enable function, as an additional user programmable option.

Order codes are listed in the Ordering Information table below.

### FEATURES

- PLS168
  - f<sub>MAX</sub> = 13.9MHz
  - 20MHz clock rate
- PLS168A
  - f<sub>MAX</sub> = 20MHz
  - 25MHz clock rate
- Field-Programmable (Ni-Cr link)
- 12 True/Complement buffered inputs
- 48 programmable AND gates
- 29 programmable OR gates
- 10-bit State Register
- 4-bit shared State/Output Register
- 4-bit Output Register
- Transition Complement Array
- Programmable Asynchronous
   Preset/Output Enable
- Positive edge-triggered clock
- Power-on preset to logic "1" of all registers
- Automatic logic "HOLD" state via S/R flip-flops
- On-chip Test Array
- Power: 600mW (typ.)
- TTL compatible
- 3-State outputs
- Single +5V supply


#### APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Security locking systems
- Counters
- Shift registers

#### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
24-Pin Plastic DIP (300mil-wide)	PLS168N, PLS168AN
28-Pin Plastic Leaded Chip Carrier	PLS168A, PLS168AA

#### **PIN CONFIGURATIONS**




# **PLS168/A**

Product specification

# PLS168/A

## FUNCTIONAL DIAGRAM




#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 6 18 - 23	11 111	Logic Inputs: The 11 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
7	ю	Logic/Diagnostic Input: A 12th external logic input to the AND array, as above, when exercised with standard TTL levels. When I0 is held at +10V, device outputs F2 – F3 and P0 – P3 reflect the contents of State Register bits P4 – 9 (see Diagnostic Output Mode diagram). The contents of flip-llops P0 – 1 and F0 – 3 remain unaltered.	Active-High/Low
13 – 16	P0 – 3	Logic/Diagnostic Outputs: Four device outputs which normally reflect the contents of State Register bits P0 – 3. When I0 is held at +10V these pins reflect (P6 – P9).	Active-High
10 – 11	F2 – F3	Logic/Diagnostic Outputs: Two register bits (F2 – F3) which reflect Output register bits (Q2 – Q3). When I0 is held at +10V, these pins reflect (P4 – P5).	Active-High
17	PR/OE	Preset or Output Enable Input: A user programmable function:	
		<ul> <li>Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and P0 – 9 and F0 – 3 are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low.</li> </ul>	Active-High (H)
		Output Enable: Provides an Output Enable function to all output buffers.	Active-Low (L)
8, 9	F0 – F1	Logic Output: Two device outputs which reflect Output Registers Q0 – Q1. When I0 is held at +10V, F0 – F1 = Logic *1*.	

# PLS168/A

## LOGIC DIAGRAM



## TRUTH TABLE 1, 2, 3, 4, 5, 6

	OPT	ION						
Vcc	PR	ŌE	Ь	CLK	S	R	Q <sub>P/F</sub>	F
	н		•	X	х	X	н	н
	L		+10V	X	х	х	Qn	(Q <sub>P</sub> ) <sub>n</sub>
	: L		X	X	X	X	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		Н	•	x	х	x	Qn	Hi-Z
+5V		L	+10V	х	х	X	Q,	(Op)n
		L	X	Х	X	X	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		L	X	1	L	L	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		L	x	<b>↑</b>	L	н	L	L
		L	x	Ť	н	L	н	н
		L	х	1	н	н	IND.	IND.
<b>↑</b>	x	X	X	x	х	x	н	

NOTES:

1. Positive Logic:

S/R = T<sub>0</sub> + T<sub>1</sub> + T<sub>2</sub> + ... + T<sub>47</sub> T<sub>n</sub> = C(01 11 2...) (PO P1 ... P9) 2. Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.

1 denotes transition from Low-to-High level. З.

4. R = S = High is an illegal input condition.

5. \* = H or L or +10V.

6. X = Don't Care (≤5.5V)


## **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

	A second s	RAT	RATINGS		
SYMBOL	PARAMETER	MIN	MAX	UNIT	
V <sub>cc</sub>	Supply voltage		+7	V <sub>DC</sub>	
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>	
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>DC</sub>	
l <sub>iN</sub>	Input currents	30	+30	mA	
lout	Output currents		+100	mA	
T <sub>amb</sub>	Operating temperature range	0	+75	°C	
T <sub>stg</sub>	Storage temperature range	-65	+150	°C	

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

## LOGIC FUNCTION



### VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- 4. The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically by any Signetics qualified programming equipment.

### THERMAL RATINGS

TEMPERATURE				
Maximum junction	150°C			
Maximum ambient	75°C			
Allowable thermal rise ambient to junction	75°C			

PLS168/A

,

# Programmable logic sequencers $(12 \times 48 \times 8)$

# **PLS168/A**

## **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 

				LIMITS			
SYMBOL	PARAMETER	R TEST CONDITION			MAX	UNIT	
Input volt	age <sup>2</sup>			•			
VIH	High	V <sub>CC</sub> = MAX	2.0			V	
VIL	Low	V <sub>CC</sub> = MIN			0.8	V	
Vic	Clamp <sup>3</sup>	$V_{CC} = MIN$ , $I_{IN} = -12mA$		0.8	-1.2	v	
Output vo	ltage <sup>2</sup>	·					
		V <sub>CC</sub> = MIN					
V <sub>он</sub>	High⁴	$I_{OH} = -2mA$	2.4			V	
V <sub>OL</sub>	Low <sup>5</sup>	I <sub>OL</sub> = 9.6mA		0.35	0.45	v	
Input curr	ent						
l <sub>IH</sub>	High	V <sub>IN</sub> = 5.5V		<1	25	μA	
l <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V		-10	-100	μA	
I <sub>IL</sub>	Low (CLK input)	V <sub>IN</sub> = 0.45V		-50	-250	μΑ	
Output cu	irrent						
		V <sub>CC</sub> = MAX					
IO(OFF)	Hi-Z state <sup>6</sup>	V <sub>OUT</sub> = 5.5V		1	40	μΑ	
		V <sub>OUT</sub> = 0.45V		-1	-40	μΑ	
los	Short circuit <sup>3, 7</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA	
lcc	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = MAX		120	180	mA	
Capacitar	nce <sup>6</sup>						
		V <sub>CC</sub> = 5.0V					
C <sub>IN</sub>	Input			8		pF	
COUT	Output	V <sub>OUT</sub> = 2.0V		10		pF	

NOTES:

NOTES:
1. All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
2. All voltage values are with respect to network ground terminal.
3. Test one at a time.
4. Measured with V<sub>IL</sub> applied to OE and a logic high stored, or with V<sub>IH</sub> applied to PR.
5. Measured with V<sub>IL</sub> applied to OE condition for which the output is at a low logic level, and V<sub>IL</sub> applied to PR/OE Output sink current is supplied through a resistor to V<sub>CC</sub>.
6. Measured with V<sub>IH</sub> applied to PR/OE.
7. Diversion of choir termit should not prevent a second.

7. Duration of short circuit should not exceed 1 second.

8. ICC is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

## **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_L = 30pF$ ,  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75^{\circ}CV \le V_{CC} \le 5.25V$ 


			то	LIMITS						
SYMBOL	PARAMETER	FROM		PLS168			PLS168A			
				MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	
Pulse wi	dth <sup>3</sup>									• • *
tскн	Clock <sup>2</sup> High	CK+	CK-	25	15		20	15		ns
t <sub>CKL</sub>	Clock Low	СК-	CK+	25	15		20	15		ns
<sup>t</sup> СКР	Clock Period	CK+	CK+	50	30		40	30		ns
tern .	Preset pulse	PR+	PR -	25	15		25	15		ns
Setup tin	ne <sup>3</sup>					1.1		-	1.1	
t <sub>IS1</sub> A	Input	Input ±	CK +	60			40		1.0	ns
t <sub>IS1</sub> B	Input	Input ±	CK +	50			30			ns
t <sub>IS1</sub> C	Input	Input ±	CK +	42			N/A			ns
t <sub>IS2</sub> A	Input (through Complement Array)	Input ±	CK+	90		1.1	70			ns ns
t <sub>IS2</sub> B	Input (through Complement Array)	Input	CK +	80			60			ns
t <sub>IS2</sub> C	Input (through Complement Array)	Input	СК +	72			N/A			ns
t <sub>vs</sub>	Power-on preset	V <sub>cc</sub> +	СК –	0	-10		0	-10		ns
t <sub>PRS</sub>	Preset	PR-	CK –	0	-10		0	-10		ns
Hold time	8			<b></b>	•		•		· · · ·	
ŧн	Input	СК +	Input ±	5	-10		5	-10		ns
Propaga	tion delay			L	<b></b>			<b>.</b>	<b>.</b>	
<sup>t</sup> ско	Clock	СК +	Output ±		15	30		15	20	ns
toe	Output enable <sup>4</sup>	OE ~	Output -		20	30		20	30	ns
top	Output disable <sup>4</sup>	OE +	Output +		20	30		20	30	ns
ten	Preset	PR+	Output +	1	18	30		18	30	ns
teer	Power-on preset	V <sub>CC</sub> +	Output +		0	10		0	10	ns
Frequen	cy of operation <sup>3</sup>			•	• • • • • • • • • • • • • • • • • • •		•	•	•	
f <sub>MAX</sub> C	Without Complement Array			13.9			20.0	[		MHz
f <sub>MAX</sub> C	With Complement Array		1	9.8			12.5		1.1	MĤz

NOTES:


All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
 To prevent spurious clocking, clock rise time (10% – 90%) ≤ 30ns.
 See "Speed vs. OR Loading" diagrams.

4. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed.

### **TEST LOAD CIRCUIT**




#### **VOLTAGE WAVEFORMS**



# PLS168/A

# PLS168/A

## TIMING DIAGRAMS




# TIMING DEFINITIONS

SYMBC	DL PARAMETER
tскн	Width of input clock pulse.
<b>İ</b> CKL	Interval between clock pulses.
<sup>t</sup> скр	Minimum guaranteed clock period.
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>iS2</sub>	Required delay between beginning of valid input and positive transition of clock, when using optional Complement Array (two passes necessary through the AND array).
tvs	Required delay between V <sub>CC</sub> (after power-on) and negative transition of clock preceding first reliable clock pulse.
t <sub>PRS</sub>	Required delay between negative transition of asynchronous Preset and negative transition of clock preceding first reliable clock pulse.
tiH	Required delay between positive transition of clock and end of valid input data.
tско	Delay between positive transition of clock and when outputs become valid (with PR/OE Low).
tοε	Delay between beginning of Output Enable Low and when outputs become valid.
top	Delay between beginning of Output Enable High and when outputs are in the OFF-State.
<b>İ</b> SRE	Delay between input I <sub>0</sub> transition to Diagnostic mode and when the outputs reflect the contents of the State Register.
is ao	Delay between input I <sub>0</sub> transition to Logic mode and when the outputs reflect the contents of the Output Register.
lea	Delay between positive transition of Preset and when outputs become valid at "1".
lepa	Delay between V <sub>CC</sub> (after power-on) and when outputs become preset at "1".
1PRH	Width of preset input pulse.

# Product specification PLS168/A

#### TIMING DIAGRAMS (Continued)



#### SPEED VS. "OR" LOADING

The maximum frequency at which the PLS can be clocked while operating in *sequential mode* is given by:


 $(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$ 

This frequency depends on the number of transition terms  $T_n$  used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects  $t_{IS}$ , due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of  $t_{IS1}$  with the number of terms connected per OR.


The PLS168 AC electrical characteristics contain three limits for the parameters  $t_{IS1}$  and  $t_{IS2}$  (refer to Figure 1). The first,  $t_{IS1A}$  is guaranteed for a device with 48 terms connected to any OR line.  $t_{IS1B}$  is guaranteed for a device with 32 terms connected to any OR line. And  $t_{IS1C}$  is guranteed for a device with 24 terms connected to any OR line.

The three other entries in the AC table,  $t_{\rm SZ}$  A, B, and C are corresponding 48, 32, and 24 term limits when using the on-chip Complement Array.

The PLS168A AC electrical characteristics contain two limits for the parameters  $t_{S1}$  and  $t_{IS2}$  (refer to Figure 2). The first,  $t_{S1A}$  is guaranteed for a device with 24 terms connected to any OR line.  $t_{S1B}$  is guaranteed for a device with 16 terms connected to any OR line.



Terms/OR Connected




The two other entries in the AC table,  $t_{\rm IS2}\,A$  and B are corresponding 24 and 16 term limits when using the on-chip Complement Array.

The worst case of  $t_{IS}$  for a given application can be determined by identifying the OR line with the maximum number of  $T_n$  connections. This can be done by referring to the interconnect pattern in the PLS logic diagram, typically illustrated in Figure 3, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 or 2 will yield the worst case  $t_{IS}$  and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.



# PLS168/A

Product specification


### LOGIC PROGRAMMING

The PLS168/A devices are fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SNAP and SLICE design software packages. ABEL™, CUPL™ and PALASM® 90 design software packages also support the PLS168/A architecture. All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS168/A logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics SNAP and SLICE PLD design software packages (PTP module). SLICE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


#### PRESET/OE OPTION - (P/E)




#### **PROGRAMMING:**

The PLS168/A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


## "AND" ARRAY - (I), (P)



## "OR" ARRAY - (N), (F)



#### "COMPLEMENT" ARRAY - (C)



#### NOTES:

1. This is the initial unprogrammed state of all links.

2. Any gate T<sub>n</sub> will be unconditionally inhibited if both the true and complement of any input (I, P) are left intact.

3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T<sub>n</sub> (see flip-flop truth tables).

4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn.

ABEL is a trademark of Data VO Corp.


CUPL is a trademark of Logical Devices, Inc

PALASM is a registered trademark of AMD Corp.

# PLS168/A

Product specification

## **PROGRAM TABLE**



1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exists in the table, shown BLANK instead for clarity.

2. Unused Cn, Im, and Ps bits are normally programmed Don't Care (-).


З. Unused Transition Terms can be left blank for future code modification, or programmed as (--) for maximum speed.

4. Letters in variable fields are used as identifiers by logic type programmers.

# PLS168/A


Product specification

#### TEST ARRAY



.

# SNAP RESOURCE SUMMARY DESIGNATIONS



# DESCRIPTION

The PLS179 is a 3-State output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "foldback" inverting buffer and control gate, F<sub>C</sub>. It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). There are 8 dedicated inputs. These yield variable I/O gate and register configurations via control gates (D, L) ranging from 20 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 8 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and the Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On-chip T/C buffers couple either True (I, B, Q) or Complement (I, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Any of the 32 AND gates can drive bidirectional I/O lines (B), whose output polarity is individually programmable through a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions. Similarly, any of the 32 AND gates can drive the J-K inputs of all flip-flops. Four AND gates have been dedicated for the Asynchronous Preset/Reset functions.


All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS179 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are listed below.

### FEATURES

- f<sub>MAX</sub> = 18.2MHz
   25MHz clock rate
- Field-Programmable (Ni-Cr link)
- 8 dedicated inputs
- 13 control gates
  32 AND gates
- 21 OR gates
- 45 product terms:
  - 32 logic terms
  - 13 control terms
- 4 bidirectional I/O lines
- 8 bidirectional registers
- J/K, T, or D-type flip-flops
- Asynchronous Preset/Reset
- Complement Array
- · Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Power-on reset on flip-flop (F<sub>n</sub> = \*1<sup>\*</sup>)
- Input loading: 100µA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible
- 3-State outputs



PIN CONFIGURATIONS

N Package

#### **APPLICATIONS**

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

#### **ORDERING INFORMATION**


DESCRIPTION	ORDER CODE
24-Pin Plastic Dual In-Line Package (300mil-wide)	PLS179N
28-Pin Plastic Leaded Chip Carrier	PLS179A

# **PLS179**

PLS179

Product specification


## LOGIC DIAGRAM



# **PLS179**

Product specification

## **FUNCTIONAL DIAGRAM**



#### **FLIP-FLOP TRUTH TABLE**

ŌE	L	CK	Ρ	R	J	κ	Q	F
н								H/Hi-Z
L	х	Х	Х	Х	х	Х	L	н
L	X X	x x	H L	L H	X X	X X	H L	L H
L	L	î	L	L	L	L	Q	۵
L	L	Ť	L	L	L	н	L	н
L	L	Ť	L	L	н	L	н	L
L	L	Ť	L	L	н	н	ā	Q
н	н	Ť	L	L	L	н	L	н⁺
н	н	1	L	L	н	L	н	Ľ
+10V	x	Ť	Х	Х	L	н	L	н
	х	1	X	х	Н	L	н	L* *

# NOTES:

1. Positive Logic:  $J-K = T_0 + T_1 + T_2 \dots T_{31}$ 


$$T_n = C \cdot (10 \cdot 11 \cdot 12 \dots) \cdot (Q_0 \cdot Q_1 \dots) \cdot (Q_0 \cdot Q_0 \dots) \cdot (Q_0 \cdot Q_0 \dots) \cdot (Q_0 \cdot Q_0 \dots) \cdot (Q_0 \cdot Q_0 \dots) \cdot (Q_0 \cap Q_0 \dots) \cdot (Q_0 \cap Q_0 \dots) \cdot (Q_0 \cap Q_0 \dots) \cdot (Q_0 \cap Q_0 \dots) \cdot (Q_0 \cap Q_0 \dots) \cdot (Q_0 \cap Q_0 \dots) \cdot$$

- (B0 · B1 · ...) 2. I denotes transition from Low to High level.
- X = Don't care
   \* = Forced at F<sub>n</sub> pin for loading the J-K flip-flop in the Input mode. The load control term,  $L_n$  must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disabled) during Preload. 5. At P = R = H, Q = H. The final state of Q
- depends on which is released first. \* \* = Forced at  $F_n$  pin to load J-K flip-flop 6. independent of program code (Diagnostic mode), 3-State B outputs.

Product specification

PLS179

## LOGIC FUNCTION



#### NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

#### **VIRGIN STATE**

The factory shipped virgin device contains all fusible links intact, such that: 1. OE is always enabled.

- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- All flip-flops are in D-mode unless otherwise programmed to J-K only or J-K or D (controlled).
- 5. All B pins are inputs and all F pins are outputs unless otherwise programmed.

## THERMAL RATINGS

TEMPERATURE		
Maximum junction	150°C	
Maximum ambient	75°C	
Allowable thermal rise ambient to junction	75°C	

ABSOLUTE	MAXIMUM	RATINGS <sup>1</sup>

SYMBOL		RAT		
	PARAMETER	MIN	MAX	UNIT
V <sub>cc</sub>	Supply voltage		+7	VDC
V <sub>IN</sub>	Input voltage	1.1	+5.5	VDC
VOUT	Output voltage		+5.5	VDC
l <sub>iN</sub>	Input currents	-30	+30	mA
юл	Output currents		+100	mA
Tamb	Operating temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

NOTES:

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these
or any other condition above those indicated in the operational and programming specification of the device is not implied.

**PLS179** 

Product specification

## **DC ELECTRICAL CHARACTERISTICS**

0°C  $\leq$  T<sub>amb</sub>  $\leq$  +75°C, 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V

SYMBOL	PARAMETER	TEST CONDITION	LIMITS			
			MIN	TYP <sup>1</sup>	MAX	UNIT
Input volta	age <sup>2</sup>			•		
VIH	High	V <sub>CC</sub> = MAX	2.0			v
VIL	Low	V <sub>CC</sub> = Min		10 A.	0.8	v
Vic	Clamp	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	v
Output vo	Itage <sup>2</sup>			dige. 1	- 11 - 11 - 11 - 11 - 11 - 11 - 11 - 1	
VOH	High	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -2mA	2.4			V
VOL	Low <sup>5</sup>	I <sub>OL</sub> = 10mA		0.35	0.5	V
Input curr	ent	······································				
IIH	High	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5V		<1	40	μA
I <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V		-10	-100	- μ <b>Α</b>
Output cu	rrent			•		
IO(OFF)	Hi-Z state <sup>4, 7</sup>	$V_{CC} = MAX, V_{OUT} = 5.5V$		1	80	μA
-(,		V <sub>OUT</sub> = 0.45V			-140	μA
los	Short circuit <sup>3, 5</sup>	$V_{OUT} = 0V$	-15		-70	, mA
Icc	V <sub>CC</sub> supply current <sup>6</sup>	V <sub>CC</sub> = MAX		150	210	mA
Capacitar	ice				*·····	
CIN	Input	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 2.0V		8		pF
COUT	Output	$V_{OUT} = 2.0V$		15		pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one at a time.

lest one at a time.
 Measured with V<sub>IH</sub> applied to OE.
 Duration of short circuit should not exceed 1 second.
 I<sub>CC</sub> is measured with the OE input grounded, all other inputs at 4.5V and the outputs open.
 Leakage values are a combination of input and output leakage.

### **PLS179**

#### **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_1 = 30pF$ ,  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75^{\circ}CV \le V_{CC} \le 5.25V$ 

SYMBOL	PARAMETER	FROM	то	TEST		LIMITS		UNIT
				CONDITION	MIN <sup>5</sup>	TYP <sup>1</sup>	MAX	
Pulse widt	lh <sup>3</sup>				a .			
<sup>t</sup> скн	Clock <sup>2</sup> High	CK +	CK-	C <sub>L</sub> = 30pF	20	15		ns
<sup>t</sup> CKL	Clock Low	CK –	CK +	C <sub>L</sub> = 30pF	20	15		ns
t <sub>CKP</sub>	Clock period	CK +	СК +	C <sub>L</sub> = 30pF	40	30		ns
<b>t</b> erн	Preset/Reset pulse	(I, B) –	(I, B) +	C <sub>L</sub> = 30pF	35	30		ns
Setup time	8							
t <sub>IS1</sub>	Input	(I, B) ±	CK +	C <sub>L</sub> = 30pF	35	30		ns
t <sub>IS2</sub>	Input (through F <sub>n</sub> )	F±	CK+	C <sub>L</sub> = 30pF	15	10		ns
t <sub>IS3</sub>	Input (through Complement Array) <sup>4</sup>	(I, B) ±	СК+	C <sub>L</sub> = 30pF	55	45		ns
Hold time								
t <sub>IH1</sub>	Input	(I, B) ±	CK +	C <sub>L</sub> = 30pF	0	5		ns
t <sub>IH2</sub>	Input (through F <sub>n</sub> )	F±	CK+	$C_L = 30 pF$	15	10		ns
Propagati	on delay							
tско	Clock	CK±	F±	C <sub>L</sub> = 30pF		15	20	ns
t <sub>OE1</sub>	Output enable <sup>3</sup>	OE -	F-	$C_L = 30 pF$		20	30	ns
t <sub>OD1</sub>	Output disable <sup>3</sup>	OE+	F+	C <sub>L</sub> = 5pF		20	30	ns
t₽D	Output	(ł, B) ±	В±	C <sub>L</sub> = 30pF		25	35	ns
tOE2	Output enable <sup>3</sup>	(I, B) +	B±	C <sub>L</sub> = 30pF		20	30	ns
t002	Output disable <sup>3</sup>	(1, B) –	B+	C <sub>L</sub> = 5pF		20	30	ns
t₽RO	Preset/Reset	(I, B) +	F±	C <sub>L</sub> = 30pF		35	45	ns
teer teer teers	Power-on preset	V <sub>cc</sub> +	F-	C <sub>i.</sub> = 30pF		0	10	ns


NOTES:


 All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
 To prevent spurious clocking, clock rise time (10% – 90%) ≤ 10ns.
 For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output the transformer to the V<sub>T</sub> = 0.5PF. High-to-High impedance to Low tests. voltage of  $V_T = (V_{OL} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed. 4. When using the Complement Array  $t_{CKP} = 75$ ns (min).

5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.

#### **VOLTAGE WAVEFORMS**








## Programmable logic sequencer $(20 \times 45 \times 12)$

**PLS179** 

#### **TIMING DIAGRAMS**




#### TIMING DEFINITIONS

SYMBOL	PARAMETER
<sup>1</sup> скн	Width of input clock pulse.
ICKL	Interval between clock pulses.
ţскр	Minimum guaranteed Clock period.
<b>t</b> PRH	Width of preset input pulse.
t <sub>iS1</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>iS2</sub>	Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.
t <sub>IH1</sub>	Required delay between positive transition of clock and end of valid input data.
t <sub>iH2</sub>	Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.
<sup>1</sup> ско	Delay between positive transition of clock and when outputs become valid (with OE Low).
IOE1	Delay between beginning of Output Enable Low and when outputs become valid.
<b>t</b> 001	Delay between beginning of Output Enable High and when outputs are in the OFF-State.
tepr	Delay between V <sub>CC</sub> (after power-on) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").
<b>t</b> ₽D	Propagation delay between combinational inputs and outputs.
toe2	Delay between predefined Output Enable High, and when combinational Outputs become valid.
tod2	Delay between predefined Output Enable Low and when combinational Outputs are in the OFF-State.
<sup>‡</sup> ₽RO	Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.

## Programmable logic sequencer $(20 \times 45 \times 12)$

## Product specification PLS179

#### TIMING DIAGRAMS (Continued)



Programmable logic sequencer  $(20 \times 45 \times 12)$ 

Product specification

**PLS179** 

#### LOGIC PROGRAMMING

The PLS179 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SNAP and SLICE, Data I/O Corporation's ABEL™; and Logical Devices Inc.'s CUPL™ design software packages.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and


#### "AND" ARRAY - (I), (B), (Qp)

CUPL also accept, as input, schematic capture format.


PLS179 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics SNAP and SLICE PLD design software


packages (PTP module). SLICE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.



#### "COMPLEMENT" ARRAY - (C)







Notes on following page.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.


## Programmable logic sequencer $(20 \times 45 \times 12)$

"AND" ARRAY – (Q<sub>N</sub> = J-K Type)





"OE" ARRAY - (E)



NOTES:

This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
 Any gate (T, F<sub>C</sub>, L, P, R, D)<sub>n</sub> will be unconditionally inhibited if any one of the I, B, or Q link pairs are left intact.


To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn, Fc. З.

En = O and En = • are logically equivalent states, since both cause Fn outputs to be unconditionally enabled.
 These states are not allowed for control gates (L, P, R, D)n due to their lack of "OR" array links.

## Programmable logic sequencer $(20 \times 45 \times 12)$

**PLS179** 


#### **PROGRAM TABLE**



### Programmable logic sequencer $(20 \times 45 \times 12)$

Product specification

#### **SNAP RESOURCE SUMMARY DESIGNATIONS**



**PLS179** 

**Product specification** 

## CMOS programmable multi-function PLD $(42 \times 105 \times 12)$

### PLC42VA12

#### DESCRIPTION

The new PLC42VA12 CMOS PLD from Signetics exhibits a unique combination of the two architectural concepts that revolutionized the PLD marketplace.

The Signetics unique Output Macro Cell (OMC) embodies all the advantages and none of the disadvantages associated with the "V" type Output Macro Cell devices. This new design, combined with added functionality of two programmable arrays, represents a significant advancement in the configurability and efficiency of multi-function PLDs.

The most significant improvement in the Output Macro Cell structure is the implementation of the register bypass function. Any of the 10 J-K/D registers can be individually bypassed, thus creating a combinatorial I/O path from the AND array to the output pin. Unlike other "V" type devices, the register in the PLC42VA12 Macro Cell remains fully functional as a buried register. Both the combinatorial I/O and buried register have separate input paths (from the AND array). In most V-type architectures, the register is lost as a resource when the cell is configured as a combinatorial I/O. This feature provides the capability to operate the buried register independently from the combinatorial I/O.


The PLC42VA12 is an EPROM-based CMOS device. Designs can be generated using Signetics SNAP and SLICE PLD design software packages or one of several other commercially available JEDEC standard PLD design software packages.

#### FEATURES

- High-speed EPROM-based CMOS Multi-Function PLD
  - Super set of 22V10, 32VX10 and 20RA10 PAL® ICs
- Two fully programmable arrays eliminate "P-term Depletion"
- Up to 64 P-terms per OR function
- Improved Output Macro Cell Structure
  - Individually programmable as:
    - \* Registered Output with feedback
    - \* Registered Input
    - \* Combinatorial I/O with Buried Register
    - \* Dedicated I/O with feedback
    - \* Dedicated Input (combinatorial)
  - Bypassed Registers are 100% functional with separate input and feedback paths
  - Individual Output Enable control functions
    - \* From pin or AND array
- Reprogrammable 100% tested for programmability
- Eleven clock sources
- Register Preload and Diagnostic Test Mode Features
- Security fuse

#### APPLICATIONS

- Mealy or Moore State Machines
  - Synchronous
    Asynchronous
- Multiple, independent State Machines
- 10-bit ripple cascade
- Sequence recognition
- Bus Protocol generation
- Industrial control
- A/D Scanning



#### **ORDERING INFORMATION**


DESCRIPTION	ORDER CODE
24-Pin Ceramic Dual In-Line with window, Reprogrammable (300mil-wide)	PLC42VA12FA
24-Pin Plastic Dual In-Line, One Time Programmable (300mil-wide)	PLC42VA12N
28-Pin Plastic Leaded Chip Carrier, One Time Programmable (450mil-wide)	PLC42VA12A

PAL is a registered trademark of Advanced Micro Devices, Inc.

#### PIN CONFIGURATIONS


PLC42VA12

#### LOGIC DIAGRAM



## PLC42VA12


#### LOGIC DIAGRAM (Continued)



## Product specification

## PLC42VA12

#### **FUNCTIONAL DIAGRAM**



328

## PLC42VA12

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7	VDC
V <sub>IN</sub>	Input voltage	-0.5 to V <sub>CC</sub> +0.5	V <sub>DC</sub>
VOUT	Output voltage	0.5 to V <sub>CC</sub> +0.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-10 to +10	mA
lout	Output currents	+24	mA
Tamb	Operating temperature range	0 to +75	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C


THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C


#### NOTE:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

## AC TEST CONDITIONS



#### **VOLTAGE WAVEFORMS**



### PLC42VA12

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{arrb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 

⊂ ⊃ 'amb ⊃	+15 C, 4.15V 5 VCC 5 5.25V			1			
				LIMITS			
SYMBOL PARAMETER		TEST CONDITION	MIN	N TYP <sup>1</sup> N		IAX UNIT	
Input volta	age <sup>2</sup>						
VIL	Low	V <sub>CC</sub> = MIN	-0.3		0.8	V	
VIH	High	V <sub>CC</sub> = MAX	2.0		V <sub>CC</sub> + 0.3	v	
Output vo	Itage <sup>2</sup>						
VoL	Low	V <sub>CC</sub> = MIN; I <sub>OL</sub> = 16mA		0.3	0.5	V	
V <sub>OH</sub>	High	V <sub>CC</sub> = MIN; I <sub>OH</sub> = -3.2mA	2.4	4.3		V	
Input curr	ent	• · · · · · · · · · · · · · · · · · · ·					
l <sub>IL</sub>	Low	V <sub>IN</sub> = GND		-1	-10	μA	
l <sub>IH</sub>	High	V <sub>IN</sub> = V <sub>CC</sub>		+1	10	μA	
Output cu	rrent						
I <sub>O(OFF)</sub>	Hi-Z state	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>OUT</sub> = GND		1 -1	10 -10	μ <b>Α</b> μΑ	
los	Short-circuit <sup>3,7</sup>	V <sub>OUT</sub> = GND			-130	mA	
I <sub>CC1</sub>	V <sub>CC</sub> supply current (Active) <sup>4</sup>	I <sub>OUT</sub> = 0mA, f = 15MHz <sup>6</sup> , V <sub>CC</sub> = MAX		90	120	mA	
I <sub>CC2</sub>	V <sub>CC</sub> supply current (Active) <sup>5</sup>	I <sub>OUT</sub> = 0mA, f = 15MHz <sup>6</sup> , V <sub>CC</sub> = MAX		70	100	mA	
Capacitar	ice	· · · · · · · · · · · · · · · · · · ·					
CI	Input	V <sub>CC</sub> = 5V; V <sub>N</sub> = 2.0V		12		рF	
CB	VO	V <sub>B</sub> = 2.0V		15		pF	

NOTES:

1. All typical values are at V<sub>CC</sub> = 5V. T<sub>amb</sub> = +25°C.

2. All voltage values are with respect to network ground terminal.

 All voltage values are with respect to network ground terminal.
 Duration of short-circuit should not exceed one second. Test one at a time.
 Tested with V<sub>IL</sub> = 0.45V, V<sub>IH</sub> = 2.4V.
 Tested with V<sub>IL</sub> = 0V, V<sub>IH</sub> = 2.4V.
 Tested with V<sub>IL</sub> = 0V, V<sub>IH</sub> = V<sub>CC</sub>.
 Refer to Figure 1, ΔI<sub>CC</sub> vs Frequency (worst case). (Referenced from 15MHz) The I<sub>CC</sub> increases by 1.5mA per MHz for the frequency range of 16MHz up to 25MHz. The ICC remains at a worst case for the frequency range of 26MHz up to 37MHz. The ICC decreases by 1.0mA per MHz for the frequency range of 14MHz down to 1MHz. The worst case I<sub>CC</sub> is calculated as follows:


\_


All dedicated inputs are switching. All Oddicated inputs are switching. All OMCs are configured as JK flip-flops in the toggle mode. . . all are toggling. \_

All 12 outputs are disabled.

The number of product terms connected does not impact the I<sub>CC</sub>.

7. Refer to Figure 2 for ΔtpD vs output capacitance loading.





### PLC42VA12

#### **AC ELECTRICAL CHARACTERISTICS**

 $0^{o}C \leq T_{amb} \leq +75^{o}C, \ 4.75V \leq V_{CC} \leq 5.25V; \ R_{1} = 238\Omega, \ R_{2} = 170\Omega$ 

					PLC42VA12	2	4	
SYMBOL	PARAMETER	FROM	то	CONDITION (C <sub>L</sub> (pF))	MIN	түр1	MAX	UNIT
Set-up Tir	me							
t <sub>IS1</sub>	Input; dedicated clock	(I, B, M) +/	CK+	50	23	16		ns
t <sub>IS2</sub>	Input; P-term clock	(I, B, M) +/-	(I, B, M) +/-	50	20	13		ns
t <sub>IS3</sub> 3	Preload; dedicated clock	(M) +/-	CK+	50	10	3.5		ns
t <sub>IS4</sub> 3	Preload; P-term clock	(M) +/-	(I, B, M) +/	50	2	-1.0		ns
t <sub>IS5</sub> 3	Input through complement array; dedicated clock	(I, B, M) +/	CK+	50	50	34		ns
t <sub>iS6</sub> 3	Input through complement array; P-term clock	(I, B, M) +/	(I, B, M) +/	50	40	30		ns
Propagat	ion Delay							
teD1	Propagation Delay	(I, B, M) +/-	(I, B, M) +/	50		20	35	ns
t <sub>PD2</sub>	Propagation Delay with complement array (2 passes)	(I, B,) +/	(I, B, M) +/-	50		36	55	ns
<sup>‡</sup> ско1	Clock to Output; Dedicated clock	CK+	(M) +/	50		13	17	ns
<sup>1</sup> СКО2	Clock to output; P-term clock	(I. B, M) +/-	(M) +/-	50		18	27	ns
t <sub>RP1</sub>	Registered operating period; Dedicated clock (t <sub>IS1</sub> + t <sub>CKO1</sub> )	(1, B, M) +/-	(M) +/	50		29	40	ns
t <sub>RP2</sub>	Registered operating period; P-term clock (t <sub>IS2</sub> + t <sub>CKO2</sub> )	(1, B, M) +/-	(M) +/-	50		31	47	ns
t <sub>RP3</sub> 3	Register preload operating period; Dedicated clock (t <sub>IS3</sub> + t <sub>CKO1</sub> )	(M) +/-	(M) +/-	50		16.5	27	ns
t <sub>RP4</sub> 3	Register preload operating period; P-term clock (t <sub>IS4</sub> + t <sub>CKO2</sub> )	(M) +/-	(M) +/-	50		17	29	ns
t <sub>RP5</sub> 3	Registered operating period with comple- ment array; dedicated clock (t <sub>IS5</sub> + t <sub>CK01</sub> )	(1, B, M) +/-	(M) +/-	50		47	67	ns
t <sub>RP6</sub> 3	Registered operating period with complement array; P-term clock (t <sub>IS6</sub> + t <sub>CKO2</sub> )	(1, B, M) +/-	(M) +/	50		48	67	ns
t <sub>OE1</sub>	Output Enable; from /OE pin <sup>4</sup>	/OE -	(M) +/-	50		10	20	ns
toe2	Output Enable; from P-term <sup>4</sup>	(1, B, M) +/-	(B, M) +/	50		12.5	25	ns
toD1	Output Disable; from /OE pin <sup>4</sup>	/OE +	Outputs dis- abled	5		10	20	ns
tod2	Output Disable; from P-term <sup>4</sup>	(1, B, M) +/	Outputs dis- abled	5		14.5	25	ns
terro <sup>3</sup>	Preset to Output	(I, B, M) +/-	(M) +/-	50	1	25	35	ns
tepr 3	Power-on Reset (Mn = 1)	V <sub>CC</sub> +	(M) +/-	50	1	1	15	ns
Hold Tim	e							
t <sub>iH1</sub>	Input (Dedicated clock)	CK+	(I, B, M) +/-	50	0	-13		ns
t <sub>IH2</sub>	Input (P-term clock)	(1, B, M) +/-	(1, B, M) +/-	50	5	-7.5		ns
t <sub>IH3</sub> 3	Input; from Mn (Dedicated clock)	CK+	(M) +/-	50	5	-1.5		ns
t <sub>IH4</sub> 3	Input; from Mn (P-term clock)	(I, B, M) +/-	(M) +/	50	10	3.5		ns
Pulse Wi	dth							
t <sub>CKH1</sub>	Clock High; Dedicated clock	CK+	CK-	50	10	5		ns
t <sub>CKL1</sub>	Clock Low; Dedicated clock	СК-	CK-	50	10	5		ns
<b>t</b> СКН2	Clock High; P-term clock	CK+	СК-	50	15	7		ns
ICKL2	Clock Low; P-term clock	СК-	СК+	50	15	7	1	ns
teren <sup>3</sup>	Width of preset/reset input pulse	(1, B, M) +/-	(I, B, M) +/-	50	30	7	1	ns

Notes on page 332.

### PLC42VA12

#### AC ELECTRICAL CHARACTERISTICS (Continued)

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ ;  $R_1 = 238\Omega$ ,  $R_2 = 170\Omega$ 

				TEST <sup>2</sup>	PLC42VA12			
SYMBOL	PARAMETER	FROM	то	CONDITION (C <sub>L</sub> (pF))	MIN	ТҮР	MAX	UNIT
Frequenc	y of Operation							
f <sub>CK1</sub>	Dedicated clock frequency	C+	C+	50	50	100		MHz
f <sub>CK2</sub>	P-term clock frequency	C+	C+	50	33	71.4		MHz
f <sub>MAX1</sub>	Registered operating frequency; Dedicated clock (t <sub>IS1</sub> + t <sub>CKO1</sub> )	(I, B, M) +/-	(M) +/-	50	25	34.5		MHz
f <sub>MAX2</sub>	Registered operating frequency; P-term clock (t <sub>IS2</sub> + t <sub>CKO2</sub> )	(I, B, M) +/-	(M) +/-	50	21.3	32.3	1	MHz
fmax3 <sup>3</sup>	Register preload operating frequency; Dedicated clock (t <sub>IS3</sub> + t <sub>CKO1</sub> )	(M) +/-	(M) +/-	50	37	60.6		MHz
f <sub>MAX4</sub> 3	Register preload operating frequency; P-term clock (t <sub>IS4</sub> + t <sub>CKO2</sub> )	(M) +/-	(M) +/	50	34.5	58.8		MHz
f <sub>MAX5</sub> 3	Registered operating frequency with complement array; Dedicated clock (t <sub>IS5</sub> + t <sub>CKO1</sub> )	(I, B, M) +/	(M) +/	50	14.9	21.3		MHz
f <sub>MAX6</sub> 3	Registered operating frequency with complement array; P-term clock (t <sub>IS6</sub> + t <sub>CKO2</sub> )	(I, B, M) +/	(M) +/-	50	14.9	20.8		MHz


NOTES:

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C. These limits are not tested/guaranteed.
 Refer also to AC Test Conditions (Test Load Circuit).

These limits are not tested, but are characterized periodically and are guaranteed by design. 3.


For 3-State output; output enable times are tested with  $C_{L}$  = 50pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_{L}$  = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OH</sub> - 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed. 4.

#### **BLOCK DIAGRAM**



### PLC42VA12

#### OUTPUT MACRO CELL (OMC)



Output Macro Cell Configuration Signetics unique Output Macro Cell design represents a significant advancement in the configurability of multi-function Programmable Logic Devices.

The PLC42VA12 has 10 programmable Output Macro Cells. Each can be individually programmed in any of 5 basic configurations:

- Dedicated I/O (combinatorial) with feedback to AND array
- Dedicated Input
- Combinatorial I/O with feedback and Buried Register with feedback (register bypass)
- Registered Input
- · Registered Output with feedback

Each of the registered options can be further customized as J-K type or D-type, with either an internally derived clock (from the AND array) or clocked from an external source. With these additional programmable options, it is possible to program each Output Macro Cell in any one of 14 different configurations. These 14 configurations, combined with the fully programmable OR array, make the PLC42VA12 the most versatile and silicon efficient of all the Output Macro Cell-type PLDs.

The most significant Output Macro Cell (OMC) feature is the implementation of the register bypass function. Any of the 10 J-K/D registers can be individually bypassed, thus creating a combinatorial I/O path from the AND array to the output pin. Unlike other Output Macro Cell-type devices, the register in the OMC is fully functional as a buried register. Furthermore, both the combinatorial I/O and the buried register have separate input paths (from the AND array) and separate feedback paths (to the AND array). This feature provides the capability to operate the buried register independently from the combinatorial I/O.

The PLC42VA12 is ideally suited for both synchronous and asynchronous logic functions. Eleven clock sources – 10 driven from the AND array and one from an external source – make it possible to design synchronous state machine functions, event-driven state machine functions and combinatorial (asynchronous) functions all on the same chip.


Sophisticated control functions support individual OE control and Reset functions from the AND array. OE control is also available from the I9/OE pin. Register Preset and Load functions are controlled from the AND array, in 2 banks of 4 for OMCs M1 – M8. Output Macro Cells M0 and M9 have individual Preset and Load Control terms.

Output Polarity for the combinatorial I/O paths is configurable via 12 programmable EX-OR gates. The output of each register can be configured as inverting (active Low) or non-inverting (active High) via manipulation of the logic equations.


The output of each buried register can also be configured as inverting or non-inverting via the input buffer which feeds back to the AND array.

PLC42VA12

#### **OUTPUT MACRO CELL PROGRAMMABLE OPTIONS**



### ARCHITECTURAL OPTIONS



REGISTER SELECT OPTIONS

Notes on page 339.

#### **OMC Programmable Options**

For purposes of programming, the Output Macro Cell should be considered to be partitioned into five separate blocks. As shown in the drawing titled "Output Macro Cell Programmable Options", the programmable blocks are: Register Select Options, Polarity Options, Clock Options, OMC Configuration Options and Output Enable Control Options.

There is one programmable location associated with each block except the Output Enable Control block which has two programmable fuse locations per OMC.

The following drawings detail the options associated with each programmable block. The associated programming codes are also included. The table titled "Output Macro Cell Configurations" (page 339) lists all the possible combinations of the five programmable options.


#### **Register Select Options**

Each OMC Register can be configured either as a dedicated D-type or a J-K flip-flop. The Flip-Flop Control term, Fc, provides the option to control each Register dynamically—switching from D-type to J-K type, based on the Fc control signal.


Register Preset and Reset are controlled from the AND array. Each OMC has an individual Reset Control term (RMn). The Register Preset function is controlled in two banks of 4 for OMCs M1 – M3 and M4 – M8 (via the control terms PA and PB). OMCs M0 and M9 have individual control terms (PM0 and PM9 respectively).

## PLC42VA12






#### POLARITY OPTIONS (for Combinatorial I/O Configurations Only<sup>1</sup>)



#### **CLOCK OPTIONS**



#### If an OMC is configured as a Registered

control.

Polarity Options When an OMC is configured as a

Output, /Q is propagated to the output pin. Note that either Q or /Q can be fedback to the AND array by manipulating the feedback logic equations. (TRUE or COMPLEMENT).

Combinatorial I/O with Buried Register, the

polarity of the combinatorial path can be programmed as Active-High or Active-Low. A configurable EX-OR gate provides polarity

#### **Clock Options**


In the unprogrammed state, all Output Macro Cell clock sources are connected to the External Clock pin (l<sub>0</sub>/CLK pin 1). Each OMC can be individually programmed such that its P-term Clock (CK<sub>n</sub>) is enabled, thus disabling it from the External Clock and providing event-driven clocking capability.


This feature supports multiple state machines, clocked at several different rates, all on one chip, or the ability to collect large amounts of random logic, including 10 separately clocked flip-flops.

Notes on page 339.

## PLC42VA12

#### OUTPUT MACRO CELL CONFIGURATION OPTIONS





Notes on page 339.

#### OMC Configuration Options


Each OMC can be configured as a Registered Output with feedback, a Registered Input or a Combinatorial I/O with Buried Register. Dedicated Input and dedicated I/O configurations are also possible.

When the Combinatorial I/O option is selected, (the Register Bypass option), the Buried Register remains 100% functional, with its own inputs from the AND array and a separate feedback path. This unique feature is ideal for designing any type of state machine; synchronous Mealy-types that require both Buried and Output Registers, or asynchronous Mealy-types that require buried registers and combinatorial output functions. Both synchronous and asynchronous Moore-type state machines can also be easily accommodated with the flexible OMC structure. Note that an OMC can be configured as either a Combinatorial I/O (with Buried Register) or a Registered Output with feedback and it can still be used as a Registered Input. By disabling the outputs via any OE control function, the M pin can be used as an input. When the Load Control P-term is asserted HIGH, the register is preloaded from the M pin(s). When the L<sub>C</sub> P-term is Active-Low and the output is enabled, the OMC will again function as configured (either a combinatorial I/O or a registered output with feedback). This feature is suited for synchronizing input signals prior to commencing a state sequence.

### PLC42VA12

**Output Enable Control Options** 

#### OUTPUT CONTROL OPTIONS



CODE

A or 0

OE CONTROL FUSE

ALWAYS ENABLED

CODE

A


#### **COMPLEMENT ARRAY DETAIL**

CODE

.

OE FUSE

FROM P-TERM CONTROL



En FUSE

FROM P-TERM CONTROL

**Complement Array Detail** 

The complement array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

En FUSE

ALWAYS ENABLED

CODE

۵

The concept is deceptively simple. If you subscribe to the theory that the expressions (/A \* /B \* /C) and  $(\overline{A + B + C})$  are equivalent, you will begin to see the value of this single term NOR array.

The complement array is a single OR gate with inputs from the AND array. The output of the complement array is inverted and fedback to the AND array (NOR function). The output of the array will be LOW if any one or more of the AND terms connected to it are active (HIGH). If, however, all the connected terms are inactive (LOW), which is a classic unknown state, the output of the complement array will be HIGH.

Consider the product terms A, B and D that represent defined states. They are also connected to the input of the complement array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to product term E, which could be used in turn to preset the state machine to known state. Without the complement array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, such an approach can be prohibitive, both in terms of time and wasted resources.

Notes on page 339.

Product specification

## PI C42VA12

#### LOGIC PROGRAMMING

The PLC42VA12 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABELTM and CUPL<sup>™</sup> design software packages also support the PLC42VA12 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and

#### LOGIC IMPLEMENTATION

CUPL also accept, as input, schematic capture format.

PLC42VA12 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SNAP and SLICE only. The SLICE design package is available, free of charge, to gualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below. Symbols for OMC configuration have been previously defined the Architectural Options section.


Tn STATUS

INACTIVE (RESET)

A

CODE

.



Tn STATUS CODE Tn STATUS CODE Tn STATUS CODE ACTIVE<sup>1</sup> . INACTIVE • ACTIVE (SET)

Notes on page 339.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

PLC42VA12

#### LOGIC IMPLEMENTATION (Continued)

#### **OUTPUT MACRO CELL CONFIGURATIONS**

		PROGRAMMING CO	DES	
OUTPUT MACRO CELL CONFIGURATION	REGISTER SELECT FUSE	OMC CONFIGURATION FUSE	POLARITY FUSE	CLOCK FUSE
Combinatorial I/O with Buried D-ty	pe register			
External clock source	A	•	HorL	A
P-term clock source	A .	•	HorL	•
Combinatorial I/O with Buried J-K	type register			
External clock source	•	•	HorL	Α
P-term clock source	•	•	H or L	٠
Registered Output (D-type) with fe	edback			
External clock source	A	A	N/A	A
P-term clock source	A	A	N/A	•
Registered Output (J-K type) with	feedback			
External clock source	•	A	N/A	A
P-term clock source	•	A	N/A	•
Registered Input (Clocked Preload	l) with feedback			
External clock source	A	A or • <sup>5</sup>	Optional <sup>5</sup>	A
P-term clock source	A.	A or ● <sup>5</sup>	Optional <sup>5</sup>	•

	OUTPUT CONT	ROL FUSES	
OUTPUT ENABLE CONTROL <sup>®</sup> CONFIGURATION	OE CONTROL FUSE	En FUSES	CONTROL SIGNAL
OMC controlled by /OE pin	A	A	
Output Enabled			Low
Output Disabled		1	High
OMC controlled by P-term	•	A or 0	
Output Enabled	1		High
Output Disabled			Low
Output always Enabled	A	0	Not Applicable

NOTES:

1. This is the initial (unprogrammed) state of the device.

Any gate will be unconditionally inhibited if both the TRUE and COMPLEMENT fuses are left intact.
 To prevent oscillations, this state is not allowed for Complement Array fuse pairs that are coupled to active product terms.

4. The OMC Configuration fuse must be programmed as Combinatorial I/O in order to make use of the Polarity Option.

5. Regardless of the programmed state of the OMC Configuration fuse, an OMC can be used as a Registered Input. Note that the Load Control P-term must be asserted Active-High.

6. Output must be disabled.

7. Program code definitions:

A = Active (unprogrammed fuse)

0, • = Inactive (programmed fuse)

= Don't Care (both TRUE and COMPLEMENT fuses unprogrammed)


н = Active-High connection

= Active-Low connection 1

8. OE control for B0 and B1 (Pins 10 and 11) is from the AND array only.

## PLC42VA12


#### TIMING DIAGRAMS



#### TIMING DEFINITIONS

SYMBOL	PARAMETER
f <sub>CK1</sub>	Clock Frequency; External Clock
f <sub>CK2</sub>	Clock Frequency; P-term Clock
<sup>1</sup> СКН1	Width of Input Clock Pulse; External Clock
tскн2	Width of Input Clock Pulse; P-term Clock
ICKL1	Interval between Clock pulses; External Clock
tCKL2	Interval between Clock Pulses; P-term Clock
t <sub>CKO1</sub>	Delay between the Positive Transition of External Clock and when M Outputs become valid.
<b>t</b> ско2	Delay between the Positive Transition of P-term Clock and when M Outputs become valid.
t <sub>RP1</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using External Clock.
t <sub>RP2</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using P-term Clock.
t <sub>RP3</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using Preload Inputs (from M pins) and External Clock.
t <sub>RP4</sub>	Delay between beginning of Valid Input and when the M outputs become valid when using Preload inputs (from M pins) and P-term Clock.
t <sub>RP5</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using Com- plement Array and External clock
t <sub>RP6</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using Com- plement Array and P-term Clock.
f <sub>MAX1</sub>	Minimum guaranteed Operating Frequency; Dedicated Clock
f <sub>MAX2</sub>	Minimum guaranteed Operating Frequency; P-term Clock
f <sub>махэ</sub>	Minimum guaranteed Operating Frequency using Preload; Dedicated Clock (M pin to M pin)
f <sub>MAX4</sub>	Minimum guaranteed Operating Frequency using Preload; P-term Clock (M pin to M pin)
f <sub>MAX5</sub>	Minimum guaranteed Operating Frequency using Complement Array; Dedicated Clock
f <sub>MAX6</sub>	Minimum Operating Frequency using Complement Array; P-term Clock
t <sub>iH1</sub>	Required delay between positive transition of External Clock and end of valid input data.

#### TIMING DEFINITIONS (Continued)




SYMBOL	
OT MOOL	
t <sub>IH2</sub>	Required delay between positive transition of P-term Clock and end of valid input data.
цнз	Required delay between positive transition of External Clock and end of valid input data when us- ing Preload Inputs (from M pins).
t <sub>iH4</sub>	Required delay between positive transition of P-term Clock and end of valid input data when us- ing Preload Inputs (from M pins).
t <sub>IS1</sub>	Required delay between begin- ning of valid input and positive transition of External Clock.
t <sub>IS2</sub>	Required delay between begin- ning of valid input and positive transition of P-term Clock input.
tis3	Required delay between beginning of valid Preload input (from M pins) and positive transition of External Clock.
t <sub>IS4</sub>	Required delay between beginning of valid Preload input (from M pins) and positive transition of P-term Clock input.
t <sub>IS5</sub>	Required delay between beginning of valid input through Complement Array and positive transition of External Clock.
t <sub>IS6</sub>	Required delay between beginning of valid input through Complement Array and positive transition of P-term Clock input.
toe1,	Delay between beginning of Output Enable signal (Low) from /OE pin and when Outputs become valid.
t <sub>OE2</sub>	Delay between beginning of Output Enable signal (High or Low) from OE P-term and when Outputs become valid.
t <sub>OD1</sub>	Delay between beginning of Output Enable signal (HIGH) from /OE pin and when Outputs become disabled.
toD2	Delay between beginning of Output Enable signal (High or Low) from OE P-term and when Outputs become disabled.
te-D	Delay between beginning of valid input and when the Outputs be- come valid (Combinatorial Path).
624	Width of Preset/Reset Pulse.
le-a0	Delay between beginning of valid Preset/Reset Input and when the registered Outputs become Preset (*1*) or Reset (*0*).
1PPR	Delay between V <sub>CC</sub> (after power-up) and when flip-flops become Reset to "0". Note: Signal at Output (M pin) will be inverted.

PLC42VA12

#### Product specification

## PLC42VA12

#### LOGIC FUNCTION



#### NOTE:

Similar logic functions are applicable for D mode flip-flops.

#### FLIP-FLOP TRUTH TABLE

ŌE	L,	CKn	Pn	Rn	J	Κ	Q	М
Н								Hi-Z
L	Х	Х	Х	X	Х	X	L	Н
L	Х	Х	Н	L	Х	Х	н	L
L	Х	Х	L	Н	X	X	Ĺ	Н
L	L	Ť	L	L	L	L	Q	۵
L	L	Ť	L	L	L	Н	L	н
L	ι	Ť	L	L	н	L	н	L
L	L	Ť	L	L	н	н	۵	Q
н	н	Ť	L	Ł	L	н	L	H.
н	н	Ť	L	L	н	L	н	Ľ
+10V	X	1	X	X	L	н	L	Н
	X	Ť	X	X	н	L	н	۲.

NOTES: 1 Positi

Positive Logic:  $J-K = T_0 + T_1 + T_2 + ... + T_{31}$  $T = T_0 / (10 + 12 + ... + T_{31})$ 

1 denotes transition for Low to
 X = Don't care

- A. \* = Forced at M<sub>n</sub> pin for loading the J-K flip-flop in the Input mode. The load control term, L<sub>n</sub> must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disabled) during Preload.
- At P = R = H, Q = H. The final state of Q depends on which is released first.
- \*\* = Forced at F<sub>n</sub> pin to load J/K flip-flop (Diagnostic mode).

#### PLC42VA12 UNPROGRAMMED STATE

A factory shipped unprogrammed device is configured such that all cells are in a conductive state.

#### The following are:

ACTIVE:

- OR array logic terms
- Output Macro Cells M1 M8;
  - D-type registered outputs (D = 0)
- External clock path
- Inputs: B0, B1, M0, M9

#### INACTIVE:

- AND array logic and control terms (except flip-flop mode control term, F<sub>C</sub>)
- Bidirectional I/O (B0, B1);
  - Inputs are active. Outputs are 3-Stated via the OE P-terms, D0 and D1.
  - D-type registers (D = 0).
- Output Macro Cells M0 and M9;
- Bidirectional I/O, 3-Stated via the OE P-terms, DM0 and DM9. The inputs are active.
- P-term clocks
- Complement Array
- J-K Flip-Flop mode


#### ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PLC42VA12 devices are such that erasure begins to occur upon exposure to light with wavelength shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 - 4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical PLC42VA12 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PLC42VA12 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PLC42VA12 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000µW/cm<sup>2</sup> power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm<sup>2</sup> (1 week @ 12000µW/cm<sup>2</sup>). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retentions exceeds 20 years.


#### **PROGRAM TABLE**



### PLC42VA12

## PLC42VA12

### SNAP RESOURCE SUMMARY DESIGNATIONS



Preliminary specification

## CMOS programmable multi-function PLD $(42 \times 105 \times 12)$

## PLC42VA12I (Industrial)

#### DESCRIPTION

The new PLC42VA12I CMOS PLD from Signetics exhibits a unique combination of the two architectural concepts that revolutionized the PLD marketplace.

The Signetics unique Output Macro Cell (OMC) embodies all the advantages and none of the disadvantages associated with the "V" type Output Macro Cell devices. This new design, combined with added functionality of two programmable arrays, represents a significant advancement in the configurability and efficiency of multi-function PLDs.

The most significant improvement in the Output Macro Cell structure is the implementation of the register bypass function. Any of the 10 J-K/D registers can be individually bypassed, thus creating a combinatorial I/O path from the AND array to the output pin. Unlike other "V" type devices, the register in the PLC42VA12I Macro Cell remains fully functional as a buried register. Both the combinatorial I/O and buried register have separate input paths (from the AND array). In most V-type architectures, the register is lost as a resource when the cell is configured as a combinatorial I/O. This feature provides the capability to operate the buried register independently from the combinatorial I/O.

The PLC42VA12I is an EPROM-based CMOS device. Designs can be generated using Signetics SNAP and SLICE PLD design software packages or one of several other commercially available JEDEC standard PLD design software packages.


#### FEATURES

- Industrial temperature range EPROM-based CMOS multi-function PLD
   -40°C to +85°C (10% power supplies)
- Super set of 22V10, 32VX10 and 20RA10 PAL® ICs
- Two fully programmable arrays eliminate "P-term Depletion"
  - Up to 64 P-terms per OR function
- Improved Output Macro Cell Structure
  - Individually programmable as:
  - \* Registered Output with feedback
  - \* Registered Input
  - \* Combinatorial I/O with Buried Register
  - \* Dedicated I/O with feedback
  - \* Dedicated Input (combinatorial)
  - Bypassed Registers are 100% functional with separate input and feedback paths
  - Individual Output Enable control functions
  - \* From pin or AND array
- Reprogrammable—tested 100% for programmability
- Eleven clock sources
- Register Preload and Diagnostic Test Mode Features
- Security fuse

#### APPLICATIONS

- Mealy or Moore State Machines
  - Synchronoüs
    Asynchronous
- Multiple, independent State Machines
- 10-bit ripple cascade
- Sequence recognition
- Bus Protocol generation
- Industrial control
- A/D Scanning

#### PIN CONFIGURATIONS



A = Plastic Leaded Chip Carrier (450mil-square)

#### **ORDERING INFORMATION**


DESCRIPTION	ORDER CODE
24-Pin Ceramic Dual In-Line with window, Industrial Temperature Range. Reprogrammable (300mil-wide)	PLC42VA12IFA
24-Pin Plastic Dual In-Line, Industrial Temperature Range, One Time Programmable (300mil-wide)	PLC42VA12IN
28-Pin Plastic Leaded Chip Carrier, Industrial Temperature Range, One Time Programmable (450mil-wide)	PLC42VA12IA

PAL is a registered trademark of Advanced Micro Devices, Inc.

### Preliminary specification


## PLC42VA12I






# Preliminary specification PLC42VA12I

### LOGIC DIAGRAM (Continued)



## PLC42VA12I

#### **FUNCTIONAL DIAGRAM**



### PLC42VA12I

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>cc</sub>	Supply voltage	-0.5 to +7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	0.5 to V <sub>CC</sub> +0.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage	-0.5 to V <sub>CC</sub> +0.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-10 to +10	mA
lout	Output currents	+24	mA
Tamb	Operating temperature range	-40 to +85	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C


#### THERMAL RATINGS

TEMPERATURE				
Maximum junction	160°C			
Maximum ambient	85°C			
Allowable thermal rise ambient to junction	75°C			


#### NOTE:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

#### AC TEST CONDITIONS



#### **VOLTAGE WAVEFORMS**



### PLC42VA12I

#### DC ELECTRICAL CHARACTERISTICS

 $-40^{\circ}C \le T_{amb} \le +85^{\circ}C, 4.5V \le V_{CC} \le 5.5V$ 

	$5 + 65^{\circ}$ C, $4.50 \le V_{CC} \le 5.50^{\circ}$	T		<u> </u>		
SYMBOL	PARAMETER		LIMITS			
		TEST CONDITION	MIN	TYP1	MAX	UNIT
Input volta	age <sup>2</sup>					
VIL	Low	V <sub>CC</sub> = MIN	0.3		0.8	v
V <sub>IH</sub>	High	V <sub>CC</sub> = MAX	2.0		V <sub>CC</sub> + 0.3	v
Output vo	Itage <sup>2</sup>					
VoL	Low	V <sub>CC</sub> = MIN; I <sub>OL</sub> = 16mA		0.3	0.5	v
V <sub>OH</sub>	High	$V_{CC} = MIN; I_{OH} = -3.2mA$	2.4	4.3		v
Input curr	ent				····	
I <sub>IL</sub>	Low	V <sub>IN</sub> = GND		-1	-10	μA
hн	High	V <sub>IN</sub> = V <sub>CC</sub>		+1	10	μA
Output cu	rrent					
I <sub>O(OFF)</sub>	Hi-Z state	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>OUT</sub> = GND		1 -1	10 -10	μΑ μΑ
los	Short-circuit <sup>3,7</sup>	V <sub>OUT</sub> = GND			-130	mA
I <sub>CC1</sub>	V <sub>CC</sub> supply current (Active) <sup>4</sup>	I <sub>OUT</sub> = 0mA, f = 15MHz <sup>6</sup> , V <sub>CC</sub> = MAX			150	mA
Icc2	V <sub>CC</sub> supply current (Active) <sup>5</sup>	I <sub>OUT</sub> = 0mA, f = 15MHz <sup>5</sup> , V <sub>CC</sub> = MAX			120	mA
Capacitan	ce					
CI	Input	V <sub>CC</sub> = 5V; V <sub>IN</sub> = 2.0V		12		pF
CB	1/0	V <sub>B</sub> = 2.0V		15		pF

NOTES:


- All typical values are at V<sub>CC</sub> = 5V. T<sub>amb</sub> = +25°C.
   All voltage values are with respect to network ground terminal.
   Duration of short-circuit should not exceed one second. Test one at a time.
- 4.
- 5.
- Tested with  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ . Tested with  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ . Tested with  $V_{IL} = 0V$ ,  $V_{IH} = V_{CC}$ . Refer to Figure 1,  $\Delta I_{CC}$  vs Frequency (worst case). (Referenced from 15MHz) 6.
  - The I<sub>CC</sub> increases by 1.5mA per MHz for the frequency range of 16MHz up to 25MHz.


The ICC remains at a worst case for the frequency range of 26MHz up to 37MHz.

- The ICC decreases by 1.0mA per MHz for the frequency range of 14MHz down to 1MHz. The worst case I<sub>CC</sub> is calculated as follows:

  - All dedicated inputs are switching.
     All OMCs are configured as JK flip-flops in the toggle mode. . . all are toggling. \_
  - All 12 outputs are disabled. \_
  - The number of product terms connected does not impact the ICC.

7. Refer to Figure 2 for  $\Delta t_{PD}$  vs output capacitance loading.





### PLC42VA12I

#### **AC ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}C \le T_{amb} \le +85^{\circ}C$ ,  $4.5V \le V_{CC} \le 5.5V$ ;  $R_1 = 238\Omega$ ,  $R_2 = 170\Omega$ 

				TEST <sup>2</sup>	PLC42VA12I			
SYMBOL	PARAMETER	FROM	то	CONDITION (C <sub>L</sub> (pF))	MIN	TYP <sup>1</sup>	МАХ	UNIT
Set-up Tin	ne							
t <sub>IS1</sub>	Input; dedicated clock	(I, B, M) +/-	CK+	50	23	16		ns
t <sub>IS2</sub>	Input; P-term clock	(!, B, M) +/-	(I, B, M) +/-	50	20	13		ns
t <sub>IS3</sub> 3	Preload; dedicated clock	(M) +/-	CK+	50	10	3.5		ns
t <sub>IS4</sub> 3	Preload; P-term clock	(M) +/-	(I, B, M) +/-	50	2	-1.0		ns
t <sub>IS5</sub> 3	Input through complement array; dedicated clock	(I, B, M) +/-	CK+	50	50	34		ns
t <sub>iS6</sub> 3	Input through complement array; P-term clock	(I, B, M) +/-	(I, B, M) +/-	50	40	30		ns
Propagati	on Delay							
ten1	Propagation Delay	(I, B, M) +/	(I, B, M) +/-	50		20	35	ns
t <sub>PD2</sub>	Propagation Delay with complement array (2 passes)	(I, B,) +/	(I, B, M) +/	50		36	55	ns
t <sub>CKO1</sub>	Clock to Output; Dedicated clock	CK+	(M) +/-	50		13	17	ns
tског	Clock to output; P-term clock	(I, B, M) +/-	(M) +/-	50		18	27	ns
t <sub>RP1</sub>	Registered operating period; Dedicated clock (t <sub>IS1</sub> + t <sub>CKO1</sub> )	(I, B, M) +/-	(M) +/-	50		29	40	ns
t <sub>RP2</sub>	Registered operating period; P-term clock (t <sub>IS2</sub> + t <sub>CKO2</sub> )	(I, B, M) +/-	(M) +/-	50		31	47	ns
t <sub>RP3</sub> 3	Register preload operating period; Dedicated clock (t <sub>IS3</sub> + t <sub>CKO1</sub> )	(M) +/-	(M) +/	50		16.5	27	ns
t <sub>RP4</sub> 3	Register preload operating period; P-term clock (t <sub>IS4</sub> + t <sub>CKO2</sub> )	(M) +/-	(M) +/	50		17	29	ns
t <sub>RP5</sub> 3	Registered operating period with comple- ment array; dedicated clock (t <sub>IS5</sub> + t <sub>CKO1</sub> )	(I, B, M) +/-	(M) +/-	50		47	67	ns
t <sub>RP6</sub> 3	Registered operating period with complement array; P-term clock (t <sub>IS6</sub> + t <sub>CKO2</sub> )	(I, B, M) +/	(M) +/	50		48	67	ns
t <sub>OE1</sub>	Output Enable; from /OE pin <sup>4</sup>	/OE	(M) +/-	50		10	20	ns
t <sub>OE2</sub>	Output Enable; from P-term <sup>4</sup>	(I, B, M) +/-	(B, M) +/-	50		12.5	25	ns
toD1	Output Disable; from /OE pin <sup>4</sup>	/OE +	Outputs dis- abled	5		10	20	ns
t <sub>OD2</sub>	Output Disable; from P-term <sup>4</sup>	(I, B, M) +/	Outputs dis- abled	5		14.5	25	ns
t₽RO <sup>3</sup>	Preset to Output	(I, B, M) +/-	(M) +/-	50		25	35	ns
teer <sup>3</sup>	Power-on Reset (Mn = 1)	V <sub>CC</sub> +	(M) +/	50			15	ns
Hold Time	8							
t <sub>IH1</sub>	Input (Dedicated clock)	CK+	(I, B, M) +/-	50	0	-13		ns
t <sub>IH2</sub>	Input (P-term clock)	(I, B, M) +/-	(I, B, M) +/-	50	5	-7.5		ns
t <sub>IH3</sub> 3	Input; from Mn (Dedicated clock)	CK+	(M) +/-	50	5	-1.5		ns
t <sub>IH4</sub> 3	Input; from Mn (P-term clock)	(I, B, M) +/	(M) +/	50	10	3.5		ns
Pulse Wid	dth							-
t <sub>CKH1</sub>	Clock High; Dedicated clock	CK+	CK-	50	10	5		ns
t <sub>CKL1</sub>	Clock Low; Dedicated clock	CK-	CK+	50	10	5		ns
t <sub>CKH2</sub>	Clock High; P-term clock	CK+	CK-	50	15	7		ns
tCKL2	Clock Low; P-term clock	CK-	CK+	50	15	7		ns
te <sub>RH</sub> 3	Width of preset/reset input pulse	(I, B, M) +/-	(I, B, M) +/	50	30	7		ns

Notes on page 352.

## Preliminary specification PLC42VA12I

UNIT

MHz

MHz

MHz

MHz

MH<sub>7</sub>

MHz

MHz

MHz

#### AC ELECTRICAL CHARACTERISTICS (Continued)

 $-40^{\circ}C \le T_{amb} \le +85^{\circ}C, 4.5V \le V_{CC} \le 5.5V; R_1 = 238\Omega, R_2 = 170\Omega$ TEST<sup>2</sup> PLC42VA12I CONDITION TYP1 SYMBOL PARAMETER FROM то MIN MAX (CL (pF)) **Frequency of Operation** Dedicated clock frequency C+ 50 50 100 f<sub>CK1</sub> C+ C+ 33 P-term clock frequency C+ 50 71.4 f<sub>CK2</sub> Registered operating frequency; fMAX1 (I, B, M) +/-(M) +/--50 25 34.5 Dedicated clock (tis1 + tcKO1) Registered operating frequency; 50 21.3 32.3 (I, B, M) +/--(M) +/-f<sub>MAX2</sub> P-term clock (t<sub>IS2</sub> + t<sub>CKO2</sub>) Register preload operating frequency; Dedicated clock fмахз<sup>3</sup> 50 37 60.6 (M) +/--(M) +/-(tiss + tcko1) Register preload operating frequency; P-term clock f<sub>MAX4</sub>3 (M) +/--(M) +/--50 34.5 58.8  $(t_{IS4} + t_{CKO2})$ Registered operating frequency fMAX53 with complement array; 14.9 21.3 (I, B, M) +/-(M) +/--50 Dedicated clock (t<sub>IS5</sub> + t<sub>CKO1</sub>) Registered operating frequency f<sub>MAX6</sub>3 with complement array; (I, B, M) +/-(M) +/-50 14.9 20.8 P-term clock (t<sub>IS6</sub> + t<sub>CKO2</sub>)

NOTES:


1. All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C. These limits are not tested/guaranteed.

Refer also to AC Test Conditions (Test Load Circuit). 2

These limits are not tested, but are characterized periodically and are guaranteed by design. 3.


4. For 3-State output; output enable times are tested with CL = 50pF to the 1.5V level, and S1 is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with CL = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed.





## PLC42VA12I

#### OUTPUT MACRO CELL (OMC)



Output Macro Cell Configuration Signetics unique Output Macro Cell design represents a significant advancement in the configurability of multi-function Programmable Logic Devices.

The PLC42VA12I has 10 programmable Output Macro Cells. Each can be individually programmed in any of 5 basic configurations:

- Dedicated I/O (combinatorial) with feedback to AND array
- Dedicated Input
- Combinatorial I/O with feedback and Buried Register with feedback (register bypass)
- Registered Input
- Registered Output with feedback

Each of the registered options can be further customized as J-K type or D-type, with either an internally derived clock (from the AND array) or clocked from an external source. With these additional programmable options, it is possible to program each Output Macro Cell in any one of 14 different configurations. These 14 configurations, combined with the fully programmable OR array, make the PLC42VA12I the most versatile and silicon efficient of all the Output Macro Cell-type PLDs.

The most significant Output Macro Cell (OMC) feature is the implementation of the register bypass function. Any of the 10 J-K/D registers can be individually bypassed, thus creating a combinatorial I/O path from the AND array to the output pin. Unlike other Output Macro Cell-type devices, the register in the OMC is fully functional as a buried register. Furthermore, both the combinatorial I/O and the buried register have separate input paths (from the AND array) and separate feedback paths (to the AND array). This feature provides the capability to operate the buried register independently from the combinatorial I/O.

The PLC42VA12I is ideally suited for both synchronous and asynchronous logic functions. Eleven clock sources – 10 driven from the AND array and one from an external source – make it possible to design synchronous state machine functions, event-driven state machine functions and combinatorial (asynchronous) functions all on the same chip.


Sophisticated control functions support individual OE control and Reset functions from the AND array. OE control is also available from the I9/OE pin. Register Preset and Load functions are controlled from the AND array, in 2 banks of 4 for OMCs M1 – M8. Output Macro Cells M0 and M9 have individual Preset and Load Control terms.

Output Polarity for the combinatorial I/O paths is configurable via 12 programmable EX-OR gates. The output of each register can be configured as inverting (active Low) or non-inverting (active High) via manipulation of the logic equations.

The output of each buried register can also be configured as inverting or non-inverting via the input buffer which feeds back to the AND array.

# PLC42VA12I

## **OUTPUT MACRO CELL PROGRAMMABLE OPTIONS**



## ARCHITECTURAL OPTIONS

## CLOCK OPTIONS FROM OR ARRAY CK D OMC CONFIG. OPTIONS OUTPUT CONTROL a FROM AND ARRAY $\leq$ REGISTER MODE (D or JK) CODE D-TYPE A FC CONTROL P-TERM L CLOCK OPTIONS FROM OR ARRAY OMC OUTPUT CONFIG. Q CONTROL OPTIONS FROM AND ARRAY REGISTER MODE (D or JK) CODE JK-TYPE ٠ FC CONTROL P-TERM

## **REGISTER SELECT OPTIONS**

Notes on page 359.

### 354

## **OMC Programmable Options**

For purposes of programming, the Output Macro Cell should be considered to be partitioned into five separate blocks. As shown in the drawing titled "Output Macro Cell Programmable Options", the programmable blocks are: Register Select Options, Polarity Options, Clock Options, OMC Configuration Options and Output Enable Control Options.

There is one programmable location associated with each block except the Output Enable Control block which has two programmable fuse locations per OMC.

The following drawings detail the options associated with each programmable block. The associated programming codes are also included. The table titled "Output Macro Cell Configurations" (page 359) lists all the possible combinations of the five programmable options.


## **Register Select Options**

Each OMC Register can be configured either as a dedicated D-type or a J-K flip-flop. The Flip-Flop Control term, Fc, provides the option to control each Register dynamically—switching from D-type to J-K type, based on the Fc control signal.


Register Preset and Reset are controlled from the AND array. Each OMC has an individual Reset Control term (RMn). The Register Preset function is controlled in two banks of 4 for OMCs M1 – M3 and M4 – M8 (via the control terms PA and PB). OMCs M0 and M9 have individual control terms (PM0 and PM9 respectively).

# PLC42VA12I


## **REGISTER SELECT OPTIONS** (Continued)



## POLARITY OPTIONS (for Combinatorial I/O Configurations Only1)



## **CLOCK OPTIONS**



Notes on page 359.

### Polarity Options When an OMC is configured as a Combinatorial I/O with Buried Ber

Combinatorial I/O with Buried Register, the polarity of the combinatorial path can be programmed as Active-High or Active-Low. A configurable EX-OR gate provides polarity control.

If an OMC is configured as a Registered Output, /Q is propagated to the output pin. Note that either Q or /Q can be fedback to the AND array by manipulating the feedback logic equations. (TRUE or COMPLEMENT).


## **Clock Options**


In the unprogrammed state, all Output Macro Cell clock sources are connected to the External Clock pin (IO/CLK pin 1). Each OMC can be individually programmed such that its P-term Clock (CK<sub>n</sub>) is enabled, thus disabling it from the External Clock and providing event-driven clocking capability.

This feature supports multiple state machines, clocked at several different rates, all on one chip, or the ability to collect large amounts of random logic, including 10 separately clocked flip-flops.

# PLC42VA12I

## OUTPUT MACRO CELL CONFIGURATION OPTIONS





Notes on page 359.


## OMC Configuration Options

Each OMC can be configured as a Registered Output with feedback, a Registered Input or a Combinatorial I/O with Buried Register. Dedicated Input and dedicated I/O configurations are also possible.


When the Combinatorial I/O option is selected, (the Register Bypass option), the Buried Register remains 100% functional, with its own inputs from the AND array and a separate feedback path. This unique feature is ideal for designing any type of state machine; synchronous Mealy-types that require both Buried and Output Registers, or asynchronous Mealy-types that require buried registers and combinatorial output functions. Both synchronous and asynchronous Moore-type state machines can also be easily accommodated with the flexible OMC structure. Note that an OMC can be configured as either a Combinatorial I/O (with Buried Register) or a Registered Output with feedback and it can still be used as a Registered Input. By disabling the outputs via any OE control function, the M pin can be used as an input. When the Load Control P-term is asserted HIGH, the register is preloaded from the M pin(s). When the L<sub>C</sub> P-term is Active-Low and the output is enabled, the OMC will again function as configured (either a combinatorial I/O or a registered output with feedback). This feature is suited for synchronizing input signals prior to commencing a state sequence.

# PLC42VA12I

### **OUTPUT CONTROL OPTIONS Output Enable Control Options** Similar to the Clock Options, the Output ~1 Enable Control for each OMC can be connected either to an external source (19/OE, pin 13) or controlled from the AND OMC CONFIG. array (P-terms DMn). Each Output can also be permanently enabled. Output Enable control for the two TO AND ARRAY <bi-directional I/O (B pins 10 and 11) is from the AND array only (P-terms DB0 and DB1 respectively). OE CONTROL FUSE CODE En FUSE CODE FROM OE PIN FROM OE PIN . A DM ONC CONFIG. OMC CONFIG.



## COMPLEMENT ARRAY DETAIL



## **Complement Array Detail**

The complement array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions (/A \* /B \* /C) and  $(\overline{A + B + C})$  are equivalent, you will begin to see the value of this single term NOR array.

The complement array is a single OR gate with inputs from the AND array. The output of the complement array is inverted and fedback to the AND array (NOR function). The output of the array will be LOW if any one or more of the AND terms connected to it are active (HIGH). If, however, all the connected terms are inactive (LOW), which is a classic unknown state, the output of the complement array will be HIGH.

Consider the product terms A, B and D that represent defined states. They are also connected to the input of the complement array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to product term E, which could be used in turn to preset the state machine to known state. Without the complement array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, such an approach can be prohibitive, both in terms of time and wasted resources.

Notes on page 359.

### Preliminary specification

## PLC42VA12I

## LOGIC PROGRAMMING

The PLC42VA12I is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ and CUPL™ design software packages also support the PLC42VA12I architecture.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and

## LOGIC IMPLEMENTATION

CUPL also accept, as input, schematic capture format.

PLC42VA12I logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SNAP and SLICE only. The SLICE design package is available, free of charge, to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below. Symbols for OMC configuration have been previously defined in the Architectural Options section.




### **"OR" ARRAY**

TOGGLE

0

SET



RESET

L.

HOLD

-

н

Notes on page 359

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

PLC42VA12I

## LOGIC IMPLEMENTATION (Continued)

## **OUTPUT MACRO CELL CONFIGURATIONS**

	PROGRAMMING CODES							
OUTPUT MACRO CELL CONFIGURATION	REGISTER SELECT FUSE	OMC CONFIGURATION FUSE	POLARITY FUSE	CLOCK FUSE				
Combinatorial I/O with Buried D-ty	vpe register							
External clock source	A	•	H or L	A				
P-term clock source	A	•	H or L	•				
Combinatorial I/O with Buried J-K	type register		······································					
External clock source	•	•	H or L	A				
P-term clock source	•	•	HorL	•				
Registered Output (D-type) with fe	edback							
External clock source	A	A	N/A	A				
P-term clock source	A	A	N/A	•				
Registered Output (J-K type) with	feedback							
External clock source	•	A	N/A	A				
P-term clock source	•	A	N/A	٠				
Registered Input (Clocked Preload	d) with feedback	···						
External clock source	A	A A or •5 Optional <sup>5</sup>		A				
P-term clock source	A .	A or • <sup>5</sup>	Optional <sup>5</sup>	•				

	OUTPUT CONTR		
OUTPUT ENABLE CONTROL <sup>8</sup> CONFIGURATION	OE CONTROL FUSE	En FUSES	CONTROL SIGNAL
OMC controlled by /OE pin	A	A	· · ·
Output Enabled			Low
Output Disabled			High
OMC controlled by P-term	• •	A or 0	
Output Enabled			High
Output Disabled			Low
Output always Enabled	A	0	Not Applicable

NOTES:

1. This is the initial (unprogrammed) state of the device.

2. Any gate will be unconditionally inhibited if both the TRUE and COMPLEMENT fuses are left intact.

3. To prevent oscillations, this state is not allowed for Complement Array fuse pairs that are coupled to active product terms.

4. The OMC Configuration fuse must be programmed as Combinatorial I/O in order to make use of the Polarity Option.

5. Regardless of the programmed state of the OMC Configuration fuse, an OMC can be used as a Registered Input. Note that the Load Control P-term must be asserted Active-High.

6. Output must be disabled.

7. Program code definitions:

A = Active (unprogrammed fuse)

0, • = Inactive (programmed fuse)

= Don't Care (both TRUE and COMPLEMENT fuses unprogrammed)


H = Active-High connection

L = Active-Low connection

8. OE control for B0 and B1 (Pins 10 and 11) is from the AND array only.

# PLC42VA12I

## TIMING DIAGRAMS




## TIMING DEFINITIONS

	DEFINITIONS
SYMBOL	PARAMETER
fCK1	Clock Frequency; External Clock
f <sub>CK2</sub>	Clock Frequency; P-term Clock
<sup>1</sup> скн1	Width of Input Clock Pulse; External Clock
tскн2	Width of Input Clock Pulse; P-term Clock
t <sub>CKL1</sub>	Interval between Clock pulses; External Clock
t <sub>CKL2</sub>	Interval between Clock Pulses; P-term Clock
tско1	Delay between the Positive Transition of External Clock and when M Outputs become valid.
tско2	Delay between the Positive Transition of P-term Clock and when M Outputs become valid.
t <sub>RP1</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using External Clock.
t <sub>RP2</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using P-term Clock.
t <sub>RP3</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using Preload Inputs (from M pins) and External Clock.
t <sub>RP4</sub>	Delay between beginning of Valid Input and when the M outputs become valid when using Preload inputs (from M pins) and P-term Clock.
t <sub>RP5</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using Com- plement Array and External clock
t <sub>RP6</sub>	Delay between beginning of Valid Input and when the M outputs become Valid when using Com- plement Array and P-term Clock.
f <sub>MAX1</sub>	Minimum guaranteed Operating Frequency; Dedicated Clock
f <sub>MAX2</sub>	Minimum guaranteed Operating Frequency; P-term Clock
fмахз	Minimum guaranteed Operating Frequency using Preload; Dedicated Clock (M pin to M pin)
f <sub>MAX4</sub>	Minimum guaranteed Operating Frequency using Preload; P-term Clock (M pin to M pin)
f <sub>MAX5</sub>	Minimum guaranteed Operating Frequency using Complement Array; Dedicated Clock
f <sub>MAX6</sub>	Minimum Operating Frequency using Complement Array; P-term Clock
t <sub>iH1</sub>	Required delay between positive transition of External Clock and end of valid input data.

# PLC42VA12I


## TIMING DIAGRAMS (Continued)



SYMBOL	PARAMETER
t <sub>IH2</sub>	Required delay between positive transition of P-term Clock and end of valid input data.
tıнз	Required delay between positive transition of External Clock and end of valid input data when us- ing Preload Inputs (from M pins).
t <sub>iH4</sub>	Required delay between positive transition of P-term Clock and end of valid input data when us- ing Preload Inputs (from M pins).
t <sub>IS1</sub>	Required delay between begin- ning of valid input and positive transition of External Clock.
t <sub>IS2</sub>	Required delay between begin- ning of valid input and positive transition of P-term Clock input.
t <sub>153</sub>	Required delay between beginning of valid Preload input (from M pins) and positive transition of External Clock.
454	Required delay between beginning of valid Preload input (from M pins) and positive transition of P-term Clock input.
t <sub>iS5</sub>	Required delay between beginning of valid input through Complement Array and positive transition of External Clock.
t <sub>IS6</sub>	Required delay between beginning of valid input through Complement Array and positive transition of P-term Clock input.
t <sub>OE1</sub>	Delay between beginning of Output Enable signal (Low) from /OE pin and when Outputs become valid.
t <sub>OE2</sub>	Delay between beginning of Output Enable signal (High or Low) from OE P-term and when Outputs become valid.
t <sub>OD1</sub>	Delay between beginning of Output Enable signal (HIGH) from /OE pin and when Outputs become disabled.
<b>t</b> OD2	Delay between beginning of Output Enable signal (High or Low) from OE P-term and when Outputs become disabled.
t₽D	Delay between beginning of valid input and when the Outputs be- come valid (Combinatorial Path).
ŧрвн	Width of Preset/Reset Pulse.
tряо	Delay between beginning of valid Preset/Reset Input and when the registered Outputs become Preset (*1") or Reset (*0").
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-up) and when flip-flops become Reset to "0". Note: Signal at Output (M pin) will be inverted.

# PLC42VA12I

## LOGIC FUNCTION



### NOTE:

Similar logic functions are applicable for D mode flip-flops.

## FLIP-FLOP TRUTH TABLE

ŌE	L	CKn	Pn	Rn	J	K	Q	М
H								Hi-Z
L	X	Х	Х	X	Х	Х	L	Н
L	Х	X	Н	L	X	Х	н	L
L	X	Х	L	Н	Х	х	L	н
L	L	Ť	L	L	L	L	Q	Q
L	L	1	L	L	L	н	L	н
L	L	Ť	L	L	н	L	н	L
L	L	Ť	L	L	н	н	Q	Q
н	н	Ť	L	L	L	н	L	H.
н	н	Ť	L	L	н	L	н	Ľ
+10V	х	Ť	X	X	L	Η	L	H.
	х	Ť	Х	х	н	L	н	L.
+10V	x				-		-	

NOTES:

1. Positive Logic:

$$T_n = \overline{C} \cdot (10 \cdot 11 \cdot 12...) \cdot (Q0 \cdot Q1...) \cdot (B0 \cdot B1...)$$

1 denotes transition for Low to High level.

сΤ.

- 3. X = Don't care
- \* = Forced at Mn pin for loading the J-K flip-flop in the Input mode. The load control term, Ln must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disabled) during Preload.
- 5. At P = R = H, Q = H. The final state of Q depends on which is released first.
- \*\* = Forced at Fn pin to load J/K flip-flop 6 (Diagnostic mode).

### PLC42VA12I UNPROGRAMMED STATE

A factory shipped unprogrammed device is configured such that all cells are in a conductive state.

### The following are:

ACTIVE

- OR array logic terms

- Output Macro Cells M1 M8;
  - D-type registered outputs (D = 0)
- External clock path
- Inputs: B0, B1, M0, M9.

### INACTIVE:

- AND array logic and control terms (except flip-flop mode control term, Fc)
- Bidirectional I/O (B0, B1);
  - Inputs are active. Outputs are 3-Stated via the OE P-terms, D0 and D1
- D-type registers (D = 0).
- Output Macro Cells M0 and M9:
  - Bidirectional I/O, 3-Stated via the OE P-terms, DM0 and DM9. The inputs are active
- P-term clocks
- Complement Array
- J-K Flip-Flop mode.

## **ERASURE CHARACTERISTICS** (For Quartz Window Packages Only)

The erasure characteristics of the PLC42VA12I devices are such that erasure begins to occur upon exposure to light with wavelength shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 - 4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical PLC42VA12I in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PLC42VA12I is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.


The recommended erasure procedure for the PLC42VA12I is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000µW/cm<sup>2</sup> power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm<sup>2</sup> (1 week @ 12000µW/cm<sup>2</sup>). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retentions exceeds 20 years.

# PLC42VA12I


Preliminary specification

## **PROGRAM TABLE**



# PLC42VA12I

## SNAP RESOURCE SUMMARY DESIGNATIONS



# PLC415-16

28 Vcc

27 18

**PIN CONFIGURATIONS** 

CLK T

17 2

N, FA Packages

## DESCRIPTION

The PLC415-16 PLD is a CMOS Programmable Logic Sequencer of the Mealy type. The PLC415-16 is a pin-for-pin compatible, functional superset of the PLS105 and PLUS405 Bipolar Programmable Logic Sequencer devices.

The PLC415 is ideally suited for high density, power sensitive controller functions. The Power Down feature provides true CMOS standby power levels of less than 100µA. The EPROM-based process technology supports operating frequencies of 16 to 20MHz. The PLC415-16 has been designed to accept both CMOS and TTL input levels to facilitate logic integration in almost any system environment.

The PLC415 architecture has been tailored for state machine functions. Both arrays are programmable, thus providing full interconnectability. Any one or all of the 64 AND transition terms can be connected to any (or all) of the 8 buried state and 8 output registers.

Two clock sources enable the design of 2 state machines on one chip. Separate INIT functions and Output Enable functions for each are controllable either from the array or from an external pin. The J-K flip-flops provide the added flexibility of the toggle function which is indeterminate on S-R flip-flops. The programmable Initialization feature supports asynchronous initialization of the state machine to any user defined pattern.


The unique Complement Array feature supports complex ELSE transition statements with a single product term. The PLC415-16 has 2 Complement Arrays which allows the user to design two independent complement functions. This is particularly useful if two state machines have been implemented on one chip.

## FEATURES

- Pin-for-Pin compatible, functional superset of PLS105/A and PLUS405 Logic Sequencers
- Zero standby power of less than 100µA (worst case)
  - Power dissipation at f<sub>MAX</sub> = 80mA (worst case)
- CMOS and TTL compatible
- Programmable asynchronous Initialization and OE functions
  - Controllable from AND Array or external source
- 17 input variables
- 8 output functions
- 68 Product Terms
  - 64 transition terms
  - 4 control terms
- 8-bit State Register
- 8-bit Output Register
- 2 Transition Complement Arrays
- Multiple clocks
- Diagnostic test modes features for access to state and output registers
- Power-on preset of all registers to "1"
- J-K flip-flops
  - Automatic Hold states
- Security Fuse
- 3-State outputs

## APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Arbitration functions
- Sequential circuits
- Security locking systems
- Counters
- Shift Registers



## **ORDERING INFORMATION**

DESCRIPTION	OPERATING FREQUENCY	ORDER CODE
28-Pin Ceramic DIP with window; Reprogrammable (600mil-wide)	f <sub>MAX</sub> = 16MHz	PLC415-16FA
28-Pin Plastic DIP; One-Time Programmable (600mil-wide)	f <sub>MAX</sub> = 16MHz	PLC41516N
28-Pin Plastic Leaded Chip Carrier; One-Time Programmable (450mil-wide)	f <sub>MAX</sub> = 16MHz	PLC415-16A

## PLC415-16

## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK1	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers. Pin 1 only clocks P0–3 and F0–3 if Pin 4 is also being used as a clock.	Active-High (H)
2, 3, 5–9, 26–27 20–22	10–14, 17, 16 18–19 113–115	Logic Inputs: The 12 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence. True and complement signals are generated via use of "H" and "L".	Active-High/Low (H/L)
4	I5/CLK2	Logic Input/Clock: A user programmable function:	1
		• Logic Input: A 13th external logic input to the AND array, as above.	Active-High/Low (H/L)
		• Clock: A 2nd clock for the State Registers P4–7 and Output Registers F4–7, as above. Note that input buffer I <sub>5</sub> must be deleted from the AND array (i.e., all fuse locations "Don't Care") when using Pin 4 as a Clock.	Active-High (H)
23	112	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercising standard TTL or CMOS levels. When I12 is held at +11V, device outputs F0–F7 reflect the contents of State Register bits P0–P7. The contents of each Output Register remains unaltered.	Active-High/Low (H/L)
24	111	Logic/Diagnostic Input: A 15th external logic input to the AND array, as above, when exercising standard TTL or CMOS levels. When I11 is held at +11V, device outputs FO–F7 become direct inputs for State Register bits P0–P7; a Low-to-High transition on the appropriate clock line loads the values on pins FO–F7 into the State Register bits P0–P7. The contents of each Output Register remains unaltered.	Active-High/Low (H/L)
25	110	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercising standard TTL or CMOS levels. When 110 is held at +11V, device outputs FO-F7 become direct inputs for Output Register bits QO-Q7; a Low-to-High transition on the appropriate clock line loads the values on pins FO-F7 into the Output Register bits QO-Q7. The contents of each State Register remains unaltered.	Active-High/Low (H/L)
10–13 15–18	F0-F7	Logic Outputs/Diagnostic Outputs/Diagnostic Inputs: Eight device outputs which normally reflect the contents of Output Register Bits Q0–Q7, when enabled. When I12 is held at +11V, F0–F7 = (P0–P7). When I11 is held at +11V, F0–F7 become inputs to State Register bits P0–P7. When I10 is held at +11V, F0–F7 become inputs to Output Register bits Q0–Q7.	Active-High (H)
19	INIT/OE I16/PD	External Initialization, External /OE, PD or I16: A user programmable function: Only one of the four options below may be selected. Note that both Initialization and /OE options are alternately available via the AND array. (P-terms INA, INB, OEA, and OEB.)	
		• External Initialization: Provides an asynchronous Preset to logic "1" or Reset to logic "0" of any or all State and Output Registers, determined individually on a register-by-register basis. INIT overrides the clock, and when held High, clocking is inhibited. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after the INIT pulse goes Low. See timing diagrams for twyck and tyck. Note that if the External Initialization option is selected, 116 is disabled automatically via the design software and the Power Down and External OE options are not available. Internal OE is available via P-Terms OEA and/or OEB. This option can be selected for one or both banks of registers.	Active-High (H)
		• External Output Enable: Provides an Output Enable/Disable function for Output Registers. Note that if the External OE option is selected, 116 is disabled automatically via the design software and the Power Down and External INIT options are not available. Internal INIT is available via P-terms INA and/or INB. This option can be selected for one or both banks of registers.	Active-Low (L)
		• Power Down: When invoked, provides a Power Down (zero power) mode. The contents of all Registers is retained, despite the toggling of the Inputs or the clocks. To obtain the lowest possible power level, all inputs should be static and at CMOS input levels. Note that if the PD options is selected, I <sub>16</sub> is disabled automatically via the design software and the External INIT and External OE options are not available. Internal INIT is available via P-terms INA and/or INB and Internal OE is available via P-terms OEA and/or OEB.	Active-High (H)
		<ul> <li>Logic Input: The 17th external logic input to the AND array as above. Note that when the I16 option is selected, the Power Down, External /OE and External INIT are not available. Internal OE and Internal INIT are available from P-Terms OEA/OEB and INA/INB, respectively.</li> </ul>	Active-High/Low (H/L)

## TRUTH TABLE 1, 2, 3, 4, 5

	ОРТ	ION									
Vcc	INIT	ŌE	I <sub>10</sub>	1 <sub>11</sub>	I <sub>12</sub>	СК	J	к	Qp	QF	F
	н		X	x	X	X	X	x	H/L	H/L	Q <sub>F</sub>
	X		+11V	х	X	1	х	x	Qp	Ľ	L
	x		+11V	X	x	<b>1</b>	X	x	Qp	н	н
	x		x	+11V	X	↑	x	x	L	QF	L
	x		x	+11V	х	1	х	x	н	QF	н
	X		x	X	+11V	х	x	x	Qp	Q <sub>F</sub>	Qp
	L		X	Х	X	X	X	X	Qp	Q <sub>₽</sub>	Q <sub>F</sub>
+5V		н	X	х	X	Х	х	X	Qp	Qŗ	Hi-Z
		х	+11V	х	х	<b>1</b>	х	x	Qp	ι	L
		x	+11V	x	X	<b>↑</b>	x	x	Qp	н	н
		X	X	+11V	х	Î	х	x	L	Q <sub>F</sub>	L
		х	x	+11V	x	1	х	x	н	Q <sub>F</sub>	н
		L	X	X	+11V	X	x	x	Qp	Q⊧	Qp
		L	X	X	X	X	X	X	Qp	QF	QF
		. L	x	х	х	<b>↑</b>	L	L	Qp	Q <sub>₽</sub>	Q <sub>F</sub>
		L.	x	X	x	î î î	L	н	L	L	L
		L	X	x	х	↑ 1	н	L	н	н	́н
		L	x	x	x	<b>1</b>	Н	н	$\overline{O_{P}}$		QF
<b>↑</b>	L	L	x	x	x	x	x	x	н	н	

NOTES:

1. Positive Logic: S/R (or J/K) =  $T_0 + T_1 + T_2 + \dots T_{63}$   $T_n = (C_0, C_1)(I0, I1, I2, \dots)$  (P0, P1 . . . P7)

2. T denotes transition from Low-to-High level.

3. X = Don't Care (≤5.5V)

4. H/L implies that either a High or a Low can occur, depending upon user-programmed Initialization selection (each State and Output Register individually programmable).


5. When using the Fn pins as inputs to the State and Output Registers in diagnostic mode, the F buffers are 3-Stated and the indicated levels on the output pins are forced by the user.

## **VIRGIN STATE**

A factory-shipped virgin device contains all fusible links intact, such that:

- 1. INIT/OE/PD/I16 is set to INIT. In order to use the INIT function, the user must select either the PRESET or the RESET option for each flip-flop. Note that regardless of the user-programmed initialization, or even if the INIT function is not used, all registers are preset to "1" by the power-up procedure.
- 2. All transition terms are inactive (0).
- 3. All J/K flip-flop inputs are disabled (0).
- 4. The Complement Arrays are inactive.
- 5. Clock 1 is connected to all State and Output Registers.


## LOGIC FUNCTION




# PLC415-16

# PLC415-16


## FUNCTIONAL DIAGRAM



Product specification





## LOGIC DIAGRAM




# PLC415-16

## **DETAILS FOR PLC415-16 LOGIC DIAGRAM**








## PLC415-16

## DETAILS FOR PLC415-16 LOGIC DIAGRAM (Continued)



The Complement Array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions (/A \* /B \* /C) and  $(\overline{A + B + C})$  are equivalent, you will begin to see the value of this single term NOR array.

The Complement Array is a single OR gate with inputs from the AND array. The output of the Complement Array is inverted and fed back to the AND array (NOR). The output of the array will be Low if any one or more of the AND terms connected to it are active (High). If, however, all the connected terms are inactive (Low), which is a classic unknown state, the output of the Complement Array will be High.

Consider the Product Terms A, B and D that represent defined states. They are also connected to the input of the Complement Array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to Product Term E, which could be used in turn to reset the state machine to a known state. Without the Complement Array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, such an approach can be prohibitive, both in terms of time and wasted resources.

Note that the PLC416-16 has 2 Complement Arrays which allow the user to design 2 independent Complement functions. This is particularly useful if 2 independent state machines have been implemented on one device.

Note that use of the Complement Array adds an additional delay path through the device. Please refer to the AC Electrical Characteristics for details.

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>cc</sub>	Supply voltage	+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	+5.5	V <sub>DC</sub>
VOUT	Output voltage	+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30 to +30	mA
lout	Output currents	+100	mA
Tamb	Operating temperature range	0 to +75	°C
T <sub>stg</sub>	Storage temperature range	65 to +150	°C

### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

NOTES:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

## PLC415-16

## DC ELECTRICAL CHARACTERISTICS

'C≤l <sub>amb</sub> ≤	+75°C, 4.75 ≤ V <sub>CC</sub> ≤ 5.25V							
					LIMITS	I		
SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP1	MAX	UNIT	
Input volt	age <sup>2</sup>		,					
VIL	Low	V <sub>CC</sub> =	MIN	-0.3		0.8	٧	
VIH	High	V <sub>CC</sub> =	MAX	2.0		V <sub>CC</sub> + 0.3	٧	
Output vo	oltage <sup>2</sup>			· · · · · · · · · · · · · · · · · · ·				
V <sub>OL</sub>	Low	V <sub>CC</sub> =	- MIN 16mA		1	0.5	v	
V <sub>OH</sub>	High	I <sub>OH</sub> =	3.2mA	2.4			۷	
Input cur	rent		-				_	
IL	Low	V <sub>IN</sub> =	GND			-10	μΑ	
I <sub>IH</sub>	High	V <sub>IN</sub> =	V <sub>cc</sub>			10	μA	
Output cu	urrent							
I <sub>O(OFF)</sub>	Hi-Z state	V <sub>OUT</sub> =				10 10	μΑ μΑ	
los	Short-circuit 3, 6	V <sub>OUT</sub> =	= GND			-130	mA	
ICCSB	V <sub>CC</sub> supply current with PD asserted <sup>7</sup>	V <sub>CC</sub> = V <sub>IN</sub> = 0	MAX or V <sub>CC</sub>		50	100	μ <b>A</b>	
lcc	V <sub>CC</sub> supply current Active <sup>4, 5</sup>	I <sub>OUT</sub> = 0mA	at f = 1MHz			55	mA	
	(TTL or CMOS Inputs)	V <sub>CC</sub> = MAX	at f = MAX			80	mA	
Capacita	nce							
C,	Input	V <sub>CC</sub> = 5V V <sub>IN</sub> = 2.0V			12		pF	
CB	1/0	V <sub>B</sub> =	2.0V		15		pF	

NOTES:


All typical values are at V<sub>CC</sub> = 5V. T<sub>amb</sub> = +25°C.
 All voltage values are with respect to network ground terminal.
 Duration of short-circuit should not exceed one second. Test one at a time.

4. Tested with TTL input levels:  $V_{IL}$  = 0.45V,  $V_{IH}$  = 2.4V. Measured with all inputs and outputs switching.

5. Refer to Figure 1, I<sub>CC</sub> vs Frequency (worst case).

6. Refer to Figure 2 for  $\Delta t_{PD}$  vs output capacitance loading.

7. The outputs are automatically 3-Stated when the device is in the Power Down mode. To achieve the lowest possible current, the inputs and clocks should be at CMOS static levels.



Product specification

## PLC415-16

## AC ELECTRICAL CHARACTERISTICS

 $R_1 = 252\Omega$ ,  $R_2 = 178\Omega$ , 0°C  $\leq T_{amb} \leq +75$ °C, 4.75  $\leq V_{CC} \leq 5.25V$ TEST LIMITS SYMBOL. PARAMETER FROM то CONDITION MIN түр MAX UNIT Pulse width 25 t<sub>CKH</sub> Clock High CK+ CK-30pF 10 ns **t**CKL Clock Low CK-CK+ 30pF 25 10 ns Initialization Input pulse INIT+ INIT-30pF 20 ns **t**INITH Set-up time t<sub>IS1</sub> Input (1) +/-CK+ 30pF 38 25 ns tis21 Input through Complement array (1) +/-CK+ 30pF 60 40 ns Power Down Setup (from PD pin) PD+ CK+ 30pF 38 15 ns t<sub>ISPD</sub> PD-First Valid CK+ 30 Power Up Setup (from PD pin) 30pF 38 ns **t**ISPU Power on Preset Setup CK-0 tvs1 V<sub>cc</sub>+ 30pF ns Clock resume (after INIT) when INIT-CK-30pF 10 --5 tvck1 ns using INIT pin (pin 19) Clock resume (after INIT) when tvck21 (1) +/--CK-30pF 20 8 ns using P-term INIT (from AND array) Clock lockout (before INIT) when CK-INIT-30pF 10 -3 **t**NVCK1 ns using INIT pin (pin 19) Clock lockout (before INIT) when СК-INIT-30pF 0 -5 t<sub>NVCK2</sub>1 ns using P-term INIT (from AND array) **Propagation delays** Clock to Output CK+ 30pF <sup>t</sup>ско (F) +/-15 22 ns Power Down to outputs off **t**₽DZ PD+ Outputs Off 5pF 25 30 ns Power Up to outputs Active PD**t**PUA1 **Outputs Active** 30pF 20 35 ns with dedicated Output Enable Power Up to outputs Active PD-**Outputs Active** 30pF 37 55 tPUA21 ns with P-term Output Enable<sup>1</sup> Last valid clock to Power Down Last Valid Clock PD+ 25 **t**IHPU 30pF 15 ns delay (Hold) First valid clock cycle before Power Beginning of First 30pF **t**IHPD PD-0 -25 ns Up Valid Clock Cycle t<sub>OE1</sub>3 Output Enable: from /OE pin OE-**Output Enabled** 30pF 15 30 ns Output Enable; from P-term 25 toE2 30pF 40 (1) +/-Output Enabled ns toD1<sup>3</sup> Output Disable; from /OE pin OE+ **Output Disabled** 5pF 20 30 ns toD23 Output Disable; from P-term (1) +/-**Output Disabled** 5pF 30 40 ns INIT to output when using INIT pin INIT+ 30pF 22 35 ns t<sub>INIT1</sub> (F) +/--INIT to output when using P-term (F) +/--30pF 35 45 t<sub>INIT2</sub> (1) +/ns INIT Power-on Preset (Fn = 1) 30pF teps<sup>1</sup> (F) + 15 ns V<sub>CC</sub> + Registered operating period; t<sub>RP1</sub> (1) +/--(F) +/-30pF 40 60 ns (t<sub>IS1</sub> + t<sub>CKO1</sub>) Registered operating period with 30pF 55 75 t<sub>RP2</sub><sup>1</sup> (|) +/--(F) +/-ns Complement Array (t<sub>IS2</sub> + t<sub>CKO1</sub>)

Notes on following page

PLC415-16

## AC ELECTRICAL CHARACTERISTICS (Continued) R<sub>1</sub> = 252 $\Omega$ , R<sub>2</sub> = 178 $\Omega$ , 0°C $\leq$ T<sub>amb</sub> $\leq$ +75°C, 4.75 $\leq$ V<sub>CC</sub> $\leq$ 5.25V

				TEST	LIMITS			
SYMBOL	PARAMETER	FROM	то	CONDITION	MIN	ТҮР	MAX	
Hold time								:
tн	Input Hold	CK+	(F) +/	30pF		-10	0	ns
Frequenc	y of operation			······				
fclk1	Clock (toggle) frequency	C+	C+	30pF	20	50		MHz
f <sub>MAX1</sub>	Registered operating frequency (t <sub>IS1</sub> + t <sub>CKO1</sub> )	(!) +/-	(F) +/-	30pF	16.7	25		MHz
f <sub>MAX2</sub>	Registered operating frequency with Complement Array $(t_{IS2} + t_{CKO1})^1$	( ) +/	(F) +/-	30pF	13.3	18.2		MHz


NOTE:

1. Not 100% tested, but guaranteed by design/characterization.

2. All propagation delays and setup times are measured and specified under worst case conditions.

3. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed.

## **TIMING DIAGRAMS**




PLC415-16

# CMOS programmable logic sequencer $(17 \times 68 \times 8)$


The PLC416-16 has a unique power down feature that is ideal for power sensitive controller and state machine applications. During idle periods, the PLC415 can be powered down to a near zero power consumption level of less than 100 micro Amps. Externally controlled from Pin 19, the power down sequence first saves the data in all the State and Output registers. In order to insure that the last valid states are saved, there are certain hold times associated with the first and last valid clock edges and the Power Down input pulse. The Outputs are then automatically 3-Stated and power consumption is reduced to a minimum. Once in the power down mode, any or all of the inputs, including the clocks, may be toggled without the loss of data. To obtain the lowest possible power level, the inputs should be at static CMOS input levels during the power down period.

## TIMING DIAGRAMS (Continued)



PLC415-16

## TIMING DIAGRAMS (Continued)



## PLC415-16

## **TIMING DEFINITIONS**


SYMBOL	PARAMETER
fclk	Minimum guaranteed toggle frequency of the clock (from Clock HIGH to Clock HIGH).
f <sub>MAX1, 2</sub>	Minimum guaranteed operating frequency.
tскн	Width of input clock pulse.
<sup>t</sup> CKL	Interval between clock pulses.
t <sub>RP1</sub>	Minimum guaranteed operating period – when not using Complement Array.
t <sub>RP2</sub>	Minimum guaranteed operating period – when using Complement Array.
<sup>t</sup> ско	Delay between positive transition of Clock and when Outputs become valid (with outputs enabled).
t <sub>iH</sub>	Required delay between positive transition of Clock and end of valid Input data.
ti⊣PD	Required delay between the positive transition of the beginning of the first valid clock cycle to the beginning of Power Down LOW to insure that the last valid states are intact and that the next positive transition of the clock is valid.
t <sub>iHPU</sub>	Required delay between the positive transition of the last valid clock and the beginning of Power Down HIGH to insure that last valid states are saved.
tinith	Width of initialization input pulse.
ţinit1	Delay between positive transition of Initialization and when Outputs become valid when using external INIT control (from pin 19).
t <sub>init2</sub>	Delay between positive transition of Initialization and when outputs become valid when using internal INIT control (from P-terms INA and INB).
t <sub>ISPD</sub>	Required delay between the beginning of Power Down HIGH (from pin 19) and the positive transition of the next clock to insure that the clock edge is not detected as a valid Clock and that the last valid states are saved.

SYMBOL	PARAMETER
t <sub>ISPU</sub>	Required delay between the beginning of Power Down LOW and the positive transition of the first valid clock.
t <sub>iS1</sub>	Required delay between beginning of valid input and positive transition of Clock.
t <sub>IS2</sub>	Required delay between beginning of valid input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).
t <sub>NVCK1</sub>	Required delay between the negative transition of the clock and the negative transition of the Asynchronous Initialization when using external INIT control (from pin 19) to guarantee that the clock edge is not detected as a valid negative transition.
t <sub>NVCK2</sub>	Required delay between the negative transition of the clock and the negative transition of the Asynchronous Initialization, when using the internal INIT control (from P-terms INA and INB), to guarantee that the clock edge is not detected as a valid negative transition.
t <sub>OD1</sub>	Delay between beginning of Output Enable High and when Outputs are in the OFF-State, when using external OE control (from pin 19).
t002	Delay between beginning of Output Enable High and when outputs are in the OFF-State when using internal OE control (from P-terms OEA and OEB).
t <sub>OE1</sub>	Delay between beginning of Output Enable Low and when Outputs become valid when using external OE control from pin 19.
toe2	Delay between beginning of Output Enable Low and when outputs become valid when using internal OE control (from P-terms OEA and OEB).
t <sub>PDZ</sub>	Delay between beginning of Power Down HIGH and when outputs are in OFF–State and the circuit is "powered down".

SYMBOL	PARAMETER
tepr	Delay between V <sub>CC</sub> (after power-on) and when Outputs become preset at "1".
<sup>‡</sup> ዋሀA1,2	Delay between beginning of Power Down LOW and when outputs become Active (valid) and the circuit is "powered up". See AC Specifications.
t <sub>RH</sub>	Required delay between positive transition of Clock and end of valid Input data when jamming data into State or Output Registers in diagnostic mode.
t <sub>RJH</sub>	Required delay between positive transition of Clock and end of inputs 111 or 110 transition to State and Output Register Input Jam Diagnostic Modes, respectively.
t <sub>RJS</sub>	Required delay between when inputs 111 or 110 transition to State and Output Register Input Jam Diagnostic Modes, respectively, and when the output pins become available as inputs.
<sup>t</sup> srd	Delay between input 112 transition to Logic mode and when the Outputs reflect the contents of the Output Register.
t <sub>SRE</sub>	Delay between input 112 transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register.
tvck1	Required delay between negative transition of Asynchronous Initialization and negative transition of Clock preceding the first valid clock pulse when using external INIT control (pin 19).
tvck2	Required delay between the negative transition of the Asynchronous Initialization and the negative transition of the clock preceding the first valid clock pulse when using internal INIT control (from P-terms INA and INB).
tvs	Required delay between V <sub>CC</sub> (after power-on) and negative transition of Clock preceding first reliable clock pulse.

## PLC415-16

## **TEST LOAD CIRCUIT**




## LOGIC PROGRAMMING

The PLC416-16 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ and CUPL™ design software packages also support the PLC416-16 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLC416-16 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SNAP and SLICE only. The


### VOLTAGE WAVEFORMS




SLICE design package is available, free of charge, to qualified users.

To implement the desired logic functions, each logic variable (I, B, P, S, T, etc.) from the logic equations if assigned a symbol. TRUE, COMPLEMENT, PRESET, RESET, OUTPUT ENABLE, INACTIVE, etc., symbols are defined below.

## INITIALIZATION (PRESET/RESET)<sup>11</sup> OPTION - (P/R)



"AND" ARRAY - (I), (P)




Notes are on page 380.

ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

PLC415-16

## LOGIC PROGRAMMING (Continued)




Notes are on page 380.

. .


# PLC415-16

## LOGIC PROGRAMMING (Continued)


## "OR" ARRAY - J-K FUNCTION - (N), (F)



## "COMPLEMENT" ARRAY - (C)



## CLOCK OPTION - (CLK1/CLK2)




### NOTES:

- 1 This is the initial unprogrammed state of all links.
- 2 Any gate Tn will be unconditionally inhibited if any one of its I or P link pairs is left intact.
- 3 To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn.
- 4 These states are not allowed when using PRESET/RESET option.
- 5 Input buffer Is must be deleted from the AND array (i.e., all fuse locations "Don't Care") when using second clock option.
- 6 When using Power Down feature, INPUT 16 is automatically disabled via the design software.
- 7 If the internal (P-term) control fuse for INIT and/or OE is programmed as Active High, the associated External Control function will be permanently disabled, regardless of the state of the External INIT/OE fuse.
- 8 One internal control fuse exists for each group of 8 registers. P0 3 and F0 3 are banked together in one group, as are P4 7 and F4 7. Control can be split between the INIT/OE pin (Pin 19) and P-terms INA, INB, OEA and OEB.
- 9 The PLC416-16 also has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at a logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.
- 10 L = cell unprogrammed.
- H = cell programmed.
- 11 Inputs 10, 11 and 12 (pins 25, 24, & 23) can be used for supervoltage diagnostic mode tests. It is recommended that these inputs <u>not</u> be connected to product terms INA, INB, OEA or OEB if you intend to make use of the diagnostic modes due to the fact that the patterns associated with the internal INIT and OE control product terms may interfere with the diagnostic mode data loading and reading.

Product specification

PLC415-16

## **PROGRAM TABLE**



NOTES:

In the unprogrammed state all cells are conducting. Thus, the program table for an unprogrammed device would contain "0"s for all product terms (inactive) and initialization states (indeterminate). The default or unprogrammed state of all other options is "L". Unused product terms can be left blank (inactive) for future code modification. 1.

2. 3.

## ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PLC415 Series devices are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps has wavelengths in the 3000 – 4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical PLC415 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PLC415 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.


The recommended erasure procedure for the PLC415 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000 $\mu$ W/cm<sup>2</sup> power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm<sup>2</sup> (1 week @ 12000 $\mu$ W/cm<sup>2</sup>). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retention exceeds 20 years.

## PLC415-16

PLC415-16

## SNAP RESOURCE SUMMARY DESIGNATIONS



Product specification

# Programmable logic sequencers $(16 \times 48 \times 8)$

## PLS105/A

## DESCRIPTION

The PLS105and the PLS105A are bipolar Programmable Logic State machines of the Mealy type. They contain logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 6 Qp, and 8 Qp edge-triggered, clocked S/R flip-flops, with an Asynchronous Preset option. all flip-flops are unconditionally preset to \*1\* during power turn on.

The AND array combines 16 external inputs I0 - I15 with six internal inputs P0 - 5, which are fed back from the State Registers to form up to 48 transition terms (AND terms). All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse. Both True and Complement transition terms can be generated by optional use of the internal input variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to Output Enable function, as an additional user-programmable option.

Order codes are listed below in the Ordering Information Table.

## FEATURES

- PLS105
- $f_{MAX} = 13.9MHz$
- 20MHz clock rate
- PLS105A
  - f<sub>MAX</sub> = 20MHz
     25MHz clock rate
- Field-Programmable (Ni-Cr link)
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-bit State Register
- 8-bit Output Register
- Transition complement array
- Positive edge-triggered clocked flip-flops
- Programmable Asynchronous Preset or Output Enable
- Power-on preset to all "1" of internal registers
- Power dissipation: 600mW (typ.)
- TTL compatible
- Single +5V supply
- 3-State outputs

### **APPLICATIONS**

- Interface protocols
- Sequence detectors
  Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security locking systems
- Counters
- Shift registers

### N Package CLK [1 28 VCC 27 18 17 2 26 19 16 3 15 4 25 | 110 24 |11 14 5 23 112 13 6 22 113 12 7 11 8 21 114 10 9 20 115 19 PR/OE F7 10 F6 11 18 F0 F5 12 17 F1 F4 13 16 F2 15 F3 GND 14 N = Plastic DIP (600mil-wide) A Package 15 16 17 CLK VCC 18 19 4 3 2 1 28 27 26 14 5 25 110 24 111 13 6 12 7 23 112 11 8 22 |13 ю 9 21 114 F7 10 20 115 19 PR/OE F6 11 12 13 14 15 16 17 18 F5 F4 GND F3 F2 O5 F0

A = Plastic Leaded Chip Carrier

### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
28-Pin Plastic DIP (600mil-wide)	PLS105N, PLS105AN
28-Pin Plastic Leaded Chip Carrier	PLS105A, PLS105AA


### 853-0310 97888

## PIN CONFIGURATIONS

# Programmable logic sequencers $(16 \times 48 \times 8)$

# PLS105/A

## **FUNCTIONAL DIAGRAM**




## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 8 20 - 27	l1 – l15	Logic Inputs: The 15 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
9	10	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercised with standard TTL levels. When I0 is held at +10V, device outputs FO – 5 reflect the contents of State Register bits P0 – 5. The contents each Output Register remains unaltered.	Active-High/Low
10 13 15 18	F0 – 7	Logic/Diagnostic Outputs: Eight device outputs which normally reflect the contents of Output Register bits $Q0 - 7$ , when enabled. When I0 is held at +10V, $F0 - 5 = (P0 - 5)$ , and $F6$ , $7 = Logic "1"$ .	Active-High
19	PR/OE	Preset or Output Enable Input: A user programmable function:	
		<ul> <li>Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and F0 – 7 are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low.</li> </ul>	Active-High (H)
		Output Enable: Provides an Output Enable function to all output buffers F0 – 7 from the Output Register.	Active-Low (L)

# Programmable logic sequencers $(16 \times 48 \times 8)$

# Product specification PLS105/A

## LOGIC DIAGRAM



## Programmable logic sequencers $(16 \times 48 \times 8)$

## TRUTH TARI F 1, 2, 3, 4, 5, 6

Vcc	OP1	ION						1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
	PR	DE	- ι	СК	S	R	Q <sub>P/F</sub>	F
	H		•	x	x	x	н	Н
	L		+10V	х	х	х	Qn	(Q <sub>P</sub> ) <sub>n</sub>
	L		x	×	x	х	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		н	•	x	x	x	Qn	Hi-Z
+5V		L	+10V	х	х	х	Qn	(Q <sub>P</sub> ) <sub>n</sub>
		L		x	x	x	Qn	(Q <sub>F</sub> ) <sub>n</sub>
		L	x	1	L	L	Qn	(Q <sub>F</sub> )n
		L 1	x	<b>↑</b>	L	н	L	L
	1.	L	x	<b>↑</b>	н	L	н	н
		L	x	ſ	н	н	IND.	IND.
1	X	x	X	x	×	×	н	

NOTES:

1. Positive Logic:


S/R = T<sub>0</sub> + T<sub>1</sub> + T<sub>2</sub> + ... + T<sub>47</sub>
T<sub>n</sub> = C(01112...) (P0 P1 ... P5)
Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.
f denotes transition from Low-to-High level.

4. R = S = High is an illegal input condition.

5. \* = H or L or +10V.

6. X = Don't Care (≤5.5V).

### LOGIC FUNCTION



## VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- 4. The device can be clocked via a Test Array pre-programmed with a standard test pattern. NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically by any Signetics qualified programming equipment.

## THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

## **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT	RATINGS			
SYMBOL	PARAMETER	MIN	MAX	UNIT		
V <sub>cc</sub>	Supply voltage		+7	V <sub>DC</sub>		
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>		
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>DC</sub>		
l <sub>iN</sub>	Input currents	-30	+30	mA		
I <sub>OUT</sub>	Output currents		+100	mA		
Tamb	Operating temperature range	0	+75	°C		
T <sub>stg</sub>	Storage temperature range	-65	+150	°C		

NOTES:

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at 1. these or any other condition above those indicated in the operational and programming specification of the device is not implied.

## PLS105/A

## Programmable logic sequencers $(16 \times 48 \times 8)$

## **DC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITION	MIN	MIN TYP1		UNIT
Input volta	ıge <sup>2</sup>	• • •				
VIH	High	V <sub>CC</sub> = MAX	2.0			٧
VIL	Low	V <sub>CC</sub> = MIN			0.8	v
Vic	Clamp <sup>3</sup>	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	V
Output vo	Itage <sup>2</sup>					
		V <sub>CC</sub> = MIN				
V <sub>OH</sub>	High <sup>4</sup>	I <sub>OH</sub> = -2mA	2.4			v
VOL	Low <sup>5</sup>	I <sub>OL</sub> = 9.6mA		0.35	0.45	۷
Input curr	ent					
l <sup>IH</sup>	High	V <sub>IN</sub> = 5.5V		<1	25	μA
IIL S	Low	V <sub>IN</sub> = 0.45V		-10	-100	μΑ
I <sub>IL</sub>	Low (CK input)	V <sub>IN</sub> = 0.45V		-50	-250	μA
Output cu	rrent					
		V <sub>CC</sub> = MAX				
IO(OFF)	Hi-Z state <sup>6</sup>	V <sub>OUT</sub> = 5.5V		1	40	μA
		V <sub>OUT</sub> = 0.45V		-1	-40	μA
los	Short circuit <sup>3, 7</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA
Icc	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = MAX		120	180	mA
Capacitan	ce <sup>6</sup>	· · · · · · · · · · · · · · · · · · ·		1		
		V <sub>CC</sub> = 5.0V		l		
C <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V		8		pF
COUT	Output	$V_{OUT} = 2.0V$		10	1	pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one at a time.

4. Measured with VIL applied to OE and a logic high stored, or with VIH applied to PR.

5. Measured with a programmed logic condition for which the output is at a low logic level, and VIL applied to PR/OE Output sink current is supplied through a resistor to V<sub>CC</sub>.

6. Measured with VIH applied to PR/OE.

7. Duration of short circuit should not exceed 1 second.

8. Icc is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

# PLS105/A

# Programmable logic sequencers $(16 \times 48 \times 8)$

PLS105/A

## **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_L = 30pF$ , 0°C  $\leq T_{amb} \leq +75$ °C,  $4.75V \leq V_{CC} \leq 5.25V$ 


SYMBOL	PARAMETER	FROM	то	LIMITS						
				PLS105			PLS105A			UNIT
				MIN	TYP1	MAX	MIN	TYP1	MAX	
Pulse wi	dth		<b>.</b>				·			
tскн	Clock <sup>2</sup> High	CK+	CK-	25	15		20	15		ns
t <sub>CKL</sub>	Clock Low	СК-	CK +	25	15		20	15		ns
<sup>t</sup> СКР	Clock period	СК+	CK+	50	30		40	30		ns
ŧрян	Preset pulse	PR+	PR-	25	15		25	15		ns
Setup tin	ne <sup>3</sup>									
t <sub>IS1</sub> A	Input	Input ±	CK+	60			40			ns
t <sub>IS1</sub> B	Input	Input ±	CK+	50			30			ns
t <sub>IS1</sub> C	Input	Input ±	CK+	42			N/A	1		ns
t <sub>iS2</sub> A	Input (through Complement Array)	Input ±	CK +	90			70			ns
t <sub>IS2</sub> B	Input (through Complement Array)	Input	CK +	80		1	60			ns
t <sub>IS2</sub> C	Input (through Complement Array)	Input	CK +	72			N/A			ns
tvs	Power-on preset	V <sub>cc</sub> +	ск-	0	-10		0	-10		ns
ters	Preset	PR-	СК-	0	-10		0	-10		ns
Hold tim	8				1		L			
ţн	Input	CK +	Input ±	5	-10		5	-10		ns
Propaga	tion delay							-		
tско	Clock	CK+	Output ±		15	30	Ι	15	20	ns
<b>t</b> OE	Output enable <sup>4</sup>	OE -	Output -	1	20	30		20	30	ns
top	Output disable <sup>4</sup>	OE +	Output +		20	30		20	30	ns
ten i	Preset	PR+	Output +	1	18	30	1	18	30	ns
<b>t</b> PPR	Power-on preset	V <sub>CC</sub> +	Output +	1	0	10		0	10	ns
Frequen	cy of operation <sup>3</sup>		·							
f <sub>MAX</sub> C	Without Complement Array			13.9			20.0			MHz
f <sub>MAX</sub> C	With Complement Array		1	9.8		1	12.5	1	1	MHz

NOTES:


1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. To prevent spurious clocking, clock rise time  $(10\% - 90\%) \le 30$ ns. 3. See "Speed vs. OR Loading" diagrams.

4. For 3-State output; output enable times are tested with CL = 30pF to the 1.5V level, and S1 is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with CL = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed.


## **TEST LOAD CIRCUIT**



### **VOLTAGE WAVEFORMS**



## **TIMING DIAGRAMS**




## TIMING DEFINITIONS

SYMBOL	PARAMETER
<sup>t</sup> скн	Width of input clock pulse.
t <sub>CKL</sub>	Interval between clock pulses.
ţскр	Minimum guaranteed Clock period.
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of clock.
t <sub>IS2</sub>	Required delay between beginning of valid input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND array).
t <sub>VS</sub>	Required delay between V <sub>CC</sub> (after power-on) and negative transition of Clock preceding first reliable clock pulse.
ters	Required delay between negative transition of Asynchronous Preset and negative transition of Clock preceding first reliable clock pulse.
tн	Required delay between positive transition of Clock and end of valid input data.
<sup>t</sup> ско	Delay between positive transition of clock and when outputs become valid (with PR/OE Low).
toe	Delay between beginning of Output Enable Low and when outputs become valid.
top	Delay between beginning of Output Enable High and when outputs are in the OFF-State.
t <sub>SRE</sub>	Delay between input $I_0$ transition to Diagnostic mode and when the outputs reflect the contents of the State Register.
tsrD	Delay between input I <sub>0</sub> transition to Logic mode and when the outputs reflect the contents of the Output Register.
ŧРR	Delay between positive transition of Preset and when outputs become valid at "1".
teer and the second sec	Delay between V <sub>CC</sub> (after power-on) and when outputs become preset at "1".
<b>t</b> erн	Width of preset input pulse.

## PLS105/A

## PLS105/A

### TIMING DIAGRAMS (Continued)



#### SPEED VS. "OR" LOADING

The maximum frequency at which the PLS can be clocked while operating in sequential mode is given by:


 $(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$ 

This frequency depends on the number of transition terms  $T_n$  used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects  $t_{IS}$ , due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of  $t_{IS1}$  with the number of terms connected per OR.

The PLS105 AC electrical characteristics contain three limits for the parameters  $t_{IS1}$  and  $t_{IS2}$  (refer to Figure 1). The first,  $t_{IS1A}$  is guaranteed for a device with 48 terms connected to any OR line.  $t_{IS1B}$  is guaranteed for a device with 32 terms connected to any OR line. And  $t_{IS1C}$  is guranteed for a device with 24 terms connected to any OR line. And  $t_{IS1C}$  is guranteed for a device with 24 terms connected to any OR line.

The three other entries in the AC table,  $t_{IS2}$  A, B, and C are corresponding 48, 32, and 24 term limits when using the on-chip Complement Array.

The PLS105A AC electrical characteristics contain two limits for the parameters  $t_{IS1}$  and  $t_{IS2}$  (refer to Figure 2). The first,  $t_{IS1A}$  is guaranteed for a device with 24 terms connected to any OR line.  $t_{IS1B}$  is guaranteed for a device with 16 terms connected to any OR line.



IS1A

₩Ş1B

60

50

40

20

10

0 8 16 24 32 40

ટ


151, 30

The two other entries in the AC table,  $t_{\rm IS2}$  A and B are corresponding 24 and 16 term limits when using the on-chip Complement Array.

The worst case of  $t_{IS}$  for a given application can be determined by identifying the OR line with the maximum number of  $T_n$ connections. This can be done by referring to the interconnect pattern in the PLS logic diagram, typically illustrated in Figure 3, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 or 2 will yield the worst case  $t_{\rm IS}$  and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.



TERMS CONNECTED/OR

Figure 2. PLS105A t<sub>IS1</sub> vs.

Terms/OR Connected

PLS105/A

### LOGIC PROGRAMMING

The PLS105/A devices are fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SNAP and SLICE, Data I/O Corporation's ABEL and Logical Devices Inc.'s CUPL design software packages.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLS105/A logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics SNAP and SLICE PLD design software packages (PTP module). SLICE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


### "AND" ARRAY - (I), (P)

#### PRESET/OE OPTION - (P/E)



#### PROGRAMMING:

The PLS105/A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). Wher programming the device it is important to realize this is the initial state of the device. You *mus* provide a next state jump if you do not wish to use all Highs (H) as the present state.



#### ē ĉ c Tn Tn Tn Tn ACTION CODE ACTION CODE ACTION CODE ACTION CODE INACTIVE<sup>1, 4</sup> GENERATE PROPAGATE . TRANSPARENT 0

NOTES:

- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Tn will be unconditionally inhibited if both the true and complement of any input (I or P) are left intact.
- 3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T<sub>n</sub> (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn.

PLS105/A

## **PROGRAM TABLE**


							_										_		_			÷	Ph	OGRAM TABLE E			5	-				_					
	CUS	STO	DM	ER	NA	M													-			-		AND				+-				0	R .				
				SE															_				-	NACTIVE 0				i.	_	_	TIVI	E		0			
	SIG	INE	TIC	CS	DE	VIC	Е /	ŧ				CF	(XX	XX	)				_					GENERATE A	1	ç	_	Ì.	<u> </u>	SET				н	_	Ne	Fr
	CU	ST	DM	ER	SY	ME	301	JZI	ED	PA	RT	#												PROPAGATE	-	9	n	1		RES				L	_		
	TO	TAI	LN	UM	BE	RC	) DF	PAI	RTS	3		_											L	TRANSPARENT				!	Ľ	40 0	CHAI	NGE					
				M 1															-				-	INACTIVE 0				-				0	TI	ON			
	RE'	V																	-					<u>,р н</u>		i <sub>m•</sub>	P.	-	-							-	
	DA.	_	_																-				-	<u>, P ' L</u>	4	411	••	i		PRE	SET			H		P/	E
																			_					DON'T CARE	1			i	-					<u> </u>			1
											AND	)																		OP			E)				
								IN		(Im	<u>,</u>							po	SE	NT 9	STAT	E (E		REMARKS		IEX1	ST	ATE	(Ne)			_	ou	TPUT	(Fr)	1	
TERM	cn	16	Gal	1.121	151	G.C	10]					÷.	न	- -	51	1	-																	41			1.0
0		10		13	-12		10		-	-	-	_	+	1	-	-	Ŭ	,	-	3	Ê	-	Č				Ŭ			ľ	ć I	1	1	-	1		
1 2	_	_		-			-	_	_		-	-			-	-	_			_	_									-	-+	-+	-		+	+-	+
3					_																														+	+	
4		-							_		-	_	-	-+			_												-	-				<u> </u>	+	+-	
6												_	•																_						土	1	
7 8				Н	_				_		_	_			_	_	_		_			-	_		-	$\vdash$	$\vdash$	-		-		{		+	+	+	+
9						-						_	i																					Ť	+	1	
10 11									_	-	-	_		-+		_	-													-		-+			+	+	+
12					_						_			_																					+	1	
13 14		_							_	_					_			-	-		-									-		-+	-	<u>.</u>	+		
15													1						_													_	_	1	1	t	
16 17		-	-												_	_	_													-		-+	-	+	+	+	
18														_															_					1	+		
19 20			-		-					_						_	-					-	-	·					-	-		-+	-		+	+	
21		_																	_	_														-	+		
22 23	_								-							_				_						-			_	_		-+		_ <u>+</u>	+	+-	+
24											_																					_			+	+	
25 26						ļ							-:	-		-							-		┝─	–			-	-			-		+	+	+
27		_								_		-								_															1	+	
28 29				-	-					-											-		-		-	+	-			-				÷	+	+	+
30						_								_						_															1	1	
31 32	_									-	-		-	-		-	-	-	-						-							-	-		+	+	+
33					_	_								-		_				_															1	1	
34 35						ļ			-	-			-					-	-			$\square$	$\vdash$		$\vdash$	+							-		+	+	+
36													•																	-				1	+	1	
37 38	-				-					-		-						⊢		-	$\vdash$		-		┝		<u> </u>					-+			+	+	+
39													-																						+		
40		-			-				-									_		-					-	+									+	-	+-+
42														_																					+		
43 44					-	<u> </u>				-		-	-	-	-		-	$\vdash$		-			-			┢──				-				<u>.</u>	+		+
45													-																					1	1	1	
46 47		-		-		-				-	-	-					-	<u> </u> _	-	-	-				$\vdash$	┢	$\vdash$	$\vdash$	$\vdash$		$\left  - \right $				+	+	+-
PIN						<b>—</b>	-	-	-				T				-	1	<u>.</u>	L					•	-	·			-		-1			+	+	+
NÖ		20	21	22	23	24	25	26	27	2	3	4	5	6	7	8	9														10	11	12	13	15 1	16 1	7 18
VARIABLE	NAME																																				

NOTES:

NOTES:
 The FPLS is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exists in the table, shown BLANK instead for clarity.
 Unused C<sub>n</sub>, I<sub>m</sub>, and P<sub>s</sub> bits are normally programmed Don't Care (-).
 Unused Transition Terms can be left blank for future code modification, or programmed as (-) for maximum speed.
 Letters in variable fields are used as identifiers by logic type programmers.

PLS105/A


### **TEST ARRAY**



Test	Arrav	Deleted

PLS105/A

## SNAP RESOURCE SUMMARY DESIGNATIONS



## Programmable logic sequencer (16 × 48 × 8)

#### Product specification

## PLUS105-45

## DESCRIPTION

The PLUS105-45 is a bipolar programmable state machine of the Mealy type. Both the AND and the OR array are user-programmable. All 48 AND gates are connected to the 16 external dedicated inputs (I0-I15) and to the feedback paths of the 6 buried State Registers ( $Q_{P0}$ - $Q_{P5}$ ). Because the OR array is programmable, any one or all of the 48 transition terms can be connected to any or all of the State and Output Registers.

All state transition terms can include True, False and Don't Care states of the controlling state variables. A Complement Transition Array supports complex IF-THEN-ELSE state transitions with a single product term.

The PLUS105-45 device features edge-triggered, J-K flip-flops, which provide the added flexibility of the toggle function which is indeterminate on S-R flip-flops. Because the J-K function is a superset of the S-R flip-flop function, the PLUS105-45 is backward compatible with all 105-type devices that have S-R flip-flops. Asynchronous Preset/Output Enable functions are available.

The PLUS105-45 is pin-for-pin and software compatible with the Signetics PLS105 and PLS105A Logic Sequencers, as well as other commercially available 105-type programmable logic devices.

To facilitate testing of state machine designs, diagnostic mode features for register preset and buried state register observability have been incorporated into the PLUS105-45 device architecture.

Ordering codes are listed in the Ordering Information Table.

## FEATURES


- 45MHz operating frequency
- 55.6MHz clock rate
- No OR term loading restrictions
- Available in 300mil skinny DIP, 600mil-wide Plastic DIP and PLCC packages
- Pin and software compatible with other commerically available 105 logic sequencers
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-bit State Register
- 8-bit Output Register
- Transition complement array
- Positive edge-triggered clocked J-K (or S-R) flip-flops
- Security fuse
- Programmable Asynchronous Preset or Output Enable
- Power-on preset (to all "1"s) of internal registers
- Power dissipation: 800mW (typ.)
- TTL compatible
- Single +5V supply
- 3-State outputs

### **APPLICATIONS**

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security Locking systems
- Counters
- Shift registers


## PIN CONFIGURATIONS

#### N Packages



N = Plastic DIP (600mil-wide) N3 = Plastic DIP (300mil-wide)

#### A Package




### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
28-pin Plastic Dual-In-Line, 600mil-wide	PLUS105-45N
28-pin Plastic Dual-In-Line, 300mil-wide	PLUS105-45N3
28-pin Plastic Leaded Chip Carrier, 450mil-square	PLUS105-45A

## PLUS105-45

## FUNCTIONAL DIAGRAM



## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both state and output registers.	Active- High (H)
2-9, 26, 27 20-22	10 - 19, 113 - 115	Logic Inputs: The 13 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence. True and complement signals are generated via use of "H" and "L".	Active-High/ Low (H/L)
23	112	<b>Logic/Diagnostic Input:</b> A 14th external logic input to the AND array, as above, when exercising standard TTL levels. When I12 is held at +10V, device outputs F0 - F5 reflect the contents of State Register bits $P_0 \cdot P_5$ . The contents of each Output Register remains unaltered.	Active-High/ Low (H/L)
24	111	<b>Logic/Diagnostic Input:</b> A 15th external logic input to the AND array, as above, when exercising standard TTL levels. When I11 is held at +10V, device outputs F0 - F5 become direct inputs for State Register bits $P_0 - P_5$ ; a Low-to-High transition on the clock line loads the values on pins F0 - F5 into the State Register bits $P_0 - P_5$ . The contents of each Output Register remains unaltered.	Active-High/ Low (H/L)
25	110	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercising standard TTL levels. When I10 is held at +10V, device outputs F0 - F7 become direct inputs for Output Register bits Q0 - Q7; a Low-to-High transition on the clock line loads the values on pins F0 - F7 into the Output Register bits Q0 - Q7. The contents of each State Register remains unaltered.	Active-High/ Low (H/L)
10-13 15-18	F0 - F7	Logic Outputs/Diagnostic Outputs/Diagnostic Inputs: Eight device outputs which normally reflect the contents of Output Register bits Q0 - Q7, when enabled. When 112 is held at +10V, F0 - F5 = $(P_0 - P_5)$ . When I11 is held at +10V, F0 - F5 become inputs to State Register bits $P_0 - P_5$ . When I10 is held at +10V, F0 - F7 become inputs to Output Register bits Q0 - Q7.	Active- High (H)
19	PR/OE	Preset or Output Enable Input: A user programmable function:	
		• Preset: Provides an asynchronous preset to logic "1" of all State and Output Register bits. PR overrides Clock, and when held High, clocking is inhibited and F0 - F7 are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after the Preset signal goes low. See timing definitions.	Active- High (H)
		<ul> <li>Output Enable: Provides an output enable function to buffers F0 - F7 from the Output Registers.</li> </ul>	Active- Low (L)

#### Product specification

PLUS105-45

## TRUTH TABLE 1, 2, 3, 4, 5, 6

	OPT	TION									
Vcc	PR	ŌE	110	111	112	СК	J	к	Qp	QF	F
	н	1	*	*	*	x	x	х	н	н	QF
	L		+10V	x	x	1	x	X	Qp	L	L
	Ĺ	 	+10V	x	x	Ť	x	x	Qp	н	н
	L		×	+10V	x	Ť	x	x	L	QF	L
	L		x	+10V	x	Ť	x	x	н	QF	н
	L		X	х	+10V	х	X	X	Qp	Q <sub>F</sub>	Qp
	- L -		x	X	x	x	х	x	Qp	Q <sub>F</sub>	Q <sub>F</sub>
		н	x	X	•	x	<b>X X</b>	x	Qp	Q <sub>₽</sub>	Hi-Z
+5V		x	+10V	x	x	1	х	x	Qp	L	L
		x	+10V	x	x	1	x	x	Qp	н	н
		x	x	+10V	x	1	X	x	L	Q <sub>F</sub>	L
		x	x	+10V	x	↑	X	X	н	QF	н
		L	x	х	+10V	х	х	х	Q <sub>P</sub>	Q <sub>F</sub>	Qp
		L	x	x	x	x	X	X	Qp	Q <sub>F</sub>	QF
		L	x	x	х	1	L,	L	Qp	QF	QF
		L	x	X	x	1	Ĺ	н	L	L	L
		L	x	X	x	1	н	Ľ	н	н	н
	1	L	×	x	x	Ŷ	H H	н	O <sub>P</sub>	Ō₽	Ω <sub>F</sub>
1	x	x	X	x	x	X	X	x	н	н	

NOTES: 1. Positive Logic:

J-K (or S/R) =  $T_0 + T_1 + T_2 + ... T_{47}$ 

 $T_n = (C_0) (10, 11, 12, ...) (P_0, P_1, ...P_5)$ 

2. Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.

3. 1 denotes transition from Low-to-High level.

4. \* = H or L or +10V

5. X = Don't Care (≤ 5.5V)

6. When using the Fn pins as inputs to the State and Output Registers in diagnostic mode, the F buffers are 3-Stated and the indicated levels on the output pins are forced by the user.


### **VIRGIN STATE**

A factory-shipped virgin device contains all fusible links intact, such that:

- 1. PR/OE option is set to PR. Note that even if the PR function is not used, all registers are preset to "1" by the power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All J-K flip-flop inputs are disabled (0).


PLUS105-45

### LOGIC DIAGRAM



## PLUS105-45

#### COMPLEMENT ARRAY DETAIL



The complement array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions (/A \* /B \* /C) and  $(\overline{A + B + C})$  are equivalent, you will begin to see the value of this single term NOR array.

The complement array is a single OR gate with inputs from the AND array. The output of the complement array is inverted and fedback to the AND array (NOR function). The output of the array will be LOW if any one or more of the AND terms connected to it are active (HIGH). If, however, all the connected terms are inactive (LOW), which is a classic unknown state, the output of the complement array will be HIGH.

#### THERMAL RATINGS

TEMPERATURE		
Maximum junction	150°C	
Maximum ambient	75°C	
Allowable thermal rise ambient to junction	75°C	

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT	INGS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		+7.0	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
Vout	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
lout	Output currents		+100	mA
Tamb	Operating temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C


NOTE:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

#### Consider the product terms A, B and D that represent defined states. They are also connected to the input of the complement array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to product term E, which could be used in turn to preset the state machine to a known state. Without the complement array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, this approach can be prohibitive, both in terms of time and wasted resources.

Note that use of the Complement Array adds an additional delay path through the device. Refer to the AC Electrical Characteristics for details.

### LOGIC FUNCTION



PLUS105-45

## **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \leq T_{amb} \leq 75^{\circ}C$ ,  $4.75V \leq V_{CC} \leq 5.25V$ 

		4		LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
input voltaç	e <sup>2</sup>					
VIH	High	V <sub>CC</sub> = MAX	2.0			v
VIL	Low	V <sub>CC</sub> = MIN			0.8	v
VIC	Clamp <sup>3</sup>	$V_{CC} = MIN$ , $I_{IN} = -12mA$		-0.8	-1.2	v
Output volt	age <sup>2</sup>					
		V <sub>CC</sub> = MIN				
V <sub>OH</sub>	High	I <sub>OH</sub> = -2mA	2.4			V
VOL	Low	I <sub>OL</sub> = 9.6mA		0.35	0.45	v
Input curre	nt			•		
	······································	V <sub>CC</sub> = MAX		1		
IIH	High	$V_{IN} = V_{CC}$		<1	30	μA
IL	Low	V <sub>IN</sub> = 0.45V		20	-250	μA
Output cur	rent					
		V <sub>CC</sub> = MAX				
O(OFF)	Hi-Z state	V <sub>OUT</sub> = 2.7V		1	40	μΑ
		V <sub>OUT</sub> = 0.45V		-1	-40	μΑ
los	Short circuit <sup>3, 4</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA
Icc	V <sub>CC</sub> supply current <sup>5</sup>	V <sub>CC</sub> = MAX		160	200	mA
Capacitanc	e					
		V <sub>CC</sub> = 5.0V				
C <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V		8		pF.
COUT	Output	• V <sub>OUT</sub> = 2.0V		10		pF

NOTES:

NOTES: 1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one at a time. 4. Duration of short circuit should not exceed 1 second. 5.  $I_{CC}$  is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

## PLUS105-45

## **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_L = 30PF$ ,  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 


					LIMITS		
SYMBOL	PARAMETER	FROM	то	MIN	TYP <sup>1</sup>	MAX	UNIT
Pulse Wid	th						
tскн	Clock High	CK +	CK –	9	8		ns
ICKL	Clock Low	CK-	CK +	9	8		ns
СКР	Clock Period	CK +	CK +	18	16		ns
tern	Preset pulse	PR +	PR -	10	8		ns
Setup Tim	ie		· ·				
t <sub>IS1</sub>	Input	Input ±	CK+	13	12		ns
t <sub>IS2</sub>	Input (through Complement Array)	Input ±	CK +	23	20		ns
t <sub>vs</sub>	Power-on preset	V <sub>CC</sub> +	CK-	0	-10		ns
t <sub>PRS</sub>	Clock resume (after preset)	PR –	CK-	0	-5		ns
<b>t</b> NVCK	Clock lockout (before preset)	CK-	PR –	10	5		ns
Hold Time	)						<b>.</b>
t <sub>IH</sub>	Input	CK +	Input ±	0	5	· · ·	ns
Diagnosti	c Mode	L <u></u>	L			1	
t <sub>RJS</sub>	Initialization of diagnostic mode	110, 111 or 112+ (to 10V)	F <sub>n</sub> as inputs	50	25		ns
t <sub>RJH</sub>	Clock for diagnostic mode	CK +	Register input jam	50	25		ns
Propagati	on Delay <sup>3</sup>		• · · · · · · · · · · · · · · · · · · ·			•	
tско	Clock	CK +	Output ±		8	9	ns
t <sub>OE</sub>	Output enable <sup>2</sup>	OE -	Output –		8	9	ns
top	Output disable <sup>2</sup>	OE +	Output +		8	9	ns
t <sub>PR</sub>	Preset	- PR+	Output +		12	15	ns
t <sub>PPR</sub>	Power-on preset	V <sub>CC</sub> +	Output +		0	10	ns
Frequenc	y of Operation		•		•	•	
fMAX1	Without $\left(\frac{1}{t_{IS1} + t_{CKO}}\right)$	Input ±	Output ±	45.5	50.0		MHz
f <sub>MAX2</sub>	With Complement Array $\left(\frac{1}{t_{IS2} + t_{CKO}}\right)$	Input thru Complement Array ±	Output ±	31.3	35.7		MHz
fмахз	$ \begin{array}{l} \mbox{Internal feedback} \\ \mbox{without Complement} \\ \mbox{Array} \end{array} \left( \frac{1}{t_{CKL} + t_{CKH}} \right) $	Register Output ±	Register Input ±	55.6	62.5		MHz
f <sub>MAX4</sub>	Internal feedback with Complement Array $\left(\frac{1}{t_{IS2}}\right)$	Register Output thru Complement Array ±	Register Input ±	43.5	50.0		MHz
f <sub>CLK</sub>	Clock frequency	CK +	СК +	55.6	62.5		MHz

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
 All propagation delays and setup times are measured and specified under worst case conditions.


PLUS105-45

## TIMING DIAGRAMS



PLUS105-45

## TIMING DIAGRAMS (Continued)



## PLUS105-45

Product specification


## **TIMING DEFINITIONS**

SYMBOL	PARAMETER
t <sub>iH</sub>	Required delay between positive transition of Clock and end of valid Input data.
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of Clock.
t <sub>IS2</sub>	Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).
<sup>t</sup> скн	Width of input clock pulse
t <sub>CKL</sub>	Interval between clock pulses.
tско	Delay between positive transition of Clock and when Outputs become valid (with PR/OE Low).
<sup>1</sup> СКР	Minimum guaranteed clock period.
<sup>t</sup> nvck	Required delay between the negative transition of the clock and the negative transition of the Asynchronous PRESET to guarantee that the clock edge is not detected as a valid negative transition.

SYMBOL	PARAMETER
t <sub>OD</sub>	Delay between beginning of Output Enable High and when Outputs are in the OFF-state.
toe	Delay between beginning of Output Enable Low and when Outputs become valid.
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-on) and when Outputs become preset at "1".
t <sub>PR</sub>	Delay between positive transition of Preset and when Outputs become valid at "1".
tPRH	Width of preset input pulse.
t <sub>PRS</sub>	Required delay between negative transition of Asynchronous Preset and the first positive transition of Clock.
t <sub>RH</sub>	Required delay between positive transition of clock and the end of valid input data (FO-F7 as inputs), when jamming data into the State or Output registers in the Diagnostic Mode.

#### SYMBOL PARAMETER Required delay between t<sub>RJH</sub> positive transition of clock and return of input I10, I11 OR I12 from Diagnostic Mode (10V). Required delay between t<sub>RJS</sub> inputs 110, 111 or 112 transition to Diagnostic Mode (10V), and when the output pins become available as inputs. Delay between input (I12) tSRD transition to Logic mode and when the Outputs reflect the contents of the Output Register. Delay between input I12 **t**SRE transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register. Required delay between V<sub>CC</sub> tvs (after power-on) and negative transition of Clock preceding first reliable clock pulse. **f**CLK Minimum guaranteed clock frequency (register toggle frequency) fMAX Minimum guaranteed operating frequency.

## **TEST LOAD CIRCUITS**



### LOGIC PROGRAMMING

PLUS 105-45 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SLICE and SNAP design software packages. ABEL™, CUPL™ and PALASM® 90 design software packages also support the PLUS 105-45 architecture.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and

ABEL is a trademark of Data I/O Corp.

CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp. CUPL also accept, as input, schematic capture format.

PLUS105-45 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SLICE only. The SLICE design

## **VOLTAGE WAVEFORMS**




package is available, free of charge, to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

## PLUS105-45


### PRESET/OE OPTION - (P/E)




#### PROGRAMMING THE PLUS105-45:

The PLUS105–45 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


## "AND" ARRAY - (I), (P)



## "OR" ARRAY - (N), (F)



#### "COMPLEMENT" ARRAY - (C)



#### NOTES:

1. This is the initial unprogrammed state of all link pairs.


2. Any gate Tn will be unconditionally inhibited if both the true and complement fuses of any input (I,P) are left intact.

3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates  $T_n$ .

## PLUS105-45

Product specification

## PLUS105 PROGRAM TABLE



1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exists in the table, shown BLANK instead for clarity.


2. Unused Cn, Im, and Ps bits are normally programmed Don't Care (-).

3. Unused Transition Terms can be left blank for future code modification, or programmed as (-) for maximum speed.

4. Letters in variable fields are used as identifiers by logic type programmers.

## PLUS105-45

## SNAP RESOURCE SUMMARY DESIGNATIONS



#### **Product specification**

## PLUS105-55

### DESCRIPTION

The PLUS 105-55 is a bipolar programmable state machine of the Mealy type. Both the AND and the OR array are user-programmable. All 48 AND gates are connected to the 16 external dedicated inputs (I0 - I15) and to the feedback paths of the 6 buried State Registers ( $Q_{P0}$ - $Q_{P5}$ ). Because the OR array is programmable, any one or all of the 48 transition terms can be connected to any or all of the State and Output Registers.

All state transition terms can include True, False and Don't Care states of the controlling state variables. A Complement Transition Array supports complex IF-THEN-ELSE state transitions with a single product term.

The PLUS 105-55 device features edge-triggered, J-K flip-flops, which provide the added flexibility of the toggle function which is indeterminate on S-R flip-flops. Because the J-K function is a superset of the S-R flip-flop function, the PLUS 105-55 is backward compatible with all 105-type devices that have S-R flip-flops. Asynchronous Preset/Output Enable functions are available.

The PLUS105-55 is pin-for-pin and software compatible with Signetics PLS105 and PLS105A Logic Sequencers, as well as other commercially available 105-type programmable logic devices.

To facilitate testing of state machine designs, diagnostic mode features for register preset and buried state register observability have been incorporated into the PLUS105-55 device architecture.

Ordering codes are listed in the Ordering Information Table.

### FEATURES

- 55MHz operating frequency
  - 71.4MHz clock rate
  - No OR term loading restrictions
- Available in 300mil skinny DIP, 600mil-wide DIP, and PLCC packages
- Pin and software compatible with other commerically available 105 sequencers
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-bit State Register
- 8-bit Output Register
- Transition complement array
- Positive edge-triggered clocked J-K (or S-R) flip-flops
- · Security fuse
- Programmable Asynchronous Preset or Output Enable
- Power-on preset to (all "1"s) of internal registers
- Power dissipation: 800mW (typ.)
- TTL compatible
- Single +5V supply
- 3-State outputs


#### APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security Locking systems
- Counters
- Shift registers

### **ORDERING INFORMATION**


DESCRIPTION	ORDER CODE
28-pin Plastic Dual-In-Line, 600mil-wide	PLUS105-55N
28-pin Plastic Dual-In-Line, 300mil-wide	PLUS105-55N3
28-pin Plastic Leaded Chip Carrier, 450mil-square	PLUS105-55A





## PLUS105-55

## FUNCTIONAL DIAGRAM



#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1 .	CLK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both state and output registers.	Active- High (H)
2-9, 26, 27 20-22	10 - 19, 113 - 115	Logic Inputs: The 13 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence. True and complement signals are generated via use of "H" and "L".	Active-High/ Low (H/L)
23	112	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercising standard TTL levels. When I12 is held at +10V, device outputs F0 - F5 reflect the contents of State Register bits P0 - P5. The contents of each Output Register remains unaltered.	Active-High/ Low (H/L)
24	111	Logic/Diagnostic Input: A 15th external logic input to the AND array, as above, when exercising standard TTL levels. When I11 is held at +10V, device outputs F0 - F5 become direct inputs for State Register bits P0 - P5; a Low-to-High transition on the clock line loads the values on pins F0 - F5 into the State Register bits P0 - P5. The contents of each Output Register remains unaltered.	Active-High/ Low (H/L)
25	110	<b>Logic/Diagnostic Input:</b> A 16th external logic input to the AND array, as above, when exercising standard TTL levels. When 110 is held at $+10V$ , device outputs F0 - F7 become direct inputs for Output Register bits Q0 - Q7; a Low-to-High transition on the clock line loads the values on pins F0 - F7 into the Output Register bits Q0 - Q7. The contents of each State Register remains unaltered.	Active-High/ Low (H/L)
10-13 15-18	F0 - F7	Logic Outputs/Diagnostic Outputs/Diagnostic Inputs: Eight device outputs which normally reflect the contents of Output Register bits Q0 - Q7, when enabled. When I12 is held at +10V, F0 - F5 = (P0 - P5). When I11 is held at +10V, F0 - F5 become inputs to State Register bits P0 - P5. When I10 is held at +10V, F0 - F7 become inputs to Output Register bits Q0 - Q7.	Active- High (H)
19	PR/OE	Preset or Output Enable Input: A user programmable function:	
		<ul> <li>Preset: Provides an asynchronous preset to logic "1" of all State and Output Register bits. PR overrides Clock, and when held High, clocking is inhibited and F0 - F7 are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after the Preset signal goes Low. See timing definitions.</li> </ul>	Active- High (H)
		<ul> <li>Output Enable: Provides an output enable function to buffers F0 - F7 from the Output Registers.</li> </ul>	Active- Low (L)

## PLUS105-55

### TRUTH TABLE1, 2, 3, 4, 5, 6

	OPT	TION								1.1	
Vcc	PR	ŌE	110	111	112	СК	J	к	Qp	QF	F
en sji e	н			+	*	x	x	x	н	Н	QF
14. B	L.		+10V	x	x	<b>↑</b>	x	x	Qp	L	L
	L		+10V	x	x	<b>↑</b>	x	x	Qp	н	н
	L		x	+10V	x	<b>↑</b>	x	x	L	QF	L
	L		x	+10V	x	<b>↑</b>	x	x	н	Q <sub>F</sub>	H H
	L		x	x	+10V	x	x	x	Qp	QF	Qp
	L		x	x	X	X	x	x	Q <sub>p</sub>	Q <sub>F</sub>	Q <sub>F</sub>
		н	X	x	*	x	x	x	Qp	Q <sub>F</sub>	Hi-Z
+5V		x	+10V	x	X	<b>↑</b>	x	x	Q <sub>p</sub>	ι	L
		x	+10V	x	x	1	x	x	Qp	н	н
		x	x	+10V	x	<b>↑</b>	x	x	L	Q <sub>F</sub>	L
		x	x	+10V	х	<b>↑</b>	x	x	н	QF	н
		L	x	x	+10V	X	x	х	QP	QF	Qp
		L	x	x	х	x	х	x	Qp	QF	QF
		L	x	x	X	$\uparrow$	L	L	Qp	Q <sub>F</sub>	QF
		L	×	x	x	↑ <sup>↑</sup>	L	н	L	L	L
		L	x	x	х	Ť	н	L	н	н	н
		L	x	x	x	1	н	н		Q₽	QF
1	x	x	x	x	х	x	x	x	н	н	

### NOTES:

1. Positive Logic:

 $J-K \ (or \ S/R) = T_0 + T_1 + T_2 + ... \ T_{48} \\ T_n = (C_0) \ (I0, \ I1, \ I2, \ ...) \ (P_0, \ P_1, \ ... \ P_5)$ 

2. Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.

3. 1 denotes transition from Low-to-High level.

4. \* = H or L or +10V

5. X = Don't Care (≤ 5.5V)


6. When using the Fn pins as inputs to the State and Output Registers in diagnostic mode, the F buffers are 3-Stated and the indicated levels on the output pins are forced by the user.

## VIRGIN STATE

A factory-shipped virgin device contains all fusible links intact, such that:

- 1. PR/OE option is set to PR. Note that even if the PR function is not used, all registers are preset to "1" by the power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All J-K flip-flop inputs are disabled (0).


## LOGIC DIAGRAM



PLUS105-55

## PLUS105-55

## COMPLEMENT ARRAY DETAIL



The complement array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions (/A \* /B \* /C) and  $(\overline{A + B + C})$  are equivalent, you will begin to see the value of this single term NOR array.

The complement array is a single OR gate with inputs from the AND array. The output of the complement array is inverted and fedback to the AND array (NOR function). The output of the array will be LOW if any one or more of the AND terms connected to it are active (HIGH). If, however, all the connected terms are inactive (LOW), which is a classic unknown state, the output of the complement array will be HIGH. Consider the product terms A, B and D that represent defined states. They are also connected to the input of the complement array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to product term E, which could be used in turn to preset the state machine to a known state. Without the complement array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, this approach can be prohibitive, both in terms of time and wasted resources.

Note that use of the Complement Array adds an additional delay path through the device. Refer to the AC Electrical Characteristics for details.

#### THERMAL RATINGS

TEMPERATURE			
Maximum junction	150°C		
Maximum ambient	75°C		
Allowable thermal rise ambient to junction	75°C		


#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER		RATINGS		
		MIN	MAX		
V <sub>cc</sub>	Supply voltage		+7.0	V <sub>DC</sub>	
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>	
VOUT	Output voltage		+5.5	V <sub>DC</sub>	
IIN	Input currents	-30	+30	mA	
юлт	Output currents	1	+100	mA	
Tamb	Operating temperature range	0	+75	°C	
T <sub>stg</sub>	Storage temperature range	-65	+150	°C	

NOTE:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

#### LOGIC FUNCTION



## PLUS105-55

## **DC ELECTRICAL CHARACTERISTICS**

0°C  $\leq$  T<sub>amb</sub>  $\leq$  75°C, 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT	
Input volta	age <sup>2</sup>	i i i i i i i i i i i i i i i i i i i			•		
VIH	High	V <sub>CC</sub> = MAX	2.0			۷	
VIL	Low	V <sub>CC</sub> = MIN			0.8	γ,	
VIC	Clamp <sup>3</sup>	$V_{CC} = MIN$ , $I_{IN} = -12mA$		-0.8	-1.2	v	
Output vo	ltage <sup>2</sup>						
		V <sub>CC</sub> = MIN					
VOH	High	I <sub>OH</sub> = -2mA	2.4			v	
VoL	Low	I <sub>OL</sub> = 9.6mA		0.35	0.45	v	
Input curr	ent						
		V <sub>CC</sub> = MAX		·			
ŧн	High	$V_{IN} = V_{CC}$		<1	30	μA	
l <sub>iL</sub>	Low the state of the second second second second second second second second second second second second second	V <sub>IN</sub> = 0.45V		-20	-250	μA	
Output cu	rrent	· · · · · · · · · · · · · · · · · · ·					
		V <sub>CC</sub> = MAX		T			
IO(OFF)	Hi-Z state	V <sub>OUT</sub> = 2.7V		1	40	μΑ	
		V <sub>OUT</sub> = 0.45V		-1	-40	μA	
los	Short circuit <sup>3, 4</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA	
lcc	V <sub>CC</sub> supply current <sup>5</sup>	V <sub>CC</sub> = MAX		160	200	mA	
Capacitar	nce						
		V <sub>CC</sub> = 5.0V					
C <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V		8		pF	
COUT	Output	• V <sub>OUT</sub> = 2.0V		10	- 	pF	

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal. 3. Test one at a time.

4. Duration of short circuit should not exceed 1 second.

5. ICC is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

### Product specification

## PLUS105-55

### **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 470\Omega$ ,  $R_2 = 1K\Omega$ ,  $C_1 = 30pF$ , 0°C  $\leq T_{arch} \leq +75$ °C, 4.75V  $\leq V_{CC} \leq 5.25V$ 

					LIMITS		
SYMBOL	PARAMETER	FROM	то	MIN	TYP <sup>1</sup>	MAX	UNIT
Puise Width							
<sup>1</sup> СКН	Clock High	СК +	CK-	7	6.5		ns
ICKL	Clock Low	СК-	CK +	7	6.5		ns
ŧскр	Clock Period	СК +	CK+	14	13		ns
<b>t</b> erн	Preset pulse	PR +	PR –	10	8.0		ns
Setup Time							
t <sub>IS1</sub>	Input	Input ±	CK +	10	9.5		ns
t <sub>IS2</sub>	Input (through Complement Array)	Input ±	CK +	20	18.0		ns
t <sub>VS</sub>	Power-on preset	V <sub>CC</sub> +	СК –	o	0		ns
ters	Clock resume (after preset)	PR –	CK-	o	0		ns
<b>t</b> NVCK	Clock lockout (before preset)	CK-	PR –	12	10.0		ns
Hold Time	· · · · · · · · · · · · · · · · · · ·		·				
t <sub>IH</sub>	Input	CK +	Input ±	0	-5		ns
Diagnosti	c Mode						
t <sub>RJS</sub>	Initialization of diagnostic mode	110, 111 or 112 + (to 10V)	F <sub>n</sub> as inputs	50	25		ns
t <sub>RJH</sub>	Clock for diagnostic mode	CK +	Register input jam	50	25		ns
Propagation	n Delay <sup>2</sup>						
tско	Clock	CK +	Output ±		7	8	ns
t <sub>OE</sub>	Output enable <sup>3</sup>	OE	Output –		6	8	ns
top	Output disable <sup>3</sup>	OE +	Output +		6	8	ns
te R	Preset	PR +	Output +		12	15	ns
<b>t</b> PPR	Power-on preset	V <sub>CC</sub> +	Output +		5	10	ns
Frequency	of Operation					<b>L</b>	·····
fmax1	Without $\left(\frac{1}{t_{IS1} + t_{CKO}}\right)$	Input ±	Output ±	55.6	60.6		MHz
fmax2	With Complement Array $\left(\frac{1}{t_{IS2} + t_{CKO}}\right)$	Input thru Complement Array ±	Output ±	35.7	40.0		MHz
fмахз	Internal feedback without Complement $\left(\frac{1}{t_{CKL} + t_{CKH}}\right)$	Register Output ±	Register Input ±	71.4	76.9		MHz
fmax4	Internal feedback with Complement Array $\left(\frac{1}{t_{iS2}}\right)$	Register Output thru Complement Array ±	Register Input ±	50.0	55.6		MHz
fclk	Clock period	CK +	CK +	71.4	76.9	Į	MHz


NOTES:

 All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.
 All propagation delays and setup times are meausred and specified under worst case conditions.
 For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output value of V<sub>L</sub> = 0.5V. With S<sub>1</sub> encoursed with U<sub>L</sub> = 5pF. High-to-High impedance to Low tests. voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed.

## PLUS105-55

Product specification


## TIMING DIAGRAMS



PLUS105-55

Product specification

## TIMING DIAGRAMS (Continued)



## PLUS105-55


#### TIMING DEFINITIONS

SYMBOL	PARAMETER
t <sub>iH</sub>	Required delay between positive transition of Clock and end of valid Input data.
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of Clock.
t <sub>IS2</sub>	Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).
<sup>1</sup> СКН	Width of input clock pulse
<sup>t</sup> CKL	Interval between clock pulses.
<sup>t</sup> ско	Delay between positive transition of Clock and when Outputs become valid (with PR/OE Low).
<sup>1</sup> СКР	Minimum guaranteed clock period.
<sup>t</sup> nvck	Required delay between the negative transition of the clock and the negative transition of the Asynchronous PRESET to guarantee that the clock edge is not detected as a valid negative transition.


SYMBOL	PARAMETER
tod	Delay between beginning of Output Enable High and when Outputs are in the OFF-state.
toe	Delay between beginning of Output Enable Low and when Outputs become valid.
tppR	Delay between $V_{CC}$ (after power-on) and when Outputs become preset at "1".
t <sub>PR</sub>	Delay between positive transition of Preset and when Outputs become valid at "1".
t <sub>PRH</sub>	Width of preset input pulse.
<sup>t</sup> PRS	Required delay between negative transition of Asynchronous Preset and the first positive transition of Clock.
t <sub>RH</sub>	Required delay between positive transition of clock and the end of valid input data (FO - F7 as inputs), when jamming data into the State or Output registers in the Diagnostic Mode.

	A second s					
SYMBOL	PARAMETER					
t <sub>RJH</sub>	Required delay between positive transition of clock and return of input 110, 111 or 112 from Diagnostic Mode (10V).					
1 <sub>RJS</sub>	Required delay between inputs 110, 111 or 112 transition to Diagnostic Mode (10V), and when the output pins become available as inputs.					
<sup>t</sup> srd	Delay between input (I12) transition to Logic mode and when the Outputs reflect the contents of the Output Register.					
tsre	Delay between input I12 transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register.					
tvs	Required delay between V <sub>CC</sub> (after power-on) and negative transition of Clock preceding first reliable clock pulse.					
fclk	Minimum guaranteed clock frequency (register toggle frequency)					
fmax	Minimum guaranteed operating frequency.					

### **TEST LOAD CIRCUITS**



## **VOLTAGE WAVEFORMS** +3.0V



#### LOGIC PROGRAMMING

PLUS105-55 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics' SLICE and SNAP design software packages. ABEL™, CUPL™ and PALASM® 90 design software packages also support the PLUS105-55 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and

ABEL is a trademark of Data VO Corp. CUPL is a trademark of Logical Devices, Inc. PALASM is a registered trademark of AMD Corp.

CUPL also accept, as input, schematic capture format.


PLUS105-55 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SNAP and SLICE only. The SLICE design package is available, free of charge, to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

Product specification

## PLUS105-55


### **PRESET/OE OPTION - (P/E)**




#### **PROGRAMMING THE PLUS105-55:**

The PLUS105-55 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


## "AND" ARRAY - (I), (P)



## "OR" ARRAY - (N), (F)



#### "COMPLEMENT" ARRAY - (C)



#### NOTES:


1. This is the initial unprogrammed state of all link pairs

2. Any gate Tn will be unconditionally inhibited if both the true and complement fuses of any input (I,P) are left intact.

3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn.

## PLUS105-55

## PLUS105 PROGRAM TABLE



#### NOTES:

1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exists in the table, shown BLANK instead for clarity.


2. Unused Cn, Im, and Ps bits are normally programmed Don't Care (-).

3. Unused Transition Terms can be left blank for future code modification, or programmed as (-) for maximum speed.

4. Letters in variable fields are used as identifiers by logic type programmers.

## PLUS105-55

## SNAP RESOURCE SUMMARY DESIGNATIONS



#### Product specification

## PLUS405-37/-45

#### DESCRIPTION

The PLUS405 devices are bipolar, programmable state machines of the Mealy type. Both the AND and the OR array are user-programmable. All 64 AND gates are connected to the 16 external dedicated inputs (I0 - I15) and to the feedback paths of the 8 on-chip State Registers ( $Q_{P0} - Q_{P7}$ ). Two complement arrays support complex IF-THEN-ELSE state transitions with a single product term (input variables C0, C1).

All state transition terms can include True, False and Don't Care states of the controlling state variables. All AND gates are merged into the programmable OR array to issue the next-state and next-output commands to their respective registers. Because the OR array is programmable, any one or all of the 64 transition terms can be connected to any or all of the State and Output Registers.

All state (QP0 - QP7) and output (QF0 - QF7) registers are edge-triggered, clocked J-K flip-flops, with Asynchronous Preset and Reset options. The PLUS405 architecture provides the added flexibility of the J-K toggle function which is indeterminate on S-R flip-flops. Each register may be individually programmed such that a specific Preset-Reset pattern is initialized when the initialization pin is raised to a logic level "1". This feature allows the state machine to be asynchronously initialized to known internal state and output conditions, prior to proceeding through a sequence of state transitions. Upon power-up, all registers are unconditionally preset to "1". If desired, the initialization input pin (INIT) can be converted to an Output Enable (OE) function as an additional user-programmable feature.

Availability of two user-programmable clocks allows the user to design two independently clocked state machine functions consisting of four state and four output bits each.

Order codes are listed in the Ordering Information Table.

## FEATURES


- PLUS405-37
  - f<sub>MAX</sub> = 37MHz
  - 50MHz clock rate
- PLUS405-45
  - f<sub>MAX</sub> = 45MHz
  - 58.8MHz clock rate
- Functional superset of PLS105/105A
- Field-programmable (Ti-W fusible link)
- 16 input variables
- 8 output functions
- 64 transition terms
- 8-bit State Register
- 8-bit Output Register
- 2 transition Complement Arrays
- Multiple clocks\*
- Programmable Asynchronous Initialization or Output Enable
- Power-on preset of all registers to "1"
- "On-chip" diagnostic test mode features for access to state and output registers
- 950mW power dissipation (typ.)
- TTL compatible
- J-K or S-R flip-flop functions
- Automatic "Hold" states
- 3-State outputs

#### APPLICATIONS


- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator contollers
- · Security locking systems
- Counters
- Shift registers

#### **ORDERING INFORMATION**

DESCRIPTION	OPERATING FREQUENCY	ORDER CODE
28-Pin Plastic DIP (600mil-wide)	45MHz (t <sub>IS1</sub> + t <sub>CKO1</sub> )	PLUS405-45N
28-Pin Plastic DIP (600mil-wide)	37MHz (t <sub>iS1</sub> + t <sub>CKO1</sub> )	PLUS405-37N
28-Pin Plastic Leaded Chip Carrier	45MHz (t <sub>iS1</sub> + t <sub>CKO1</sub> )	PLUS405-45A
28-Pin Plastic Leaded Chip Carrier	37MHz (t <sub>IS1</sub> + t <sub>CKO1</sub> )	PLUS405-37A



## **PIN CONFIGURATIONS**



A = Plastic Leaded Chip Carrier

## PLUS405-37/-45

## **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK1	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both state and output registers. Pin 1 only clocks P0-3 and F0-3 if Pin 4 is also being used as a clock.	Active-High (H)
2, 3, 5–9, 26–27 20–22	10–14, 17, 16 18–19 113–115	Logic Inputs: The 12 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence. True and complement signals are generated via use of "H" and "L".	Active-High/Low (H/L)
4	CLK2	Logic Input/Clock: A user programmable function:	
		• Logic Input: A 13th external logic input to the AND array, as above.	Active-High/Low (H/L)
		<ul> <li>Clock: A 2nd clock for the State Registers P4–7 and Output Registers F4–7, as above.</li> <li>Note that input buffer I<sub>5</sub> must be deleted from the AND array (i.e., all fuse locations "Don't Care") when using Pin 4 as a Clock.</li> </ul>	Active-High (H)
23	112	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercising standard TTL or CMOS levels. When I12 is held at +10V, device outputs F0–F7 reflect the contents of State Register bits P0–P7. The contents of each Output Register remains unaltered.	Active-High/Low (H/L)
24	. [11	Logic/Diagnostic Input: A 15th external logic input to the AND array, as above, when exercising standard TTL levels. When I11 is held at +10V, device outputs F0–F7 become direct inputs for State Register bits P0–P7; a Low-to-High transition on the appropriate clock line loads the values on pins F0–F7 into the State Register bits P0–P7. The contents of each Output Register remains unaltered.	Active-High/Low (H/L)
25	110	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercising standard TTL levels. When I <sub>10</sub> is held at +10V, device outputs F0–F7 become direct inputs for Output Register bits Q0–Q7; a Low-to-High transition on the appropriate clock line loads the values on pins F0–F7 into the Output Register bits Q0–Q7. The contents of each State Register remains unaltered.	Active-High/Low (H/L)
10–13 15–18	F0 – F7	Logic Outputs/Diagnostic Outputs/Diagnostic Inputs: Eight device outputs which normally reflect the contents of Output Register Bits Q0–Q7, when enabled. When 112 is held at +10V, F0–F7 = (P0–P7). When 111 is held at +10V, F0–F7 become inputs to State Register bits P0–P7. When I10 is held at +10V, F0–F7 become inputs to Output Register bits Q0–Q7.	Active-High (H)
19	INIT/OE	Initialization or Output Enable Input: A user programmable function:	
		<ul> <li>Initialization: Provides an asynchronous preset to logic "1" or reset to logic "0" of all State and Output Register bits, determined individually for each register bit through user programming. INIT overrides Clock, and when held High, clocking is inhibited and FO-F7 and PO-P7 are in their initialization state. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after INIT goes Low. See timing definition for t<sub>NVCK</sub> and t<sub>VCK</sub>.</li> </ul>	Active-High (H)
		<ul> <li>Output Enable: Provides an output enable function to buffers F0–F7 from the Output Registers.</li> </ul>	Active-Low (L)

## PLUS405-37/-45

Product specification

## TRUTH TABLE 1, 2, 3, 4, 5, 6, 7

	OPTION					- Karal					
Vcc	INIT	OE	110	111	l12	СК	Jahr	K	Qp	QF	F
	Н		*	*	*	X	Х	Х	H/L	H/L	QF
	L		+10V	X	X	Ŷ	x	x	QP	L	L,
	L S		+10V	X	X	1	X	X	Qp	н	н
	L		x	+10V	х	<b>↑</b>	х	X	L	QF	L
	L		x	+10V	х	1	x	X	н	QF	н
	L		x	х	+10V	X	х	х	Qp	QF	QP
	L		Х	X	x	X	X	X	Qp	QF	QF
		н	Х	Х	*	X	x	X	Qp	QF	Hi-Z
+5V		X	+10V	X	X	<b>↑</b> , ***	X	X	Qp	L 1	L
		х	+10V	x	х	<b>↑</b>	X	x	Qp	н	н
		X	X	+10V	х	Ŷ	x	X	L	QF	L
		X	x	+10V	x	<b>↑</b>	<b>X X X</b>	х	H H	Q <sub>F</sub>	н
		L	X	X	+10V	X	X	X	QP	Q <sub>F</sub>	Qp
		L	X	X	x	х	X	X	QP	QF	QF
		L	X	х	х	<b>↑</b>	Ĺ	L	Qp	Q <sub>F</sub>	QF
		L ·	x	<b>X</b>	X	î (	L	н	L	L	L
		L	x	X	х	<b>↑</b>	Ч. Н	L	н	н	н
		L	x	x	х	<b>↑</b>	н	н	교	Q₽	
1	x	Х	x	X	x	X	X	x	н	н	

NOTES:

1. Positive Logic:

- S/R (or J/K) =  $T_0 + T_1 + T_2 + \dots T_{63}$   $T_n = (C0, C1) (I0, I1, I2, \dots) (P0, P1, \dots P7)$
- 2. Either Initialization (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option. 3. 1 denotes transition from Low-to-High level.
- 4. \* = H or L or +10V
- 5. X = Don't Care (≤5.5V)
- 6. H/L implies that either a High or a Low can occur, depending upon user-programmed selection (each State and Output Register individually programmable).
- 7. When using the Fn pins as inputs to the State and Output Registers in diagnostic mode, the F buffers are 3-Stated and the indicated levels on the output pins are forced by the user.

### **VIRGIN STATE**

A factory-shipped virgin device contains all fusible links intact, such that:

- 1. INIT/OE is set to INIT. In order to use the INIT function, the user must select either the PRESET or the RESET option for each flip-flop. Note that regardless of the user-programmed initialization, or even if the INIT function is not used, all registers are preset to "1" by the power-up procedure.
- 2. All transition terms are inactive (0).
- 3. All S/R (or J/K) flip-flop inputs are disabled (0).
- 4. The device can be clocked via a Test Array preprogrammed with a standard test pattern.
- 5. Clock 2 is inactive.


## LOGIC FUNCTION

$\begin{array}{cccccccccccccccccccccccccccccccccccc$
SET Q <sub>0</sub> : J <sub>0</sub> = (Q <sub>2</sub> · Q <sub>1</sub> · Q <sub>0</sub> ) · A · B · C K <sub>0</sub> = 0
$\begin{array}{c} RESETQ_1\!:\!J_1\!=\!0\\ K_1\!=\!(Q_3\cdot\overline{Q}_2\cdotQ_1\cdot\overline{Q}_0)\cdot\overline{A}\cdot\overline{B}\cdotC\ldots \end{array}$
HOLD $G_2: J_2 = 0$ $K_2 = 0$
$ \begin{array}{l} RESET \ \mathbf{Q}_3 \colon \mathbf{J}_3 = (\mathbf{Q}_3 \cdot \mathbf{\overline{Q}}_2 \cdot \mathbf{Q}_1 \cdot \mathbf{\overline{Q}}_0) \cdot \overline{\mathbf{A}} \cdot \overline{\mathbf{B}} \cdot \mathbf{C} \dots \\ K_3 = (\mathbf{Q}_3 \cdot \mathbf{\overline{Q}}_2 \cdot \mathbf{Q}_1 \cdot \mathbf{\overline{Q}}_0) \cdot \overline{\mathbf{A}} \cdot \overline{\mathbf{B}} \cdot \mathbf{C} \dots \end{array} $


Product specification

## PLUS405-37/-45

## **FUNCTIONAL DIAGRAM**




#### LOGIC DIAGRAM




### PLUS405-37/-45

### PLUS405-37/-45

#### **DETAILS FOR REGISTERS FOR PLUS405**



#### COMPLEMENT ARRAY DETAIL



The Complement Array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions (/A \*/B \*/C) and  $(\overline{A + B + C})$  are equivalent, you will begin to see the value of this single term NOR array.

The Complement Array is a single OR gate with inputs from the AND array. The output of the Complement Array is inverted and fed back to the AND array (NOR). The output of the array will be Low if any one or more of the AND terms connected to it are active (High). If, however, all the connected terms are inactive (Low), which is a classic unknown state, the output of the Complement Array will be High.

Consider the Product Terms A, B and D that represent defined states. They are also connected to the input of the Complement Array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to Product Term E, which could be used in turn to reset the state machine to a known state. Without the Complement Array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, this approach can be prohibitive, both in terms of time and wasted resources.

Note that the PLUS405 has 2 Complement Arrays which allow the user to design 2 independent Complement functions. This is particularly useful if 2 independent state machines have been implemented on one device.

Note that use of the Complement Array adds an additional delay path through the device. Please refer to the AC Electrical Characteristics for details.

## PLUS405-37/-45

Product specification

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>cc</sub>	Supply voltage	+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	+5.5	V <sub>DC</sub>
Vout	Output voltage	+5.5	V <sub>DC</sub>
1 <sub>IN</sub>	Input currents	30 to +30	mA
lout	Output currents	+100	mA
Tamb	Operating temperature range	0 to +75	°C
T <sub>Sstg</sub>	Storage temperature range	-65 to +150	°C

#### THERMAL RATINGS

TEMPERATURE							
Maximum junction	150°C						
Maximum ambient	75°C						
Allowable thermal rise ambient to junction	75°C						

NOTES:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT		
Input volta	age <sup>2</sup>							
VIH	High	V <sub>CC</sub> = MAX	2.0			v		
VIL	Low	V <sub>CC</sub> = MIN		1. 	0.8	v		
VIC	Clamp <sup>3</sup>	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	v		
Output vo	Itage <sup>2</sup>							
V <sub>OH</sub>	High	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -2mA	2.4			v		
VOL	Low	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 9.6mA		0.35	0.45	v		
Input curr	ent							
hн	High	$V_{CC} = MAX, V_{IN} = V_{CC}$		<1	30	μΑ		
l <sub>IL</sub>	Low	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.45V		-20	-250	μΑ		
Output cu	rrent			•				
IO(OFF)	Hi-Z state	$V_{CC} = MAX, V_{OUT} = 2.7V$		1	40	μA		
		V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.45V		-1	-40	μΑ		
los	Short circuit 3, 4	V <sub>OUT</sub> = 0V	-15		-70	mA		
Icc	V <sub>CC</sub> supply current <sup>5</sup>	V <sub>CC</sub> = MAX		190	225	mA		
Capacitar	ice	· · · · ·				·····		
CIN	Input	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 2.0V		8		pF		
COUT	Output	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 2.0V		10		pF		

NOTES:

1. All typical values are at V<sub>CC</sub> = 5V. T<sub>amb</sub> = +25°C.

2. All voltage values are with respect to network ground terminal.

3. Test one at a time.

4. Duration of short-circuit should not exceed one second.

5. ICC is measured with the INIT/OE input grounded, all other inputs at 4.5V and the outputs open.

PLUS405-37/-45

#### **AC ELECTRICAL CHARACTERISTICS**

 $R_1 = 470\Omega, R_2 = 1k\Omega, C_L = 30pF, 0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

			то	LIMITS						
SYMBOL	PARAMETER	FROM		Р	LUS405-	37	P	LUS405-	15	
	and the second second second second second second second second second second second second second second second			MIN	ТҮР1	MAX	MIN	ТҮР1	MAX	
Pulse wid	th									
<b>t</b> СКН1	Clock High; CLK1 (Pin 1)	СК+	СК-	10	8		8.5	7		ns
tCKL1	Clock Low; CLK1 (Pin 1)	СК-	CK+	10	8		8.5	7		ns
ICKP1	CLK1 Period	CK+	CK+	20	16		17	14		ns
<sup>1</sup> СКН2	Clock High; CLK2 (Pin 4)	CK+	СК-	10	8		10	8		ns
tCKL2	Clock Low; CLK2 (Pin 4)	СК-	CK+	10	8		10	8		ns
ICKP2	CLK2 Period	CK+	СК+	20	16		20	16		ns
t <sub>iNITH</sub>	Initialization pulse	INIT-	INIT+	15	10		15	8		ns
Setup tim	e				<u>.</u>					
t <sub>IS1</sub>	Input	Input ±	CK+	15	12		12	10		ns
t <sub>IS2</sub>	Input (through Complement Array)	Input ±	ск+	25	20		22	18		ns
t <sub>VS</sub>	Power-on preset	V <sub>CC</sub> +	СК-	0	-10		0	-10		ns
t <sub>VCK</sub>	Clock resume (after Initialization)	INIT-	СК-	0	-5		0	5		ns
<sup>t</sup> NVCK	Clock lockout (before Initialization)	ск-	INIT-	15	5		15	5		ns
Hold time	•									
t <sub>iH</sub>	Input	CK+	Input ±	0	-5		0	-5		ns
Propagat	ion delay	<b>L</b>			I	1	•	1	1	
tско1	Clock1 (Pin 1)	CK1+	Output ±		10	12		8	10	ns
tско2	Clock2 (Pin 4)	СК2+ ~	Output ±		12	15		10	12	ns
t <sub>OE</sub> <sup>2</sup>	Output Enable	OE-	Output		12	15		12	15	ns
top <sup>2</sup>	Output Disable	OE+	Output +		12	15		12	15	ns
t <sub>INIT</sub>	Initialization	INIT+	Output +	1	15	20		15	20	ns
t <sub>PPR</sub>	Power-on Preset	V <sub>CC</sub> +	Output +		0	10		0	10	ns

Notes on following page

### Product specification

## PLUS405-37/-45

#### AC ELECTRICAL CHARACTERISTICS (Continued)

 $R_1 = 470\Omega$ ,  $R_2 = 1k\Omega$ ,  $C_L = 30pF$ ,  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 


		FROM	то	LIMITS						
SYMBOL	PARAMETER			PLUS405-37			PLUS405-45			UNIT
				MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	
Frequence	cy of operation								с с с с с в	
fmax1	CLK1; without Complement Array $\left(\frac{1}{t_{IS1} + t_{CK01}}\right)$	Input ±	Output ±	37.0	45.5		45.5	55.6		MHz
fmax2	CLK2; without Complement Array $\left(\frac{1}{t_{IS1} + t_{CKO2}}\right)$	Input ±	Output ±	33.0	41.7	j da s	41.7	50.0		MHz
f <sub>MAX3</sub>	CLK1; with Complement Array $\left(\frac{1}{t_{IS2} + t_{CK01}}\right)$	Input thru Complement Array ±	Output ±	27.0	33.3		31.3	38.5		MHz
f <sub>MAX4</sub>	CLK2; with Complement Array $\left(\frac{1}{t_{IS2} + t_{CKO2}}\right)$	Input thru Complement Array ±	Output ±	25.0	31.3		29.4	35.7		MHz
f <sub>MAX5</sub>	Internal feedback without Complement Array (CLK1 or CLK2) $\left(\frac{1}{t_{CKL} + t_{CKH}}\right)$	Register Output ±	Register Intput ±	50.0	62.5		58.8	72.4		MHz
fmaxg	Internal feedback with Complement Array (CLK1 or CLK2) $\left(\frac{1}{t_{IS2}}\right)$	Register Output thru Complement Array ±	Register Intput ±	40.0	50.0		45.5	55.6		MHz
fclk	Minimum guaranteed clock frequency	ÇK +	CK +	50.0	62.5		58.8	72.4		мнz

NOTES:


1. All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.

For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output whage of V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
 All propagation delays and setup times are measured and specified under worst case conditions.

#### **TEST LOAD CIRCUIT**




#### VOLTAGE WAVEFORMS



PLUS405-37/-45


#### **TIMING DIAGRAMS**



## PLUS405-37/-45

Product specification

#### TIMING DIAGRAMS (Continued)



#### Product specification

## PLUS405-37/-45

#### TIMING DEFINITIONS

SYMBOL	PARAMETER
<sup>1</sup> CKH1, 2	Width of input clock pulse.
<sup>1</sup> CKP1, 2	Minimum guaranteed clock period.
t <sub>IS1</sub>	Required delay between beginning of valid input and positive transition of Clock.
<sup>‡</sup> СКО1, 2	Delay between positive transition of Clock and when Outputs become valid (with INIT/OE Low).
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-on) and when Outputs become preset at "1".
t <sub>iS2</sub>	Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).
t <sub>RJH</sub>	Required delay between positive transition of clock, and return of input I10, I11 or I12 from Diagnostic Mode (10V).
fmax1, 2	Minimum guaranteed operating frequency; input to output (CLK1 and CLK2).
<sup>f</sup> махз, 4	Minimum guaranteed operating frequency; input through Complement Array, to output (CLK1 and CLK2).
fmax5	Minimum guaranteed internal operating frequency; with internal feedback from state register to state register.

SYMBOL	PARAMETER	
fмахб	Minimum guaranteed internal operating frequency with Complement Array, with internal feedback from state register through Complement Array, to state register.	
fclk	Minimum guaranteed clock frequency (register toggle frequency).	
t <sub>CKL1, 2</sub>	Interval between clock pulses.	
t <sub>iH</sub>	Required delay between positive transition of Clock and end of valid Input data.	
t <sub>OE</sub>	Delay between beginning of Output Enable Low and when Outputs become valid.	
t <sub>SRE</sub>	Delay between input I12 transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register.	
t <sub>RJS</sub>	Required delay between inputs I11, I10 or I12 transition to Diagnostic Mode (10V), and when the output pins become available as inputs.	
t <sub>nvck</sub>	Required delay between the negative transition of the clock and the negative transition of the Asynchronous Initialization to guarantee that the clock edge is not detected as a valid negative transition.	

SYMBOL	PARAMETER
t <sub>INITH</sub>	Width of initialization input pulse.
tvs	Required delay between V <sub>CC</sub> (after power-on) and negative transition of Clock preceding first reliable clock pulse.
tod	Delay between beginning of Output Enable High and when Outputs are in the OFF-state.
t <sub>INIT</sub>	Delay between positive transition of Initialization and when Outputs become valid.
<sup>t</sup> SRD	Delay between input I12 transition to Logic mode and when the Outputs reflect the contents of the Output Register.
t <sub>RH</sub>	Required delay between positive transition of Clock and end of valid Input data when jamming data into State or Output Registers in diagnostic mode.
<sup>t</sup> vcк	Required delay between negative transition of Asynchronous Initialization and negative transition of Clock preceding first reliable clock pulse.

Product specification

#### LOGIC PROGRAMMING

The PLUS405-37/-45 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Signetics SLICE and SNAP design software packages. ABEL™ and CUPL™ design software packages also support the PLUS405-37/-45 architecture.


All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLUS405-37-45 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SNAP and SLICE only. The SLICE design package is available, free of charge, to qualified users.

To implement the desired logic functions, each logic variable (I, B, P, S, T, etc.) from the logic equations is assigned a symbol. TRUE, COMPLEMENT, PRESET, RESET, OUTPUT ENABLE, INACTIVE, etc., symbols are defined below.


#### **INITIALIZATION OPTION – (INIT)**

#### INITIALIZATION/OE OPTION - (INIT/OE)




#### **PROGRAMMING THE PLUS405:**

The PLUS405 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You must provide a next state jump if you do not wish to use all Highs (H) as the present state.



#### "AND" ARRAY - (I), (P)




Notes are on next page.


ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

## PLUS405-37/-45


#### "OR" ARRAY - J-K FUNCTION - (N), (F)



#### "COMPLEMENT" ARRAY - (C)



#### CLOCK OPTION - (CLK1/CLK2)




#### NOTES:

- This is the initial unprogrammed state of all links.
   Any gate T<sub>n</sub> will be unconditionally inhibited if any one of its I or P link pairs is left intact.
- 3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T<sub>n</sub>.
- These states are not allowed when using INITIALIZATION option.
   Input buffer I5 must be deleted from the AND array (i.e., all fuse locations "Don't Care") when using second clock option.
- A single product term cannot drive more than 8 registers by itself when used in TOGGLE mode. 5.

## PLUS405-37/-45

### PLUS405 PROGRAM TABLE




NOTES: 1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the IN/E and H for the clock option, exists in the table, shown BLANK instead for darity. for darity. Unused Cn Im, and Ps bits are normally programmed Don't Care (--). Unused Transition Terms can be left blank for future code modification, or programmed as (--) for maximum speed.

2. 3.

Product specification

## PLUS405-37/-45

### SNAP RESOURCE SUMMARY DESIGNATIONS



#### DESCRIPTION

The PLUS405-55 device is a bioolar. programmable state machine of the Mealy type. Both the AND and the OR array are user-programmable. All 64 AND gates are connected to the 16 external dedicated inputs (I0 - I15) and to the feedback paths of the 8 on-chip State Registers (QP0 - QP7). Two complement arrays support complex IF-THEN-ELSE state transitions with a single product term (input variables Co, C1).

All state transition terms can include True, False and Don't Care states of the controlling state variables. All AND gates are merged into the programmable OR array to issue the next-state and next-output commands to their respective registers. Because the OR array is programmable, any one or all of the 64 transition terms can be connected to any or all of the State and Output Registers.

All state (QP0 - QP7) and output (QF0 - QF7) registers are edge-triggered, clocked J-K flip-flops, with Asynchronous Preset and Reset options. The PLUS405 architecture provides the added flexibility of the J-K toggle function which is indeterminate on S-R flip-flops. Each register may be individually programmed such that a specific Preset-Reset pattern is initialized when the initialization pin is raised to a logic level "1". This feature allows the state machine to be asynchronously initialized to known internal state and output conditions prior to proceeding through a sequence of state transitions. Upon power-up, all registers are unconditionally preset to "1". If desired, the initialization input pin (INIT) can be converted to an Output Enable (OE) function as an additional user-programmable feature.

Availability of two user-programmable clocks allows the user to design two independently docked state machine functions consisting of four state and four output bits each.

Order codes are listed in the Ordering Information Table below.


ORDERING INFORMATION

#### FEATURES

- 66.7MHz minimum guaranteed clock rate
- 55MHz minimum guaranteed operating frequency (1/(t<sub>IS1</sub> + t<sub>CKO1</sub>)
- Functional superset of PLS105/105A
- Field-programmable (Ti-W fusible link)
- 16 input variables
- 8 output functions
- 64 transition terms
- 8-bit State Register
- 8-bit Output Register
- 2 transition Complement Arrays
- Multiple clocks
- Programmable Asynchronous Initialization or Output Enable
- Power-on preset of all registers to "1"
- "On-chip" diagnostic test mode features for access to state and output registers
- 950mW power dissipation (typ.)
- TTL compatible
- J-K or S-R flip-flop functions
- Automatic "Hold" states
- 3-State outputs

#### **APPLICATIONS**

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator contollers
- Security locking systems
- Counters
- Shift registers



DESCRIPTION	OPERATING FREQUENCY	ORDER CODE
28-Pin Plastic Dual In-Line (600mil-wide)	55MHz (t <sub>IS</sub> + t <sub>CKO</sub> )	PLUS405-55N
28-Pin Plastic Leaded Chip Carrier	55MHz (t <sub>IS</sub> + t <sub>CKO</sub> )	PLUS405-55A

PLUS405-55

#### Product specification

## PLUS405-55

#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CLK1	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both state and output registers. Pin 1 only clocks P0-3 and F0-3 if Pin 4 is also being used as a clock.	Active-High (H)
2, 3, 5–9, 26–27 20–22	10 – 14, 17, 16 18 – 19 113 – 115	Logic Inputs: The 12 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence. True and complement signals are generated via use of "H" and "L".	Active-High/Low (H/L)
4	CLK2	Logic Input/Clock: A user programmable function:	
	and a second second second second second second second second second second second second second second second	Logic Input: A 13th external logic input to the AND array, as above.	Active-High/Low (H/L)
		• Clock: A 2nd clock for the State Registers P4–7 and Output Registers F4–7, as above. Note that input buffer I5 must be deleted from the AND array (i.e., all fuse locations "Don't Care") when using Pin 4 as a Clock.	Active-High (H)
23	112	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercising standard TTL or CMOS levels. When I12 is held at +10V, device outputs F0–F7 reflect the contents of State Register bits P0–P7. The contents of each Output Register remains unaltered.	Active-High/Low (H/L)
24	111	Logic/Diagnostic Input: A 15th external logic input to the AND array, as above, when exercising standard TTL levels. When I11 is held at +10V, device outputs F0–F7 become direct inputs for State Register bits P0–P7; a Low-to-High transition on the appropriate clock line loads the values on pins F0–F7 into the State Register bits P0–P7. The contents of each Output Register remains unaltered.	Active-High/Low (H/L)
25	110	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercising standard TTL levels. When I10 is held at +10V, device outputs F0–F7 become direct inputs for Output Register bits Q0–Q7; a Low-to-High transition on the appropriate clock line loads the values on pins F0–F7 into the Output Register bits Q0–Q7. The contents of each State Register remains unaltered.	Active-High/Low (H/L)
10–13 15–18	F0 – F7	Logic Outputs/Diagnostic Outputs/Diagnostic Inputs: Eight device outputs which normally reflect the contents of Output Register Bits Q0–Q7, when enabled. When I12 is held at +10V, F0–F7 = (P0–P7). When I11 is held at +10V, F0–F7 become inputs to State Register bits P0–P7. When I10 is held at +10V, F0–F7 become inputs to Output Register bits Q0–Q7.	Active-High (H)
19	INIT/OE	Initialization or Output Enable Input: A user programmable function:	
		<ul> <li>Initialization: Provides an asynchronous preset to logic "1" or reset to logic "0" of all State and Output Register bits, determined individually for each register bit through user programming. INIT overrides Clock, and when held High, clocking is inhibited and FO-F7 and PO-P7 are in their initialization state. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after INIT goes Low. See timing definition for t<sub>NVCK</sub> and t<sub>VCK</sub>.</li> </ul>	Active-High (H)
		<ul> <li>Output Enable: Provides an output enable function to buffers F0–F7 from the Output Registers.</li> </ul>	Active-Low (L)

## PLUS405-55

Product specification

#### TRUTH TABLE 1, 2, 3, 4, 5, 6, 7

	OPT	ON								1.101	1.11
Vcc	INIT	OE	110	111	112	СК	J	к	Qp	QF	F
	Н	·····	•	•	*	X	X	X	H/L	H/L	QF
	L		+10V	х	X	1	х	х	Qp	L	L
	L		+10V	X	X	↑ <sup>1</sup>	X	х	Qp	н	н
	L		x	+10V	х	1	X	X	L	QF	L
	L		x	+10V	x	<b>↑</b>	х	х	н	QF	н
	L		X	х	+10V	х	х	х	Qp	QF	Qp
	L	· ·	X	X	X	X	х	Х	Qp	QF	QF
		н	X	x	*	Х	Х	х	Qp	QF	Hi-Z
+5V		X	+10V	X	х	<b>1 1 1</b>	х	X	Qp	L	Ľ
		X	+10V	х	х	<b>↑</b>	X	X	Qp	н	н
		X	x	+10V	х	1	X	X	Ĺ.	QF	L
		X	X	+10V	х	1	х	X	н	Q⊧	н
		L ·	X	X	+10V	х	X	X	Qp	QF	Qp
		L	Х	Х	Х	Х	Х	Х	Qp	QF	QF
		L	X	X	х	1	L	- L	Qp	QF	QF
		L	X	X	x	↑ ↑	L	н	L	L	L
		L	X	X	X	Î Î Î	н	L I	ГН.	н	н
		L	x	х	х	<b>↑</b>	н	н	Qp	Q₽	Q₽
1	X	X	X	X	x	x	х	X	н	н	

NOTES:

1. Positive Logic:

 S/R (or LyG.)
 S/R (or L)(1/K) = T<sub>0</sub> + T<sub>1</sub> + T<sub>2</sub> + ... + T<sub>63</sub> T<sub>n</sub> = (C0, C1) (I0, I1, I2, ...) (P0, P1, ... P7)
 Either Initialization (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.

3. ↑ denotes transition from Low-to-High level.
 4. \* = H or L or +10V

5. X = Don't Care (<5.5V)


- 6. H/L implies that either a High or a Low can occur, depending upon user-programmed selection (each State and Output Register individually programmable).
- 7. When using the Fn pins as inputs to the State and Output Registers in diagnostic mode, the F buffers are 3-Stated and the indicated levels on the output pins are forced by the user.

#### **VIRGIN STATE**

A factory-shipped virgin device contains all fusible links intact, such that:


- 1. INIT/OE is set to INIT. In order to use the INIT function, the user must select either the PRESET or the RESET option for each flip-flop. Note that regardless of the user-programmed initialization, or even if the INIT function is not used, all registers are preset to "1" by the power-up procedure.
- 2. All transition terms are inactive (0).
- 3. All S/R (or J/K) flip-flop inputs are disabled (0).
- 4. The device can be clocked via a Test Array preprogrammed with a standard test pattern.
- 5. Clock 2 is inactive.

#### LOGIC FUNCTION




PLUS405-55

### FUNCTIONAL DIAGRAM




#### LOGIC DIAGRAM




PLUS405-55

PLUS405-55

#### **DETAILS FOR REGISTERS FOR PLUS405**



#### COMPLEMENT ARRAY DETAIL



The Complement Array is a special sequencer feature that is often used for detecting illegal states. It is also ideal for generating IF-THEN-ELSE logic statements with a minimum number of product terms.

The concept is deceptively simple. If you subscribe to the theory that the expressions  $(/A \cdot /B \cdot /C)$  and  $(\overline{A + B + C})$  are equivalent, you will begin to see the value of this single term NOR array.

The Complement Array is a single OR gate with inputs from the AND array. The output of the Complement Array is inverted and fed back to the AND array (NOR). The output of the array will be Low if any one or more of the AND terms connected to it are active (High). If, however, all the connected terms are inactive (Low), which is a classic unknown state, the output of the Complement Array will be High.

Consider the Product Terms A, B and D that represent defined states. They are also connected to the input of the Complement Array. When the condition (not A and not B and not D) exists, the Complement Array will detect this and propagate an Active-High signal to the AND array. This signal can be connected to Product Term E, which could be used in turn to reset the state machine to a known state. Without the Complement Array, one would have to generate product terms for all unknown or illegal states. With very complex state machines, this approach can be prohibitive, both in terms of time and wasted resources.

Note that the PLUS405 sequencers have 2 Complement Arrays which allow the user to design 2 independent Complement functions. This is particularly useful if 2 independent state machines have been implemented on one device.

Note that use of the Complement Array adds an additional delay path through the device. Please refer to the AC Electrical Characteristics for details.

## PLUS405-55

Product specification

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATINGS	UNIT
Vcc	Supply voltage	+7	V <sub>DC</sub>
VIN	Input voltage	+5.5	V <sub>DC</sub>
VOUT	Output voltage	+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30 to +30	mA
lout	Output currents	+100	mA
Tamb	Operating temperature range	0 to +75	°C
Tstg	Storage temperature range	-65 to +150	°C

#### THERMAL RATINGS

TEMPERATURE		
Maximum junction	150°C	
Maximum ambient	75°C	
Allowable thermal rise ambient to junction	75°C	

NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### **DC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

SYMBOL PARAMETER		LIMITS				
	PARAMETER	TEST CONDITIONS	MIN	TYP1	MAX	UNIT
Input volta	age <sup>2</sup>					
VIH	High	V <sub>CC</sub> = MAX	2.0			V
VIL	Low	V <sub>CC</sub> = MIN			0.8	V
Vic	Clamp <sup>3</sup>	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -12mA		-0.8	-1.2	v
Output vo	Itage <sup>2</sup>					
V <sub>он</sub>	High	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -2mA	2.4			V
VOL	Low	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 9.6mA		0.35	0.45	V
Input curr	ent					
l <sub>iH</sub>	High	$V_{CC} = MAX, V_{IN} = V_{CC}$		<1	30	μΑ
l <sub>iL</sub>	Low	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.45V		20	-250	μΑ
Output cu	rrent					
IO(OFF)	Hi-Z state	$V_{CC} = MAX, V_{OUT} = 2.7V$		1	40	μA
	· ·	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.45V		-1	-40	μΑ
los	Short circuit 3, 4	V <sub>OUT</sub> = 0V	-15		-70	mA
Icc	V <sub>CC</sub> supply current <sup>5</sup>	V <sub>CC</sub> = MAX		190	225	mA
Capacitar	ice					
CIN	Input	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 2.0V		8		pF
COUT	Output	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 2.0V		10	1	pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ .  $T_{amb} = +25^{\circ}C$ . 2. All voltage values are with respect to network ground terminal.

3. Test one at a time.

4. Duration of short-circuit should not exceed one second.

5. ICC is measured with the INIT/OE input grounded, all other inputs at 4.5V and the outputs open.

#### January 2, 1992

## PLUS405-55

#### **AC ELECTRICAL CHARACTERISTICS**

 $R_{1} = 470\Omega, R_{2} = 1k\Omega, C_{L} = 30pF, 0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

				LIMITS			
SYMBOL	PARAMETER	FROM	то	MIN	TYP1	MAX	UNIT
Pulse widt	h						
tскн1	Clock High; CLK1 (Pin 1)	CK+	СК-	7.5	6		ns
tCKL1	Clock Low; CLK1 (Pin 1)	СК-	CK+	7.5	6		ns
tCKP1	CLK1 Period	CK+	CK+	15	12		ns
tскн2	Clock High; CLK2 (Pin 4)	CK+	CK-	7.5	6		ns
t <sub>CKL2</sub>	Clock Low; CLK2 (Pin 4)	СК-	CK+	7.5	6		ns
<sup>1</sup> СКР2	CLK2 Period	CK +	CK +	15	12		ns
t <sub>INITH</sub>	Initialization pulse	INIT-	INIT+	14	12		ns
Setup time	• • • • • • • • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·					
t <sub>IS1</sub>	Input	Input ±	CK+	10	9		ns
t <sub>iS2</sub>	Input (through Complement Array)	Input ±	СК+	18	15		ns
t <sub>VS</sub>	Power-on preset	V <sub>CC</sub> +	CK-	0	-10		ns
tvck	Clock resume (after Initialization)	INIT-	ск-	0	-5		ns
<sup>t</sup> NVCK	Clock lockout (before Initialization)	СК-	INIT-	12	5		ns
Hold time							
t <sub>IH</sub>	Input	CK+	Input ±	0	5		ns
Propagatio	on delay				· · · · · · · · · · · · ·		
<sup>‡</sup> СКО1	Clock1 (Pin 1)	CK1+	Output ±		6.5	8	ns
<sup>‡</sup> ско2	Clock2 (Pin 4)	CK2+	Output ±		7.0	8	ns
t <sub>OE</sub> <sup>2</sup>	Output Enable	ÕE	Output –		6.5	8	ns
t <sub>OD</sub> <sup>2</sup>	Output Disable	OE+	Output +		6.5	8	ns
t <sub>INIT</sub>	Initialization	INIT+	Output +		12	18	ns
t <sub>PPR</sub>	Power-on Preset	V <sub>cc</sub> +	Output +		0	10	ns

Notes on following page

## PLUS405-55

### AC ELECTRICAL CHARACTERISTICS (Continued)


 $R_{1} = 470\Omega, R_{2} = 1k\Omega, C_{L} = 30pF, 0^{\circ}C \le T_{amb} \le +75^{\circ}C, 4.75V \le V_{CC} \le 5.25V$ 

			LIMITS				
SYMBOL	PARAMETER	FROM	то	MIN	TYP <sup>1</sup>	MAX	UNIT
Frequency	of operation						
f <sub>MAX1</sub>	CLK1; (without Complement Array) $\left(\frac{1}{t_{IS1} + t_{CKO1}}\right)$	Input ±	Output ±	55.6	64.5		MHz
fmax2	CLK2; (without Complement Array) $\left(\frac{1}{t_{IS1} + t_{CKO2}}\right)$	Input ±	Output ±	55.6	62.5		MHz
fмахз	CLK1; (with Complement Array) $\left(\frac{1}{t_{IS2} + t_{CKO1}}\right)$	Input through Complement Array ±	Output ±	38.5	46.5		MHz
f <sub>MAX4</sub>	CLK2; (with Complement Array) $\left(\frac{1}{t_{IS2} + t_{CKO2}}\right)$	Input through Complement Array ±	Output ±	38.5	45.5		MHz
fmax5	Internal feedback without Complement Array (CLK1 or CLK2) $\left(\frac{1}{t_{CKL} + t_{CKH}}\right)$	Register Output ±	Register Input ±	66.7	83.3		MHz
fmaxg	Internal feedback with Complement Array (CLK1 or CLK2) $\left(\frac{1}{t_{IS2}}\right)$	Register Output through Complement Array ±	Register Input ±	55.6	66.7		MHz
fclk	Minimum guaranteed Clock frequency	СК+	CK +	66.7	83.3		MHz


NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ .

For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.
 All propagation delays and setup times are measured and specified under worst case conditions.




#### **VOLTAGE WAVEFORMS**




PLUS405-55

#### TIMING DIAGRAMS



## PLUS405-55

#### TIMING DIAGRAMS (Continued)



#### Product specification

PLUS405-55

#### TIMING DEFINITIONS

SYMBOL	PARAMETER		
<sup>t</sup> СКН1, 2	Width of input clock pulse.		
<sup>t</sup> CKP1, 2	Minimum guaranteed clock period.		
t <sub>iS1</sub>	Required delay between beginning of valid input and positive transition of Clock.		
<sup>†</sup> СКО1, 2	Delay between positive transition of Clock and when Outputs become valid (with INIT/OE Low).		
t <sub>PPR</sub>	Delay between V <sub>CC</sub> (after power-on) and when Outputs become preset at "1".		
t <sub>IS2</sub>	Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).		
t <sub>RJH</sub>	Required delay between positive transition of clock, and return of input 110, 111 or 112 from Diagnostic Mode (10V).		
f <sub>MAX1, 2</sub>	Minimum guaranteed operating frequency; input to output (CLK1 and CLK2).		
<sup>†</sup> махз, 4	Minimum guaranteed operating frequency; input through Complement Array, to output (CLK1 and CLK2).		
f <sub>MAX5</sub>	Minimum guaranteed internal operating frequency; with internal feedback from state register to state register.		

		·
SYMBOL	PARAMETER	S
fmaxg	Minimum guaranteed internal operating frequency with Complement Array, with internal feedback from state register through Complement Array, to state register.	
f <sub>CLK</sub>	Minimum guaranteed clock frequency (register toggle frequency).	
t <sub>CKL1, 2</sub>	Interval between clock pulses.	
t <sub>IH</sub>	Required delay between positive transition of Clock and end of valid Input data.	
t <sub>OE</sub>	Delay between beginning of Output Enable Low and when Outputs become valid.	
t <sub>SRE</sub>	Delay between input I12 transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register.	
t <sub>RJS</sub>	Required delay between inputs I11, I10 or I12 transition to Diagnostic Mode (10V), and when the output pins become available as inputs.	
t <sub>NVCK</sub>	Required delay between the negative transition of the clock and the negative transition of the Asynchronous Initialization to guarantee that the clock edge is not detected as a valid negative transition.	

	and the second second second second second second second second second second second second second second secon
SYMBOL	PARAMETER
t <sub>INITH</sub>	Width of initialization input pulse.
t <sub>VS</sub>	Required delay between V <sub>CC</sub> (after power-on) and negative transition of Clock preceding first reliable clock pulse.
tod	Delay between beginning of Output Enable High and when Outputs are in the OFF-state.
tinit	Delay between positive transition of Initialization and when Outputs become valid.
t <sub>SRD</sub>	Delay between input I12 transition to Logic mode and when the Outputs reflect the contents of the Output Register.
t <sub>RH</sub>	Required delay between positive transition of Clock and end of valid Input data when jamming data into State or Output Registers in diagnostic mode.
<sup>t</sup> vск	Required delay between negative transition of Asynchronous Initialization and negative transition of Clock preceding first reliable clock pulse.

Programmable logic sequencer

 $(16 \times 64 \times 8)$ 

LOGIC PROGRAMMING

The PLUS405-55 is fully supported by


support the PLUS405-55 architecture.

All packages allow Boolean and state

capture format.

## INITIALIZATION/OE OPTION - (INIT/OE)


н



#### INITIALIZATION<sup>1</sup> **PROGRAMMING THE PLUS405:**

The PLUS405 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You must provide a next state jump if you do not wish to use all Highs (H) as the present state.

ŌE




To implement the desired logic functions, each logic variable (I, B, P, S, T, etc.) from the logic equations is assigned a symbol. TRUE, COMPLEMENT, PRESET, RESET, OUTPUT ENABLE, INACTIVE, etc., symbols are defined below.

#### **INITIALIZATION OPTION – (INIT)**

#### P Ρ Þ R R R INIT INIT INT ынт ACTION CODE ACTION CODE ACTION CODE ACTION CODE PRESET RESET INDETERMINATE<sup>4</sup> н INDETERMINATE o L

#### "AND" ARRAY - (I), (P)



Notes are on next page.


ABEL is a trademark of Data I/O Corp. CUPL is a trademark of Logical Devices, Inc.

PLUS405-55


Ł

## PLUS405-55


#### "OR" ARRAY - J-K FUNCTION - (N), (F)



#### "COMPLEMENT" ARRAY - (C)



#### **CLOCK OPTION - (CLK1/CLK2)**




#### NOTES:

- 1. This is the initial unprogrammed state of all links.
- 2.
- Any gate T<sub>n</sub> will be unconditionally inhibited if any one of its I or P link pairs is left intact. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T<sub>n</sub>. These states are not allowed when using INITIALIZATION option. 3.
- 4.
- Input buffer I5 must be deleted from the AND array (i.e., all fuse locations "Don't Care") when using second clock option.
   A single product term cannot drive more than 8 registers by itself when used in TOGGLE mode.

## PLUS405-55


#### **PLUS405 PROGRAM TABLE**



NOTES:
1. The device is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the IN/E and H for the clock option, exists in the table, shown BLANK instead for clarity.
2. Unused Cn Im, and Ps bits are normally programmed Don't Care (—).
3. Unused Transition Terms can be left blank for future code modification, or programmed as (—) for maximum speed.

## PLUS405-55

#### SNAP RESOURCE SUMMARY DESIGNATIONS



## Section 6 Programmable Macro Logic Data Sheets

### INDEX

PLHS501/PLHS501I	Programmable Macro Logic	457
PML2552	CMOS High Density Programmable Macro Logic	469
PML2852	CMOS High Density Programmable Macro Logic	488

~

## **Programmable macro logic** PMI TM


## PLHS501/PLHS5011

#### FEATURES

- Programmable Macro Logic device
- Full connectivity
- TTL compatible
- SNAP development system:
  - Supports third-party schematic entry formate
- Macro library
- Versatile netlist format for design portability
- Logic, timing, and fault simulation
- SLICE development system:
  - Easy to learn and use
  - State or Boolean equation entry
  - Fuse table editor
  - Test vector editor
  - Boolean equation extractor
  - JEDEC fusemap compiler
  - Upgradeable to SNAP
- Delay per internal NAND function = 6.5ns (typ)
- Testable in unprogrammed state
- · Security fuse allows protection of proprietary designs

#### STRUCTURE

- NAND gate based architecture 72 foldback NAND terms
- 136 input-wide logic terms
- 44 additional logic terms
- 24 dedicated inputs (I<sub>0</sub> I<sub>23</sub>)
- 8 bidirectional I/Os with individual 3-State enable:
  - 4 Active-High (B<sub>4</sub> B<sub>7</sub>)
  - 4 Active-Low  $(\overline{B}_0 \overline{B}_3)$
- 16 dedicated outputs:
  - 4 Active-High outputs
    - O<sub>0</sub>, O<sub>1</sub> with common 3-State enable
    - O2, O3 with common 3-State enable
  - 4 Active-Low outputs:
    - O4, O5 with common 3-State enable
    - $\overline{O}_6$ ,  $\overline{O}_7$  with common 3-State enable
  - 8 Exclusive-OR outputs:
    - X<sub>0</sub>, X<sub>1</sub> with common 3-State enable
    - X<sub>2</sub>, X<sub>3</sub> with common 3-State enable
    - X4, X5 with common 3-State enable
    - X<sub>6</sub>, X<sub>7</sub> with common 3-State enable



#### DESCRIPTION

**PIN CONFIGURATION** 

The PLHS501 is a high-density Bipolar Programmable Macro Logic device. PML incorporates a programmable NAND structure. The NAND architecture is an efficient method for implementing any logic function. The SNAP software development system provides a user friendly environment for design entry. SNAP eliminates the need for a detailed understanding of the PLHS501 architecture and makes it transparent to the user. PLHS501 is also supported on the Signetics SNAP and SLICE software development systems.

The PLHS501 is ideal for a wide range of microprocessor support functions, including bus interface and control applications.

The PLHS501 is also processed to industrial requirements for operation over an extended temperature range of -40°C to +85°C and supply voltage of 4.5V to 5.5V.

#### ARCHITECTURE

The core of the PLHS501 is a programmable fuse array of 72 NAND gates. The output of each gate folds back upon itself and all other NAND gates. In this manner, full connectivity of all logic functions is achieved in the PLHS501. Any logic function can be created within the core of the device without wasting valuable I/O pins. Furthermore, a speed advantage is acquired by implementing multi-level logic within a fast internal core without incurring any delays from the I/O buffers.

PML is a trademark of Philips Semiconductors-Signetics.

### Programmable macro logic PML™

## PLHS501/PLHS501I

Product specification

#### **ORDERING INFORMATION**

DESCRIPTION	OPERATING CONDITIONS	ORDER CODE
52-Pin Plastic Leaded Chip Carrier	Commercial Temperature Range ±5% Power Supply	PLHS501A
52-Pin Plastic Leaded Chip Carrier	Industrial Temperature Range ±10% Power Supply	PLHS501IA

#### **DESIGN DEVELOPMENT TOOLS**

#### SNAP

The SNAP Software Development System provides the necessary tools for designing with PML. SNAP provides the following:

- Schematic entry netlist generation from third-party schematic design packages such as OrCAD/SDT III<sup>TM</sup> and FutureNet<sup>TM</sup>
- Macro library for standard TTL functions and user defined functions
- Boolean equation entry
- State equation entry
- Syntax and design entry checking
- Simulator includes logic simulation, fault simulation and timing simulation.

SNAP operates on an IBM® PC/XT, PC/AT, PS/2, or any compatible system with DOS 2.1 or higher. The minimum system configuration for SNAP is 640K bytes of RAM and a hard disk. SNAP provides primitive PML function libraries for third-party schematic design packages. Custom macro function libraries can be defined in schematic or equation form.

After the completion of a design, the software compiles the design for syntax and completeness. Complete simulation can be carried out using the different simulation tools available.

The programming data is generated in JEDEC format. Using the Device Programmer Interface (DPI) module of SNAP, the JEDEC fusemap is sent from the host computer to the device programmer.

#### SLICE

SLICE, which supports Signetics PLD line, is easy to understand and simple to use. Select a PLD, assign input and output pins and enter the desired equations in either Boolean or state form. SLICE then checks the equations for errors. It automatically generates a JEDEC-format fuse map for downloading to a PLD programmer. Fully menu driven, SLICE incorporates a fuse table editor for making quick modifications to the design and a test vector editor for input of test vectors.

A built-in Boolean equation extractor allows existing PLDs to be used as the basis for a new design. the extractor reads JEDEC information from a PLD and creates a file containing the corresponding Boolean equations. The result can then be used to consolidate several PLD designs into a single, denser part.

And SLICE is upward compatible with Signetics extensive design suite, SNAP.

#### **DESIGN SECURITY**

The PLHS501 has a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary designs implemented in the device cannot be copied or retrieved.


FutureNet is a trademark of FutureNet Corporation.

OrCAD/SDT is a trademark of OrCAD, Inc. IBM is a registered trademark of International Business Machines Corporation.

Programmable macro logic PML™


## PLHS501/PLHS501I

#### PLHS501 FUNCTIONAL BLOCK DIAGRAM



## PLHS501/PLHS501I


#### FUNCTIONAL DIAGRAM



### Programmable macro logic PML™

#### Product specification

## PLHS501/PLHS501I



## PLHS501/PLHS501I

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT		
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
Vout	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	30	+30	mA
lout	Output currents		+100	mA
Tamb	Operating temperature range	0	+75	<b>℃</b>
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

NOTE:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### THERMAL RATINGS

TEMPERATURE						
Maximum junction	150°C					
Maximum ambient	75°C					
Allowable thermal rise ambient to junction	75°C					

#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links open, such that:

- 1. All product terms are enabled.
- 2. All bidirectional (B) pins are outputs.
- 3. All outputs are enabled.
- 4. All outputs are Active-High except  $B_0 B_3$  (fusible I/O) and  $\overline{O}_4 \overline{O}_7$  which are Active-Low.

### Programmable macro logic PML<sup>™</sup>

### PLHS501/PLHS501I

#### **DC ELECTRICAL CHARACTERISTICS**

Commercial =  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 

Industrial =  $-40^{\circ}C \le T_{amb} \le +85^{\circ}C, 4.5V \le V_{CC} \le 5.5V$ 

				T T		
SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volta	ıge <sup>2</sup>					
VIL	Low	V <sub>CC</sub> = MIN			0.8	V
VIH	High	V <sub>CC</sub> = MAX	2.0			V 1
Vic	Clamp <sup>2, 3</sup>	$V_{CC} = MIN$ , $I_{IN} = -12mA$		-0.8	-1.2	V V
Output vo	ltage					
		V <sub>CC</sub> = MIN				
VoL	Low <sup>2, 4</sup>	i <sub>OL</sub> = 10mA			0.45	V
V <sub>OH</sub>	High <sup>2, 5</sup>	I <sub>OH</sub> = -2mA	2.4		1. · ·	v
Input curre	ent					
		V <sub>CC</sub> = MAX				
1 <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V			-100	μΑ
l <sub>IH</sub>	High	V <sub>IN</sub> = 5.5V			40	μΑ
Output cu	rrent					
		V <sub>CC</sub> = MAX				
IO(OFF)	Hi-Z state <sup>9</sup>	V <sub>OUT</sub> = 5.5V			80	μΑ
		V <sub>OUT</sub> = 0.45V			-140	
los	Short circuit <sup>3, 5, 6</sup>	V <sub>OUT</sub> = 0V	-15		-70	mA
lcc	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = MAX	_	225	295	mA
Capacitan	ce					
		V <sub>CC</sub> = 5V			1	
CIN	Input	V <sub>IN</sub> = 2.0V		8		pF
CB	1/O	V <sub>OUT</sub> = 2.0V		15		pF

NOTES:

1. All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C.

2. All voltage values are with respect to network ground terminal.

3. Test one at a time.

For Pins 15 - 19, 21 - 27 and 37 - 40, V<sub>OL</sub> is measured with Pins 5 and 41 = 8,75V, Pin 43 = 0V and Pins 42 and 44 = 4.5V. 4.

For Pins 28 – 33 and 35 – 36, V<sub>QL</sub> is measured under same conditions EXCEPT Pin 44 = 0V. 5. V<sub>QH</sub> is measured with Pins 5 and 41 = 8.75V, Pins 42 and 43 = 4.5V and Pin 44 = 0V.


6. Duration of short circuit should not exceed 1 second.


7. ICC is measured with all dedicated inputs at 0V and bidirectional and output pins open.

8. Measured at  $V_T = V_{OL} + 0.5V$ .

9. Leakage values are a combination of input and output leakage.

### **TEST LOAD CIRCUITS**






### Programmable macro logic PML™

## PLHS501/PLHS501I

### SNAP RESOURCE SUMMARY DESIGNATIONS



# Programmable macro logic PML™

### PLHS501/PLHS501I

 $\begin{array}{l} \textbf{MACRO CELL SPECIFICATIONS}^1 \ (SNAP \ Resource \ Summary \ Designations \ in \ Parantheses) \\ \textbf{Commercial:} $ T_{amb} = 0^\circ C \ to \ +75^\circ C, \ 4.75V \le V_{CC} \le 5.25V, \ C_L = 30pF, \ R_2 = 1000\Omega, \ R_1 = 470\Omega \\ \textbf{Industrial:} $ T_{amb} = -40^\circ C \ to \ +85^\circ C, \ 4.5V \le V_{CC} \le 5.5V, \ C_L = 30pF, \ R_2 = 1000\Omega, \ R_1 = 470\Omega \\ \end{array}$ 


		(DIN50		input Buf verting],	fer NIN501 [In	verting])		
			۰D	$-\mathbf{k}$	X			
				LIMITS				
		SYMBOL	MIN	ТҮР	MAX	UNIT		
			0.05	0.1	0.15	ns/p-term	_	
		$\Delta t_{LH}$	-0.02	-0.05	0.08	ns/p-term	·	
	PARA	NETER		LIMITS		· ·		
SYMBOL	To (Output)	From (Input)	MIN	ТҮР	МАХ	UNIT		NOTES
Фні Фін	X X		4.5 5	5.5 6	6.5 7.5	ns ns	w	ith 0 p-terms load
Фні Фін	Y Y	1	2.5 4	3 4	3.5 4.5	ns ns	W	ith 0 p-terms load
Bidirectiona	1 – 7, 9 – 14, 4 I Pins: 15 – 18 Iternal fan-out	s, 37 – 40. : 16 p-terms o	n X or Y.	Buffer wi (TOU50	th 3-State	Control		
		Tri-Ctrl		-D				
		In		)	_B_	Out		
SYMPOL		METER		)		Out		
SYMBOL	To (Output)	METER From (Input)	ļ	)	T		MAX	UNIT
Фні Фін	To (Output) Out Out	METER From (Input) In In	8	IN .5 .5	T) 14		17.5 16	UNIT ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input)	8 8 8	.5	14 14 14	IITS /P	17.5	ns
Фні Фін	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8 8 8 8	.5 .5 .5 .5	TY 14 14 1 12	IITS YP 1.0 5	17.5 16 18.5	ns ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8 8 8 8	.5 .5 .5 .5	T) 14 14 14 12 ck NAND	IITS YP 1.0 5	17.5 16 18.5	ns ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8 8 8 8	.5 .5 .5 .5 nal Foldba	T) 14 14 1 12 12 ck NAND D)	IITS YP 1.0 5	17.5 16 18.5	ns ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8 8 8 Intern	.5 .5 .5 .5 nal Foldba	T) 14 14 1 12 12 ck NAND D)	IITS       YP       1.0       5       2.5	17.5 16 18.5	ns ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8 8 8 Intern	.5 .5 .5 mail Foldba (FBNAN	T) 14 14 1 12 12 ck NAND D)	IITS       YP       1.0       5       2.5	17.5 16 18.5	ns ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl Tri-Ctrl SYMBOL ΔtpHL	8 8 8 Intern hput MIN 0.05	.5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5	T) 14 14 14 12 ck NAND D) Out MAX 0.15	UNIT	17.5 16 18.5	ns ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl Tri-Ctrl SYMBOL	8 8 8 Intern Input	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	TY 14 14 1 1 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	UNIT	17.5 16 18.5	ns ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output)           Out Out           Out           Out           : 24 - 27.	METER From (Input) In In Tri-Ctrl Tri-Ctrl SYMBOL ΔtpHL	8 8 8 Intern hput MIN 0.05	.5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5	T) 14 14 14 12 ck NAND D) Out MAX 0.15	UNIT	17.5 16 18.5	ns ns ns
tрнL tpLH toE <sup>2</sup> toD <sup>2</sup>	To (Output)           Out Out           Out           Out           : 24 - 27.	METER From (Input) In In Tri-Ctrl Tri-Ctrl Tri-Ctrl SYMBOL $\Delta t_{PHL}$ $\Delta t_{PLH}$	8 8 8 Intern hput MIN 0.05	.5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5 .5	T) 14 14 14 12 ck NAND D) Out MAX 0.15	UNIT	17.5 16 18.5	ns ns ns

Notes are on following page.

### Programmable macro logic PMI TM

### PLHS501/PLHS501I

MACRO CELL SPECIFICATIONS<sup>1</sup> (Continued) (SNAP Resource Summary Designations in Parantheses) 



NOTES:

1. Limits are guaranteed with internal feedback buffers simultaneously switching cumulative maximum of eight outputs. 2. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C1 = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with S<sub>1</sub> closed.

### Programmable macro logic PML™

#### Product specification


### PLHS501/PLHS501I

### PLHS501 GATE AND SPEED ESTIMATE TABLE

FUNCTION	INTERNAL NAND EQUVALENT	TYPICAL t <sub>PD</sub>	f <sub>MAX</sub>	COMMENTS
Gates				
NANDs	1	6.5ns		For 1 to 32 input variables
ANDs	1	6.5ns		For 1 to 32 input variables
NORs	1	6.5ns		For 1 to 32 input variables
ORs	1	6.5ns		For 1 to 32 input variables
Decoders				
3-to-8	8	11ns		Inverted inputs available
4-to-16	16	. 11ns		Inverted inputs available
5-to-32	32	11ns		Inverted inputs available (24 chip outputs only)
Encoders				••••••••••••••••••••••••••••••••••••••
8-to-3	15	11ns		Inverted inputs, 2 logic levels
16-to-4	32	11ns		Inverted inputs, 2 logic levels
32-to-5	41	11ns		Inverted inputs, 2 logic levels, factored solution.
Multiplexers				
4-to-1	5	11ns		Inverted inputs available
8-to-1	9	11ns		
16-to-1	17	11ns	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	
27-to-1	28	11ns		Can address only 27 external inputs - more if interna
Flip-Flops				•
D-type Flip-Flop	6		30MHz	With asynchronous S-R
T-type Flip-Flop	6		30MHz	With asynchronous S-R
J-K-type Flip-Flop	10		30MHz	With asynchronous S-R
Adders				
8-bit	45	15.5ns		Full carry-lookahead (four levels of logic)
Barrel Shifters				
8-bit	72	11ns		2 levels of logic
Latches		-		
D-latch	3			2 levels of logic with one shared gate

### PLHS501/PLHS501I

#### **APPLICATIONS**



NuBus is a trademark of Texas Instruments, Inc.

### PML2552

#### FEATURES

- Full connectivity
- Erasable version and one time programmable version available
- Scan test
- Power down mode
- Power on reset
- 100% testable
- SNAP development system
  - Supports third-party schematic entry formats
  - TTL Macro library
  - Versatile netlist format for design portability
- Logic, timing, and fault simulation
- SLICE development system:
  - Easy to learn and use
  - State or Boolean equation entry
  - Fuse table editor
  - Test vector editor
  - Boolean equation extractor
  - JEDEC fusemap compiler
  - Upgradeable to SNAP
- Power dissipation (TTL) = 630mW
- Power dissipation (CMOS) = 525mW
- Power dissipation (Power-Down mode) = 52mW
- Security fuse for copy protection
- Reprogrammable

### **PROPAGATION DELAYS**

- Delay per internal NAND gate = 15ns (typ)
- 50MHz flip-flop toggle rate

### **APPLICATIONS**

- Low-end gate array replacement
- Instrumentation

April 18, 1991

- · Bus arbitration functions
- Wide multiplexers and decoders
- Multiple independent state machines
- General purpose logic integration and microprocessor support logic
- PAL<sup>®</sup> and glue logic replacement


#### DESCRIPTION

The Signetics PML family of PLDs provides "instant gate array" capabilities for general purpose logic integration applications. The PML2552 is the first high density CMOS-PML product. Fabricated with the Signetics high-performance EPROM process, it is an ideal way to reduce NRE costs, inventory problems and quality concerns. The PML2552 incorporates the PML folded NAND array architecture which provides 100% connectivity to eliminate routing restrictions. What distinguishes the PML2552 from the "classic" PLD architectures is its flexibility and the potent flip-flop building blocks. The device utilizes a folded NAND architecture, which enables the designer to implement multiple levels of logic on a single chip. The PML2552 eliminates the NRE costs, risks, and hard to use design tools associated with semicustom and full custom approaches. It allows the system designer to manage reliable functionality, in less time and space plus a faster time to market. The PML2552 is ideal

in todays instrumentation, industrial control, EISA, NuBus<sup>™</sup>, bus interface and dense state machine applications in conjunction with the state-of-the-art CMOS processors. It is capable of replacing large amounts of TTL, SSI and MSI logic and literally allows the designer to build a system on the chip.

The SNAP development software gives easy access to the density and flexibility of the PML2552 through a variety of design entry formats, including schematic, logic equations, and state equations in any combination.

### **PIN CONFIGURATION**




PAL is a registered trademark of Advanced Micro Devices, Inc. NuBus is a trademark of Texas Instruments, Inc.


#### ORDERING INFORMATION

DESCRIPTION	t <sub>PD</sub> (MAX)	ORDER CODE
68-pin Plastic Leaded Chip Carrier	35ns	PML2552-35A
68-pin "J" Leaded Ceramic Cerquad Package	35ns	PML2552-35KA
68-pin Plastic Leaded Chip Carrier	50ns	PML2552-50A
68-pin "J" Leaded Ceramic Cerquad Package	50ns	PML2552-50KA

### FUNCTIONAL BLOCK DIAGRAM



### LOGIC DIAGRAM



PMI 2552

### CMOS high density programmable macro logic

#### STRUCTURE

- 112 possible foldback NAND gates:
  - 96 internal NAND
  - 16 from the I/O macros
- 114 additional logic terms
- 53 possible inputs (with programmable polarity)
  - 29 dedicated inputs
  - 24 bidirectional I/Os
- 24 bidirectional pins
- 52 flip-flops
- 24 possible outputs with individual Output Enable control (8 with programmable polarity)
- Multiple independent clocks
- 20 Buried JK-type flip-flops with foldback (JKFFs):
  - 10 JKFFs with one shared preset signal and one shared clocked signal originating from the clock array.
  - 10 JKFFs with 10 independent clock signals originating from the clock array and 10 independent clear signals
- 258 inputs per NAND gate
- Bypassable Input D-type flip-flop (DFFs)/Combinatorial Inputs;
  - 16 DFFs/combinatorial inputs
  - DFFs clocked in two groups of eight
  - DFFs not bypassed in unprogrammed state
  - Independent bypass fuse on each DFF
- Inputs/bypassable D-type flip-flop outputs/foldback NAND gates:
  - 16 output DFFs/combinatorial inputs/outputs with individual Output Enable control
  - DFFs clocked in two groups of eight
  - DFFs not bypassed in unprogrammed state
  - Independent bypass fuse on each DFF
  - The DFF can be used as an internal DFF or an internal foldback NAND gate.
- Combinatorial inputs:
  - 9 dedicated inputs to the NAND array
- 3 inputs optional to NAND array and/or clock array
- 1 input optional to NAND array and/or clock array, and/or clock of Input D Flip-Flops (Group B)

- · Separate clock array:
  - Separate clock array for JKFFs clock inputs
  - 4 inputs to clock array originated from NAND array
  - 4 inputs (with programmable polarity) directly from input pins
  - 10 inputs from Q outputs of JKFFs with clear
- Dedicated clocks:
  - One dedicated clock for input DFFs (Group A)
  - Two dedicated clocks for output DFFs
- Scan test feature:
  - Scan chain is implemented through the 20 buried JKFFs and 16 output DFFs
- Pins SCI, SCM, and CKE1 are used to operate the scan test
- Power down mode
  - Dedicated pin (PD) freezes the circuit when brought to logic "1". The circuit remains in the same state prior to the logic "0" to logic "1" transition of the "PD" pin.
  - When in the power down mode, the SCI pin acts as the 3-State pin for the 24 outputs.
- · Power on reset:
- All flip-flops (16 input DFFs, 20 buried JKFFs, and 16 output DFFs) are reset to logic "0" after V<sub>CC</sub> power on.

#### ARCHITECTURE

The core of the PML2552 is a programmable NAND array of 96 NAND gates and 20 buried JKFFs. The output of each NAND gate folds back upon itself and all other NAND gates and flip-flops. The 'Q' and 'Q' output of each flip-flop also folds back in the same manner. Thus, total connectivity of all logic functions is achieved in the PML2552. Any logic function can be created within the core without wasting valuable I/O pins. Furthermore, a speed advantage is acquired by implementing multi-level logic within a fast internal core without incurring any delays from the I/O buffers. Figure 1 shows the functional block diagram of the PML2552.

#### Macro Cells

There are 16 bypassable DFFs on the input to the NAND array. These flip-flops are split in two banks of 8 (Bank A and Bank B). Each bank of flip-flops has a common clock. In the unprogrammed state of the device the flipflops are active. In order to bypass any DFF, its respective bypass fuse ( $BFA_X$ ) must be programmed.

The 16 I/O pins ( $IO_0 - IO_{15}$ ) and their respective D flip-flop macros can be used in any one of the following configurations:

- As combinatorial input(s). Each of the 16 3-State outputs can be individually disabled by the associated NAND term and the pin is used as an inverting or non-inverting input.
- As registered DFF outputs. These DFFs are split into two banks of 8, and each bank is clocked separately. The bypass fuse BFB<sub>X</sub> (see PML2552 Logic Diagram) is used to bypass any one of these DFFs. The flip-flops are all active in an unprogrammed device.
- As combinatorial outputs. By programming the bypass (BFB<sub>x</sub>) fuse of any one of the DFFs, the flip-flop(s) is bypassed. The I/O pin can then be used as a combinatorial output.
- 4. As Internal foldback DFFs or foldback NAND gates. When the I/O pin is used as an input, the output macro can be used as an internal DFF or a foldback NAND term. If the bypass fuse is programmed, the macro will act as a foldback NAND term. Otherwise it will act as an internal DFF.

The 8 bidirectional pins (B0-B7) can be used as either combinatorial inputs or outputs with programmable polarity. The Exclusive-OR polarity gates are non-inverting in the unprogrammed state.

The NAND signal labeled 'OD' (Output Disable) shown on the PML2552 logic diagram is used for the Power Down mode operation. This signal disables the outputs when the device enters the Power Down mode and SCI is high.

#### **Clock Array**

The 20 buried JKFFs can be clocked through the 'Clock Array'. The Clock Array consists of 11 NAND terms. Ten of these terms are connected to the clock inputs of the Bank A flip-flops that can be clocked individually. One NAND gate is connected to Bank B flip-flops that have a common clock. There are 18 inputs to the clock array. Four come directly from the input pins (with programmable polarity), 4 inputs are from 4 NAND gates connected directly to the folded NAND array. 10 inputs are from the Q outputs of the JKFFs with clear.

### PML2552

### CMOS high density programmable macro logic

#### SCAN TEST FEATURE

With the rise in the ratio of devices on a chip to the number of I/O pins, Design For Testability is becoming an essential factor in logic design methodology. The PML2552 incorporates a variable length scan test feature which permits access to the internal flip-flop nodes without requiring a separate external I/O pin for each node accessed. Figure 2 (Scan Mode Operation) shows how a scan chain is implemented through the 20 buried JKFFs and 16 output DFFs. Two dedicated pins, SCI (Scan In) and SCM (Scan Mode), are used to operate the scan test. The SCM pin is used to put the circuit in scan mode. When this pin is brought to a logic "1", the circuit enters the scan mode.


In this mode it is possible to shift an arbitrary test pattern into the flip-flops. The SCI pin is used to input the pattern. The inverted outputs of flip-flops D0 - D15 are observable on pins |VO0 - |/O15.

The following are features and characteristics of the device when in Scan Mode:

- CKE1 is the common scan-clock for all the flip-flops when in scan mode. CKE1 overrides all clock resources of normal operational mode.
- 2. The Preset (PR) and Clear (CL) functions of the flip-flops are disabled.
- 3. Scan overrides the bypass fuse of the flip-flops. This means that all the

bypassable DFFs remain intact during scan operation even though they may have been bypassed during normal operation.

- To observe the SCAN data, the output buffers must be enabled by the Output Enable (tri-ctrl) terms.
- 5. The outputs of the flip-flops are complemented on pins I/O0 I/O15.
- All external inputs to flip-flops in the scan chain are disabled when the device enters the scan mode.
- 7. Blowing the security fuse does not disable the Scan Test feature.



#### SCAN TEST STRATEGY

The scan test pattern is design dependent and the user must make considerations for Design For Testability (DFT) during the initial stages of the design. A typical test sequence is to pre-load (i.e., enter a state); revert to normal operation (i.e., activate the next state transition); go back to scan mode to check the result. Note that the scan test feature available in the PML2552 is a variable length scan chain. The DATA entered at SCI (JKCL9) can be accessed anywhere between 21 clock cycles (at I/O0) to 36 clock cycles (at I/O15). For the strategy discussed here, DATA is read out after 36 clocks at I/O15 (i.e., D15). The following operation sequence suggests a possible scan test method.


A conservative test policy demands proof that the test facility is working. Thus, to prove Scan Chain holds and maintains correct data:

- a. Fill chain with several patterns (for
- example, all ones and all zeros).
- b. Retrieve same patterns.

The user is responsible for managing an external test memory buffer for applied vectors and results, as part of the test equipment.

- Parallel readout of I/O0 I/O15 is possible, but assume only I/O15 is used for this strategy.
- The first DATA entered at SCI (or JKCL9) will be the content of D15 after 36 clocks. This DATA will be inverted at the output pin I/O15 (i.e., SCOUT). The last DATA entering the scan chain will be the content of JKCL9. Thus, the scan chain resembles a first-in-first-out shift register with inverted outputs (I/O0 - I/O15).
- 'Test Data' is read in at the SCI input and read out of the SCOUT output pin (I/O15). To enter 'Test Data':
  - Put device in Scan Mode by applying the scan control signals (SCM=1).
  - b. Clock device with scan clock (CKE1).
  - c. Apply consecutive serial test vectors.
  - d. Read back results as new 'Test Data' (States) are applied. The first 36 outputs read at SCOUT (I/O15) are random ('old') data (e.g., remnant of Step 1).
  - e. Apply 36 'Test Data' until the chain is full.
- To apply 'Test Data' (States), exit Scan Mode and apply on system clock together with any other possible test vectors.

- To read result of the state transition, re-enter scan and apply the scan clock (CKE1). The result of the state transition in JKCL9 will be available at SCOUT (I/O15) after 36 clocks. The results can be stored in a user defined test memory buffer in inverted logic representation.
- As the results are being read and stored, new 'Test Data' can be entered via SCI.
- 7. Repeat for all test patterns of interest.
- Figure 3 (FLOW\_CHART) depicts a flow chart version of the test sequence.



### PML2552


#### A Simple Example

Assume the last three cells of the scan chain (JKCL9, JKCL8, JKCL7 in Figure 4 contain a 3-bit up counter. Our test vector will be a single clock applied to the counter. Suppose we wish to first check the *State 5* (i.e., 101) to *State 6* (i.e., 110) transition, then the *State 3* (i.e., 011) to *State 4* (i.e., 100) transition. Assume the scan chain has been pre-verified and we may begin.

Enter scan mode (set SCM=1)I apply 36 bits in sequence so that the value 101 (i.e., State 5) resides in the last three cells. Exit scan mode (set SCM=0) and apply a single clock to the counter. Now the value 110 (i.e., State 6) resides in the last three cells. Re-enter scan mode (set SCM=1) and read back 36 bits from position I/O15. Note that the outputs are complemented and are also read back in the reverse order. Therefore the value for *STATE 6* read at I/O15 will be 100 which is the complement of *STATE 6* (110) read in the reverse order.

As this is being read back, apply a new state, serially equal to the value 011 (i.e., State 3). This state should be loaded on the last three clock cycles during which STATE 6 is being read back at I/O15. After STATE 3 has been loaded (and STATE 6 read back), exit scan mode and apply a single clock which will invoke the STATE 3 (i.e., 011) to STATE 4 (i.e., 100) transition. Re-enter scan mode and read back 36 bits at I/O15. The last three bits should contain 110 which is the complement of State 4 read in the reverse order. Figure 4 (SCAN\_EXAMPLE) shows a flow diagram of this example. Note that the States will always be complemented and read back in the reverse at I/O15. Other sequences may be applied in the same manner.

A possible alternative to this example is to read back the output states at I/O0 (D0) instead of I/O15 (JKCL9). This will allow the outputs to be read back after 21 clock cycles rather than the 36 used in the above example.



PML2552

### CMOS high density programmable macro logic

#### POWER DOWN

The PML2552 offers the user controlled capability of putting the device to "sleep" where power dissipation is reduced to very low levels. When brought to a logic "1", the PD pin freezes the circuit while reducing the power. All data is retained. This not only includes that of the registers, but also the state of each foldback gate. For those cases where it is desirable to 3-State the outputs, that can be accomplished by raising the SCI pin to a logic "1".

There is one point that should be noted while the circuit is in its power-down mode. The switching of any external clock pin will cause a disruption of the data. All clocks must be frozen before the circuit goes into powerdown and stay that way until it powered back up. Clocks that are internally generated and feed the clock array are automatically stopped by the power-down circuitry. Any other input can toggle without any loss of data.

#### NOTE:

- 1. During power down, external clocks (CKA, CKB/CKC, CKE1, CKE2) should not change
- 2. SCM must be "0" as in normal operation mode.
- 3. External clock recovery time (low-to-high) is 60ns (high-speed) and 70ns (standard) after the device is powered up.
- 4. Power Down Timing Diagrams on pages 17 and 18 are for combinatorial operation only.

#### DEVELOPMENT TOOLS

The PM2552 is supported by the Signetics SNAP software development package and a multitude of hardware and software development tools. These include industry standard PLD programmers and CAD software.

#### SNAP

#### Features

- Schematic entry using DASH<sup>™</sup> 4.0 or above or OrCAD<sup>™</sup> SDT III
- State Equation Entry
- Boolean Equation Entry
- Allows design entry in any combination of above formats
- Simulator
  - Logic and fault simulation
  - Timing model generation for device timing simulation
  - Synthetic logic analyzer format
- Macro library for standard TTL and user defined functions
- Device independent netlist generation
- JEDEC fuse map generated from netlist

SNAP (Synthesis, Netlist, Analysis and Program) is a versatile development tool that speeds the design and testing of PML. SNAP combines a user-friendly environment and powerful modules that make designing with PML simple. The SNAP environment gives the user the freedom to design independent of the device architecture.

The flexibility in the variations of design entry methodologies allows design entry in the most appropriate terms. SNAP merges the inputs, regardless of the type, into a highlevel netlist for simulation or compilation into a JEDEC fuse map. The JEDEC fuse map can then be transferred from the host computer to the device programer.

SNAP's simulator uses a synthetic logic analyzer format to display and set the nodes of the design. The SNAP simulator provides

hold-time checking, plus toggle and fault grading analysis.

SNAP operates on an IBM® PC/XT, PC/AT, PS/2, or any compatible system with DOS 2.1 or higher. A minimum of 640K bytes of RAM is required together with a hard disk.

#### SLICE

SLICE, which supports Signetics PLD line, is easy to understand and simple to use. Select a PLD, assign input and output pins and enter the desired equations in either Boolean or state form. SLICE then checks the equations for errors. It automatically generates a JEDEC-format fuse map for downloading to a PLD programmer.

Fully menu driven, SLICE incorporates a fuse table editor for making quick modifications to the design and a test vector editor for input of test vectors.

A built-in Boolean equation extractor allows existing PLDs to be used as the basis for a new design. the extractor reads JEDEC information from a PLD and creates a file containing the corresponding Boolean equations. The result can then be used to consolidate several PLD designs into a single, denser part.

And SLICE is upward compatible with Signetics extensive design suite, SNAP.

#### DESIGN SECURITY

The PML2552 has a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary design implemented in the device cannot be copied or retrieved

#### THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75ºC				
Allowable thermal rise ambient to junction	75°C				

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>CC</sub>	Supply voltage	+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage	+5.5	V <sub>DC</sub>
l <sub>iN</sub>	Input currents	30 to +30	mA
lout	Output currents	+100	mA
T <sub>amb</sub>	Operating temperature range	0 to +75	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

NOTE:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

DASH is a trademark of Data I/O Corporation.

OrCAD is a trademark of OrCAD, Inc. IBM is a registered trademark of International Business Machines Corporation.

complete timing information, setup and

### PML2552

### DC ELECTRICAL CHARACTERISTICS


					LIMITS			
SYMBOL	PARAMETER	TEST CONDI	TIONS	MIN	TYP1	MAX	UNIT	
Input volta	age							
VIL	Low	V <sub>CC</sub> = MI	N	-0.3		0.8	v	
V <sub>IH</sub>	High	V <sub>CC</sub> = MA	x	2.0		V <sub>CC</sub> + 0.3	v	
Output vo	Itage							
V <sub>OL</sub>	Low	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 5mA			0.45	۷	
V <sub>OH</sub>	High	V <sub>CC</sub> = MIN, I <sub>OH</sub>	=2mA	2.4	T		٧	
Input curr	ent							
I <sub>IL</sub>	Low	V <sub>IN</sub> = GN	D			-10	μA	
l <sub>iH</sub>	High	V <sub>IN</sub> = V <sub>C</sub>	с			10	μA	
Output cu	rrent							
IO(OFF)	Hi-Z state	V <sub>OUT</sub> = V <sub>0</sub>				10	μA	
		V <sub>OUT</sub> = GI	ND			-10	μΑ	
I <sub>OH</sub>	Output High	V <sub>CC</sub> = MIN, V <sub>OU</sub>	T = 2.4V			-2	mA	
IOL	Output Low	V <sub>CC</sub> = MIN, V <sub>OU</sub> -	r = 0.45V			5	mA	
los	Short-circuit <sup>5</sup>	V <sub>OUT</sub> = GI	ND		1	-100	mA	
I <sub>CC</sub>	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX, No load	CMOS input <sup>2</sup>		60	100 <sup>6</sup>	mA	
		f = 1MHz	TTL input <sup>3</sup>		65	120 <sup>6</sup>	mA	
SB	Standby V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX, No load	CMOS input		1.0	10	mA	
	L	PD = V <sub>IH</sub>	TTL input		1.5	10	mA	
Capacitan	ce	-						
CIN	Input	$V_{CC} = 5V, T_{amb} = +25$	· · · · ·		8		pF	
CB	I/O	$V_{CC} = 5V, T_{amb} = +25$	°C, V <sub>IO</sub> = 2.0V		16	1	pF	

#### NOTES:


1. All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = +25°C. 2. CMOS inputs: V<sub>IL</sub> = GND, V<sub>IH</sub> = V<sub>CC</sub>. 3. TTL inputs: V<sub>IL</sub> = 0.45V, V<sub>IH</sub> = 2.4V.

All voltage values are with respect to network ground terminal.
Duration of short-circuit should not exceed one second. Test one at a time.
Δl<sub>CC</sub> vs. Frequency = 4mA/MHz max.

#### **TEST LOAD CIRCUITS**



#### **VOLTAGE WAVEFORMS**




PML2552

### CMOS high density programmable macro logic

#### MACRO CELL AC SPECIFICATIONS


Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V (SNAP Resource Summary Designations in Parentheses)



### PML2552

#### MACRO CELL AC SPECIFICATIONS (Continued)

Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V (SNAP Resource Summary Designations in Parentheses)



lotes on page 483.

### PML2552

#### MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) D FLIP-FLOP


Output DFF Used Internally (ODFF552)	

SYMBOL		LIMITS						
	PARAMETER	PML2552-35				AL2552	-50	UNIT
		MIN	TYP	MAX	MIN	ТҮР	MAX	
fCKE	Flip-flop toggle rate			50			35	MHz
twcke High	Clock HIGH	10			14	1.1		ns
tw CKE Low	Clock LOW	10			14			ns
t <sub>SETUP</sub> /D	/D setup time to CKE	15			20			ns
t <sub>HOLD</sub> /D	/D hold time to CKE	4			6			ns

SYMBOL	PARAMETER			LIMITS					
	From	То	PML2552-35			PML2552-50			UNIT
	(Input)	(Output)	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
t <sub>PLH</sub>	CKE 1	Q	10	15	20	14	20	25	ns
t <sub>PHL</sub>	CKE 1	Q	10	15	20	14	20	25	ns

### PML2552

#### MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) D FLIP-FLOP (Continued)



	PARAMETER			LIMITS						
SYMBOL	From	To (Output)	PI	PML2552-35			PML2552-50			
	(Input)		MIN	TYP	MAX	MIN	ТҮР	MAX		
ҟҎ∟н ҟҎн∟	СКА, СКВ/СКС ↑ СКА, СКВ/СКС ↑	0, 0 0, 0	5 5	7 7	10 10	7 7	10 10	15 15	ns ns	
¢Р∟н ФРН∟	СКЕ † СКЕ †	Out Out	12 12	18 18	25 25	17 17	25 25	35 35	ns ns	

### PML2552

### MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) JK FLIP-FLOPS

(JKPR552)					(JKCL552)							
	INP	UTS		Ουτι	PUTS			INP	UTS		OUT	PUTS
PR	СК	J	ĸ	Q	Q		CL	СК	J	K	Q	7
L	X	x	X	н	L		L	X	X	X	L	ŀ
н	1	L	L	Qo	<b>a</b> ₀		н	↑	L L	L	Q	c
н	↑	н	L	н	L		н	↑	н	L.	н	: I
н	1	L	н	L	н		н	<b>↑</b>	L	н	L	F
н	1	н	н	TOG	GLE		н	↑	н	н	тос	GLE
н	L	x	x	Qo	¤₀		н	L	x	x	Q <sub>0</sub>	5
/J (1				7	- a		/J			, , , , ,	]	٩
лк —	-D	)	ĸ		- 0		/K	+ )~		к	<b> </b>	ø

	PARAMETER		LIMITS						
SYMBOL		PI	PML2552-35			PML2552-50			
		MIN	ТҮР	MAX	MIN	TYP	MAX		
fcкı	CK1 toggle frequency			50			35	MHz	
fск2	CK2 toggle frequency			50			35	MHz	
t <sub>w CK1</sub> High	CK1 clock HIGH	10			14			ns	
tw ck1 Low	CK1 clock LOW	10			14			ns	
tw ck2 High	CK2 clock HIGH	10			14	1		ns	
tw CK2 Low	CK2 clock LOW	10			14			ns	
t <sub>SETUP</sub> /J, /K	/J, /K setup time to CK1, CK2	27			35			ns	
t <sub>HOLD</sub> /J, /K	/J, /K hold time to CK1, CK2	0			0			ns	
tw PR Low	Preset Low period	10			14			ns	
tw CL Low	Clear Low period	10	1		14	1		ns	

	PARAMETER		LIMITS						
SYMBOL	From	То	P	/L2552·	-35	PI	AL2552-	-50	UNIT
	(input)	(Output)	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
t <sub>PLH</sub>	CK1,2	Q, Q	2	3.5	5	3	5	7	ns
t <sub>PHL</sub>	CK1,2	Q, Q	2	3.5	5	3	5	7	ns
tern	PR	Q, Q	12	18	25	17	24	30	ns
t <sub>PHL</sub>	PR	Q, Q	12	18	25	17	24	30	ns
t <sub>PLH</sub>	CL	Q, Q	12	18	25	17	24	30	ns
t <sub>PHL</sub>	CL	Q, Q	12	18	25	17	24	30	ns

### PML2552

AC ELECTRICAL CHARACTERISTICS )°C  $\leq T_{amb} \leq +75$ °C, 4.75V  $\leq V_{CC} \leq 5.25V$ , V<sub>PP</sub> = V<sub>CC</sub>,  $R_1 = 750\Omega$ ,  $R_2 = 442\Omega$ ,  $C_L = 5pF$  for Output Disable) (See Test Load Circuit Diagram)

SYMBOL         PML2552-35           MIN         MAX           Scan mode operation <sup>1</sup> MAX           tscMs         Scan Mode (SCM) Setup time         15           tsCMH         Scan Mode (SCM) Hold time         25           tis         Data Input (SCI) Setup time         5	MIN 15 30	2552-50 MAX	UNIT
Scan mode operation <sup>1</sup> 15           tscms         Scan Mode (SCM) Setup time         15           tscMH         Scan Mode (SCM) Hold time         25           t <sub>IS</sub> Data Input (SCI) Setup time         5	15 30	MAX	1
tscms         Scan Mode (SCM) Setup time         15           tscmH         Scan Mode (SCM) Hold time         25           tis         Data Input (SCI) Setup time         5	30	1	•
Scan Mode (SCM) Hold time         25           tls         Data Input (SCI) Setup time         5	30		
t <sub>is</sub> Data Input (SCI) Setup time 5			ns
			ns
	5		ns
t <sub>IH</sub> Data Input (SCI) Hold time 5	5		ns
t <sub>CKO</sub> Clock to Output (I/O) delay 30		40	ns
t <sub>CKH</sub> Clock High 10	15		ns
t <sub>CKL</sub> Clock Low 10	15		ns
Power down, power up <sup>2</sup>			
t1 Input (I, bypassed I/DA, I/DB, I/O, B) setup time before power down 40	50		ns
t <sub>2</sub> Input hold time 30	35		ns
t <sub>3</sub> Power Up recovery time 60		70	ns
t <sub>4</sub> Output hold time 0	0		ns
t <sub>5</sub> Input setup time before Power Up 20	25		ns
t <sub>OE</sub> SCI to Output Enable time <sup>3</sup> 40		50	ns
toD SCI to Output Disable time <sup>3</sup> 40		50	ns
te Power Down setup time 10	15		ns
t <sub>7</sub> Power Up to Output valid 70		80	ns
Power-on reset	-		- <b>h</b>
tPPR1 Power-on reset output register (Q = 0) to output (I/O) delay 10	T	15	ns
tppR2         Power-on reset input register (Q = 0), buried JK Flip-Flop (Q = 0) to output (B, bypassed I/O) delay         40	1	50	ns

**IOTES:** 

SCM recovery time is 50ns after SCM operation. 50ns after SCM operation, normal operations can be resumed.


Timings are measured without foldbacks.

Transition is measured at steady state High level (-500mV) or steady state Low level (+500mV) on the output from 1.5V level on the input with specified test load ( $R_1 = 750\Omega$ ,  $R_2 = 442\Omega$ ,  $C_L = 5pF$ ). This parameter is sampled and not 100% tested.

For 3-State output; output enable times are tested with  $C_{L}$  = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with CL = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with S<sub>1</sub> open, and Low-to-High impedance tests are made to the  $V_T = (V_{OH} + 0.5V)$  level with S<sub>1</sub> closed.


### PML2552

### **TIMING DIAGRAMS**




### PML2552

#### TIMING DIAGRAMS (Continued)



### SNAP RESOURCE SUMMARY DESIGNATIONS



#### ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PML2552 device is such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 – 4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical PML2552 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PML2552 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PML2552 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000μW/cm<sup>2</sup> power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm<sup>2</sup> (1 week @ 12,000μW/cm<sup>2</sup>). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retention exceeds 20 years.

#### PROGRAMMING

Refer to the following charts for qualified manufacturers of programmers and software tools:

PROGRAMMER MANUFACTURER	PROGRAMMER MODEL	FAMILY/PINOUT CODES
DATA I/O CORPORATION 10525 WILLOWS ROAD, N.E. P.O. BOX 97046 REDMOND, WASHINGTON 98073–9746 (800)247–5700	UNISITE 40/48 V2.8 Pinsite – V2.0	15908C* (with adaptor) 15908D (with pinsite)
STREBOR DATA COMMUNICATIONS 1008 N. NOB HILL AMERICAN FORK, UTAH 84003	PLP-S1A Programmer MP68CC Adaptor	
BASIC COMPUTER SYSTEMS AG WOLFGANG-PAULI-GASSE A-1140 WIEN-AUHOF, AUSTRIA	UP2000 Rev. 2.25	
SMS – W. STEUDEL IM MORGENTAL 13 D-8994 HERGATZ, GERMANY	SPRINT PLUS/EXPERT Rev. 4/91	
SYSTEM GENERAL 244 SOUTH PARK VICTORIA DRIVE MILPITAS, CALIFORNIA 95035	TURPRO-1 Rev. 1.42	

 Needs a 40-pin DIP to 68-pin PLCC adaptor that is available from Emulation Technology. Part Number: AS-68-40-04P-6

> EMULATION TECHNOLOGY, INC. 2368B Walsh Avenue, Building D Santa Clara, California 95051 Telephone No. (408) 982–0660 Fax. No. (408) 982–0664

SOFTWARE MANUFACTURER	DEVELOPMENT SYSTEM
SIGNETICS COMPANY 811 EAST ARQUES AVENUE P.O. BOX 3409 SUNNYVALE, CALIFORNIA 94088–3409 (408)991–2000	SNAP SOFTWARE REV. 1.4 AND LATER

#### FEATURES

- Wide gates for efficient product term use
- Multiple I/O pins for 16–32 bit buses or up to 32-bit data flow
- Multiple I/O pins for multiple-port data handling
- Multiple clocks for independent state machines and storage banks
- 100% connectible, no place and route restrictions
- Erasable and one time programmable versions available
- Scan test
- Low CMOS power dissipation = 525mW max.
- Power down mode (52mW max.)
- Power on reset
- Security fuse for copy protection
- Supported by advanced SNAP and SLICE development systems

#### PERFORMANCE

- 35ns max. pin-to-pin for 32-bit decoders
- 40ns max. internal, 55ns max. pin-to-pin for 16-bit multiplexers
- 33MHz max. throughput for 16-bit latches
- 18–50MHz max. for 10-bit counters
- 31MHz max. for 10-bit shift registers
- 15ns (typ.) delay for internal NANDs
- 50MHz max. flip-flop toggle rate

#### APPLICATIONS

- Bus interface and control (microchannel, VME, NuBus, etc.)
- Microcomputer peripheral interface and control (printers, SCSI, hard disk drives, etc.)
- Multiport memory control and arbitration (cache, DRAM, VRAM, etc.)
- Intelligent instrumentation (data acquisition, testers, medical equipment, etc.)

- Industrial control (process control, motor control, engine control, etc.)
- Communication network control (LAN, Ethernet, T1, TDMA, etc.)
- General purpose logic integration
- Laptops, pocket computers, and handheld instruments
- Low-end gate array replacement for quick prototyping

#### SNAP DEVELOPMENT SYSTEM

- Supports third-party schematic entry formats
- Versatile EDIF-compatible netlist format for design portability
- TTL macro library for automatic mapping
- · Logic, timing, and fault simulation
- Automatic test vector generator
- Espresso logic minimizer
- Boolean equation extractor from JEDEC fusemap

#### SLICE DEVELOPMENT SYSTEM

- · Easy to learn and use
- State or Boolean equation entry
- Fusetable editor
- Test vector editor
- Boolean equation extractor
- JEDEC fusemap compiler
- Upward compatible with SNAP

#### DESCRIPTION

The Signetics family of Programmable Macro Logic is optimized for handling wide buses, wide datapaths, and multiple-port applications with the highest throughputs among high density PLDs and FPGAs. The PML2852 now expands Signetics CMOS PML product offering into the 32-bit arena. Fabricated with a high-performance EPROM process, the PML2852 is ideal in today's bus interface control, microprocessor peripheral control, memory interface, communications, instrumentation, and industrial control. It is capable of replacing large amounts of TTL SSI and MSI logic, and literally integrates a complete custom microcontroller.

The PML2852 incorporates the folded NAND array architecture, which provides 100% connectivity to eliminate the routing restrictions associated with other high density PLD/FPGA architectures. The array of wide-input NAND gates enables the designer to implement any wide-gate logic function, from decoders to multiplexers, with no more than two gate-level delays. It also allows implementation of multiple levels of logic within the chip, without wasting I/O pins. Its flexible and potent flip-flop building blocks provide for high throughput data storage, high speed state machines, and fast counters.

The PML2852 also incorporates two unique features: scan test and power down. With user-controlled scan test, the PML2852 significantly reduces system functional test time by providing access to all of its internal registers. In the user-controlled power down mode, the PML2852 power dissipation is reduced to a mere 52mW, making it ideal for laptop or pocket computers and handheld instruments.

Thanks to its high density and its flexible architecture, the PML2852 provides **instant gate array** capabilities for all general purpose logic integration. As such, the PML2852 eliminates the NRE costs, risks, inventory problems, and hard to use design tools associated with semicustom and full custom approaches. It allows the designer to quickly bring concepts to silicon for faster learning cycles and a much shorter time to market. Functional prototypes are available within minutes.

The SNAP development software is designed to fully exploit the flexibility and density of the PML2852. It accepts a variety of design entry formats, including schematic, logic equations, and state equations in any combination for maximum flexibility. Its powerful features, but ease of use, allows literally push-button operation.

Together, the PML2852 and SNAP constitute the designer's personal **desktop silicon** foundry.

I/CKB/CKC

### CMOS high density programmable macro logic

### PML2852

#### **)RDERING INFORMATION**

DESCRIPTION	t <sub>PD</sub> (MAX)	ORDER CODE
84-pin Plastic Leaded Chip Carrier	35ns	PML2852-35A
84-pin *J" Leaded Ceramic Cerquad Package	35ns	PML2852-35KA
84-pin Plastic Leaded Chip Carrier	50ns	PML2852-50A
84-pin "J" Leaded Ceramic Cerquad Package	50ns	PML2852-50KA

#### **'IN CONFIGURATION**

1/05

Yin Function

1/04

1/03

VCC1

1/02

1/01

1/00

VSS1

Ħ

SCM

SCI

**VCKD3** 

VCC2

VCKD2

VCKD1

Pin

PD

VDB7

I/DB5

VCC5

I/DB4

I/DB3

I/DB2

I/DB1

I/DA7

VSS2

I/DA6

I/DA5

I/DA4

СКА

I/DA3

VCC3

I/DA1

VDA0

O10


53 O12

VDB6


I/DB0

.

#### FUNCTIONAL BLOCK DIAGRAM



### LOGIC DIAGRAM



#### STRUCTURE

- 112 possible foldback NAND gates:
  - 96 internal NAND
  - 16 from the I/O macros
- 114 additional logic terms
- 53 possible inputs (with programmable polarity)
  - 29 dedicated inputs
  - 24 bidirectional I/Os
- 24 bidirectional pins
- 16 dedicated output pins
- 52 flip-flops
- 40 possible outputs with Output Enable control (8 with programmable polarity)
- Multiple independent clocks
- 20 Buried JK-type flip-flops with foldback (JKFFs):
  - 10 JKFFs with one shared preset signal and one shared clocked signal originating from the clock array.
  - 10 JKFFs with 10 independent clock signals originating from the clock array and 10 independent clear signals
- 258 inputs per NAND gate
- Bypassable Input D-type flip-flop (DFFs)/Combinatorial Inputs:
- 16 DFFs/combinatorial inputs
- DFFs clocked in two groups of eight
- DFFs not bypassed in unprogrammed state
- Independent bypass fuse on each DFF
- Inputs/bypassable D-type flip-flop outputs/foldback NAND gates:
- 16 output DFFs/combinatorial inputs/outputs with individual Output Enable control
- DFFs clocked in two groups of eight
- DFFs not bypassed in unprogrammed state
- Independent bypass fuse on each DFF
- The DFF can be used as an internal DFF or an internal foldback NAND gate.
- · Combinatorial inputs:
- 9 dedicated inputs to the NAND array
- 3 inputs optional to NAND array and/or clock array
- 1 input optional to NAND array and/or clock array, and/or clock of Input D Flip-Flops (Group B)

- Separate clock array:
  - Separate clock array for JKFFs clock inputs
  - 4 inputs to clock array originated from NAND array
- 4 inputs (with programmable polarity) directly from input pins
- 10 inputs from Q outputs of JKFFs with clear
- Dedicated clocks:
- One dedicated clock for input DFFs (Group A)
- Two dedicated clocks for output DFFs (Group E)
- Scan test feature:
- Scan chain is implemented through the 20 buried JKFFs and 16 output DFFs
- Pins SCI, SCM, and CKE1 are used to operate the scan test
- Power down mode
  - Dedicated pin (PD) freezes the circuit when brought to logic \*1\*. The circuit remains in the same state prior to the logic \*0\* to logic \*1\* transition of the "PD" pin.
  - When in the power down mode, the SCI pin acts as the 3-State pin for the 40 outputs.
- Power on reset:
  - All flip-flops (16 input DFFs, 20 buried JKFFs, and 16 output DFFs) are reset to logic "0" after V<sub>CC</sub> power on.

#### ARCHITECTURE

The core of the PML2852 is a programmable NAND array of 96 NAND gates and 20 buried JKFFs. The output of each NAND gate folds back upon itself and all other NAND gates and flip-flops. The 'Q' and 'Q' output of each flip-flop also folds back in the same manner. Thus, total connectivity of all logic functions is achieved in the PML2852. Any logic function can be created within the core without wasting valuable I/O pins. Furthermore, a speed advantage is acquired by implementing multi-level logic within a fast internal core without incurring any delays from the I/O buffers. Figure 1 shows the functional block diagram of the PML2852.

#### Macro Cells

There are 16 bypassable DFFs on the input to the NAND array. These flip-flops are split in two banks of 8 (Bank A and Bank B). Each bank of flip-flops has a common clock. In the unprogrammed state of the device the flip-flops are active. In order to bypass any DFF, its respective bypass fuse ( $BFA_X$ ) must be programmed.

The 16 I/O pins ( $IO_0 - IO_{15}$ ) and their respective D flip-flop macros can be used in any one of the following configurations:

- As combinatorial input(s): Each of the 16 3-State outputs can be individually disabled by the associated NAND term and the pin is used as an inverting or non-inverting input.
- As registered DFF outputs: These DFFs are split into two banks of 8, and each bank is clocked separately. The bypass fuse BFB<sub>x</sub> (see PML2552 Logic Diagram) is used to bypass any one of these DFFs. The flip-flops are all active in an unprogrammed device.
- As combinatorial outputs: By programming the bypass (BFB<sub>X</sub>) fuse of any one of the DFFs, the flip-flop(s) is bypassed. The I/O pin can then be used as a combinatorial output.
- 4. As Internal foldback DFFs or foldback NAND gates:

When the I/O pin is used as an input, the output macro can be used as a buried DFF or a foldback NAND term. If the bypass fuse is programmed, the macro will act as a foldback NAND term. Otherwise it will act as a buried DFF.

The 8 bidirectional pins (B0-B7) can be used as either combinatorial inputs or outputs with programmable polarity. The Exclusive-OR polarity gates are non-inverting in the unprogrammed state.

The NAND signal labeled 'OD' (Output Disable) shown on the PML2852 logic diagram is used for the Power Down mode operation. This signal disables the outputs when the device enters the Power Down mode and SCI is high.

#### **Clock Array**

The 20 buried JKFFs are clocked through the 'Clock Array'. The Clock Array consists of 11 NAND terms. Ten of these terms are connected to the clock inputs of the Bank A flip-flops that can be clocked individually. One NAND gate is connected to Bank B flip-flops that have a common clock. There are 18 inputs to the clock array. Four come directly from the input pins (with programmable polarity), 4 inputs are from 4 NAND gates connected directly to the folded NAND array. 10 inputs are from the Q outputs of the JKFFs with clear.

### PML2852

#### SCAN TEST FEATURE

With the rise in the ratio of devices on a chip to the number of I/O pins, Design For Testability is becoming an essential factor in logic design methodology. The PML2852 incorporates a variable length scan test feature which permits access to the internal flip-flop nodes without requiring a separate external I/O pin for each node accessed. Figure 2 (Scan Mode Operation) shows how a scan chain is implemented through the 20 buried JKFFs and 16 output DFFs. Two dedicated pins, SCI (Scan In) and SCM (Scan Mode), are used to operate the scan test. The SCM pin is used to put the circuit in scan mode. When this pin is brought to a logic "1", the circuit enters the scan mode,


In this mode it is possible to shift an arbitrary test pattern into the flip-flops. The SCI pin is used to input the pattern. The inverted outputs of flip-flops D0 - D15 are observable on pins I/O0 - I/O15.

The following are features and characteristics of the device when in Scan Mode:

- CKE1 is the common scan-clock for all the flip-flops when in scan mode. CKE1 overrides all clock resources of normal operational mode.
- 2. The Preset (PR) and Clear (CL) functions of the flip-flops are disabled.
- 3. Scan overrides the bypass fuse of the flip-flops. This means that all the

bypassable DFFs remain intact during scan operation even though they may have been bypassed during normal operation.

- To observe the SCAN data, the output buffers must be enabled by the Output Enable (tri-ctrl) terms.
- 5. The outputs of the flip-flops are complemented on pins I/O0 I/O15.
- All external inputs to flip-flops in the scan chain are disabled when the device enters the scan mode.
- 7. Blowing the security fuse does not disable the Scan Test feature.



#### SCAN TEST STRATEGY

The scan test pattern is design dependent and the user must make considerations for Design For Testability (DFT) during the initial stages of the design. A typical test sequence is to pre-load (i.e., enter a state); revert to normal operation (i.e., activate the next state transition); go back to scan mode to check the result. Note that the scan test feature available in the PML2852 is a variable length scan chain. The DATA entered at SCI (JKCL9) can be accessed anywhere between 21 clock cycles (at I/O0) to 36 clock cycles (at I/O15). For the strategy discussed here, DATA is read out after 36 clocks at I/O15 (i.e., D15). The following operation sequence suggests a possible scan test method.


A conservative test policy demands proof that the test facility is working. Thus, to prove Scan Chain holds and maintains correct data:

- a. Fill chain with several patterns (for example, all ones and all zeros).
- b. Retrieve same patterns.

The user is responsible for managing an external test memory buffer for applied vectors and results, as part of the test equipment.

- Parallel readout of I/O0 I/O15 is possible, but assume only I/O15 is used for this strategy.
- The first DATA entered at SCI (or JKCL9) will be the content of D15 after 36 clocks. This DATA will be inverted at the output pin I/O15 (i.e., SCOUT). The last DATA entering the scan chain will be the content of JKCL9. Thus, the scan chain resembles a first-in-first-out shift register with inverted outputs (I/O0 - I/O15).
- 'Test Data' is read in at the SCI input and read out of the SCOUT output pin (I/O15). To enter 'Test Data':
  - a. Put device in Scan Mode by applying the scan control signals (SCM=1).
  - b. Clock device with scan clock (CKE1).
  - c. Apply consecutive serial test vectors.
  - d. Read back results as new 'Test Data' (States) are applied. The first 36 outputs read at SCOUT (I/O15) are random ('old') data (e.g., remnant of Step 1).
  - Apply 36 'Test Data' until the chain is full.
- To apply 'Test Data' (States), exit Scan Mode and apply on system clock together with any other possible test vectors.

- To read result of the state transition, re-enter scan and apply the scan clock (CKE1). The result of the state transition in JKCL9 will be available at SCOUT (I/O15) after 36 clocks. The results can be stored in a user defined test memory buffer in inverted logic representation.
- 6. As the results are being read and stored, new 'Test Data' can be entered via SCI.
- 7. Repeat for all test patterns of interest.
- 8. Figure 3 (FLOW\_CHART) depicts a flow chart version of the test sequence.



### PMI 2852

### PML2852


#### A Simple Example

Assume the last three cells of the scan chain (JKCL9, JKCL8, JKCL7 in Figure 4 contain a 3-bit up counter. Our test vector will be a single clock applied to the counter. Suppose we wish to first check the *State 5* (i.e., 101) to *State 6* (i.e., 101) transition, then the *State 3* (i.e., 011) to *State 4* (i.e., 100) transition. Assume the scan chain has been pre-verified and we may begin.

Enter scan mode (set SCM=1)I apply 36 bits in sequence so that the value 101 (i.e., State 5) resides in the last three cells. Exit scan mode (set SCM=0) and apply a single dock to the counter. Now the value 110 (i.e., State 6) resides in the last three cells. Re-enter scan mode (set SCM=1) and read back 36 bits from position I/O15. Note that the outputs are complemented and are also read back in the reverse order. Therefore the value for STATE 6 read at I/O15 will be 100 which is the complement of STATE 6 (110) read in the reverse order.

As this is being read back, apply a new state. serially equal to the value 011 (i.e., State 3). This state should be loaded on the last three clock cycles during which STATE 6 is being read back at I/O15. After STATE 3 has been loaded (and STATE 6 read back), exit scan mode and apply a single clock which will invoke the STATE 3 (i.e., 011) to STATE 4 (i.e., 100) transition. Re-enter scan mode and read back 36 bits at I/O15. The last three bits should contain 110 which is the complement of State 4 read in the reverse order. 4 (SCAN\_EXAMPLE) shows a flow diagram of this example. Note that the States will always be complemented and read back in the reverse at I/O15. Other sequences may be applied in the same manner.

A possible alternative to this example is to read back the output states at I/O0 (D0) instead of I/O15 (JKCL9). This will allow the outputs to be read back after 21 clock cycles rather than the 36 used in the above example.



### PML2852

### CMOS high density programmable macro logic

#### POWER DOWN

The PML2852 offers the user controlled capability of putting the device to "sleep" where power dissipation is reduced to very low levels. When brought to a logic "1", the PD pin freezes the circuit while reducing the power. All data is retained. This not only includes that of the registers, but also the state of each foldback gate. For those cases where it is desirable to 3-State the outputs, that can be accomplished by raising the SCI pin to a logic "1".

There is one point that should be noted while the circuit is in its power-down mode. The switching of any external clock pin will cause a disruption of the data. All clocks must be frozen before the circuit goes into powerdown and stay that way until it powered back up. Clocks that are internally generated and feed the clock array are automatically stopped by the power-down circuitry. Any other input can toggle without any loss of data.

#### NOTE:

- During power down, external clocks (CKA, CKB/CKC, CKE1, CKE2) should not change.
- 2. SCM must be "0" as in normal operation mode.
- External clock recovery time (low-to-high) is 60ns (high-speed) and 70ns (standard) after the device is powered up.
- Power Down Timing Diagrams on pages 504 and 505 are for combinatorial operation only.

#### DEVELOPMENT TOOLS

The PM2852 is supported by the Signetics SNAP software development package and a multitude of hardware and software development tools. These include industry standard PLD programmers and CAD software.

### SNAP

### Features

- Schematic entry using DASH<sup>™</sup> 4.0 or above or OrCAD<sup>™</sup> SDT III
- State Equation Entry
- Boolean Equation Entry
- Allows design entry in any combination of above formats
- Simulator
- Logic and fault simulation
- Timing model generation for device timing simulation
- Synthetic logic analyzer format
- Macro library for standard TTL and user defined functions
- Device independent netlist generation
- JEDEC fuse map generated from netlist

SNAP (Synthesis, Netlist, Analysis and Program) is a versatile development tool that speeds the design and testing of PML. SNAP combines a user-friendly environment and powerful modules that make designing with PML simple. The SNAP environment gives the user the freedom to design independent of the device architecture.

The flexibility in the variations of design entry methodologies allows design entry in the most appropriate terms. SNAP merges the inputs, regardless of the type, into a highlevel netlist for simulation or compilation into a JEDEC fuse map. The JEDEC fuse map can then be transferred from the host computer to the device programer.

SNAP's simulator uses a synthetic logic analyzer format to display and set the nodes of the design. The SNAP simulator provides complete timing information, setup and hold-time checking, plus toggle and fault grading analysis.

SNAP operates on an IBM® PC/XT, PC/AT, PS/2, or any compatible system with DOS 2.1 or higher. A minimum of 640K bytes of RAM is required together with a hard disk.

#### SLICE

SLICE, which supports Signetics PLD line, is easy to understand and simple to use. Select a PLD, assign input and output pins and enter the desired equations in either Boolean or state form. SLICE then checks the equations for errors. It automatically generates a JEDEC-format fuse map for downloading to a PLD programmer.

Fully menu driven, SLICE incorporates a fuse table editor for making quick modifications to the design and a test vector editor for input of test vectors.

A built-in Boolean equation extractor allows existing PLDs to be used as the basis for a new design. the extractor reads JEDEC information from a PLD and creates a file containing the corresponding Boolean equations. The result can then be used to consolidate several PLD designs into a single, denser part.

And SLICE is upward compatible with Signetics advanced design suite, SNAP.

#### **DESIGN SECURITY**

The PML2852 has a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary design implemented in the device cannot be copied or retrieved.

#### THERMAL RATINGS

TEMPERATUR	E
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATINGS	UNIT
V <sub>CC</sub>	Supply voltage	+7	V <sub>DC</sub>
VIN	Input voltage	+5.5	V <sub>DC</sub>
VOUT	Output voltage	+5.5	V <sub>DC</sub>
l <sub>iN</sub>	Input currents	30 to +30	mA
lout	Output currents	+100	mA
Tamb	Operating temperature range	0 to +75	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

NOTE:

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

DASH is a trademark of Data I/O Corporation. OrCAD is a trademark of OrCAD, Inc.

IBM is a registered trademark of International Business Machines Corporation.

### PML2852

#### **DC ELECTRICAL CHARACTERISTICS**

				LIMITS			1.00	
SYMBOL	PARAMETER TEST CONDITIONS		TIONS	MIN	TYP1	MAX	UNIT	
Input volta	ige					1997 N.	÷.,	
ViL	Low	V <sub>CC</sub> = MI		-0.3		0.8	V	
V <sub>IH</sub>	High	V <sub>CC</sub> = MA	х	2.0		V <sub>CC</sub> + 0.3	V	
Output vo	ltage							
V <sub>OL</sub>	Low	V <sub>CC</sub> = MIN, I <sub>OL</sub>	= 5mA			0.45	v	
V <sub>OH</sub>	High	V <sub>CC</sub> = MIN, I <sub>OH</sub>	2.4			V		
Input curre	ent	······································				e de la factoria.		
I <sub>IL</sub>	Low	V <sub>IN</sub> = GND				-10	μA	
l <sub>IH</sub>	High	V <sub>IN</sub> = V <sub>C</sub>			10	μA		
Output cu	rrent							
IO(OFF)	Hi-Z state	V <sub>OUT</sub> = V <sub>CC</sub>				10	μĀ	
		V <sub>OUT</sub> = GI	ND			-10	μΑ	
I <sub>OH</sub>	Output High	V <sub>CC</sub> = MIN, V <sub>OU</sub>	T = 2.4V		× .	-2	mA	
<b>I</b> OL	Output Low	V <sub>CC</sub> = MIN, V <sub>OU</sub> -	r = 0.45V			5	mA	
los	Short-circuit <sup>5</sup>	V <sub>OUT</sub> = GI	١D			-100	mA	
Icc	V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX, No load	CMOS input <sup>2</sup>		60	100 <sup>6</sup>	mA	
		f = 1MHz	TTL input <sup>3</sup>		65	120 <sup>6</sup>	mA	
I <sub>SB</sub>	Standby V <sub>CC</sub> supply current	V <sub>CC</sub> = MAX, No load	CMOS input		1.0	10	mA	
	<u> </u>	PD = V <sub>IH</sub>	TTL input		1.5	10	mA	
Capacitan								
CIN	Input	$V_{CC} = 5V$ , $T_{amb} = +25$			8		pF	
CB	I/O	$V_{CC} = 5V, T_{amb} = +25$	°C, V <sub>IO</sub> = 2.0V	1.1.1	16		pF	

NOTES:


1. All typical values are at  $V_{CC} = 5V$ ,  $T_{arrb} = +25^{\circ}C$ . 2. CMOS inputs:  $V_{IL} = GND$ ,  $V_{IH} = V_{CC}$ . 3. TTL inputs:  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ .

4. All voltage values are with respect to network ground terminal.


5. Duration of short-circuit should not exceed one second. Test one at a time.

6.  $\Delta I_{CC}$  vs. Frequency = 4mA/MHz max.

#### **TEST LOAD CIRCUITS**




### **VOLTAGE WAVEFORMS**



### PML2852

#### MACRO CELL AC SPECIFICATIONS


Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V (SNAP Resource Summary Designations in Parentheses)



### PML2852

#### MACRO CELL AC SPECIFICATIONS (Continued)

Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V (SNAP Resource Summary Designations in Parentheses)




Notes on page 503.

PML2852

### CMOS high density programmable macro logic

#### MACRO CELL AC SPECIFICATIONS (Continued)


Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V (SNAP Resource Summary Designations in Parentheses)



PML2852

#### MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) D FLIP-FLOP

Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V



				LIM	ITS			-
SYMBOL	PARAMETER	PI	AL2852	-35	PM	AL2852	-50	UNIT
		MIN	ТҮР	MAX	MIN	ТҮР	MAX	
f <sub>CKE</sub>	Flip-flop toggle rate			50			35	MHz
twcke High	Clock HIGH	10			14			ns
twcke Low	Clock LOW	10		1	14			ns
t <sub>SETUP</sub> /D	/D setup time to CKE	15			20			ns
t <sub>HOLD</sub> /D	/D hold time to CKE	4			6			ns

	PARAMETER			LIMITS					
SYMBOL	From	То	P	AL2852	-35	PM	L2852	-50	UNIT
	(Input)	(Output)	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
t <sub>PLH</sub>	CKE 1	Q	10	15	20	14	20	25	ns
t <sub>PHL</sub>	CKE 1	Q	10	15	20	14	20	25	ns


#### MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) D FLIP-FLOP (Continued)

Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V


INP	UTS	OUTI	PUTS
СК	D	Q	۵
L	X	Q <sub>0</sub>	<b>₽</b> 0
<b>↑</b>	н	н	L
<b>↑</b>	L	L	н

Q0, Q0 represent previous stable condition of Q, Q.

NOTE:



· · · ·			LIM	ITS			
SYMBOL	PA	PML2852-35		PN	L2852	-50	UNIT
	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
<sup>f</sup> ска, скв, скс			50			35	MHz
tw CKA, CKB, CKC High	10			14			ns
tw CKA, CKB, CKC LOW	10			14			ns
t <sub>SETUP</sub> I/DA, I/DB	5			7			ns
t <sub>HOLD</sub> I/DA, I/DB	5			7			ns
fcke			50			35	MHz
tw cke High	10			14			ns
tw cke Low	10			14			ns
t <sub>SETUP</sub> /D	15			20			ns
t <sub>HOLD</sub> /D	4			6			ns



	PARAM		LIMITS							
SYMBOL	From To (Input) (Output)		PI	PML2852-35			PML2852-50			
			MIN	ТҮР	MAX	MIN	ТҮР	MAX		
t <sub>PLH</sub>		Q, Q	5	7	10	7	10	15	ns	
<b>t</b> ₽HL	CKA, CKB/CKC ↑	Q, Q	5	7	10	7	10	15	ns	
<b>t</b> ₽LH	CKE ↑	Out	12	18	25	17	25	35	ns	
tent .	CKE Î	Out	12	18	25	17	25	35	ns	


#### Product specification

PML2852


### PML2852

#### MACRO CELL AC SPECIFICATIONS (Continued) (SNAP Resource Summary Designations in Parentheses) JK FLIP-FLOPS

Min: 0°C, 5.25V; Typ: 25°C, 5.0V; Max: 75°C, 4.75V



		(JKC	L552)					
	INP	UTS		OUTPUTS				
CL	СК	J	к	Q	۵			
L	х	X	х	L	Н			
н	Ť	L	L	Qo	ಡಂ			
н	Ť	н	L	н	L			
н	Ť	· L	н	L	н			
н	Ť	н	н	TOG	GLE			
н	L	х	х	Qo	- <b>ದ್ರ</b>			



-				LIM	ITS			
SYMBOL	PARAMETER	PI	ML2852	-35	PI	ML2852	-50	UNIT
		MIN	ТҮР	MAX	MIN	ТҮР	MAX	
fck1	CK1 toggle frequency		Ι	50			35	MHz
fск2	CK2 toggle frequency			50			35	MHz
tw ck1 High	CK1 clock HIGH	10			14			ns
tw ck1 Low	CK1 clock LOW	10			14			ns
tw CK2 High	CK2 clock HIGH	10			14			ns
tw CK2 Low	CK2 clock LOW	10			14			ns
t <sub>SETUP</sub> /J, /K	/J, /K setup time to CK1, CK2	27	1		35			ns
t <sub>HOLD</sub> /J, /K	/J, /K hold time to CK1, CK2	0			0			ns
tw PR Low	Preset Low period	10			14			ns
tw CL Low	Clear Low period	10			14			ns

	PARA	METER			LIM	ITS			
SYMBOL	From	То	PI	AL2852	-35	PI	ML2852	-50	UNIT
	(Input)	(Output)	MIN	ТҮР	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	CK1,2	Q, Q	2	3.5	5	3	5	7	ns
t <sub>PHL</sub>	CK1,2	Q, Q	2	3.5	5	3	5	7	ns
t <sub>PLH</sub>	PR	Q, Q	12	18	25	17	24	30	ns
t <sub>PHL</sub>	PR	Q, Q	12	18	25	17	24	30	ns
t <sub>PLH</sub>	CL	Q, Q	12	18	25	17	24	30	ns
t <sub>PHL</sub>	CL	a, <del>a</del>	12	18	25	17	24	30	ns

### PML2852

 $\begin{array}{l} \textbf{AC ELECTRICAL CHARACTERISTICS} \\ 0^{\circ}C \leq T_{arrb} \leq +75^{\circ}C, \ 4.75V \leq V_{CC} \leq 5.25V, \ V_{PP} = V_{CC}, \\ R_1 = 750\Omega, \ R_2 = 442\Omega, \ C_L = 5pF \ for \ Output \ Disable) \ (See \ Test \ Load \ Circuit \ Diagram) \end{array}$ 

			LIM	IITS		
SYMBOL	PARAMETER	PML2	852-35	PML2	852-50	UNIT
		MIN	MAX	MIN	MAX	
Scan mod	e operation <sup>1</sup>					
t <sub>SCMS</sub>	Scan Mode (SCM) Setup time	15		15		ns
t <sub>SCMH</sub>	Scan Mode (SCM) Hold time	25		30		ns
t <sub>IS</sub>	Data Input (SCI) Setup time	5		5		ns
t <sub>iH</sub>	Data Input (SCI) Hold time	5		5		ns
tско	Clock to Output (I/O) delay		30		40	ns
<sup>t</sup> скн	Clock High	10		15		ns
1 <sub>CKL</sub>	Clock Low	10		15		ns
Power do	wn, power up <sup>2</sup>					
t <sub>1</sub>	Input (I, bypassed I/DA, I/DB, I/O, B) setup time before power down	40		50		ns
t2	Input hold time	30		35		ns
t3	Power Up recovery time		60		70	ns
t4	Output hold time	0		0		ns
t5	Input setup time before Power Up	20		25		ns
t <sub>OE</sub>	SCI to Output Enable time <sup>3</sup>		40		50	ns
top	SCI to Output Disable time <sup>3</sup>		40		50	ns
t <sub>6</sub>	Power Down setup time	10		15		ns
t7	Power Up to Output valid		70		80	ns
Power-on	reset		·		-	
teer1	Power-on reset output register ( $Q = 0$ ) to output (I/O) delay	1	10		15	ns
tepr2	Power-on reset input register (Q = 0), buried JK Flip-Flop (Q = 0) to output (B, bypassed I/O) delay		40		50	ns

NOTES:


1. SCM recovery time is 50ns after SCM operation. 50ns after SCM operation, normal operations can be resumed.

2. Timings are measured without foldbacks.

Transition is measured at steady state High level (-500mV) or steady state Low level (+500mV) on the output from 1.5V level on the input З.


4. For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of V<sub>T</sub> = (V<sub>OH</sub> - 0.5V) with S<sub>1</sub> open, and Low-to-High impedance tests are made to the V<sub>T</sub> = (V<sub>OL</sub> + 0.5V) level with S<sub>1</sub> closed.


### PML2852




### PML2852

+3V





#### SNAP RESOURCE SUMMARY DESIGNATIONS



PML2852

#### ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PML2852 device is such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 – 4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical PML2852 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PML2852 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PML2852 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000μW/cm<sup>2</sup> power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm<sup>2</sup> (1 week @ 12,000μW/cm<sup>2</sup>). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retention exceeds 20 years.

#### PROGRAMMING

Refer to the following charts for qualified manufacturers of programmers and software tools:

PROGRAMMER MANUFACTURER	PROGRAMMER MODEL	FAMILY/PINOUT CODES
DATA I/O CORPORATION 10525 WILLOWS ROAD, N.E. P.O. BOX 97046 REDMOND, WASHINGTON 98073–9746 (800)247–5700	UNISITE 40/48 Ver. 3.5 PINSITE Ver. 3.5	15918C° (with adaptor) 15918D
STREBOR DATA COMMUNICATIONS 1008 N. NOB HILL AMERICAN FORK, UT 84003	PLP–S1A Programmer MP68CC adapter	
BASIC COMPUTER SYSTEMS AG WOLFGANG-PAULI-GASSE A-1140 WIEN-AUHOF, AUSTRIA	UP2000 Rev. 2.28	
SMS – W. STEUDEL IM MORGENTAL 13 D–8994 HERGATZ, GERMANY	SPRINT PLUS/EXPERT Rev. TBD	
SYSTEM GENERAL 244 SOUTH PARK VICTORIA DRIVE MILPITAS, CALIFORNIA 95035	TURPRO-1 Rev. 1.42	

 Needs a 40-pin DIP to 84-pin PLCC adaptor that is available from Emulation Technology. Part Number: AS-84-40-01P-6YAM

> EMULATION TECHNOLOGY, INC. 2368B Walsh Avenue, Building D Santa Clara, California 95051 Telephone No. (408) 982–0660 Fax. No. (408) 982–0664

SOFTWARE MANUFACTURER	DEVELOPMENT SYSTEM
SIGNETICS COMPANY 811 EAST ARQUES AVENUE P.O. BOX 3409 SUNNYVALE, CALIFORNIA 94088–3409 (408)991–2000	SLICE SOFTWARE SNAP SOFTWARE

### Product specification

### PML2852

# Section 7 Military Selection Guide

INDEX

.

### Military selection guide

Part Number	Device Description	Package Description	Standard MIL-Drawing	MIL-Drawing Status**
PLS159A	PLS	20DIP3	PLANNED	NA
PLS173/BLA	PLA	24DIP3	5962-8850402LA	A
PLS179/BLA	PLS	24DIP3	5962-8850701LA	A
82S100/BXA	PLA	28DIP6		
82S100/BYA	PLA	28FLAT		
82S100/B3A	PLA	28LLCC		
82S101/BXA	PLA	28DIP6		
82S101/BYA	PLA	28FLAT		
82S101/B3A	PLA	28LLCC		
82S105/BXA	PLS	28DIP6	5962-8670901XA	Α
82S105/BYA	PLS	28FLAT	5962-8670901YA	Α
82S105/B3A	PLS	28LLCC	5962-86709013A	A
82S153A/BRA	PLA	20DIP3	5962-8768201RA	A
82S153A/B2A	PLA	20LLCC	5962-87682012A	Α
PLC42VA12/BLA	PLS	24DIP	PLANNED	NA
PLC42VA12/BYA	PLS	24FLAT	PLANNED	NA
PLC42VA12/B3A	PLS	28LLCC	PLANNED	NA
PML2552/BUA	PML	68LLCC	PLANNED	NA
PLC18V8Z/BRA	PAL	20DIP	PLANNED	NA
PLC18V8Z/BSA	PAL	20FLAT	PLANNED	NA
PLC18V8Z/B2A	PAL	20LLCC	PLANNED	NA
22V10/BLA	PAL	24DIP3	5962-8984103LA	NA

Not available as a Class B standard product. See M38510 and/or Military Drawing columns for availability
 A = available, NA = not available, IP = in process, call for availability.

(a) A set of the set of the transformed for the theory of the set of the s

가슴에 있는 것 같아요. 그렇게 알았는 것 같아요. 이는 것 같아요. 이는 것 같아요. 이는 것 같아요. 이는 것 같아요. 이는 것 같아요. 이는 것 같아요. 이는 것 같아요. 이는 것 같아요. 이는 것

· 영상은 이야지는 실험에서 이 가지 않는다. 말한 것

		an an an an an an an an an an an an an a		
				1 - <sup>1</sup> - 1
			· . <sup>1</sup>	
	· · ·			

# Section 8 Development Software

#### INDEX

SNAP 1.8	
SLICE 1.08	
Interpreting the SLICE Fusetable	525

가지 않는 것 같아요. 이렇게 가지 않는 것 같아요. 한 것 같아요. 이것 것 같아요. 이 것 같아요. 한 것 같아요. 이것 같아요.

### **SNAP 1.8**

#### FEATURES

- Schematic entry available using Data I/O DASH™ OrCAD SDT IV™
- State equation entry
- Boolean equation entry
- Netlist entry
- Edif 2.xx entry
- Simulation waveform entry
- Capability to design in one or any combination of formats
- Device independent, netlist based design platform
- Boolean equation extractor
- Fuse table editor
- Philips LESIM 5-State gate array simulator as well as Signetics SIGSIM:
  - Logic and fault simulation
  - Model extraction and timing simulation
  - Synthetic logic analyzer format
  - Stimuli entry in waveform format
- Freezing of selected Critical paths
- Capability to create user defined macros or to use TTL elements
- Full documentation of design and simulation results in waveform format
- JEDEC fusemap compiler and device programmer interface

#### **GENERAL DESCRIPTION**

SNAP PLD development software. Simple-to-use tools for demanding designs.

Get ready for greater design productivity. SNAP, the complete logic synthesis, simulation and layout package for Signetics full line of PLDs, saves one commodity in preciously short supply: design time. Fully equipped with every tool you need to turn out PLD designs quickly, SNAP eliminates the "learning curve" that can keep you from being immediately productive. Regardless of whether you're a PLD novice or seasoned pro, SNAP allows you to produce optimized designs within a matter of hours.

For rapid design you need flexibility and SNAP provides lots of it. Enter your design in the most convenient way possible — using **any combination of schematics**, **waveforms, Boolean equations, state equations or netlists.** SNAP merges the inputs and generates a dense, high-speed design that can be simulated in SNAP's powerful simulator and then downloaded to a PLD programmer.


With SNAP, you produce your design in a netlist-based, device-independent environment. No need to commit to a particular part from the start of the design process: With SNAP, you can change the target PLD at will. If you find that your design needs a larger device or can fit into a smaller,

less expensive one, simply select a new part and resimulate. SNAP allows you to take advantage of the most appropriate PLD for the job without wasting time.

#### SNAP'S UNRIVALED SIMULATION FACILITY

Simulation is a key part of the SNAP design process. SNAP incorporates Philips 5-State ASIC simulator, a simulator so unsurpassed in its accuracy and diagnostic ability that it is a standard tool used by the company's own chip designers. You can examine any of your design's internal nodes and apply SNAP's virtual logic analyzer to display the precise timing at that node. Then change the stimulus and put the design through its paces with SNAP's built-in waveform editor. Compile into a specific PLD and resimulate. When you finally program a PLD, chances are that it will run perfectly the first time.

Since testability represents an ever-important measure of the success of a PLD design, **SNAP includes a powerful fault simulator** that simplifies the task of analyzing fault coverage. The tool rapidly generates a report detailing undetected and potentially undetectable faults, coverage efficiency, and other useful data. With it, you get the most thorough fault coverage possible in a limited test period.



DASH is a trademark of Data I/O Corp. OrCAD STD IV is a trademark of OrCAD, Inc.

Wou			ow many poten output of the \$					
	JUSI	look at the	output of the s	SNAP FAU	LI SIMULATO	٦		
FAULT LIS	<u>T:</u>							
TOTAL	NUMBER (	OF SIGNA	LS	=	6			
NUMBER	OF NAME	ED SIGNA	LS	=	6			
NUMBER	OF CIRC	CUIT FAU	LTS	=	12			
NUMBER	OF INSE	ERTED FA	ULTS	. =	10			
NUMBER	OF COLI	LAPSED F	AULTS	=	2			
FAULT DET	ECTION.							
			ED FAULTS	=	12			
			DETECTED F		0			
		ETECTED		=	0			
FAULT COV					100.00			
			COVERAGE		100.0%			
			AULT COVERA		0.0 %			
TOTAL	DETECTION	JN FAULT	COVERAGE	-	100.0%			
HARD DETE	CTION F	AULT COV	ERAGE VERSU	S PATTER	RN# :			
PATTERN#	ક	0	20	40	60	80	100	
1	58.3	.*****	*********	*******	*****	+	+	
2	75.0	.****	********	******	*******	****		
. 3	83.3	*****	*******	******	*******	******		
4	100.0	.****	********	******	*******	********	*****	
5	100.0	.****	*******	******	********	*********	****	

Designers who need to consolidate the designs of existing logic devices will draw considerable benefit from SNAP's unique **Boolean equation extractor.** It take the design data from existing PLDs and converts it to the actual, corresponding Boolean equations, which can then be used as an input to SNAP. It eliminates the need to find and re-enter design data, often a time-consuming process.

And for added convenience, SNAP features the powerful logic optimizer, Espresso Minimizer. Espresso automatically removes all unnecessary gates from your design, assuring that it will be the fastest and densest possible. Espresso allows you to pack more in — or fit it into a smaller PLD. The result can be substantial cost and power savings.

## FULL SUPPORT NOW — AND INTO THE FUTURE

SNAP supports Signetics broad line of PLDs, which includes high-speed PAL@-type devices, programmable logic arrays, programmable logic sequencers, and sophisticated programmable macro logic. It is fully compatible with SLICE, Signetics entry-level design package. And as Signetics introduces new PLDs in the future, SNAP will support those too, in a timely manner. You can standardize on SNAP for your future development, with confidence. Menu-driven and supported by clear, concise documentation, SNAP is a pleasure to use. But if problems do arise, Signetics network of field applications engineers stand ready to help. Specially trained and backed by a comps of factory experts, Signetics FAEs are stationed in all major cities in the U.S. and overseas. Wherever you are, chances are that support is nearby.

PAL is a registered trademark of AMD/MMI, Inc.

FROM THIS:	L0000
	111111111111110111011110111111111111111
	000000000000000000000000000000000000000
	000000000000000000000000000000000000000
	000000000000000000000000000000000000000
	000000000000000000000000000000000000000
	000000000000000000000000000000000000000
	000000000000000000000000000000000000000
	000000000000000000000000000000000000000
	111111111111011111111111111111111111111
TO THIS:	@LOGIC EQUATION
	S.D =/(ASN*RWN*/DREON1+S*/DREON1);

#### PRODUCT SUPPORT

SLICE supports the Signetics line of PLDs, which ranges from high-speed PAL devices to complex Programmable Macro Logic circuits. It will also support new Signetics PLDs as they are introduced. The devices currently supported are:

#### Programmable Logic Arrays:

PLUS153 PLUS173

PLS100

#### Programmable Macro Logic: PLHS501 PML2852

PLHS501 PML2552

## Programmable Logic Sequencers:

PLS155	PLC42VA12
PLS157	PLC415
PLS159	PLS105
PLS167	PLUS105
PLS168	PLUS405
PLS179	


#### **Programmable Array Logic**

PLUS20L8	PLUS16L8
PLUS20R8	PLUS16R8
PLUS20R6	PLUS16R6
PLUS20R4	PLUS16R4
10H20EV8	PLQ22V10
10020EV8	PLC18V8Z
PHD48N22	PL22V10
PHD16N8	

### TRY IT - YOU'LL LIKE IT

Pop the enclosed SNAP demo disk into your computer and see how easy PLD design can be. The demo, like SNAP itself, runs on almost any IBM<sup>®</sup> PC or compatible having DOS 2.1 or higher, 640K RAM and a hard disk.

**SNAP 1.8** 



SNAP	Resour	cce	s Sum	mary ===	
Cell name	used	1/t	otal	%	
DIN501	18	1	32	56%	
NIN501	7	1	32	21%	
FBNAND	72	1	72	100%	
NAND	34	1	44	77%	
OUT501	2	1	4	50%	
NOU501	4	1	8	50%	
EXO501	8	1	8	100%	
TOU501	4	1	4	100%	
Please hit a	any key	<i>y</i> t	o con	tinue	

PLHS501 Resources

### **SNAP 1.8**

#### **SNAP OVERVIEW**

Signetics SNAP (Synthesis Netlist Analysis and Program) is a software program used in implementing logic designs with Signetics Programmable Logic Devices. The software runs on any IBM PS/2, AT, XT, or compatible computer. SNAP accepts the logic design specified in the form of schematics, EDIF netlists, Boolean logic equations, and/or state equations; combines the different forms and different parts of the design into a single netlist; prompts the user to select a target PLD; and generates the JEDEC fuse map used for programming the target PLD device.

Schematics can be created with either OrCAD SDT III, OrCAD SDT IV or DASH, three schematic capture packages offered as options to SNAP. Logic and state equations can be created using any ASCII text editor such as PC-Write. After you specify the design, SNAP converts the schematic, logic equations, and state equations into a single netlist. You can then use SNAP to perform the following functions:

- Create, display, and edit the stimulus waveforms for simulation
- Simulate the logic functions and timing
- Display and print the simulation results
- Determine the fault coverage for a given set of inputs
- · Generate the test vectors
- Generate the fuse map for the target PLD device
- Generate a netlist of the PLD implementation for simulation
- Download the fuse map and test vectors to the PLD programmer

Specification of the logic design is independent of the type of PLD device. You can specify the design first and choose the PLD device later, after simulating and debugging the logic design. If the chosen device is unable to accommodate the design, it is a simple matter to select another device and generate the fuse map for that device. After this has been done, SNAP can generate a nettist and a set of logic equations directly from the final fuse map, allowing analysis and simulation of the final design as implemented in the target device. Also, a design using several PLD devices can be accurately simulated with the use of real delays.

#### Supported PLD Devices

The PLD devices supported by SNAP 1.8 are listed below, showing the part number, architecture (Inputs x Terms x Outputs), and number of pins for each device type.

#### Programmable Macro Logic (PML) Devices

PLHS501 104 x 116 x 24 52 pins

 PML2552
 185 x 226 x 24
 68 pins

 PML2852
 185 x 226 x 40
 84 pins

### Programmable Logic Sequencer (PLS)

Devices								
PLS155	16	x	45	х	12	20	pins	
PLS157	16	х	45	х	12	20	pins	
PLS159	16	х	45	х	12	20	pins	
PLS167	14	х	48	х	6	24	pins	
PLS168	16	х	45	х	12	20	pins	
PLS179	12	х	48	х	8	24	pins	
PLC42VA12	42	х	105	х	12	24	pins	
PLC415	17	х	68	х	8	28	pins	
PLS105	16	х	48	х	8	28	pins	
PLUS105	22	х	48	х	8	28	pins	
PLUS405	24	х	64	х	8	28	pins	

#### Programmable Logic Array (PLA) Devices

PLS100 16 x 48 x 8 28 pins PLUS153 18 x 42 x 10 20 pins PLUS173 22 x 42 x 10 24 pins

#### PAL Devices

PLUS16L8	16	х	64	х	8	20	pins
PLUS16R8	16	х	64	х	8	20	pins
PLUS16R6	16	х	64	х	8	20	pins
PLUS16R4	16	х	64	х	8	20	pins
PHD16N8	16	х	16	х	8	20	pins
PLC18V8Z	18	х	74	х	8	20	pins
PLUS2018	20	х	64	х	8	24	pins
PLUS2CR8	20	х	64	х	8	24	pins
PLUS2CR6	20	х	64	х	8	24	pins
PLUS2CR4	20	х	64	х	8	24	pins
10X2CEV8	20	x	90	х	8	24	pins
PHD48N22	48	х	73	х	22	68	pins
PL22V10	22	х	132	х	10	24	pins
PLQ22V1C	22	х	132	х	10	24	pins

Before you can begin using SNAP, you must first install the software and learn the function keys and top-level menu. As part of the setup procedure, you specify the text editor and schematic capture software you are using with SNAP so that SNAP can invoke these programs as needed.

#### **Overview of SNAP Process**


The OrCAD SDT IV and DASH schematic capture systems are available as options to the SNAP software package.

OrCAD SDT IV is a complete schematic capture package, one of several design tools offered by OrCad Systems Corporation. OrCAD SDT IV lets you create, edit, save, and print logic schematics. Schematic data fles are accepted directly by the SNAP software. Instructions on installing and using OrCAD SDT IV are provided with the OrCAD SDT IV software package. Supplemental information is provided in Appendix A of the User's Manual on configuring OrCAD SDT IV for compatibility with SNAP.

DASH is Data I/O schematic capture package. Schematic data files are accepted directly by the SNAP software. Instructions on installing and using DASH are provided in Appendix B of the User's Manual, serving as an addendum to the DASH User's Manual. Any of these schematic capture systems may be used for logic design purposes with SNAP.

SNAP is an interactive, menu-driven software package. At the top level of the program is a graphical menu that allows selection of the desired SNAP operation. See Figure 5.

The boxes show the SNAP program operations that you can select. Operations may be performed at any time and in any order, provided that the input files for that operation are available.



### **SNAP 1.8**




Figure 6 shows the typical order in which the SNAP program operations are executed. The figure also shows the file name extensions for the files produced by (and used by) the individual program operations. The menu options shown in bold boxes are the minimum required to specify a design and generate the fuse map. The remaining menu options may be used as needed for simulation and testing purposes.

In Step 1 (ScCapture), you specify part or all of the logic design with the schematic capture package (OrCAD SDT IV or DASH), using a library of logic elements recognized by SNAP. The design may be drawn hierarchically. In Step 2 (NetGen), SNAP converts the schematic into an intermediate netlist (.MAC file). In Step 3 (Equations), you specify part or all of the logic design with Boolean logic equations and/or state equations. In Step 4 (Minimizer), an optional step, SNAP changes the form of the equations to minimize the number of gates necessary to implement the design. In Step 5 (NetConv), SNAP converts the logic and state equations into an intermediate netlist (.MAC file).

The complete design may be specified with any combination of schematic capture, logic equations, and state equations. Different parts of the design may be specified separately. Each lower-level part of the design is a "macro" that can be used multiple times at a higher level of the hierarchy. In Step 6 (Merger), SNAP combines the separate netlists (.MAC files) into a single master netlist (.NET file).

In Step 7 (SimNet), SNAP converts the master netlist into a binary-format file (.BIN file) that is accepted by the simulator.

In Step 8 (Waveforms), you use a graphical waveform editor to create the input signals for the simulation. SNAP converts the waveforms into the "Simulation Control Language" format (.SCL file).

In Step 9 (SimScI), SNAP simulates the logic operation and timing of the design using the input signals created previously. The resulting output signals are stored in a "results" file (.RES file).

In Step 10 (Plot), SNAP displays the results graphically on the screen. You can analyze the simulation results in detail by adjusting the time range and time scale of the display.

In Step 11 (SimPrt), SNAP prints out the simulation results on the printer, monitor screen, or a disk file. You select the type of display (alphanumeric or graphic), the time range, and the time scale for the printout.

In Step 12 (SimFlt), SNAP simulates the design with circuit faults, and reports the percentage of potential faults that can be detected with the given set of input test signals. Test signals may be specified as waveforms or by an ASCII file. A detailed fault coverage report is generated (.FLT file).

In Step 13 (Compiler), SNAP generates the fuse map for implementing the logic design. You select the PLD device type and then specify the input/output signal name associated with each device pin. SNAP optimizes the design for the selected device, generates the fuse map, and writes out the results in JEDEC format (JED file). The percentage utilization of the on-chip PLD resources is reported on the screen and stored in a separate file (.USE).

In Step 14 (ModGen), SNAP takes the PLD device structure and fuse map, and generates a new netlist (.MOD file) based on the actual implementation of the logic design in the PLD device. This new netlist can be simulated in the same manner as the original design, allowing verification of the PLD implementation. In Step 15 (TestVector), the test vectors (input signals and expected output signals) are converted to JEDEC format. This information can be downloaded to the device programmer machine along with the fuse map (.VEC file).

In Step 16 (DPI), the Device Programmer Interface, SNAP downloads the fuse map and test vectors to the PLD programmer machine through a serial port. The programmer machine uses the fuse map to program the PLD device, and the test vectors to test the device after programming.

The programmed device operates as specified by the schematics, logic equations, and state equations created in Steps 1 and 3.

Many of the steps described above are optional. The minimum steps necessary for a project are either ScCapture and NetGen, or Equations and NetConv, to specify the logic design; Merger to make the netlist; Compiler to generate the fuse map; and DPI to download the fuse map to the device programmer. The other steps allow you to analyze and simulate the design, and to generate the test vectors.

#### Hardware and Software Requirements

SNAP requires the following computer resources:

- IBM PS/2, AT, XT or compatible computer
- MS-DOS operating system, version 2.0 or higher
- 640 Kbytes RAM

- Hard disk drive: 10 Mbytes (20 Mbytes or more preferred)
- Floppy disk drive
- Monitor: Hercules, EGA, or VGA recommended for schematic capture
- Text editor software

#### Installation

The SNAP software is provided on a set of floppy diskettes. Two functionally identical sets are provided: a  $5^{1}/_{4}$  inch set and a  $3^{1}/_{2}$  inch set.

The files are stored on the diskettes in compressed-data format, so you cannot simply copy the files to the hard disk. Instead, use the installation program provided on the diskettes. Running the installation program is straightforward. The program takes care of creating a SNAP subdirectory (if it doesn't already exist), and automatically "decompresses" the SNAP files and transfers them to the hard disk. If you have an earlier version of SNAP installed on your system, first make a backup of all data files (if any) in your SNAP subdirectory. To ensure that you don't lose any valuable files, make a separate, complete backup of the SNAP subdirectory using the BACKUP command or a backup utility program. Then delete all the files from the SNAP subdirectory.

If you are upgrading from SLICE, you can install SNAP without removing SLICE. Once you are familiar with SNAP, you can delete SLICE from the hard disk.

### **SLICE 1.08**

#### FEATURES

- Easy to learn and use
- Supports Signetics PLD line
- State or Boolean equation entry
- Fuse table editor
- Test vector editor
- Boolean equation extractor
- JEDEC fusemap compiler
- Interfaces to standard PLD programmers
- Upgradeable to SNAP

#### PRODUCT SUPPORT

SLICE supports the Signetics line of PLDs, which ranges from high-speed PAL®-type devices to complex Programmable Macro Logic circuits. It will also support new Signetics PLDs as they are introduced. The devices currently supported are:

#### Programmable Logic Arrays: PLUS153 PLS100 PLUS173

Programmable Macro Logic: PLHS501 PML2852 PML2552

#### **Programmable Logic**

#### Sequencers:

PLS155	PLC42VA12
PLS157	PLC415
PLS159	PLS105
PLS167	PLUS105
PLS168	PLUS405
PLS179	


#### Programmable Array Logic

PLUS20L8	PLUS16L8
PLUS20R8	PLUS16R8
PLUS20R6	PLUS16R6
PLUS20R4	PLUS16R4
10H20EV8	PLQ22V10
10020EV8	PLC18V8Z
PHD48N22	PL22V10
PHD16N8	

#### GENERAL DESCRIPTION

Sit down at your PC, install the SLICE software, and you'll be programming PLDs within the hour. SLICE (Signetics Logic Integration Computer Environment) provides all the functions you need for speedy PLD development without the tedious learning curve that accompanies other PLD design tools. It allows first-time users to immediately produce a working PLD design—In the very first session.

SLICE, which supports Signetics PLD line, is easy to understand and simple to use. Select a PLD, assign input and output pins and enter the desired equations in either Boolean or state form. SLICE then checks the equations for errors. It automatically generates a JEDEC-format fuse map for downloading to a PLD programmer.



	Boolean Equation Extractor	
FROM THIS:	L0000	
	111111111111110111011110111111111111111	
	000000000000000000000000000000000000000	
	000000000000000000000000000000000000000	
	000000000000000000000000000000000000000	
	000000000000000000000000000000000000000	
	000000000000000000000000000000000000000	
	000000000000000000000000000000000000000	
	000000000000000000000000000000000000000	
	111111111111101111111111111111111111111	
TO THIS:	@LOGIC EOUATION	
	S.D =/(ASN*RWN*/DREQN1+S*/DREQN1);	

Fully menu driven, SLICE incorporates a **fuse table editor** for making quick modifications to the design and a test vector editor for input of test vectors.

A built-in Boolean equation extractor

allows existing PLDs to be used as the basis for a new design. The extractor reads JEDEC information from a PLD and creates a file containing the corresponding Boolean equations. The result can then be used to consolidate several PLD designs into a single, denser part.

And SLICE is upward compatible with Signetics extensive design suite, SNAP. SNAP, in fact, is a superset of SLICE. Among other enhancements, it provides full logic and fault simulation capabilities and design entry using the popular Data I/O DASH and OrCAD STD IV schematic capture tools. Compatibility means users can move up to SNAP for more complex design, while making full use of files created under SLICE.

#### **ORDERING INFORMATION**

To order your **FREE** SLICE 1.08 package, contact your local Signetics sales or representative office. **SLICE 1.08** 

#### INTERPRETING THE SLICE FUSETABLE

A PLD fusetable or program table is a representation of how the device is actually programmed. It may be used to hand code the device, or more importantly, check that the design software implemented the design efficiently. Sometimes the way equations are written affects their implementation. It is recommended if a change in the program table is desired, that it NOT be modified directly. The original equations should be edited, compiled and a new JEDEC fuse table generated.

SLICE contains a module called 'Fusetable' which is a program table editor. It reads in the JEDEC fuse table (.JED file) and displays the program tables on the screen. The program tables printed on device data sheets and in the Signetics PLD Data Manual. SLICE fusetable representations differ slightly from those in data sheets. Data sheet program tables contain boxes, headers and labeling surrounding each section while SLICE contains a box in the upper right of the screen describing the cursor location. The characters describing the different fusing configurations are the same.

We will start out first by looking at a simple PHD16N8 program table. Next, different device program tables will be presented from devices of varying levels of complexity up to the PLHS501. The concepts used in all program tables are similar and once the user is familiar with the character representations used, any program table should be easy to interpret. Three areas of connections to especially note are the input/feedback buffers to product terms, OR gate inputs, and JK type flip-flop inputs. Each of these areas either use different or have unique definitions of the fusing representation characters.

The PHD16N8 is a very simple and useful high-speed device. It contains only 16 product terms (AND gates), 8 of which are connected through 3-State inverters to pins. The remaining 8 product terms control the 3-State function of the output buffers. It contains no OR gates. Each product term may receive inputs from up to 16 sources. There are 10 direct input pins and 6 feedbacks from bidirectional pins. Each possible input source goes through a buffer which has an inverting and a non-inverting output. Four characters are therefore required to show how each input source is connected. A SLICE representation of the program table is shown below with four product terms programmed.

\_\_\_\_\_

There are 16 lines of 16 characters. Each line represents a product term. Each character represents the way an input source is connected to the product term. By moving the cursor around the program table, a box in the upper right of the screen will display the product term number and input designator. In the PHD16N8 program table, product terms controlling the output buffer 3-State function are arranged in the program table immediately above the product term for the output function. The four characters used to denote connections between an input or feedback buffer and a product term are H, L, -, and 0.

A zero (0) is the default or virgin state designator for the connection between an input buffer and product term. It indicates that both the non-inverting and inverting outputs from the buffer are connected to a product term's input. This has the effect of holding the product term's input and thus it's output LOW. A zero is usually not found on a row alone. To hold a product term low, it is better to connect all inputs of a product term to all buffer outputs. This is because the two paths through a buffer do not have equal delays. If only one buffer was used to hold a product term LOW, any signal on the input of the buffer may cause a glitch on the output of the product term.

A dash (-) is the opposite of a zero. It denotes neither the non-inverting or inverting output of a buffer is connected to the product term. If all of the inputs to a product term are dashed, then an internal pull-up guarantees that the output of the product term will be HIGH. This is used frequently for product terms controlling 3-State output buffers. In the PHD16N8 example above, the first and third product terms control the 3-State output buffers of the second and fourth product terms. They are all dashed so the two outputs are constantly enabled. The other 3-State unused outputs are in a high-impedance mode.

The H and L characters denote respectively a connection between only the non-inverting and inverting buffer outputs and the product term's input. Reading the H and L characters on a specific product term's row almost makes the device appear to be a collection of many comparators. For example, the second product term of the PHD16N8 program table above is:

#### -----НН-----

The output of the product term will only be HIGH when the inputs match that pattern. In other words, the output will only be HIGH when I0 is HIGH AND I2 is HIGH. The fourth product term is:

-----L-----

The output of this product term will be HIGH only when I0 is LOW. Note that the PHD16N8 has a 3-State inverting buffer following the product term. Therefore, the device pin will be LOW when the product term is HIGH.

A FIXED-OR architecture PLD such as the PLQ22V10 is represented by the following program table segment.

нннннннн DDDBBBBBBB \_\_\_\_\_ -----I.-------LHH -----HLH -----HLL -----LLL

At the top of the program table are two lines which are shorter than the regular product term lines. These lines indicate the functions of each output macrocell (OMC). When the cursor is moved over the top row, the upper right box of SLICE will show POLARITY. Each character indicates how a particular output's polarity is programmed, either H or L indicating Active-High or Active-Low. Output F9 is on the left and F0 is on the right. The next line will show CONTROL indicating whether an OMC is set for D-type flip-flop or combinatorial output. Valid characters in this line are D for flip-flop and B for bidirectional combinatorial output.

The OR terms are not shown by SLICE because they are fixed. If the cursor is moved over a product term the indicator in the upper

**SLICE 1.08** 

right of the editor will show with which output pin the product term is associated. The 3-State control product term for a specific output occurs before the associated group of ORed product terms. For example, if the cursor is moved over the first product term, the indicator will show OE9-P23 which means that this product term is the output enable control for output F9. Moving the cursor down to the second product term is one which feeds into the OR gate of output F9.

The next program table segment is from a PLUS153. This segment is from the top portion of the program table.

LHA.AAAAAAAA
A.AAAAAAAA
НН ААААААААА
AAAAAAAA
0000000000000000AAAAAAA
AAAAAAAA

A new section has been added to what we've seen previously. The new section indicates the programming of the OR array and is represented on the right portion by "A" and dot (.) characters. In any PLA architecture device the OR array is connectable to any product term. This enables product terms to be 'shared' between outputs. For example, if an output called OUT1 had an equation of "OUT1 = IN1 \* IN2 + IN3" and OUT2 had an equation of "OUT2 = IN1 \* IN2" only two product terms would be needed for a PLA while three would be needed for a FIXED-OR architecture device. One product term (IN1 \* IN2) is common to both outputs and in a PLA may be connected to both OUT1 and OUT2. The FIXED-OR device would have to duplicate this product term - one for each output. In addition, a bipolar PLA device may even be reprogrammed if the changes are small. This can be achieved by disconnecting the unwanted product term from the OR array, adding the desired product term to the end of the program table and connecting it to the desired output.

The OR section of the PLUS153 program table consists of 10 columns, one for each

output and 24 rows, one for each possible product term connection (the other 10 product terms control the 3-State output buffers). We noted in the preceding paragraphs for product terms that each input buffer had both inverting and non-inverting outputs and thus four characters were required to describe possible connections. The AND gates only have only one output and therefore only 2 characters are needed to represent a connection and lack thereof. This is denoted by an A and a dot (.) respectively. Also, this section is read vertically, NOT horizontally as the product term inputs. If a PLUS153 logic diagram is rotated 90 degrees, the relationship to the program table should be obvious.

A section of an adder example is shown below.

LHA.AAAAAAAA
HLA.AAAAAAAA
нн Ааааааааа
AAAAAAAA
0000000000000000AAAAAAAA
00000000000000000AAAAAAA

In this example outputs B(9) and B(8) are used. The remaining outputs are not used. The first and second product terms are connected to output B(9) and the third is connected to B(8). Notice that these product terms are also connected to all unused outputs. This does not cause any problems because of the 3-State control fusing as shown by the following segment from the end of the same PLUS153 program table.

HHLLLLLLL

FIXED-OR architecture devices have their 3-State output control product term distributed between sections of OR groupings. PLA devices have control product terms displayed at the end of their program table. The outputs B(9) and B(8) have their 3-State output buffer constantly enabled as shown by the dashed product terms. The other enabling product terms are all zeroed, forcing the unused B pins into their high-impedance 3-State mode.

Leaving product terms connected to unused B pins gives an advantage if additional output pins are added at a later time. If another output is added that requires a product term which is already used by an output, then it may be possible to reprogram the old device with the new pattern.

A minor section of the PLUS153 fusemap occurs as the last line as shown above. It consists of 10 characters which may be either H or L. These characters show the polarity of the outputs. An 'H' denotes no inversion or the output is 'Active-High'. An 'L' denotes an inversion or the output is 'Active-Low'. In the adder example, B(9) and B(8) are both 'Active-High'.

So, just to quickly review the PLUS153 adder example program table, three product terms were programmed. Two for the B(9) output which when read from the fusemap translates to B(9) = 10 \* /11 + /10 \* 11. This is an AND-OR implementation of the XOR function. Output B(8) used one product term of B(8) = 10 \* 11. Both outputs are 'Active-High' and constantly enabled.

The following is a PLUS405 program table segment. However, the different sections have been separated by spaces for clarity. **T** 11

### Signetics Logic Integration Computer Environment

Lн				
LLI	LLLLLLLLLLLL			
AA		LLL	HLL	HLL
AA		HLL	HHH	HHH
AA		LHL	HHL	HHL
AA		HHL	HLH	HLH
AA		LLH	LLL	LLL
AA		HLH	LLH	LLH
AA		LHH	LHL	LHL
AA		HHH	LHH	LHH
00	000000000000000000000000000000000000000	00000000	00000000	00000000
00	000000000000000000000000000000000000000	00000000	00000000	00000000
11	1	1.1	1 1	1 1
01	2 17	18 25	26 33	34 41

The first row indicates the fusing configuration for the CLK1/CLK2 and INIT/OE options. The second row displays the flip-flop PRESET/RESET option for each flip-flop. In this example, all flip-flops will be reset upon an INIT signal on pin 19.

The next row is a representation of a product term within the PLUS405 and it's connections to the OR arrays. Like the PLUS153 it consists of two main sections. The product term array (columns 0 - 25) and the OR array (26 - 41). Ignoring columns 0 and 1 for the moment, columns 2 through 25 display the fusing of input buffers connected to the product term. It is exactly like the combinatorial devices we have seen so far. Columns 2 through 17 show the dedicated input buffer connection fusing and 18 through 25 display the feedback from the internal buried (not connected to pins) flip-flops. In this example, the output of the first product term will be HIGH when the outputs of flip-flops P2, P1 and P0 are all LOW.

The OR array differs in it's representation as compared to a device without JK or SR flip-flops because of the two inputs required for JK flip-flops. As the input buffer to product term connections consists of two buffer output lines being fused to a single product term input, the PLUS405 OR array section consists of one product term output being fused to two OR gate inputs - one or the J and one for the K flip-flop input. Four characters are required to represent the two fuses. The same characters are used as in the product term section. The PLUS405's OR array section is still read vertically for a single output but it can also be read horizontally to determine the next state. In the above program table, columns 26 - 33 are inputs to P7 - P0 (the internal flip-flops). Columns 34 -41 are inputs to F7 - F0 which are the output flip-flops.

A zero (0) is also the default virgin state condition of the OR array section. It

represents a connection of the product term output to both the J and K inputs. Unlike a zero in the product term section, a zero may be found alone on the line. It is used to toggle the flip-flop upon a clock. Counters may be efficiently constructed using this feature.

A dash (--) indicates that the product term does not connect to either the J or K. The flip-flop will remain in it's current state while being clocked.

An "H" indicates the product term connects to only the J input of the flip-flop. If the product term is HIGH and after a clock occurs, the flip-flop output will be HIGH.

An "L" indicates the product term connects to only the K input of the flip-flop. If the product term is HIGH and after a clock occurs, the flip-flop output will be LOW.

Sometimes columns 18 - 25 are called the "present state" inputs because they come directly from the buried flip-flops. Columns 26 - 33 are call the "next state" outputs as they connect to the buried flip-flops inputs and control to which state the flip-flops will transition.

Looking at the above program table we can determine into which state this machine will go given a present state. Assuming that an INIT pulse occurred, all flip-flops will be LOW (this was read from the second line). This will make the very first product term (third line) active or HIGH. Upon the rising edge of a clock pulse, the state will change to HLL (P2-P0) and the output also will change to HLL (F7-F5). The second product term (line four) will become HIGH and force a jump to HHH upon the next clock. This will cause the product term of line 10 to become active and force a jump to LHH. You should be able to follow the state machine from here back to state LLL.

Although this state machine did not use any of the direct inputs, adding a pattern to a

product term would be quite easy. It would cause this state machine to wait in a state until the particular input pattern occurred on the input pins before proceeding to the next state.

Columns 0 and 1 show the fusing of the two complement arrays. A complement array is actually a NOR gate whose input is connectable to any or all product term outputs and whose input is connectable to any or all of the product terms input. It can be used as an illegal state detector, forcing a jump to a known state, or as an "ELSE" jump generator

The complement array's column is a little different from what we've seen so far. This is because the complement array input spans all of the product terms output (like a regular OR gate) but it's output is fed back into the product term input's section. Two fuses are represented by each character in the complement array column. A zero (0) indicates both the output of the product term is connected to the input of the complement array and the output of the complement array is connected to the product term's input. This condition is not used for a product term that has other inputs programmed because it could cause oscillations.

A dash (-) indicates neither the output of the product term is connected to the complement array or the output of the complement array is connected to the input of the product term.

An "A" denotes connection only between the product term output and the input of the complement array. A dot (.) denotes a connection only between the complement array output and the input of the product term. Graphical representations of these connection options are listed in the PLUS405 data sheet.

A portion of a PLHS501 program table is shown in below.

		• •	•			
н	н		٠	2	٠	

ннн		
	•••••••••••••••••••••••••••••••••••••••	
	AA	

The first line indicates the state of the fuses enabling outputs B3-B0. An "H" indicates the 3-State output buffer is enabled. An "L" indicates the specific B pin's output buffer is permanently in the high-impedance mode.

The remaining lines of the PLHS501 program table indicate how the inputs to each NAND gate are configured. In the above representation, the dashes and dots occur on different lines. While viewing the program table with SLICE, the 32 dashes and 72 dots occur on one line. Cursor control keys may be used to scroll the screen horizontally and vertically. The upper portion of the program table display inputs to NAND gate that connect to output buffers followed by the 72 foldback NAND gates. The upper right status box of SLICE's program table editor always displays the name of the NAND gate currently under the cursor as well as which input is at the cursor intersection.

Each NAND gate of the PLHS501 has as it's inputs 24 dedicated input buffer outputs, 8 bidirectional pins feedback buffer outputs. and the outputs of 72 foldback NAND gates! That adds up to a 104 input NAND gate and the PLHS501 has 120 of them! The dashed portion of the line represents the 24 input and 8 bidirectional pins feedback buffer connections. Valid entries are H, L, -, and 0. The meanings are exactly like the inputs to product terms described in the previous device examples.

The remaining portion of the line contains dots (.) or "A" characters. This represents no connection or a connection to a foldback NAND gate's output. The specific NAND gate's name will be listed in the status box of the editor when the cursor is under an "A" character

In the above example, the first NAND gate does not have anything connected to it. The second has I0 (pin 41) and I2 (pin 43). The output of this NAND gate will go LOW only when 10 is HIGH and 12 is LOW. The third NAND gate doesn't have any pin buffer inputs, but it does have the output of a foldback NAND gate (FB2) as an input. The fourth NAND gate has two foldback NAND gate outputs as inputs. They are FB0 and FB1. The fourth NAND gate's output will only go active LOW when both outputs of FB0 and FB1 are HIGH.

The fusetable or program table for a PLUS153 is actually guite simple. It is divided into two main sections which represent the AND array and the OR array sections of the actual device. These sections contain characters which represent the fusing connections of the arrays.

In a PLUS153, there are 18 buffers feeding into the inputs of 42 AND gates. Eight of these buffers are from input only pins (I0-I7) while the remaining 10 are from the bidirectional pins (B0-B9). Each buffer has a non-inverting and inverting output. Therefore, there are four possible output connections from each buffer to the input of an AND gate.

Notice in the program table the H,L,- and 0 characters which are located left of the 'A' and dot (.) characters. These characters represent the four possible input buffer connections to product terms (AND gates) and are read horizontally. There are 18 columns in this section, one for each buffer and there are 42 rows, one for each product

A zero (0) is the default or virgin state designator for the connection between a buffer and product term of the PLUS153. It indicates that both the non-inverting and inverting outputs from the buffer are connected to a product term's input. This has the effect of holding the product term's input and thus it's output LOW. A zero is usually not found on a row alone. To hold a product term low, it is better to connect all inputs of a product term to all buffer outputs. This is because the two paths through a buffer do not have equal delays. If only one buffer was used to hold a product term LOW, any signal on the input of the buffer may cause a glitch on the output of the product term.

A dash (-) is the opposite of a zero. It denotes neither the non-inverting or inverting output of a buffer is connected to the product term. If all of the inputs to a product term are dashed, then an internal pull-up guarantees that the output of the product term will be HIGH. This used frequently for product terms controlling the PLUS153's 3-State output buffers.

The H and L characters denote respectively a connection between only the non-inverting and inverting buffer outputs and the product term's input. Reading the H and L characters

on a specific product term's row almost makes the device appear to be many comparators. For example, if a product term had "---\_H\_I \_ -" listed as it's inputs, then the output will only be HIGH when the inputs match that pattern. In other words, the output will only be HIGH when I0 is LOW AND 12 is HIGH.

The OR gate input connections are represented by the other half of the program table. There are 10 columns, one for each output and 24 rows, one for each possible product term connection (the other 10 product terms control the 3-State output buffers). We noted in the preceding paragraphs that each input buffer had both inverting and non-inverting outputs and thus four characters were required to describe possible connections. The AND gates only have only one output and therefore only 2 characters are needed the represent a connection and lack thereof. This is denoted by an A and a dot (.) respectively. Also, this section is read vertically, NOT horizontally as the product term inputs. If a PLUS153 logic diagram is rotated 90 degrees, the relationship to the program table should be obvious.

For example, a section of the adder example is shown below

A.AAAAAAAA
A.AAAAAAAA
HHAAAAAAAA
00000000000000000AAAAAAA
0000000000000000AAAAAAA
00000000000000000AAAAAAA

In this example the outputs B(9) and B(8) were named SUM and CY. The remaining outputs were not used. The first and second product terms are connected to SUM and the third is connected to CY. Notice that these product terms are also connected to all unused outputs. This does not cause any problems because of the 3-State control fusing as shown by the following segment from the end of the program table.

HHLLLLLLL

The outputs SUM and CY have their 3-State output buffer constantly enabled as shown by the dashed product terms. The other enabling product terms are all zeroed, forcing the unused B pins into their high-impedance 3-State mode.

Leaving product terms connected to unused B pins gives an advantage if additional output pins are added at a later time. The PLA architecture of the PLUS153 allows product terms to be shared between two or more outputs. If another output is added that requires a product term which is already used by an output, then it may be possible to reprogram the old device with the new pattern.

A minor section of the PLUS153 program table occurs as the last line as shown above.

It consists of 10 characters which may be either H or L. These characters show the polarity of the outputs. An 'H' denotes no inversion or the output is 'Active-High'. An 'L' denotes an inversion or the output is 'Active-Low'. In the adder example, SUM and CY are both 'Active-High'.

So, just to quickly review the adder example program table, three product terms were programmed. Two for the SUM output which when read from the fusemap translates to  $SUM = 10^{\circ}/(11 + /10^{\circ} 11.$  This is an AND-OR implementation of the XOR function. Output CY used one product term of CY =  $10^{\circ} 11.$  Both outputs were 'active-high' and constantly enabled.

### $h_{ij} = h_{ij}^{2} + h_{ij}^$

and the second second second second second second second second second second second second second second second

# Section 9 Third-Party Programmer/Software Support

### INDEX

#### PROGRAMMER

Signetics PLD Programming Guide	532
PLD Programmer Reference Guide — Data I/O Corporation	534
PLD Programmer Reference Guide — Stag Micro Systems, Inc.	536
PLD Programmer Vendors Contact Guide	537
SOFTWARE	
Approved Software Support	538
Third-Party Software Support	539 539 541

PLD Software Vendors Contact Guide

543

## Signetics PLD programming guide

	ADVANTEST	ADVIN	BASIC	BP MICRO	SYSTEMS	DATA I/O*		
	R4971	PILOT-U84	UP2000	PLD-1100	CP-1128	UNISITE	MODEL 2900	MODEL 3900
SIGNETICS PRODUCT NAME	Revision	Revision	Revision	Software Revision	Software Revision	Revision	System Revision	System Revision
PAL® DEVICES								
10H20EV8-4	-	-	2.25	1.45	1.78	3.8	_	-
10020EV8-4	-	-	2.25	1.45	1.78	3.8	-	-
PHD16N8-5	-	10.16	2.25	1.45	1.78	2.4	-	1.0
PHD48N22-7	-	-	2.25	-	-	3.4	-	1.1
PL22V10-10/-12/-15	-	10.32	2.28	1.81	1.81	3.5	1.5	1.1
PLC18V8Z-25/-35	-	10.16	2.25	1.45	1.78	2.6	1.0	1.0
PLUS16L8-7/D	C50	10.16	2.25	1.34	1.78	3.8	1.0	1.2
PLUS16R4-7/D	C50	10.16	2.25	1.34	1.78	3.8	1.0	1.2
PLUS16R6-7/D	C50	10.16	2.25	1.34	1.78	3.8	1.0	1.2
PLUS16R8-7/D	C50	10.16	2.25	1.34	1.78	3.8	1.0	1.2
PLUS20L8-7/D	C50	10.16	2.25	1.34	1.78	3.9	1.0	1.0
PLUS20R4-7/D	C50	10.16	2.25	1.34	1.78	3.9	1.0	1.0
PLUS20R6-7/D	C50	10.16	2.25	1.34	1.78	3.9	1.0	1.0
PLUS20R8-7/D	C50	10.16	2.25	1.34	1.78	3.9	1.0	1.0
PLA DEVICES		-	<b>.</b>			· · · · · · · · · · · · · · · · · · ·	<b>.</b>	
PLS100	C50	10.35	_	_	1.78	2.2	1.0	1.0
PLS101	C50	10.35			1.78	2.2	1.0	1.0
PLS153/153A	C50	10.35	2.25	1.34	1.78	2.8	1.0	1.0
PLS173	C50	10.35	2.25	1.34	1.78	1.7	1.0	1.0
PLUS153-10/D/B	C50	10.35	2.25	1.34	1.78	3.6	1.0	1.1
PLUS173-10/D/B	C50	10.35	2.25	1.34	1.78	2.3	1.0	1.1
PLS DEVICES	A	1	L	L	L	L	I	l
PLC415-16	_	_	2.25	I _	1.78	2.6	1.0	1.0
PLC42VA12		10.32	2.25	1.50	1.78	3.5	1.6	1.0
PLS105/105A	C50	10.35	2.25	-	1.78	1.5	1.0	1.0
PLS155	C50	10.35	2.25	1.34	1.78	1.5	1.0	1.0
PLS157	C50	10.35	2.25	1.34	1.78	1.5	1.0	1.0
PLS159A	C50	10.35	2.25	1.34	1.78	3.0	1.0	1.0
PLS167/167A	C50	10.35	2.25	1.34	1.78	1.5	1.0	1.0
PLS168/168A	C50	10.35	2.25	1.34	1.78	1.5	1.0	1.0
PLS179	C50	10.35	2.25	1.34	1.78	3.3	1.0	1.0
PLUS105-55/-45	C50	-	2.25	-	1.78	3.6	1.6	1.0
PLUS405-55/-45/-37	C50	10.35	2.25		1.78	3.6	1.6	1.0
PML DEVICES	I	1	1	1	L	I	L	1
PLHS501/501I	_		2.25	-		1.7	T	1.1
PML2552-35/-50			2.25			2.8		1.1
PML2852-35/-50			2.28			3.5		

• See individual programmer reference guide for more details. @PAL is a registered trademark of Advanced Micro Devices, Inc.

## Signetics PLD programming guide

DATA I/O* (continued)		LOGICAL DEVICES		SMS	STAG*	STREBOR	SYSTEM GENERAL	
MODEL 29B	MODEL 60	ALLPRO40	ALLPRO88	SPRINT PLUS	ZL30A	PLP-S1A	SGUP-85A	TURPRO-1
303A-011A Revision	System Revision	Software Revision	Software Revision	System Revision	System Revision	Software Revision	System Revision	System Revision
PAL® DEVICE	S							
<u> </u>		1.50C	2.10	2/91	-	-	2.4	1.42
<del></del>	-	1.50C	2.10	2/91		-	2.4	1.42
V12	V15	1.50C	2.10	2/91	30A36	-	2.4	1.42
- ,	-	-	2.10	2/91	-	-	-	- * *
V14	V18	-	-	2/91	30B01	-	-	1.42
V09	V15	1.50C	2.10	2/91	30A31	-	2.4	1.42
V08	V14.2	1.50C	2.10	2/91	30A31	-	2.4	1.42
V08	V14.2	1.50C	2.10	2/91	30A31	-	2.4	1.42
V08	V14.2	1.50C	2.10	2/91	30A31	-	2.4	1.42
V08	V14.2	1.50C	2.10	2/91	30A31		2.4	1.42
V08	V14.2	1.50C	2.10	2/91	30A31	:	2.4	1.42
V08	V14.2	1.50C	2.10	2/91	30A31	-	2.4	1.42
V08	V14.2	1.50C	2.10	2/91	30A31	· -	2.4	1.42
V08	V14.2	1.50C	2.10	2/91	30A31	-	2.4	1.42
PLA DEVICES	;			······				
V05*	V01	1.50C	2.10	2/91	30A01	1	-	_
V05*	V01	1.50C	2.10	2/91	30A01	-	-	-
V02	V12	1.50C	2.10	2/91	30A01	-	2.4	1.42
V02	V12	1.50C	2.10	2/91	30A01	-	2.4	1.42
V07	V15	1.50C	2.10	2/91	30A40	-	2.4	1.42
V07	V15	1.50C	2.10	2/91	30A40	_	2.4	1.42
PLS DEVICES	; ;		<b>1</b>	L		<b>.</b>		
V10	V17.1	1.50C	2.10	2/91	30A34	-	L _	-
V12	V15	1.50C	2.10	2/91	30A34	-	2.4	1.42
V02	V12	1.50C	2.10	2/91	30A01	-	2.4	1.42
V02	V12	1.50C	2.10	2/91	30A01	-	2.4	1.42
V02	V13	1.50C	2.10	2/91	30A01	-	2.4	1.42
V02	V12	1.50C	2.10	2/91	30A25	-	2.4	1.42
V02	V12	1.50C	2.10	2/91	30A01		2.4	1.42
V02	V12	1.50C	2.10	2/91	30A01		2.4	1.42
V02	-	1.50C	2.10	2/91	30A27	-	2.4	1.42
V09		1.50C	2.10	2/91	30A37	_	-	1.42
V07	-	1.50C	2.10	2/91	30A31	-	2.4	1.42
PML DEVICES	S		L	•			A	
	-	1.50C	2.10	4/91	30A22	FA	2.4	1.50
_	_		-	4/91	-	FC	-	1.50
_	-		-			FD	-	1.50

# PLD programmer reference guide — Data I/O Corporation

#### Data I/O Corporation 10524 Willows Road, N.E. Redmond, Washington 98073-9746 Telephone Number: (800) 247-5700

Signetics		MODE Adapter		UNI	BITE	MODEL	MODEL		MODEL 60 opter Revis	ion
Part Number	Device Code	DIP	PLCC	Site 40/48	Chip/ Pin Site	2900	3900	System Revision	DIP	PLCC
PHD										
PHD16N8	1B8F	303A-011A;V12	303A-011B;V05	V2.4	V3.4	TBD	1.0	V15	360A001	360A006
PHD48N22	0960B2	_	-	V3.4****	V3.4**		1.1	_	_	
ECL					1	1	•			l
10H20EV8	14013B			V2.7	V2.7	-	_			
10020EV8	14013B	·	_	V3.0	TBD	_	_		_	
PAL®	L		L		L	1	I	L	1	
PLC18V8Z-35/-25	864F	303A-011A;V09	303A-011B;V04	V2.6	V2.8	1.0	1.0	V15	360A001	360A006
PL22V10	A628	303A-011A;V14	303A-011B;V04	V3.5	V3.5	1.5	1.1	V18	360A001	360A006
PLUS16L8	1B17	303A-011A;V08	303A-011B;V04	V3.8*	V3.8*	1.0	1.2	V14.2	360A001	360A006
PLUS16R8/R6/R4	1B24	303A-011A;V08	303A-011B;V04	V3.8*	V3.8*	1.0	1.2	V14.2	360A001	360A006
PLUS20L8	1B26	303A-011A;V08	303A-011B;V04	V3.9*	V3.9*	1.0	1.0	V14.2	360A001	360A006
PLUS20R8/R6/R4	1B27	303A-011A;V08	303A-011B;V04	V3.9*	V3.9*	1.0	1.0	V14.2	360A001	360A006
PLA	•				I		1	I	1	L
PLS100/101	9601	303A-001;V01	Ι	_		1.0	1.0			
PLS100/101	9661	303A-001;V05		V2.2	V2.2	1.0	1.0	V01	360A003	
PLS153/A	9665	303A-011A;V02	303A-011B;V02	V2.8	_	1.0	1.0	V01	360A002	A ONLY
PLS153/A	9665	303A-001;V05	303A-011B;V02	V2.8	V2.8	1.0	1.0	V12	360A009	A ONLY
PLS173	9676	303A-011A;V02	303A-011B;V02	V1.7	-	1.0	1.0	V08	360A002	· · ·
PLS173	9676	303A-001;V06	303A-011B;V02	V1.7	V1.7	1.0	1.0	V12	_	360A00
PLUS153B/D/-10	1B65	303A-011A;V07	303A-011B;V03	V3.6	V3.6	1.0	1.1	V15	360A001	360A00
PLUS173B/D/-10	1B76	303A-011A;V07	303A-011B;V03	V2.3	V2.3	1.0	1.1	V15	360A002	360A00
PLS	<b>L</b>	L	A		<b>I</b>		i	L	L	
PLC415-16	86AA	303A-011A;V10	303A-011B;V04	V2.6	V2.7	1.0	1.0	V17.1	360A003	TBD
PLC42VA12	868A	303A-011A;V12	303A-011B;V05	V3.5	V3.5	1.6	1.0	V15	360A002	TBD
PLS105/A	9603	303A-011A;V02	_	V1.5	_	1.0	1.0	V01	360A003	A ONLY
PLS105/A	9603	303A-001,V01	_		_	1.0	1.0	V12	_	_
PLS105/A	9663	303A-001,V05	303A-011B;V02	V1.5		1.0	1.0	_	360A003	_
PLS105/A	9663	303A-011A;V02	303A-011B;V02	V1.5	V1.5	1.0	1.0	V01	_	360A008
PLUS105-45/-55	1B63	303A-011A:V09	303A-011B;V04	V3.6	V3.6	1.6	1.0	_	_	_
PLS155	9667	303A-011A;V02	303A-011B;V02	V1.5		1.0	1.0	V01	360A002	
PLS155	9667	303A-001;V05	303A-011B;V02	V1.5	V1.5	1.0	1.0	V12	_	360A00
PLS157	9668	303A-001:V05	303A-011B:V02	V1.5		1.0	1.0	V13	360A002	_
PLS157	9668	303A-011A:V02	303A-011B;V02	V1.5	V1.5	1.0	1.0	V13	_	360A00
PLS159A	6466	303A-011A;V02	303A-011B;V02	V3.0	V2.8	1.0	1.0	V12	360A002	360A00
PLS159A	6466		_	V3.0	_	1.0	1.0	_	_	_
PLS167/A	9660	303A-011A;V02	303A-011B;V02	V1.5	V1.5	1.0	1.0	V05	360A002	_
PLS167/A	9660	_	_	_		1.0	1.0	V12	_	360A00
PLS168/A	9674	303A-011A;V02	303A-011B;V02	V1.5	V1.5	1.0	1.0	V05	360A002	
PLS168/A	9674	303A-001;V06	_			1.0	1.0	V12	_	360A009
PLS179	9677	303A-011A;V02	303A-011B;V02	V3.3	V3.3	1.0	1.0	TBD	твр	TBD
PLUS405-37/-45/-55	1B79	303A-011A;V07	303A-011B;V04	V3.6	V3.6	1.6	1.0	TBD	TBD	TBD

## PLD programmer reference guide ----Data I/O Corporation

Signetics	tics MODEL 29B Adapter Revision U		UNI	SITE	MODEL	EL MODEL	MODEL 60 Adapter Revision			
Part Number	Device Code	DIP	PLCC	Site 40/48	Chip/ Pin Site	2900	3900	System Revision	DIP	PLCC
PML										
PLHS501	1002			T -	V1.7	—	1.1	—	_	I —
PLHS502	01C05E	_	_	V2.4***	V3.2**	·		-	-	- 1
PML2552-35/-50	15908C		·	V2.8****	V3.1**	_	1.1	-	_	- 1
PML2852-35/-50	TBD		_	V3.5*****	V3.5	_	_		·	- 1

NOTES:

1. The software and hardware revisions listed are the first revisions released. All following revisions maintain support.

2

FOR UNISITE USERS ONLY: Family codes listed above (the first two digits) must be preceded with a "0" for PLCC packages. Pin codes 3.

listed above (the last two digits) must be preceeded with a "7" or "6" for PLCC packages. Also, product name might be preceeded by "-FN". 4. This version required to program security fuse on newer product.

Older parts can use Version 2.3 or later. \*\*

Pinsite adaptor required to program and functionally test these products without a DIP to PLCC adaptor.

\*\*\* Needs a 40-Pin DIP to 68-Pin PLCC adaptor available from Emulation Technology. Part Number: AS-68-40-O1P-6

\*\*\*\*

Prisite is also available for programming and functional testing without an adaptor. Needs a 40-Pin DIP to 68-Pin PLCC adaptor that is available from Emulation Technology. Part Number: AS-68-40-04P-6 Pinsite is also available for programming and functional testing without an adaptor.

\*\*\*\*\* Needs a 40-Pin DIP to 84-Pin PLCC adaptor available from Emulation Technology Part Number: AS-84-40-O1P-6YAM EMULATION TECHNOLOGY, INC.

2368B Walsh Avenue, Building D Santa Clara, California 95051 Telephone No. (408) 982-0660 Fax. No. (408) 982-0664

5. DEVICE CODE: XXYY

XX = FAMILY CODE YY = PIN CODE

@PAL is a registered trademark of Advanced Micro Devices, Inc.

# PLD programmer reference guide — Stag Micro Systems, Inc.

#### STAG MICRO SYSTEMS, INC.

Western Area: 1600 Waytt Drive, Suite 3 Santa Clara, CA 95054 (408) 968-1118 Eastern Area: 3 Northern Blvd., Suite B4 Amherst, NH 03031 (603) 673-4380

	DEVICE	CODES	MODEL ZL30		DEL 30A	
SIGNETICS PART NUMBER	FAMILY CODES	PIN CODES	(DIP ONLY)	SYSTEM REVISION	PLCC ADAPTER	
PHD DEVICES	· .	-				
PHD16N8-5	10	167	30A36	30A36	30A001	
ECL DEVICES 10H/10020EV8						
PAL® DEVICES			·			
PL22V10-10/-12/-15	12	070		30B01	ТВА	
PLC18V8Z	12	205	30A34	30A34	30A001	
PLUS20L8D/-7	11	56	30A31	30A31	30A001	
PLUS20R8D/-7	11	57	30A31	30A31	30A001	
PLUS20R6D/-7	11	58	30A31	30A31	30A001	
PLUS20R4D/-7	11	59	30A31	30A31	30A001	
PLUS16L8D/-7	11	29	30A31	30A31	30A001	
PLUS16R8D/-7	11 .	30	30A31	30A31	30A001	
PLUS16R6D/-7	11	31	30A31	30A31	30A001	
PLUS16R4D/-7	11	32	30A31	30A31	30A001	
PLA DEVICES						
PLS100/101	13	00	30A01	30A01	30A001	
PLS153/153A	14	05	30A01	30A01	30A001	
PLUS153B/D/-10	11	05	30A39S	30A39S	30A001	
PLS173	15	96	30A01	30A01	TBA	
PLUS173B/D/-10	11	96	30A39S	30A39S	TBA	
PLS DEVICES						
PLS105/105A	13	02	30A01	30A01	30A001	
PLUS105-45/-55	11	02	30A39	30A37	30A001	
PLC415	12	177	30A34	30A34	30A001	
PLC42VA12	12	197	30A45	30A45	30A001	
PLS155	14	06	30A01	30A01	30A001	
PLS157	14	07	30A01	30A01	30A001	
PLS159A	13	08	30A25	30A25	30A001	
PLS167/167A	15	91	30A01	30A01	30A001	
PLS168/168A	15	97	30A01	30A01	30A001	
PLS179	15	130	30A27	30A27	30A001	
PLUS405-37/-45/-55	11	138	30A31	30A31	30A001	
PML DEVICES						
PLHS501	10	133	N/A	30A22+	30A101	

#### NOTES:

The software and hardware revisions listed are the earliest revisions that support these products. Later revisions can also be assumed to support these products.

Requires 30A101 adaptor; includes PLCC support.

# PLD programmer vendors contact guide

COMPANY	LOCATION	PERSON TO CONTACT	CERTIFICATION
Advantest Corporation	3945 Freedom Circle., Ste. 1100 Santa Clara, CA 95054	Bud Howard (408) 970-9922	Certified 3/89
Advin Systems	1050-L E. Duane Avenue Sunnyvale, CA 94086	Wing F. Hui (408) 243-7000	Pending Update 75% done
American Reliance	American Reliance 9952 Eash Bladwin Place El Monte, CA 91731		Vendor to provide equipment
Aval Data	Daisan-Maruzen Building 6-16-6 Nishishinjuku Shinjuku-ku, Tokyo Japan 160	Toshiko Ishii 03-3344-2001	Vendor to provide equipment
B&C Microsystems	750 N. Pastoria Avenue Sunnyvale, CA 94086	(408) 730-5511	Pending new update
Basic Computer Systems AG	Wolfgang-Pauli-Gasse A-1140 Wien-Auhof, Austria	Tel: +43-222-9736360 Fax: +43-222-975915	Certified 4/89 UP2000
BP Microsystems	10681 Haddington, #190 Houston, TX 77043	Linda Morris (800) 225-2102	Certified PLD1100, CP1128
Data I/O	10525 Willow Road, N.E. Redmond, WA 98073-9746	(800) 247-5700	Certified Model 29/60 UNISITE, S1000, 2900
Eden Engineering	12505 Loma Rica Drive Grass Valley, CA 95945	Dan Mower (916) 272-2770	Vendor to provide eq.
Elan Digital Systems	Elan Digital Systems 538 Valley Way Milpitas, CA 95035		Vendor to provide eq.
HiLo/Tribal Microsystems	44388 S. Grimmer Blvd. Fremont, CA 94538	Peter Huang (415) 623-8859	Pending new update
Logical Devices	1201 N.W. 65th Place Fort Lauderdale, FL 33309	Jeff Williams (800) 331-7766 (305) 974-0967 (FL only)	ALLPRO 40 Certified 7/91
Minato	3628 Madison Avenue, Ste. 5 North Highlands, CA 95660	Tel: (916) 348-6066 Fax: (916)348-0926	Certified System 1891 & 1910
Red Square Co.	2098 South Grand Avenue Suite H Santa Ana, CA 92705	Stanley Fiala (714) 751-1373	Vendor to provide eq.
SMS Sprint Plus/Expert	13720 Midway Road, Suite 105 Dallas, TX 75244	Encore Tech. Corp., Bob Trout (214) 233-3122	Certified Sprint Plus
	SMS – W. Steudel Im Morgental 13 D–8994 Hergatz, Germany	Tel: +49-7522-4460 Fax: +49-7522-8929	
Stag	1600 Wyatt Drive, Suite 3 Santa Clara, CA 95054	Terry Hepner (408) 988-1118	Certified ZL30A
Strebor PML Support Only	1008 North Nob Hill Drive America Fork, UT 84003	Larry Roberts (801) 756-3605	Certified PLP-S1/S1A
Sunrise Electronics	524 South Vermont Glendora, CA 81740	Larry Reese (818) 914-1926	Vendor to provide eq.
System General	System General 510 South Park Victoria Dr. P.O. Box 361898 Milpitas, CA 95036-1898		Certified - SGUP-85/85A TURPRO-1
Xeltek	764 San Aleso Avenue Sunnyvale, CA 94086	Young Oh (408) 745-7974 (800) 541-1975	Pending new update

# Approved software support

	SIGN	ETICS	ACUGEN	DATA I/O	ISDATA	LOGICAL DEVICES	MINC
SIGNETICS PRODUCT NAME	SLICE	SNAP	ATGEN	ABEL	LOG/iC	CUPL	PLDesigner
	Revision	Revision	Revision	Revision	Revision	Revision	Revision
PAL® DEVICES							
10H20EV8-4	1.0	1.6	2.47	3.1	3.4	4.2A	2.1
10020EV8-4	1.0	1.6	2.47	3.1	3.4	4.2A	2.1
PHD16N8-5	1.0	1.6	2.47	4.0	3.3	2.50A	2.1
PHD48N22-7	1.0	1.6	-	4.0	3.6	4.2A	-
PL22V10-10/-12/-15	1.05	1.8	2.47	3.1	3.4	2.11A	3.0
PLC18V8Z-25/-35	1.05	1.8	-	4.1	3.4	4.2A	2.1
PLUS16L8-7/D	1.0	1.6	2.47	3.1	3.3	1.01A	2.1
PLUS16R4-7/D	1.0	1.6	2.47	3.1	3.3	1.01A	2.1
PLUS16R6-7/D	1.0	1.6	2.47	3.1	3.3	1.01A	2.1
PLUS16R8-7/D	1.0	1.6	2.47	3.1	3.3	1.01A	2.1
PLUS20L8-7/D	1.0	1.6	2.47	3.1	3.3	2.0A	2.1
PLUS20R4-7/D	1.0	1.6	2.47	3.1	3.3	2.0A	2.1
PLUS20R6-7/D	1.0	1.6	2.47	3.1	3.3	2.0A	2.1
PLUS20R8-7/D	1.0	1.6	2.47	3.1	3.3	2.0A	2.1
PLA DEVICES							
PLS100	1.05	1.8	2.47	3.1	3.3	2.0A	2.1
PLS101	1.05	1.8	2.47	3.1	3.3	2.0A	2.1
PLS153/153A	1.0	1.6	2.47	3.1	3.3	2.15A	2.1
PLS173	1.0	1.6	2.47	3.1	3.3	2.15A	2.1
PLUS153-10/D/B	1.0	1.6	2.47	3.1	3.3	2.15A	2.1
PLUS173-10/D/B	1.0	1.6	2.47	3.1	3.3	2.1A	2.1
PLS DEVICES			•				•
PLC415-16	1.0	1.6	2.47	4.0	-	4.0A	2.1
PLC42VA12	1.05	1.8	2.47	4.1	-	4.2A	-
PLS105/105A	1.0	1.6	2.47	3.1	3.3	2.0A	2.1
PLS155	1.05	1.8	2.47	3.1	3.3	2.0A	2.1
PLS157	1.05	1.8	2.47	3.1	3.3	2.0A	2.1
PLS159A	1.05	1.8	2.47	3.1	3.3	2.0A	2.1
PLS167/167A	1.05	1.8	2.47	3.1	3.3	2.0A	2.1
PLS168/168A	1.05	1.8	2.47	3.1	3.3	2.1A	2.1
PLS179	1.05	1.8	2.47	3.1	3.3	3.0A	2.1
PLUS105-55/-45	1.0	1.6	2.47	3.1	3.3	3.0A	3.0
PLUS405-55/-45/-37	1.0	1.6	2.47	3.1	3.3	3.0A	2.1
PML DEVICES			A				• · · · · · · · · · · · · · · · · · · ·
PLHS501/501I	1.0	1.6	2.47	3.1	-	3.2A	
PML2552-35/-50	1.0	1.6	-	-	_	-	_
PML2852-35/-50	1.05	1.8			_		-

®PAL is a registered trademark of Advanced Micro Devices, Inc.

#### ABEL

Data I/O Corporation 10525 Willows Road N.E. P.O. Box 97046 Redmond, WA 98073–9746 Telephone: (206) 881-6444

PART NUMBER	TYPE	PACKAGE	# PINS	DEVICE FILE	ABEL REV.
10020EV8	PAL®	DIP	24	EC20EV8A	3.1
10020EV8	PAL	PLCC	28	EC20EV8AC	4.2
10H20EV8	PAL	DIP	24	EC20EV8A	3.1
10H20EV8	PAL	PLCC	28	EC20EV8AC	4.2
PHD16N8	PAL	DIP	20	P16N8	4.0
PHD16N8	PAL	PLCC	20	P16N8	4.0
PHD48N22	PAL	PLCC	68	P48N22	4.0
PL22V10	PAL	DIP	24	P22V10	3.4
PL22V10	PAL	PLCC	28	P22V10C	3.4
PLC18V8Z	EPLD	DIP	20	P18V8Z	4.1
PLC18V8Z	EPLD	PLCC	20	P18V8Z	4.1
PLC415	FPLS	DIP	28	F415	4.0
PLC415	FPLS	PLCC	28	F415	4.0
PLC42VA12	FPLS	DIP	24	F42VA12	4.1
PLC42VA12	FPLS	PLCC	28	F42VA12	4.2
PLHS501	PML	PLCC	52	PML501	3.1
PLS100	FPLA	DIP	28	F100	3.1
PLS100	FPLA	PLCC	28	F100	3.1
PLS101	FPLA	DIP	28	F100	3.1
PLS101	FPLA	PLCC	28	F100	3.1
PLS105/105A	FPLS	DIP	28	F105	3.1
PLS105/105A	FPLS	PLCC	28	F105	3.1
PLS153/153A	FPLA	DIP	20	F153	3.1
PLS153/153A	FPLA	PLCC	20	F153	3.1
PLS155	FPLS	DIP	20	F155	3.1
PLS155	FPLS	PLCC	20	F155	3.1
PLS157	FPLS	DIP	20	F157	3.1
PLS157	FPLS	PLCC	20	F157	3.1
PLS159A	FPLS	DIP -	20	F159	3.1
PLS159A	FPLS	PLCC	20	F159	3.1
PLS167/167A	FPLS	DIP	24	F167	3.1
PLS167/167A	FPLS	PLCC	28	F167C	4.2
PLS168/168A	FPLS	DIP	24	F168	3.1
PLS168/168A	FPLS	PLCC	28	F168C	4.2
PLS173	FPLA	DIP	24	F173	3.1
PLS173	FPLA	PLCC	28	F173C	4.2
PLS179	FPLS	DIP	24	F179	3.1
PLS179	FPLS	PLCC	28	F179C	4.2
PLUS105	FPLS	DIP	28	F105	3.1
PLUS105	FPLS	PLCC	28	F105	3.1
PLUS153	FPLA	DIP	20	F153	3.1
PLUS153	FPLA	PLCC	20	F153	3.1
PLUS16L8	PAL	DIP	20	P16L8	3.1
PLUS16L8	PAL	PLCC	20	P16L8	3.1
PLUS16R4	PAL	DIP	20	P16R4	3.1
PLUS16R4	PAL	PLCC	20	P16R4	3.1
PLUS16R6	PAL	DIP	20	P16R6	3.1
PLUS16R6	PAL	PLCC	20	P16R6	3.1
PLUS16R8	PAL	DIP	20	P16R8	3.1
PLUS16R8	PAL	PLCC	20	P16R8	3.1
PLUS173	FPLA	DIP	20	F173	3.1
PLUS173	FPLA	PLCC	24		
PAL is a registered trac			28	F173C	4.2

®PAL is a registered trademark of Advanced Micro Devices, Inc.

PART NUMBER	TYPE	PACKAGE	# PINS	DEVICE FILE	ABEL REV.
PLUS20L8	PAL	DIP	24	P20L8	3.1
PLUS20L8	PAL	PLCC	28	P20L8C	4.1
PLUS20R4	PAL	DIP	24	P20R4	3.1
PLUS20R4	PAL	PLCC	28	P20R4C	4.1
PLUS20R6	PAL	DIP	24	P20R6	3.1
PLUS20R6	PAL	PLCC	28	P20R6C	4.1
PLUS20R8	PAL	DIP	24	P20R8	3.1
PLUS20R8	PAL	PLCC	28	P20R8C	4.1
PLUS405	FPLS	DIP	28	F405	3.1
PLUS405	FPLS	PLCC	28	F405	3.1

ABEL – Data I/O Corporation (CONTINUED)

#### CUPL

Logical Devices, Inc. 1201 N.W. 65th Place Ft. Laudedale, FL 33309 Telephone: (305) 974-0967

PART NUMBER	DEVICE MNEMONIC	# PINS	# FUSES	# OF P-TERMS	CUPL REV.
10020EV8	P1020EV8	24	3616	80	4.2a
10H20EV8	P1020EV8	24	3616	80	4.2a
82S100	F100	28	1928	48	2.00a
82S101	F100	28	1928	48	2.00a
82S105/105A	F105	28	3553	48	2.00a
82S153/153A	F153	20	1842	42	2.15a
PHD16N8	P16N8	20	512	16	2.50a
PHD48N22	F48N22	68	7008	73	4.2a
PLC18V8Z	F18V8Z	20	2689	72	4.2a
PLC415	F415	28	5751	68	4.0a
PLC42VA12	F42VA12	24	8994	10	4.2a
PLHS501	F501	52	15780	112	3.2a
PLS100	F100	28	1928	48	2.00a
PLS101	F100	28	1928	48	2.00a
PLS105/105A	F105	28	3553	48	2.00a
PLS153/153A	F153	20	1842	42	2.15a
PLS155	F155	20	2108	43	2.00a
PLS157	F157	20	2108	43	2.00a
PLS159A	F159	20	2108	43	2.00a
PLS167/167A	F167	24	3361	48	2.00a
PLS168/168A	F168	24	3553	48	2.10a
PLS173	F173	24	2178	42	2.15a
PLS179	F179	24	2452	43	3.0a
PLUS105-45/-55	F105	28	3553	48	3.0a
PLUS153B/D/-10	F153	20	1842	42	2.15a
PLUS16L8D/-7	F16L8	20	2048	64	1.01a
PLUS16R4D/-7	P16R4	20	2048	64	1.01a
PLUS16R6D/-7	P16R6	20	2048	64	1.01a
PLUS16R8D/-7	P16R8	20	2048	64	1.01a
PLUS173B/D/-10	P173	24	2178	42	2.10a
PLUS20L8D/-7	P20L8	24	2560	64	2.00a
PLUS20R4D/-7	P20R4	24	2560	64	2.00a
PLUS20R6D/-7	P20R6	24	2560	64	2.00a
PLUS20R8D/-7	P20R8	24	2560	64	2.00a
PLUS405	F405	28	5410	64	3.0a
PL22V10	P22V10	24	5828	130	2.11a

PLDesigner Minc, Incorporated 6755 Earl Drive Colorado Springs, CO 80918 Telephone: (719) 590-1155

PART NUMBER	TEMPLATE NAME	TECHNOLOGY	PACKAGES	REVISION
PLS100	A100	TTL	DIP/PLCC	2.1
PLS101	A100	TTL	DIP/PLCC	2.1
PLS153/153A	A153	TTL	DIP/PLCC	2.1
PLUS153	A153	TTL	DIP/PLCC	2.1
PLS173	A173	TTL	DIP/PLCC	2.1
PLUS173	A173	TTL	DIP/PLCC	2.1
10020EV8-4	P20EV8	ECL	CDIP/PLCC	2.1
10H20EV8-4	P20EV8	ECL	CDIP/PLCC	2.1
PLUS16L8	P16L8	TTL	DIP/PLCC	2.1
PHD16N8-5	P16N8	TTL	DIP/PLCC	2.1
PLUS16R4	P16R4	TTL	DIP/PLCC	2.1
PLUS16R6	P16R6	TTL	DIP/PLCC	2.1
PLUS16R8	P16R8	TTL	DIP/PLCC	2.1
PLC18V8Z35	P18V8S	CMOS	DIP/CDIP/PLCC	2.1
PLUS20L8	P20L8	TTL	DIP/PLCC	2.1
PLUS20R4	P20R4	TTL	DIP/PLCC	2.1
PLUS20R6	P20R6	TTL	DIP/PLCC	2.1
PLUS20R8	P20R8	TTL	DIP/PLCC	2.1
PL22V10	P22V10	CMOS	DIP/PLCC	3.0
PLS105/105A	S105	TTL	DIP/PLCC	2.1
PLUS105	S105	TTL	DIP/PLCC	3.0
PLS155	S155	TTL	DIP/PLCC	2.1
PLS157	S157	ΤTL	DIP/PLCC	2.1
PLS159A	S159	TTL	DIP/PLCC	2.1
PLS167/167A	S167	TTL	DIP/PLCC	2.1
PLS168/168A	S168	TTL	DIP/PLCC	2.1
PLS179	S179	TTL	DIP/PLCC	2.1
PLUS405	S405	TTL	DIP/PLCC	2.1
PLC415	S415	CMOS	DIP/CDIP/PLCC	2.1

# PLD software vendors contact guide

PRODUCT	LOCATION	CONTACT NUMBER
*Signetics SNAP/SLICE	811 E. Arques Avenue Sunnyvale, CA 94086	(800) 451-6644 Bulletin board #
ACUGEN Software, Inc. ATGEN	427-3 Amherst St., Ste. 391 Nashua, NH 03063	(603) 881-8821
Data I/O ABEL	10525 Willow Rd., N.E. Redmond, WA 98073-9746	(800) 247-5700
Logical Devices CUPL	1201 N.W. 65th Place Ft. Lauderdale, FL 33309	(800) EE1-PROM
Daisy/Cadnetix PLD Master	5775 Flatiron Parkway Boulder, CO 80301	(303) 444-8075
MINC PLD Designer	6755 Earl Drive Colorado Springs, CO 80918	(719) 590-1155
Mentor Graphics Corp. PLD Synthesis	8500 S.W. Creekside Place Beaverton, OR 97005	(503) 626-7000
OrCAD Systems ORCAD/PLD	1049 S.W. Baseline St., Suite 500 Hillsboro, OR 97123	(503) 640-9488
ISDATA LOG/ic	800 Airport Road Monterey, CA 93940	Shay Adams (800) 777-7359
	ISDATA GmbH Daimierstr. 51 D–7500 Karlsruhe 21 Germany	Tel: +49–721–751087 Fax: +49–721–752634
Logic Automation	19500 N.W. Gibbs Drive P.O. Box 310 Beaverton, OR 87075	(503) 690-6900

The SNAP and SLICE phone number connects to the SPG bulletin board. Compatible with 1200/2400 baud modems, messages can be left, problem files uploaded, and solution files downloaded.

÷

an an Araba an Araba an Araba an Araba an Araba. Araba an Araba an Araba an an an Araba an Araba an Araba an Araba an Araba an Araba an Araba an Araba. Araba an Araba an Araba an Araba an Araba an Araba.

# Section 10 Package Outlines

#### INDEX

PLCC	547
20-Pin Plastic Leaded Chip Carrier (A) Package	548
28-Pin Plastic Leaded Chip Carrier (A) Package	549
52-Pin Plastic Leaded Chip Carrier (A) Package	550
68-Pin Plastic Leaded Chip Carrier (A) Package	551
84-Pin Plastic Leaded Chip Carrier (A) Package	552
HERMETIC CERDIP	553
20-Pin (300 mils wide) Ceramic Dual In-Line (F) Package	553
20-Pin (300 mils wide) Ceramic Dual In-Line with Quartz Window (FA) Package	553
24-Pin (300 mils wide) Ceramic Dual In-Line (F) Package	554
24-Pin (300 mils wide) Ceramic Dual In-Line with Quartz Window (FA) Package	554
28-Pin (600 mils wide) Ceramic Dual In-Line (F) Package	554
28-Pin (600 mils wide) Ceramic Dual In-Line with Quartz Window (FA) Package	554
CERQUAD J-BEND	555
68-pin Cerquad J-Bend with Quartz Window (KA) Package	555
84-pin Cerquad J-Bend with Quartz Window (KA) Package	556
PLASTIC DIP	557
20-Pin (300 mils wide) Plastic Dual In-Line (N) Package	558
24-Pin (300 mils wide) Plastic Dual In-Line (N) Package	559
28-pin (600 mils wide) Plastic Dual In-Line (N) Package	560
28-Pin (300 mils wide) Plastic Dual In-Line (N3) Package	561

#### PLCC

- 1. Package dimensions conform to JEDEC specifications for standard Plastic Leaded Chip Carrier outline (PLCC) package.
- Controlling dimensions are given in inches with dimensions in millimeters contained in parentheses.
- Dimensions and tolerancing per ANSI Y14.5M – 1982.
- "D-E" and "F-G" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or

protrusions shall not exceed 0.15mm (0.006") on any side.

- 5. Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- 6. Lead material: Olin 194 (Copper Alloy) or equivalent, solder dipped.
- 7. Body material: Plastic (Epoxy).
- Thermal resistance values are determined by Temperature Sensitive Parameter (TSP) method. This method uses the


forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power application. Test conditions for these values are:

 $\begin{array}{l} \mbox{Test Ambient} \mbox{-Still Air} \\ \mbox{Test Fixture} \mbox{--} \ensuremath{\theta_{JA}}\mbox{--} \mbox{Glass epoxy test} \\ \mbox{board} (2.24"\times \ 2.24"\times \ 0.062") \\ \mbox{--} \ensuremath{\theta_{JC}}\mbox{--} \mbox{Water cooled heat} \\ \mbox{sink} \end{array}$ 

			TYPICAL θ <sub>JA</sub> /θ <sub>JC</sub>	; VALUES (°C/W)
NO. OF LEADS	PACKAGE CODE	DESCRIPTION	Average $\theta_{JA}$	Average $\theta_{JC}$
20	A	350mil-wide	70	30
28	A	450mil-wide	61	26
52	A	750mil-wide	42	14
68	A	950mil-wide	42	14
84	A	1150mil-wide	TBD	TBD


#### PLASTIC LEADED CHIP CARRIER (PLCC)





20-PIN PLASTIC LEADED CHIP CARRIER (A) PACKAGE

548




Philips Semiconductors-Signetics Programmable Logic Devices


28-PIN PLASTIC LEADED CHIP CARRIER (A) PACKAGE

ð






- 1. Package dimensions conform to JEDEC Specification MO-047-AD for Plastic Leaded Chip Carrier 52 leads, 0.050 inch (1.27mm) lead spacing, square. (Issue A, 10/31/84).
- 2. Controlling dimensions: inches. Metric dimensions in mm are shown in parentheses.
- 3. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- A Datum plane "-H-" located at the top of mold parting line and coincident with top of lead, where lead exits plastic body.
- 52-PIN PLASTIC LEADED CHIP CARRIER (A) PACKAGE △ Location to datum "-A-" and "-B-" to be determined at plane "-H-". These datums do not include mold flash. Mold flash protrusion shall not exceed 0.010" (0.25mm) on any side.
- A Datum "D-E" and "F-G" are determined where these center leads exit from the body at plane "-H-".
- 7. Pin numbers continue counterclockwise to Pin 52 (top view).
- 8. Signetics order code for product packaged in a PLCC is the suffix "A" after the product number.
- Applicable to packages with pedestal only.



550




68-PIN PLASTIC LEADED CHIP

CARRIER

(A) PACKAGE

551

April 1992



#### HERMETIC CERDIP

- 1. Package dimensions conform to JEDEC specifications for standard Ceramic Dual Inline (CERDIP) package.
- Controlling dimensions are given in inches with dimensions in millimeters, mm, contained in parentheses.
- 3. Dimensions and tolerancing per ANSI Y14.5M – 1982.
- 4. Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- Lead material: ASTM alloy F-30 (Alloy 42) or equivalent – tin plated or solder dipped.
- 7. Body material: Ceramic with glass seal at leads.
- Thermal resistance values are determined by Temperature Sensitive Parameter (TSP) method. This method uses the forward voltage drop of a calibrated diode


to measure the change in junction temperature due to a known power application. Test conditions for these values follow:


Test Ambient—Still Air Test Fixture— $\theta_{JA}$ -Textool ZIF socket with 0.04" stand-off  $\theta_{JC}$ -Water cooled heat sink

#### **CERAMIC DUAL IN-LINE PACKAGES**

			TYPICAL θ <sub>JA</sub> /θ <sub>JC</sub>	VALUES (°C/W)
NO. OF LEADS	PACKAGE CODE	DESCRIPTION	Average $\theta_{JA}$	Average $\theta_{JC}$
20	F, FA	300mil-wide	72	8
24	F, FA	300mil-wide	62	7
28	F, FA	600mil-wide	45	6


#### 20-PIN (300 mils wide) CERAMIC DUAL IN-LINE (F) PACKAGE 20-PIN (300 mils wide) CERAMIC DUAL IN-LINE WITH QUARTZ WINDOW (FA) PACKAGE





#### 24-PIN (300 mils wide) CERAMIC DUAL IN-LINE (F) PACKAGE 24-PIN (300 mils wide) CERAMIC DUAL IN-LINE WITH QUARTZ WINDOW (FA) PACKAGE

#### 28-PIN (600 mils wide) CERAMIC DUAL IN-LINE (F) PACKAGE 28-PIN (600 mils wide) CERAMIC DUAL IN-LINE WITH QUARTZ WINDOW (FA) PACKAGE




#### **CERQUAD J-BEND WITH QUARTZ WINDOW**

			TYPICAL θ <sub>JA</sub> /θ <sub>JC</sub>	VALUES (°C/W)
NO. OF LEADS	PACKAGE CODE	DESCRIPTION	Average $\theta_{JA}$	Average θ <sub>JC</sub>
68	KA	930mil-wide	44.5 <sup>1</sup>	TBD
84	KA	1130mil-wide	TBD	TBD


NOTE:

1. For die size of 55K mils<sup>2</sup>, 1W power dissipation, soldered.

#### 68-PIN CERQUAD J-BEND WITH QUARTZ WINDOW (KA) PACKAGE







Philips Semiconductors-Signetics Programmable Logic Devices

Package outlines

556

#### PLASTIC DIP


- 1. Package dimensions conform to JEDEC specification MS-001-AA for standard Plastic Dual Inline (DIP) package.
- Controlling dimensions are given in inches with dimensions in millimeters, mm, contained in parentheses.
- Dimensions and tolerancing per ANSI Y14.5M – 1982.
- "T", "D" and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.01 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- 7. Lead material: Olin 194 (Copper Alloy) or equivalent, solder dipped.
- 8. Body material: Plastic (Epoxy).
- 9. Thermal resistance values are determined by Temperature Sensitive Parameter (TSP) method. This method uses the

forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power application. Test conditions for these values are:

Test Ambient—Still Air Test Fixture—  $\theta_{JA}$ - Textool ZIF socket with 0.04" stand-off  $\theta_{JC}$ - Water cooled heat sink


#### PLASTIC DUAL IN-LINE PACKAGES

			TYPICAL θ <sub>JA</sub> /θ <sub>JC</sub>	VALUES (°C/W)
NO. OF LEADS	PACKAGE CODE	DESCRIPTION	Average $\theta_{JA}$	Average $\theta_{JC}$
20	N	Cu. Lead Frame 300mil-wide	63	27
24	N	Cu. Lead Frame 300mil-wide	56	26
28	N	Cu. Lead Frame 600mil-wide	46	18
28	N3	Cu. Lead Frame 300mil-wide	53	24



#### NOTES

- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-001-AE for standard Dual In-Line (DIP) package 0.300 inch row spacing (plastic) 20 leads (Issue B, 7/85).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #20 when viewed from the top.




Package outlines

Philips Semiconductors-Signetics Programmable Logic Devices

20-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE

Z







Philips Semiconductors-Signetics Programmable Logic Devices

24-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N) PACKAGE




853-04138 01988





#### NOTES:


- 1. Controlling dimension: Inches. Metric are shown in parentheses.
- Package dimensions conform to JEDEC Specification MS-011-AB for standard Dual In-Line (DIP) package 0.600 inch row spacing (plastic) 28 leads (Issue B, 7/84).
- 3. Dimension and tolerancing per ANSI Y14, 5M 1982.
- "T", "D", and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm) on any side.
- 5. These dimensions measured with the leads constrained to be perpendicular to plane T.
- 6. Pin numbers start with Pin #1 and continue counterclockwise to Pin #28 when viewed from the top.



Philips Semiconductors-Signetics Programmable Logic Devices

Package outlines

NO3



0.138 (3.51) 0.120 (3.05)

0.015 (0.38)

0.010 (0.25)

0.395 (10.03)

0.300 (7.62)

# 28-PIN (300 mils wide) PLASTIC DUAL IN-LINE (N3) PACKAGE

Philips Semiconductors-Signetics Programmable Logic Devices

Package outlines

April 1992

5

NO

0.022 (0.56) 0.017 (0.43)

⊕ T E D ⑤ 0.010 (0.25) ⊕

		1. B. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
		An ann an Anna an Anna an An Anna Anna an Anna An
$(x_{i}, y_{i}) \in \mathbb{R}^{n}$		
	· · ·	
-		

Section 11 Sales Offices, Representatives & Distributors and the second second

ания Полония Наполни и полно и полно и полно и полно и полно и полно и полно и полно и полно и полно и полно и полно и полно Наполни и полно и полно и полно и полно и полно и полно и полно и полно и полно и полно и полно и полно и полно

#### Sales Offices, Representatives and Distributors

SIGNETICS HEADQUARTERS 811 East Argues Avenue P.O. Box 3409 Sunnvvale, CA 94088-3409 ALABAMA Huntsville Phone: (205) 464-0111 CALIFORNIA Calabasas Phone: (818) 880-6304 Irvine Phone: (714) 833-8980 (714) 752-2780 San Diego Phone: (619) 560-0242 Sunnvvale Phone: (408) 991-3737 COLORADO Englewood Phone: (303) 792-9011 GEORGIA Atlanta Phone: (404) 594-1392 ILLINOIS Itasca Phone: (708) 250-0050 INDIANA Kokomo Phone: (317) 459-5355 MASSACHUSETTS Westford Phone: (508) 692-6211 MICHIGAN Novi Phone: (313) 347-1400 NEW JERSEY Toms River Phone: (908) 505-1200 NEW YORK Wappingers Falls Phone: (914) 297-4074 OHIO Columbus Phone: (614) 888-7143 OREGON Beaverton Phone: (503) 627-0110 PENNSYLVANIA Plymouth Meeting Phone: (215) 825-4404 TENNESSEE Greeneville Phone: (615) 639-0251

TEXAS Austin

Phone: (512) 339-9945 **Richardson** Phone: (214) 644-1610

CANADA SIGNETICS CANADA, LTD. Etobicoke, Ontario Phone: (416) 626-6676

Nepean, Ontario Phone: (613) 225-5467

# REPRESENTATIVES

Huntsville Elcom, Inc. Phone: (205) 830-4001 ARIZONA

Scottsdale Thom Luke Sales, Inc. Phone: (602) 541-5400

CALIFORNIA Orangevale Webster Associates Phone: (916) 989-0843

San Jose B.A.E. Sales, Inc. Phone: (408) 452-8133 COLORADO Englewood

Thom Luke Sales, Inc. Phone: (303) 649-9717 CONNECTICUT

Wallingford JEBCO Phone: (203) 265-1318

FLORIDA Oviedo Conley and Assoc., Inc. Phone: (407) 365-3283

GEORGIA Norcross Elcom, Inc. Phone: (404) 447-8200

ILLINOIS Hoffman Estates Micro-Tex, Inc. Phone: (708) 765-3000

INDIANA Indianapolis Mohrfield Marketing, Inc. Phone: (317) 546-6969

IOWA Cedar Rapids J.R. Sales

Phone: (319) 393-2232

MARYLAND Columbia Third Wave Solutions. Inc. Phone: (301) 290-5990 MASSACHUSETTS Chelmsford **JEBCO** Phone: (508) 256-5800 MICHIGAN Brighton AP Associates Phone: (313) 229-6550 MINNESOTA Eden Prairie High Technology Sales Phone: (612) 944-7274 MISSOURI Bridgeton Centech, Inc. Phone: (314) 291-4230 Raytown Centech, Inc. Phone: (816) 358-8100 NEW YORK Ithaca Bob Dean, Inc. Phone: (607) 257-1111 **Rockville Centre** S-J Associates Phone: (516) 536-4242 Wappingers Falls Bob Dean, Inc. Phone: (914) 297-6406 NORTH CAROLINA Matthews ADI, Inc. Phone: (704) 847-4323 Smithfield ADI, Inc. Phone: (919) 934-8136 OHIO Aurora InterActive Technical Sales, Inc. Phone: (216) 562-2050 Dayton InterActive Technical Sales, Inc. Phone: (513) 436-2230 Dublin InterActive Technical Sales, Inc. Phone: (614) 792-5900 OREGON Beaverton Western Technical Sales Phone: (503) 644-8860 PENNSYLVANIA Hatboro Delta Technical Sales, Inc.

Phone: (215) 957-0600

Phone: (512) 346-2122 Houston Synergistic Sales, Inc. Phone: (713) 937-1990 Richardson Synergistic Sales, Inc. Phone: (214) 644-3500

Synergistic Sales, Inc.

TEXAS

**A**ustin

UTAH Salt Lake City Electrodyne Phone: (801) 264-8050

WASHINGTON Bellevue Western Technical Sales Phone: (206) 641-3900 Spokane Western Technical Sales Phone: (509) 922-7600

WISCONSIN Waukesha Micro-Tex, Inc. Phone: (414) 542-5352

CANADA Calgary, Alberta Tech-Trek, Ltd. Phone: (403) 241-1719

Mississauga, Ontario Tech-Trek, Ltd. Phone: (416) 238-0366

Nepean, Ontario Tech-Trek, Ltd. Phone: (613) 225-5161

Richmond, B.C. Tech-Trek, Ltd. Phone: (604) 276-8735

Ville St. Laurent, Quebec Tech-Trek, Ltd. Phone: (514) 337-7540

PUERTO RICO Santurce Mectron Group Phone: (809) 723-6165

#### DISTRIBUTORS

Contact one of our local distributors: Almac/Arrow Electronics Anthem Electronics Falcon Electronics, Inc. Gerber Electronics Hamilton/Avnet Electronics Marshall Industries Wyle/EMG Zentronics, Ltd.

03/05/92

## Data handbook system

# Appendix A

#### INTRODUCTION

Our data handbook system comprises more than 65 books with subjects including electronic components, subassemblies and magnetic products. The handbooks are classified into seven series:

INTEGRATED CIRCUITS; DISCRETE SEMICONDUCTORS; DISPLAY COMPONENTS; PASSIVE COMPONENTS; PROFESSIONAL COMPONENTS; MAGNETIC PRODUCTS; LIQUID CRYSTAL DISPLAYS.

Data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogs are available for selected product ranges (some catalogs are also on floppy discs).

For more information about data handbooks, catalogs and subscriptions, contact one of the organizations listed on the back cover of this handbook. Product specialists are at your service and inquiries are answered promptly.

#### INTEGRATED CIRCUITS

IC01	Radio, Audio and Associated Systems Bipolar, MOS
IC02a/b	Video and Associated Systems Bipolar, MOS
IC03	ICs for Telecom Subscriber Sets, Cordless, Mobile and Cellular Telephones, Radio Pagers
IC04	HE4000B Logic Family CMOS
IC05	Advanced Low-power Schottky (ALS) Logic Series
IC06	High-speed CMOS; 74HC/HCT/HCU Logic Family
IC07	Advanced CMOS Logic (ACL)
IC08	10/100k ECL Logic/Memory/PLD
IC09	TTL Logic Series

#### **INTEGRATED CIRCUITS** (continued)

INTEGR	ATED CIRCUITS (continued)
IC10	Memories MOS, TTL, ECL
IC11	Linear Products
IC12	I <sup>2</sup> C-bus-compatible ICs
IC13	Programmable Logic Devices
IC14	8048-Based 8-Bit Microcontrollers
IC15	FAST TTL Logic Series
IC15 supp	element: Additional FAST Data
IC16	CMOS Integrated Circuits for Clocks and Watches
IC17	ICs for Telecom ISDN
IC18	Microprocessors and Peripherals
IC19	Data Communication Products
IC20	80C51-Based 8-Bit Microcontrollers
IC23	Advanced BiCMOS Interface Logic
DISCRE	TE SEMICONDUCTORS
SC01	Diodes
SC02	Power Diodes
SC03	Thyristors and Triacs
SC04	Small Signal Transistors
SC05	Low-frequency Power Transistors and Hybrid IC Power Modules
SC06	High-voltage and Switching Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Bipolar Transistors
SC08b	RF Power MOS Transistors
SC09	RF Power Modules
SC10	Surface Mounted Semiconductors
SC12	Optocouplers
SC13	Power MOS Transistors
SC14	Wideband Transistors and Wideband Hybrid IC Modules

- SC15 Microwave Transistors
- SC17 Semiconductor Sensors

# Data handbook system

# Appendix A

#### **DISPLAY COMPONENTS**

DC01	Colour Display Components Colour TV Picture Tubes and Assemblies Color Monitor Tube Assemblies
DC02	Monochrome Monitor Tubes and Deflection Units
DC03	Television Tuners, Coaxial Aerial Input Assemblies
DC04	Loudspeakers
DC05	Flyback Transformers, Mains Transformers and General-purpose FXC Assemblies

#### **PASSIVE COMPONENTS**

- PA01 Electrolytic Capacitors; Solid and Non-solid
- PA02 Varistors, Thermistors and Sensors
- PA03 Potentiometers and Switches
- PA04 Variable Capacitors
- PA05 Film Capacitors
- PA06 Ceramic Capacitors
- PA07 Piezoelectric Quartz Devices
- PA08 Fixed Resistors
- PA11 Quartz Oscillators

#### **PROFESSIONAL COMPONENTS**

PC01	High-power Klystrons and Accessories	
PC02	Cathode-ray Tubes	
PC03	Geiger-Muller Tubes	
PC04	Photo Multipliers	
PC05	Plumbicon Camera Tubes and Accessories	
PC06	Circulators and Isolators	
PC07	Vidicon and Newvicon Camera Tubes and Deflection Units	
PC08	Image Intensifiers	
PC09	Dry-reed Switches	
PC11	Solid-state Image Sensors and Peripheral Integrated Circuits	
PC12	Electron Multipliers	
MAGNETIC PRODUCTS		

- MA01 Soft Ferrites
- MA02 Permanent Magnet Materials
- MA03 Piezoelectric Ceramics

#### LIQUID CRYSTAL DISPLAYS

LCD01 Liquid Crystal Displays and Driver ICs for LCDs

~



# Philips Semiconductors — a worldwide company

Argentina: IEROD, St. Juramento 1991 - 14 B, Buenos Aires, Zip Code 1428, Phone/Fax: 541 7869367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02) 439-3322, Fax. (02) 805 4466 Austria: Triester Str. 64, 1101 WIEN, Tel. (0222) 60 101-0, Fax. (0222) 60 101-1975 Belgium: 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 5256111, Fax. (02) 5257246 Brazil: Rua Do Rocia 220, SAO PAULO-SP, CEP 4552, P.O. Box 7383, CEP 01051, Tel. (011) 829-1166. Fax (011) 829-1849. Canada: DISCRETE SEMICONDUCTORS, 601 Milner Ave., SCARBOROUGH, ONTARIO, M1B 1M8 Tel. (416) 292-5161 INTEGRATED CIRCUITS, 1 Eva Road, Suite 411, ETOBICOKE, Ontario, M9C 4Z5, Tel. (416) 626-6676 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02) 0773816 Colombia: Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (01) 2497624 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S. Tel. 32-883333, Fax. 32-960125 Finland: Sinikalliontie 3, SF-02630 ESPOO Tel. 358-0-50261, Fax. 358-0-520039 France: 117 Quai du President Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01) 40938000, Fax. (01) 40938127 Germany: Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0, Fax. (040) 32969 13 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01) 4894339/4894911 Hong Kong: 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-4245 121, Fax. (0) 480 6960 India: Shivsagar Estate 'A' Block, P.O. Box 6598 254-D Dr. Annie Besant Rd., BOMBAY-40018 Tel. (022) 4921500-4921515, Fax. (022) 494 19063 Indonesia: Setiabudi 11 Building, 6th Fl., Jalan H.R. Rasuna Said P.O. Box 223/KBY, Kuningan, JAKARTA, 12910, Tel. (021) 517995 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 693355, Fax. (01)697856 Italy: Piazza IV Novembre 3, 1-20124 MILANO, Tel. (02) 6752 264, Fax. (02) 6752 2642 Japan: Philips Bldg. 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108. Tel. (03) 813-3740-5101, Fax. (03) 813 3740 0570 Korea (Republic of): Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794-5011, Fax. (02) 798-8022 Malaysia: 3 Jalan SS15/2A SUBANG, 47500 PETALING JAYA, Tel. (03) 7345511, Fax. (03) 7345494 Mexico: Paseo Triunfo de la Republica, No 215 Local 5, Cd Juarez CHI HUA HUA 32340, Tel. (16) 18-67-01/02 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 78 3749, Fax. (040)78 8399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09) 894-160, Fax. (09) 897-811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (02) 74 10 10

Pakistan: Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 725772

9398 182 60011

Peru: Carretera Central 6.500, LIMA 3, Apartado 5612, Tel 51-14-350059 Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 911, MAKATI, Metro MANILA, Tel. (63-2) 810-0161, Fax. (63-2) 817 3474 Portugal: Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (019) 68 31 21, Fax. (019) 658013 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 35 02 000, Fax. 25 16500 South Africa: 195-215 Main Road, JOHANNESBURG 2000. P.O. Box 7430, Tel. (011) 889 3911. Fax. (011) 889 3191 Spain: Balmes 22, 08007 BARCELONA, Tel. (03) 301 6312. Fax. (03) 301 4243 Sweden: Tegeluddsvågen 1, S-11584 STOCKHOLM, Tel. (0)8-7821000, Fax. (0)8-6603201 Switzerland: Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. (01) 488 2211, Fax. (01) 482 8595 Taiwan: 581 Min Sheng East Road, P.O. Box 22978, TAIPEI 10446, el. 886-2-509 7666, Fax. 886 2 500 5899 Thailand: 283 Silom Road, P.O. Box 961, BANGKOK, Tel. (02) 233-6330-9 Turkey: Talatpasa Cad. No. 5, 80640 LEVENT/ISTANBUL. Tel. (01) 179 2770, Fax. (01) 169 3094 United Kingdom: Philips Semiconcutors Limited, P.O. Box 65, Philips House, Torrington Place, LONDON WC1E 7HD, Tel. (071) 436 4144, Fax. (071) 323 0342 United States: INTEGRATED CIRCUITS, SIGNETICS COMPANY, 811 East Argues Avenue, SUNNYVALE, CA 94088-3409. Tel. (800) 227-1817, Ext. 900, Fax. (408) 991-3581 DISCRETE SEMICONDUCTORS, 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, FLORIDA 33404, Tel. (407) 881-3200, Fax. (407) 881-3300 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02) 70-4044 Venezuela: Calle 6, Ed. Las Tres Jotas, CARACAS 1074A, App. Post. 78117, Tel. (02) 241 7509 Zimbabwe: 62 Mutare Road, HARARE, P.O. Box 994. Tel 47211 For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BAF-1, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands,

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

Telex 35000 phtcnl, Fax +31-40-724825

©Philips Export B.V. 1992

SCD3

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent — or industrial or intellectual property rights.

03/27/92 592pp

98-7001-230-01 2126B/35M/CR5/0492

# **Philips Semiconductors**

