

Integrated circuits

Electronic components and materials

Book IC13 1987

Semi-custom Programmable Logic Devices (PLD)

SEMI-CUSTOM PROGRAMMABLE LOGIC DEVICES

	page
Preface	
Product status and definitions	xii
Contents _v	xiii
Section 1	
	1.2
Quality and reliability	
Alphanumeric Index	
Selection Guide	
Ordering Information	
Note to Users	
Section 2 — Introduction	
What is Signetics Programmable Logic	2.3
Programming Information	
rrogramming information	
Section 3 — Advanced Product Preview	
Index	3-1
Section 4 — PLD Data Sheets	
Series 20	4-3
Section 5 — PLD Data Sheets	
Series 24	5-3
Series 24	
Section 6 — PLD Data Sheets	
Series 28	6-3
Section 7 — Military Products	
Military Errata	7-1
Scotion 9 Davidonment Seferman	
Section 8 — Development Software	0.2
AMAZE – Automatic Map and Zap Equations Design Software	8-3
Section 9 — Application Notes	
Index	9-1
Section 10 Package Outlines	
Index	
Package Outlines	

Signetics reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Signetics assumes no responsibility or itability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Signetics makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT POLICY

SIGNETICS PRODUCTS ARE NOT FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT EXPRESS WRITTEN APPROVAL OF AN OFFICER OF SIGNETICS CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Signetics registers eligible circuits under the Semiconductor Chip Protection Act.

© Copyright 1986 Signetics Corporation

DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 60 books with specifications on electronic components, subassemblies and materials. It is made up of four series of handbooks:

ELECTRON TUBES

BLUE

SEMICONDUCTORS

RED

INTEGRATED CIRCUITS

PURPLE

COMPONENTS AND MATERIALS

GREEN

The contents of each series are listed on pages iv to vii.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

When ratings or specifications differ from those published in the preceding edition they are indicated with arrows in the page margin. Where application information is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Electronic Components and Materials Division is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and on how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

ELECTRON TUBES (BLUE SERIES)

The blue series of data handbooks comprises:

T1	Tubes for r.f. heating
T2a	Transmitting tubes for communications, glass types
T2b	Transmitting tubes for communications, ceramic types
Т3	Klystrons
T4	Magnetrons for microwave heating
T 5	Cathode-ray tubes Instrument tubes, monitor and display tubes, C.R. tubes for special applications
T6	Geiger-Müller tubes
Т8	Colour display systems Colour TV picture tubes, colour data graphic display tube assemblies, deflection units
Т9	Photo and electron multipliers
T10	Plumbicon camera tubes and accessories
T11	Microwave semiconductors and components
T12	Vidicon and Newvicon camera tubes
T13	Image intensifiers and infrared detectors
T15	Dry reed switches
T16	Monochrome tubes and deflection units Black and white TV picture tubes, monochrome data graphic display tubes, deflection units

SEMICONDUCTORS (RED SERIES)

The red series of data handbooks comprises:

31	Small-signal silicon diodes, voltage regulator diodes (< 1,5 W), voltage reference diodes, tuner diodes, rectifier diodes
S2a	Power diodes
S2b	Thyristors and triacs
S3	Small-signal transistors
S4a	Low-frequency power transistors and hybrid modules
S4b	High-voltage and switching power transistors
S5	Field-effect transistors
S6	R.F. power transistors and modules
S7	Surface mounted semiconductors
S8a	Light-emitting diodes
S8b	Devices for optoelectronics Optocouplers, photosensitive diodes and transistors, infrared light-emitting diodes and infrared sensitive devices, laser and fibre-optic components
S9	Power MOS transistors
S10	Wideband transistors and wideband hybrid IC modules
S11	Microwave transistors
S12	Surface acoustic wave devices
S13	Semiconductor sensors
S14	Liquid Crystal Displays

INTEGRATED CIRCUITS (PURPLE SERIES)

The purple series of handbooks comprises:

IC01	Radio, audio and associated systems Bipolar, MOS	published 1986
IC02a/b	Video and associated systems Bipolar, MOS	published 1986
IC03	Integrated circuits for telephony Bipolar, MOS	published 1986
IC04	HE4000B logic family CMOS	published 1986
IC05N	HE4000B logic family — uncased ICs CMOS	published 1984
IC06N	High-speed CMOS; PC74HC/HCT/HCU Logic family	published 1986
IC08	ECL 10K and 100K logic families	published 1986
IC09N	TTL logic series	published 1986
IC10	Memories MOS, TTL, ECL	new issue 1987
IC11N	Linear LSI	published 1985
Supplement to IC11N	Linear LSI	published 1986
IC12	I ² C-bus compatible ICs	not yet issued
IC13	Semi-custom Programmable Logic Devices (PLD)	new issue 1987
IC14	Microcontrollers and peripherals Bipolar, MOS	new issue 1987
IC15	FAST TTL logic series	published 1986
IC16	CMOS integrated circuits for clocks and watches	published 1986
IC17	Integrated Services Digital Networks (ISDN)	not yet issued
IC18	Microprocessors and peripherals	new issue 1987

COMPONENTS AND MATERIALS (GREEN SERIES)

The green series of data handbooks comprises:

C2	Television tuners, coaxial aerial input assemblies, surface acoustic wave filters
C3	Loudspeakers
C4	Ferroxcube potcores, square cores and cross cores
C 5	Ferroxcube for power, audio/video and accelerators
C6	Synchronous motors and gearboxes
C7	Variable capacitors
C8	Variable mains transformers
C9	Piezoelectric quartz devices
C11	Varistors, thermistors and sensors
C12	Potentiometers, encoders and switches
C13	Fixed resistors
C14	Electrolytic and solid capacitors
C15	Ceramic capacitors
C16	Permanent magnet materials
C17	Stepping motors and associated electronics
C18	Direct current motors
C19	Piezoelectric ceramics
C20	Wire-wound components for TVs and monitors
C22	Film capacitors

GENERAL CONTENTS

Preface Product status definitions Contents



Preface

Application Specific Products

The continuing trend of system integration has created new challenges for Design Engineering. They must strive to consolidate higher complexity, and more feature intensive circuits into designs without sacrificing flexibility. Today's competitive electronic marketplace has created the need for logic devices, which can provide cost effective methods of reducing random logic requirements, interface with fixed and custom LSI logic, and maintain the flexible features required to make necessary system modifications prior to production. Signetics has responded to this need with Signetics Programmable Logic Devices (Signetics PLD).

The Signetics Programmable Logic family consists of a relatively few devices which are designed to address logic needs ranging from random gates in the case of the Field Programmable Gate Arrays, to highly sophisticated state machines in the case of Field Programmable Logic Sequencers. Signetics pioneered the fully-programmable AND/OR/INVERT architecture in 1975. In 1987, Signetics will introduce a new concept in PLD architectures. Moving away from an AND-OR array structure, the Signetics' Programmable Macro Logic architecture relies on a single NAND array concept. Signetics' novel architectural approach to Programmable Logic incorporates all the advantages associated with more dense complex gate arrays while retaining all the benefits of instantly programmable PLDs. By using the programmable features allowed by either powerful architecture, Signetics Programmable Logic can encompass wide-ranging levels of integration without the necessity of a multitude of devices, each with a different I/O configuration. The flexible programming structure allows the designer to "mold" the device architecture to the range of applications typically found in system design. In this way, one device can be used to perform several functions in the same design.

The 1987 Signetics Programmable Logic Data Manual contains information that the designer will require in order to effectively utilize these products.

Signetics Application Specific Products Marketing

November 1986 Xi

Product Status

Application Specific Products

	DEFINITIONS					
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				

November 1986 Xii

Contents

Application Specific Products

Preface		. ii
Product Status		. iv
Section 1		
	lty	. 1-3
Alphanumeric Index	x	. 1-9
Selection Guide		1-10
Ordering Information	on	1-11
Note to Users		1-12
Section 2 - Introduction		
	Programmable Logic	. 2-3
Programming Infor	mation	2-48
Section 3 - Advanced P	raduat Dravious	
PLMC153	Mask-Programmable Logic Array (18 × 42 × 10)	
PLUS153	Field-Programmable Logic Array (18 × 42 × 10)	
PLUS173	Field-Programmable Logic Array (16 × 42 × 10)	
PLHS501	Programmable Macro Logic Random Logic Unit (32 × 72 × 24)	
PLHS502	Programmable Macro Logic Sync/Async Register Macro Unit (32 × 72 × 24)	
PLN5502	Programmable macro Logic Sync/ Async Register macro Unit (32 × 64 × 24)	3-18
Section 4 - PLD Data SI	heets	
Series 20		
PLS151	Field-Programmable Gate Array (18 $ imes$ 15 $ imes$ 12)	
PLS153	Field-Programmable Logic Array (18 × 42 × 10)	
PLS153A	Field-Programmable Logic Array (18 $ imes$ 42 $ imes$ 10)	
PLHS153	Field-Programmable Logic Array (18 $ imes$ 42 $ imes$ 10)	4-21
PLS155	Field-Programmable Logic Sequencer (16 $ imes$ 45 $ imes$ 12)	
PLS157	Field-Programmable Logic Sequencer (16 $ imes$ 45 $ imes$ 12)	
PLS159	Field-Programmable Logic Sequencer (16 $ imes$ 45 $ imes$ 12)	
PLS159A	Field-Programmable Logic Sequencer (16 $ imes$ 45 $ imes$ 12)	
PLHS18P8A	Programmable AND Array Logic (18 × 72 × 8)	4-67
Section 5 - PLD Data SI	heets	
Series 24		
PLS161	Field-Programmable Logic Array (12 $ imes$ 48 $ imes$ 8)	. 5-3
PLS162	Field-Programmable Address Decoder (16 × 5)	. 5-9
PLS163	Field-Programmable Address Decoder (12 $ imes$ 9)	5-15
PLS167	Field-Programmable Logic Sequencer (14 × 48 × 6)	5-21
PLS167A	Field-Programmable Logic Sequencer; Enhanced Speed (14 $ imes$ 48 $ imes$ 6)	5-33
PLS168	Field-Programmable Logic Sequencer (12 × 48 × 8)	5-45
PLS168A	Field-Programmable Logic Sequencer; Enhanced Speed (12 $ imes$ 48 $ imes$ 8)	5-57
PLS173	Field-Programmable Logic Array (22 \times 42 \times 10)	5-69
PLS179	Field-Programmable Logic Sequencer (20 × 45 × 12)	5-75
PLHS473	Field-Programmable Logic Array (20 × 24 × 11)	5-85
PLC473	Erasable-Programmable Logic Array (20 × 24 × 11)	5-91
Section 6 - PLD Data Si	neete	
Series 28		
PLS100/PLS101	Field-Programmable Logic Array (16 × 48 × 8)	6-9
PLS100/FLS101	Field-Programmable Gate Array (16 × 9 × 9)	
PLS105	Field-Programmable Logic Sequencer (16 × 48 × 8)	
PLS105A	Field-Programmable Logic Sequencer (16 × 48 × 8)	
PLUS405A	Field-Programmable Logic Sequencer (16 \times 45 \times 8)	
.		
Section 7 - Military Proc Military Errata		. 7-1

Contents

Section 8 - Develo		
AMAZE - Aut	tomatic Map and Zap Equations Design Software	8-3
Section 9 - Applic	eation Notes	
AN7	Single Chip Multiprocessor Arbiter	9-3
AN8	Introduction to Signetics Programmable Logic	9-15
AN10	4-Bit Binary-to-7 Segment Decoder	9-27
AN11	PLD Programmable Retriggerable One-Shot	9-51
AN12	Low Cost Programmer for PLD 20-Pin Series	9-55
AN13	Oscillator With PLS159	
AN14	Latches and Flip-Flops With PLS153	9-76
AN15	PLS159 Primer	
AN16	PLS159 as Modulo Counters	9-100
AN17	Electronic Combination Lock	9-107
AN18	Schmitt Trigger Using PLS153 and PLS159	9-110
AN19	Electronic Dice	9-118
AN20	Single Pin Debouncer Using PLS153/159	9-122
AN21	9-Bit Parity Generator/Checker With PLS153/153A	9-125
AN22	PLS151 Toolkit	9-131
AN23	PLS168/168A Primer	9-139
AN24	PLS173 as a 10-Bit Comparator, 74LS460	9-152
AN25	A Simple Entry/Exit Meeting Device (PLS157)	9-158
AN26	PLHS18P8A Primer	9-164
AN27	PLHS473 Primer	9-172
AN28	High-Speed 12-Bit Tracking A/D Converter Using PLS179	9-180
AN29	PLHS501 Programmable Macro Logic Primer	9-190
Section 10 - Packa	age Outlines	
Package Out	tlines	
Α -	PLASTIC: Leaded Chip Carrier	10-3
F	CERAMIC: Dual-In-Line	
FA	CERAMIC: Dual-In-Line With Quartz Window	
N	PLASTIC: Dual-In-Line	10-9

1

Signetics

Section 1

Application Specific Products

INDEX

Section 1	
Quality and Reliability	1-3
Alphanumeric Index	1-9
Selection Guide	1-10
Ordering Information	1-11
Note to Users	1-12

Quality and Reliability

Application Specific Products

SIGNETICS PROGRAMMABLE LOGIC QUALITY

Signetics has put together winning processes for manufacturing Programmable Logic. Our standard is zero defects, and current customer quality statistics demonstrate our commitment to this goal.

The PLD's produced in the Application Specific Products Division must meet rigid criteria as defined by our design rules and as evaluated with a thorough product characterization and quality process. The capabilities of our manufacturing process are measured and the results evaluated and reported through our corporate-wide QA05 data base system. The SURE (Systematic Uniform Reliability Evaluation) program monitors the performance of our product in a variety of accelerated environmental stress conditions. All of these programs and systems are intended to prevent product-related problems and to inform our customers and employees of our progress in achieving zero defects.

RELIABILITY BEGINS WITH THE DESIGN

Quality and reliability must begin with design. No amount of extra testing or inspection will produce reliable ICs from a design that is inherently unreliable. Signetics follows very strict design and layout practices with its circuits. To eliminate the possibility of metal migration, current density in any path cannot exceed 2 × 10⁵ amps/cm². Layout rules are followed to minimize the possibility of shorts, circuit anomalies, and SCR type latch-up effects. Numerous ground-to-substrate connections are required to ensure that the entire chip is at the same ground potential, thereby precluding internal noise problems.

PRODUCT CHARACTERIZATION

Before a new design is released, the characterization phase is completed to insure that the distribution of parameters resulting from lot-to-lot variations is well within specified limits. Such extensive characterization data

also provides a basis for identifying unique application-related problems which are not part of normal data sheet guarantees. Characterization takes place from -55°C to +125°C and at +10% supply voltage.

QUALIFICATION

Formal qualification procedures are required for all new or changed products, processes and facilities. These procedures ensure the high level of product reliability our customers expect. New facilities are qualified by corporate groups as well as by the quality organizations of specific units that will operate in the facility. After qualification, products manufactured by the new facility are subjected to highly accelerated environmental stresses to ensure that they can meet rigorous failure rate requirements. New or changed processes are similarly qualified.

QA05-QUALITY DATA BASE REPORTING SYSTEM

The QA05 data reporting system collects the results of product assurance testing on all finished lots and feeds this data back to concerned organizations where appropriate action can be taken. The QA05 reports EPQ (Estimated Process Quality) and AOQ (Average Outgoing Quality) results for electrical, visual/mechanical, hermeticity, and documentation audits. Data from this system is available on request.

THE SURE PROGRAM

The SURE (Systematic Uniform Reliability Evaluation) program audits/monitors products from all Signetics' divisions under a variety of accelerated environmental stress conditions. This program, first introduced in 1964, has evolved to suit changing product complexities and performance requirements.

The SURE program has two major functions: Long-term accelerated stress performance audit and a short-term accelerated stress monitor. In the case of Bipolar Memory and Programmable Logic products, samples are selected that represent all generic product groups in all wafer fabrication and assembly locations.

THE LONG-TERM AUDIT

One-hundred devices from each generic family are subjected to each of the following stresses every eight weeks:

- High Temperature Operating Life: T_J = 150°C, 1000 hours, static biased or dynamic operation, as appropriate (worst case bias configuration is chosen)
- High Temperature Storage: T_J = 150°C, 1000 hours
- Temperature Humidity Biased Life: 85°C, 85% relative humidity, 1000 hours, static biased
- Temperature Cycling (Air-to-Air): −65°C to +150°C, 1000 cycles

THE SHORT-TERM MONITOR

Every other week a 50-piece sample from each generic family is run to 168 hours of pressure pot (15psig, 121°C, 100% saturated steam) and 300 cycles of thermal shock (-65°C to +150°C).

In addition, each Signetics assembly plant performs SURE product monitor stresses weekly on each generic family and molded package by pin count and frame type. Fiftypiece samples are run on each stress, pressure pot to 96 hours, thermal shock to 300 cycles

SURE REPORTS

The data from these test matrices provides a basic understanding of product capability, an indication of major failure mechanisms and an estimated failure rate resulting from each stress. This data is compiled periodically and is available to customers upon request.

Many customers use this information in lieu of running their own qualification tests, thereby eliminating time-consuming and costly additional testing.

RELIABILITY ENGINEERING

In addition to the product performance monitors encompassed in the Programmable Logic SURE program, Signetics' Corporate and Division Reliability Engineering departments sustain a broad range of evaluation and qualification activities.

Included in the engineering process are:

- Evaluation and qualification of new or changed materials, assembly/wafer-fab processes and equipment, product designs, facilities and subcontractors.
- Device or generic group failure rate studies.
- Advanced environmental stress development.
- Failure mechanism characterization and corrective action/prevention reporting.

The environmental stresses utilized in the engineering programs are similar to those utilized for the SURE monitor; however, more highly-accelerated conditions and extended durations typify the engineering projects. Additional stress systems such as biased pressure pot, power-temperature cycling, and cycle-biased temperature-humidity, are also included in the evaluation programs.

FAILURE ANALYSIS

The SURE Program and the Reliability Engineering Program both include failure analysis activities and are complemented by corporate, divisional and plant failure analysis departments. These engineering units provide a service to our customers who desire detailed failure analysis support, who in turn provide Signetics with the technical understanding of the failure modes and mechanisms actually experienced in service. This information is essential in our ongoing effort to accelerate and improve our understanding of product failure mechanisms and their prevention.

ZERO DEFECTS PROGRAM

In recent years, United States industry has increasingly demanded improved product quality. We at Signetics believe that the customer has every right to expect quality products from a supplier. The benefits which are derived from quality products can be summed up in the words, lower cost of ownership.

Those of you who invest in costly test equipment and engineering to assure that incoming products meet your specifications have a special understanding of the cost of ownership. And your cost does not end there; you are also burdened with inflated inventories, lengthened lead times and more rework.

SIGNETICS UNDERSTANDS CUSTOMERS' NEEDS

Signetics has long had an organization of quality professionals, inside all operating units, coordinated by a corporate quality department. This broad decentralized organization for achieving a high level of quality. Special programs are targeted on specific quality issues. For example, in 1978 a program to reduce electrically defective units for a major automotive manufacturer improved outgoing quality levels by an order of magnitude.


In 1980 we recognized that in order to achieve outgoing levels on the order of 100PPM (parts per million), down from an industry practice of 10,000PPM, we needed to supplement our traditional quality programs with one that encompassed all activities and all levels of the company. Such unprecedent-


ed low defect levels could only be achieved by contributions from all employees, from the R and D laboratory to the shipping dock. In short, from a program that would effect a total cultural change within Signetics in our attitude toward quality.

QUALITY PAYS OFF FOR OUR CUSTOMERS

Signetics' dedicated programs in product quality improvement, supplemented by close working relationships with many of our customers, have improved outgoing product quality more than twenty-fold since 1980. Today, many major customers no longer test Signetics circuits. Incoming product moves directly from the receiving dock to the production line, greatly accelerating throughput and reducing inventories. Other customers have pared significantly the amount of sampling done on our products. Others are beginning to adopt these cost-saving practices.

We closely monitor the electrical, visual, and mechanical quality of all our products and review each return to find and correct the cause. Since 1981, over 90% of our customers report a significant improvement in overall quality (see Figure 1).





At Signetics, quality means more than working circuits. It means on-time delivery of the right product at the agreed upon price (see Figure 2). Signetics considers Performance to Customer Request and Performance to Original Schedule Date to be key Quality issues. Employees treat delinquencies as quality defects. They analyze the cause for the delinquency and seek corrective action to prevent future occurance. Continuous effort is given to try to acheive the ultimate goal of zero delinquencies.

ONGOING QUALITY PROGRAM

The quality improvement program at Signetics is based on "Do it Right the First Time". The intent of this innovative program is to change the perception of Signetics' employees that somehow quality is solely a manufacturing issue where some level of defects is inevitable. This attitude has been replaced by one of acceptance of the fact that all errors and defects are preventable, a point of view shared by all technical and administrative functions equally.

This program extends into every area of the company, and more than 40 quality improvement teams throughout the organization drive its ongoing refinement and progress.

Key components of the program are the Quality College, the "Make Certain" Program, Corrective Action Teams, and the Error Cause Removal System.

The core concepts of doing it right the first time are embodied in the four absolutes of quality:

- The definition of quality is conformance to requirements.
- The system to achieve quality improvement is prevention.
- The performance standard is zero defects.
- The measurement system is the cost of quality.

QUALITY COLLEGE

Almost continuously in session, Quality College is a prerequisite for all employees. The intensive curriculum is built around the four absolutes of quality; colleges are conducted at company facilities throughout the world.

"MAKING CERTAIN" -ADMINISTRATIVE QUALITY IMPROVEMENT

Signetics' experience has shown that the largest source of errors affecting product and service quality is found in paperwork and in other administrative functions. The "Make Certain" program focuses the attention of management and administrative personnel on error prevention, beginning with each employee's own actions.

This program promotes defect prevention in three ways: by educating employees as to the impact and cost of administrative errors, by changing attitudes from accepting occasional errors to one of accepting a personal work standard of zero defects, and by providing a formal mechanism for the prevention of errors.

CORRECTIVE ACTION TEAMS

Employees with the perspective, knowledge, and necessary skills to solve a problem are formed into ad hoc groups called Corrective Action Teams. These teams, a major force within the company for quality improvement, resolve administrative, technical and manufacturing problems.

ECR SYSTEM (ERROR CAUSE REMOVAL)

The ECR System permits employees to report to management any impediments to doing the job right the first time. Once such an impediment is reported, management is obliged to respond promptly with a corrective program. Doing it right the first time in all company activities produces lower cost of ownership through defect prevention.

PRODUCT QUALITY PROGRAM

To reduce defects in outgoing products, we created the Product Quality Program. This is managed by the Product Engineering Council, composed of the top product engineering and test professionals in the company. This group:


- Sets aggressive product quality improvement goals;
- provides corporate-level visibility and focus on problem areas;
- serves as a corporate resource for any group requiring assistance in quality improvement; and
- drives quality improvement projects.

As a result of this aggressive program, every major customer who reports back to us on product performance is reporting significant progress.

VENDOR CERTIFICATION PROGRAM

Our vendors are taking ownership of their own product quality by establishing improved process control and inspection systems. They subscribe to the zero defects philosophy. Progress has been excellent.

November 1986 1-5



Through intensive work with vendors, we have improved our lot acceptance rate on incoming materials as shown in Figure 3. Simultaneously, waivers of incoming material have been eliminated.

MATERIAL WAIVERS

1986 - (0) (Goal)

1985 - 0

1984- 0

1983 - 0

1982 - 2

1981 - 134

Higher incoming quality material ensures higher outgoing quality products.

QUALITY AND RELIABILITY ORGANIZATION

Quality and reliability professionals at the divisional level are involved with all aspects of the product, from design through every step in the manufacturing process, and provide product assurance testing of outgoing product. A separate corporate-level group provides direction and common facilities.

Quality and Reliability Functions

- Manufacturing quality control
- Product assurance testing
- Laboratory facilities failure analysis, chemical, metallurgy, thin film, oxides
- Environmental stress testing
- Quality and reliability engineering
- Customer liaison

COMMUNICATING WITH EACH OTHER

For information on Signetics' quality programs or for any question concerning product quality, the field salesperson in your area will provide you with the quickest access to answers. Or, write on your letter-head directly to the corporate director of quality at the corporate address shown at the back of this manual.

We are dedicated to preventing defects. When product problems do occur, we want to know about them so we can eliminate their causes. Here are some ways we can help each other:

- Provide us with one informed contact within your organization. This will establish continuity and build confidence levels.
- Periodic face-to-face exchanges of data and quality improvement ideas between your engineers and ours can help prevent problems before they occur.
- Test correlation data is very useful. Line-pull information and field failure reports also help us improve product performance.
- Provide us with as much specific data on the problem as soon as possible to speed analysis and enable us to take corrective action.
- An advance sample of the devices in question can start us on the problem resolution before physical return of shipment.

This team work with you will allow us to achieve our mutual goal of improved product quality.

MANUFACTURING: DOING IT RIGHT THE FIRST TIME

In dealing with the standard manufacturing flows, it was recognized that significant improvement would be achieved by "doing every job right the first time", a key concept of the quality improvement program. During the development of the program many profound changes were made. Figure 4. Programmable Logic Process Flow, shows the result. Key changes included such things as implementing 100% temperature testing on all products as well as upgrading test handlers to insure 100% positive binning. Some of the other changes and additions were to tighten the outgoing QA lot acceptance criteria to the tightest in the industry, with zero defect lot acceptance sampling across all three temperatures.


The achievements resulting from the improved process flow have helped Signetics to be recognized as the leading Quality supplier of Programmable Logic. These achievements have also led to our participation in several Ship-to-Stock programs, which our customers use to eliminate incoming inspection. Such programs reduce the user cost of ownership by saving both time and money.

OUR GOAL: 100% PROGRAMMING YIELD

Our original goal back in the early 1970s was to develop a broad line of programmable products which would be recognized as having the best programming yield in the industry. Within the framework of a formal quality program, our efforts to improve circuit designs and refine manufacturing controls have resulted in major advances toward that goal.

Also within the framework of our formal quality program we have now established a stated goal of 100% programming yield. Through the increasing effectiveness of a quality attitude of "Do It Right The First Time" we're moving ever closer to that target.

Signetics PLD programming yields have been shown in collected data from internal audits and customer reporting to be consistently higher than comparable devices produced by our competition. We use systematic methods involving publication of exacting specifications of our programming algorithms, and through evaluation of those algorithms as implemented in industry standard programming equipment. Because of this we can assure our customers who program Signetics PLD's on such qualified equipment they will see consistently high yields. Our data base shows that average lot programming yield exceeds 97%.




1-7

As time goes on the drive for a product line that has Zero Defects will grow in intensity. These efforts will provide both Signetics and our customers with the ability to achieve the mutual goal of improved product quality.

The Application Specific Quality Assurance department has monitored PPM progress, which can be seen in Figure 5. We are pleased with the progress that has been made, and expect to achieve even more impressive results as the procedures for accomplishing these tasks are fine tuned.

The real measure of any quality improvement program is the result that our customers see. The meaning of *Quality* is more than just working circuits. It means commitment to *On Time Delivery* at the *Right Place* of the *Right Quantity* of the *Right Product* at the *Agreed Upon Price*.



November 1986 1-8

Alphanumeric Index

Application Specific Products

AN7		Single Chip Multiprocessor Arbiter	9-3
AN8		Introduction To Signetics Programmable Logic	9-15
AN10		4-Bit Binary-To-7 Segment Decoder	9-27
AN11		PLD Programmable Retriggerable One-Shot	9-51
AN12		Low Cost Programmer For PLD 20-Pin Series	9-5
AN13		Oscillator With PLS159	9-7
AN14		Latches & Flip-Flops With PLS153	9-76
AN15		PLS159 Primer	9-89
AN16		PLS159 As Modulo Counters	9-100
AN17		Electronic Combination Lock	9-107
AN18		Schmitt Trigger Using PLS153 and PLS159	9-110
AN19			9-118
AN20			9-122
AN21			9-125
AN22		·	9-13
AN23			9-139
AN24 .			9-152
AN25			9-158
AN26		· · ·	9-164
AN27			9-172
AN28			9-172 9-180
AN29			9-100 9-191
PLC473	Series 24	Erasable-Programmable Logic Array (20 × 24 × 11)	5-91
PLHS153	Series 20	Field-Programmable Logic Array (20 × 24 × 11)	4-21
PLHS 193 PLHS 473	Series 24	Field-Programmable Logic Array (18 × 42 × 10) Field-Programmable Logic Array (20 × 24 × 11)	5-85
PLHS501	Series 52	· · · · · · · · · · · · · · · · · · ·	3-9
PLHS501 PLHS502	Series 52	Programmable Macro Logic Random Logic Unit (32 × 72 × 24)	3-19
		Programmable Macro Logic Sync/Async Register Macro Unit (32 × 64 × 24)	
PLHS18P8A	Series 20 Series 20	Programmable AND Array Logic (18 × 72 × 8)	4-67
PLMC153		Mask-Programmable Logic Array (18 × 42 × 10)	3-3
PLS100/PLS101	Series 28	Field-Programmable Logic Array (16 × 48 × 8)	6-3
PLS103	Series 28	Field-Programmable Gate Array (16 × 9 × 9)	6-10
PLS105	Series 28	Field-Programmable Logic Sequencer (16 × 48 × 8)	6-16
PLS105A	Series 28	Field-Programmable Logic Sequencer (16 × 48 × 8)	6-27
PLS151	Series 20	Field-Programmable Gate Array (18 × 15 × 12)	4-3
PLS153	Series 20	Field-Programmable Logic Array (18 × 42 × 10)	4-9
PLS153A	Series 20	Field-Programmable Logic Array (18 × 42 × 10)	4-15
PLS155	Series 20	Field-Programmable Logic Sequencer (16 × 45 × 12)	4-27
PLS157	Series 20	Field-Programmable Logic Sequencer (16 × 45 × 12)	4-37
PLS159	Series 20	Field-Programmable Logic Sequencer (16 × 45 × 12)	4-47
PLS159A	Series 20	Field-Programmable Logic Sequencer (16 × 45 × 12)	4-57
PLS161	Series 24	Field-Programmable Logic Array (12 × 48 × 8)	5-3
PLS162	Series 24	Field-Programmable Address Decoder (16 × 5)	5-9
PLS163	Series 24	Field-Programmable Address Decoder (12 × 9)	5-15
PLS167	Series 24	Field-Programmable Logic Sequencer (14 × 48 × 6)	5-21
PLS167A	Series 24	Field-Programmable Logic Sequencer; Enhanced Speed (14 × 48 × 6)	5-33
PLS168	Series 24	Field-Programmable Logic Sequencer (12 × 48 × 8)	5-45
PLS168A	Series 24	Field-Programmable Logic Sequencer; Enhanced Speed (12 × 48 × 8)	5-57
PLS173	Series 24	Field-Programmable Logic Array (22 × 42 × 10)	5-69
PLS179	Series 24	Field-Programmable Logic Sequencer (20 × 45 × 12)	5-75
PLUS153	Series 20	Field-Programmable Logic Array (18 × 42 × 10)	3-5
PLUS173	Series 24	Field-Programmable Logic Array (22 × 42 × 10)	3-7
PLUS405A	Series 28	Field-Programmable Logic Sequencer (16 $ imes$ 64 $ imes$ 8)	6-38

Selection Guide

Application Specific Products

SIGNETICS PN	ARCHITECTURE	PACKAGE	TOTAL INPUTS (# DEDICATED)	PRODUCT TERMS	INTERNAL STATE REGISTERS	OUTPUTS	T _{PD}	Icc
						C, I/O, R, RI/O	(Typical \	/alues)1,2
	FPGA							
PLS103 PLS151	16 × 9 × 9 18 × 15 × 12	28 Pin 20 Pin	16 18 (6)	9 15	0 0	9 C 12 I/O	20ns 15ns	120mA 130mA
	FPAD							
PLS162 PLS163	16 × 5 12 × 9	24 Pin 24 Pin	16 12	5 9	0 0	5 C 9 C	20ns 20ns	120mA 120mA
	FPLA							
PLS100 PLS153	16 × 48 × 8 18 × 42 × 10	28 Pin 20 Pin	16 18 (8)	48 42	0	8 C 10 I/O	35ns 30ns	120mA 130mA
PLS153A PLHS153**	18 × 42 × 10 18 × 42 × 10	20 Pin 20 Pin	18 (8) 18 (8)	42 42	0	10 I/O 10 I/O	20ns 15ns	130mA 150mA
PLUS153** PLC153** PLS161	18 × 42 × 10 18 × 42 × 10 12 × 48 × 8	20 Pin 20 Pin 24 Pin	18 (8) 18 (8) 12	42 42 48	0 0	10 I/O 10 I/O 8 C	9ns 35ns 35ns	175mA 25mA 120mA
PLS173 PLC173**	22 × 42 × 10 22 × 42 × 10	24 Pin 24 Pin 24 Pin	22 (12) 22 (12)	46 42 42	0	10 I/O 10 I/O	20ns 35ns	150mA 25mA
PLUS173** PLHS473	22 × 42 × 10 20 × 24 × 11	24 Pin 24 Pin	22 (12) 20 (11)	42 24	0	10 I/O 2 C & 9 I/O	9ns 15ns	175mA 140mA
PLC473** PLHS18P8A	20 × 24 × 11 18 × 72 × 8	24 Pin 20 Pin	20 (11) 18 (10)	24 72	0	2 C & 9 I/O 8 I/O	30ns 15ns	25mA 120mA
	FPLS							
PLS105 PLS105A	16 × 48 × 8 16 × 48 × 8	28 Pin 28 Pin	16 16	48 48	6 6	8 R 8 R	60ns 45ns	120mA 120mA
PLC105** PLUS405** PLS155	16 × 48 × 8 16 × 64 × 8 16 × 45 × 12	28 Pin 28 Pin 20 Pin	16 16	48 64 45	6 8 4*	8 R 8 R 8 I/O & 4 R I/O	50ns 15ns	40mA 160mA
PLS155 PLS157 PLS159	16 × 45 × 12 16 × 45 × 12 16 × 45 × 12	20 Pin 20 Pin 20 Pin	16 (4) 16 (4) 16 (4)	45 45 45	6* 8*	6 I/O & 6 R I/O 4 I/O & 8 R I/O	55ns 55ns 55ns	150m/ 150m/ 150m/
PLS167 PLS167A	14 × 48 × 6 14 × 48 × 6	24 Pin 24 Pin	14	48 48	6 plus 2* 6 plus 2*	6 R	60ns 45ns	120m/ 120m/
PLS168 PLS168A	12 × 48 × 8 12 × 48 × 8	24 Pin 24 Pin	12 12	48 48	6 plus 4* 6 plus 4*	8 R 8 R	60ns 45ns	120m/ 120m/
PLS179	20 × 45 × 12 FPML	24 Pin	20 (8)	45	8*	4 I/O & 8 R I/O	45ns	145mA
PLHS501 PLHS502	32 × 72 × 24 32 × 64 × 24	52 Pin 52 Pin	32 (24) 32 (24)	72 64	0 16	16 C and 8 I/O 16 C or R and 8 C or R I/O	20ns 15/30ns	250m/ 250m/

OUTPUTS:

C = Combinatorial output
R = Registered output

NOTES:

1-10 November 1986

I/O = Combinatorial I/O

R I/O = Registered I/O
* State registers shared with output registers

^{**} Under development

^{1.} $T_{PD} = T_{IS} + T_{CKO}$ for registered devices 2. For worst case specifications refer to data sheets for individual product.

Ordering Information

Application Specific Products

Signetics Programmable Logic Devices may be ordered by contacting either the local Signetics sales office, Signetics representatives or authorized distributors. A complete listing is located in the back of this manual.


Table 1 provides part number definition for Signetics PLD's. The Signetics part number system allows complete ordering information to be specified in the part number. The part number and product

description is located on each data sheet.

Military versions of these commercial products may be ordered. Please refer to the military products data manual for complete ordering information.

Quartz Window

Table 1. New Signetics PLD Part Numbering System



Note To Users Of 82SXXX Part Numbering System

Application Specific Products

Signetics has changed its part numbering system for Programmable Logic Products. The change is simple and straightforward. Simply replace the old temperature code and "82" Bipolar Memory designator with "PL." This change in part numbering has been done to create a unique, identifiable image for Signetics Programmable Logic

Products. As we continue to introduce PLD's with new features, processes, and fusing technology, the new system will allow us to better describe these products through the product part number. In addition, more critical information can be placed on the device itself even when plastic leaded chip carriers are used. The new part number system does not

indicate any change in process or technology has occurred. The only thing changing is the nomenclature.

We sincerely hope this necessary change causes no inconveniences to our many customers. Thank you for your lovalty.

PART NUMBERING EXAMPLES

OLD PART NUMBER	NEW PART NUMBER	DESCRIPTION
N82S100N	PLS100N	Signetics Programmable Logic Field Programmable Logic Array (FPLA) Bipolar Schottky Process – Nichrome Fuses – 28-Lead Dual-In-Line Package.
N82S105AA	PLS105AA	Signetics Programmable Logic Field Programmable Logic Sequencer (FPLS) Bipolar Schottky Process - Nichrome Fuses - High Speed Option - 28-Lead Plastic Leaded Chip Carrier.
N/A	PLC473FA	Signetics Programmable Logic Field Programmable Logic Array (FPLA) CMOS - UV Erasable Fuses - 24-Lead Cerdip Dual-In-Line Package with quartz window.
N/A	PLMC153F	Signetics Programmable Logic Programmable Logic Array CMOS – Mask Programmable – 20-Lead Cerdip Dual-In-Line Package.
N/A	PLHS18P8AA	Signetics Programmable Logic Field Programmable Array Oxide Isolated, Bipolar-Vertical Fuses - High Speed Option - 20-Pin Plastic Leaded Chip Carrier.

This change affects commercial product only.

2

Signetics

Section 2 Introduction

Application Specific Products

INDEX

Section 2 - Introduction	
What is Signetics' Programmable Logic	2-3
Programming Information	2-48



Introduction

Signetics Programmable Logic

Application Specific Products

WHAT IS PROGRAMMABLE LOGIC

In 1975, Signetics Corporation developed a new product family by combining its expertise in semi-custom gate array products and fuse-link Programmable Read Only Memories (PROMs). Out of this marriage came Signetics Programmable Logic Family. The PLS100 Field-Programmable Logic Array (FPLA) was the first member of this family. The FPLA was an important industry first in two ways. First, the AND/OR/INVERT architecture allowed the custom implementations of Sum of Product logic equations. Second, the three-level fusing allows complete flexibility in the use of this device family. All logic interconnections from input to output are programmable.


Development of this family did not stop with the PLS100. In 1977, the PLS103 Field-Programmable Gate Array (FPGA) and the PLS107 Field-Programmable ROM Patch (FPRP) were introduced.

The PLS105 Field-Programmable Logic Sequencer (FPLS) was announced in 1979. This device represents a significant step forward for PLD. The FPLS is a fully-implemented Mealy State Machine on a chip. Incorporated into its architecture are 48 P-terms, an 8-bit Output Register, and a 6-bit internal State Register. Reference Figure 1.

The FPLS can synchronously perform sequential routines at 20MHz. All of these products are now known as the Signetics PLD Series 28 Programmable Logic Family.

Signetics' next innovation in this area was the Series 20 Programmable Logic Family. All members of this family are assembled in 20-pin packages. While reducing the number of pins in this family, Signetics has utilized controlled I/O in order to maintain the utility of the Series 20. Appropriate control terms have been included to allow active control of pin direction. Reference Figure 2.


The latest addition to the Signetics Programmable Logic families is the Series 24 devices. The PLS161 FPLA and the PLS167 FPLS are 24-pin devices comparable to the 28-pin PLS100 and PLS105 respectively. These devices have been followed by the PLS162/PLS163 Field-Programmable Address Decoder and the PLS168 FPLS.



November 1986 2-3


Table 1. PLD Product Family

	20-PIN, S	ERIES 20	
PART NUMBER	TYPE	CONFIGURATION	
PLS151	FPGA	18-Input/12-Output	
PLS153/153A/PLHS153	FPLA	18-Input/10-Output – 42-Term	
PLS155-159	FPLS	16-Input/12-Output – 45-Term	
PLS155	FPLS	4 Registered Outputs	
PLS157	FPLS	6 Registered Outputs	
PLS159	FPLS	8 Registered Outputs	
PLHS18P8A	FPAA	18-Input/10-Output – 72-Term	
	24-PIN, S	ERIES 24	
PLS161	FPLA	12-Input/8-Output – 48-Term	
PLS162	FPGA	16-Input/5-Output	
PLS163	FPGA	12-Input/9-Output	
PLS167	FPLS	14-Input/6-Output – 48-Term	
		8-Bit State Registers	
		6-Output Registers	
PLS168	FPLS	12-Input/8-Output 48-Term	
	1	10-Bit State Registers	
		8-Output Registers	
PLS173/PLUS173	FPLA	22-Input/10-Output – 42-Term	
PLS179	FPLS	16-Input/12-Output – 42-Term	
	1	8-Bit State and Output Registers	
PLHS473/PLC473	FPLA	20-Inputs/11-Output – 24-Term	
	28-PIN, S	ERIES 28	
PLS100/101	FPLA	16-Inputs/8-Output 48-Term	
PLS103	FPGA	16-Inputs/9-Output	
PLS105/105A/PLC105	FPLS	16-Inputs/8-Output – 48-Term	
		6-Bit State Register	
	1	8-Output Registers	
PLUS405	FPLS	16-Inputs/8-Outputs – 64-Terms	
		8-Bit State and Output Registers	



November 1986 2-4

Introduction






Table 2. Gate Replacement (All Terms Used)

	Gates	I.C.s
Each P-Term = 2 8-Input AND Gates & 1 2-Input AND Gate =	144	108
OR Matrix = 16 4-Input OR Gates =	<u>128</u>	_32
	272	140

Table 3. Typical Application

4 Variables/P-Term	40 Gates
4 P-Terms/Output	15-20 I.C.s

PRODUCT DESCRIPTION

While all PLD devices are architecturally similar, the Field-Programmable Logic Array is most representative of the concepts involved. The FPLA is an AND/OR/INVERT device, with all internal interconnections programmable via fuse links. If we compare the PLS100 FPLS to the familiar 7450 AOI gate, the similarity of function becomes apparent.

Package-Gate Replacement Potential

All Signetics PLD devices are capable of replacing multiple discrete logic devices. The number of packages is dependent on the application and the device used.

If all product terms and inputs on the PLS100 are utilized, a total of 272 gates and 140 I.C.s can theoretically be replaced. (See Table 2.) Since the PLS100 is made up of logic structures which are not available as commercial logic devices, such as 32 input AND gates and 48 input OR gates, these numbers are based on breakdowns of these high complexity logic structures into structures which are available as discrete logic.

The typical application does not fully utilize the FPLA, however. We can assume that the typical application is as defined in Table 3.

The replacement of 15-20 I.C.s with one PLS100 is not unusual.

2-5

Introduction

PLD ECONOMICS

The reason any product line exists is because it solves a problem in a cost-effective manner.

PLD is no different in this respect. Let's assume that one PLS100 is replacing only 10 TTL logic packages.

If we assume that the average selling price of an SSI level device is \$0.25, then we have a basis for comparison.

10 I.C.s @ 0.35 = \$3.50 1 PLS100 FPLA = \$7.00

Considering piece-part cost alone does not fare well for the PLS100 FPLA. **But**, part cost is one of the smaller costs in systems manufacturing. Let's next consider PC board costs.

PC BOARD

The purchase price of a PCB is calculated on a per square inch basis. Typical costs at the 5K level are $$0.23/in^2$, the cost for LS is $1.2in^2 = $0.23/in^2 = 0.28 . For a 28-pin FPLA device, the packing density is

1-PLS100 per 2.5in^2 , giving a cost of $2.5 \text{in}^2 \times \$0.23/\text{in}^2 = \0.58 .

PCB FABRICATION

Now let's consider the cost of building the board. The primary cost for PCB fabrication is parts preparation and stuffing.

Estimates by PCB manufacturers indicate a nominal cost of \$0.14 per device for LS TTL and \$0.16 for 28-pin FPLA. There is also a basic cost of \$0.02 per in² for handling, soldering, and inspecting.

The cost of incoming inspection and inventory/usage must also be considered in any fair comparison.

INCOMING INSPECTION

The cost of incoming inspection can be calculated on a per-pin basis. Assuming an equal mix of 14- and 16-pin SSI parts and a testing cost of \$0.01 per pin, the LS TTL cost is \$0.15 per I.C. The corresponding cost for

the PLS100 would be $\$0.01 \times 28$ or \$0.28

COMPONENT INVENTORY/ USAGE

The inventory cost for LS TTL parts is dominated by inventory maintenance, while the LSI type parts, the piece price dominates. Assuming a 2% usage rate due to parts breakage, burnout, etc., in the manufacturing process, the parts cost for LS TTL is $2\% \times \$0.25 = \0.005 . Adding \$0.02 per device for inventory maintenance, the total LS cost \$0.03. For FPLA, $2\% = \$7.00 \pm \$0.02 = \$0.16$.

Consideration must also be given to testing the completed PCB and Rework costs.

PCB TESTING

Testing costs are generally figured on a PCB basis and are usually go-no-go tests using a "bed of nails". For this comparison, assume a PCB of 5" × 7". The cost for testing the completed PCB is estimated to be \$3.60 for 20 I.C.s. This breaks down as \$0.18 per LS TTL device or about \$0.45 per FPLA device.

PCB REWORK

The main causes of rework are poorly plated holes, solder bridges, and parts inserted incorrectly. The "bed of nails" test can usually detect all of the faults. Rework costs about 50% of test costs. The result is \$1.80 per PCB, or \$0.09 per device for LS TTL and \$0.18 for the 28-pin FPLA.

System manufacturing costs are harder to define. For this comparison we estimated \$0.28 for each LS device and about \$0.65 for the FPLA. These costs include backplane wiring, final system assembly and test costs.

Now using these figures, the comparison in Table 4 can be made.

Table 4. Cost Analysis

	LS TTL	FPLA
IC COMPONENTS	.35	7.00
PCB MANUFACTURING		
Incoming Inspection	.15	.28
Component Inventory/Usage	.03	.16
PC Board	.28	.58
Fabrication	.14	.16
Test	.18	.45
Rework	.09	.18
ASSEMBLY LABOR	.28	.65
COST PER COMPONENT	1.50	9.46
NUMBER OF COMPONENTS	× 10	<u>× 1</u>
TOTAL	15.00	9.46
CONCLUSION:		
THE FPLA is a 37% savings over the	LS TTL DESIGN.	

Introduction

PLD LOGIC SYNTHESIS


28-PIN


PLD is capable of Logic Synthesis. No intermediate step is required to implement Bool-

ean Logic Equations with PLD. Each term in each equation simply becomes a direct entry into the Logic Program Table. The following example illustrates this straightforward con-

$$X_0 = AB + \overline{C}D + B\overline{D}$$

 $\overline{X}_1 = \overline{A}B + \overline{C}D + EFG$






Introduction

In the previous example, the two Boolean Logic equations were broken into Product terms. Each P-term was then programmed into the P-term section of the PLS100 FPLA

Program Table. This was accomplished in the following manner:

Step 1 Select which input pins $I_0 - I_{15}$ will correspond to the input variables. In this case

A-G are the input variable names. I_{θ} through I_{0} were selected to accept inputs A-G respectively.




Step 2
Transfer the Boolean Terms to the FPLA
Program Table. This is done simply by defining each term and entering it on the Program
Table.

This P-term translates to the Program Table by selecting $A = I_6 = H$ and $B = I_5 = H$ and entering the information in the appropriate column

 $P_1 = \overline{C}D$


This term is defined by selecting $C=I_4=L$ and $D=I_3=H$, and entering the data into the Program Table. Continue this operation until all P-terms are entered into the Program Table.



2-8

Introduction


Step 3 Select which output pins correspond to each output function. In this case $F_0 = Pin$ $18 = X_0$, and $F_1 = Pin$ $17 = X_1$.



Step 4 Select the Output Active Level desired for each Output Function. For X_0 the active

level is high for a positive logic expression of this equation. Therefore, it is only necessary to place an (H) in the Active Level box above Output Function 0, (F_0) . Conversely, X_1 can

be expressed as \overline{X}_1 by placing an (L) in the Active Level box above Output Function 1, (F₁).



Introduction

Step 5


Select the P-Terms you wish to make active for each Output Function. In this case $X_0=P_0+P_1+P_2$, so an A has been placed in the intersection box for P_0 and X_0 , P_1 and X_0 and P_2 and X_0 .

Terms which are not active for a given output are made inactive by placing a (•) in the box under that P-term. Leave all unused P-terms unprogrammed.

Continue this operation until all outputs have been defined in the Program Table.

Step 6

Enter the data into a Signetics approved programmer. The input format is identical to the Signetics Program Table. You specify the P-terms, Output Active Level, and which P-terms are active for each output exactly the way it appears on the Program Table.





Introduction

PLD LOGIC SYNTHESIS 20-PIN

When fewer inputs and outputs are required in a logic design and low cost is most important, the Signetics 20-pin PLD should be considered first choice. The PLS153 is an FPLA with 8 inputs, 10 I/O pins, and 42 product terms. The user can configure the device by defining the direction of the I/O pins. This is easily accomplished by using the direction control terms $D_0 - D_9$ to establish

the direction of pins B_0-B_9 . The D-terms control the Tri-state buffers found on the outputs of the EX-OR gates. Figures 10 and 11 show how the D-term configures each B_χ pin.







2-11

Introduction

To control each D-term, it is necessary to understand that each control gate is a 36-input AND gate. To make the Tri-state buffer active ($B_{\rm x}$ pin an output), the output of the control gate must be at logic HIGH (1). This can be accomplished in one of two ways. A

HIGH can be forced on all control gate input nodes, or fuses can be programmed. When a fuse is programmed, that control gate input node is internally pulled up to HIGH (1). See Figure 12 and Figure 13. Programming the fuse permanently places a HIGH (1) on the input to the control gate. The input pin no longer has any effect on that state.





Introduction


DEDICATING B_X PIN DIRECTION

Since each input to the D-terms is true and complement buffered (see Figure 11), when the device is shipped with all fuses intact, all control gates have half of the 36 input lines at logic low (0). The result of this is all Control Gate outputs are low (0) and the Tri-state buffers are inactive. This results in all $B_{\rm x}$ pins being in the input condition. The resultant

device is, therefore, an 18-input, 0-output FPLA. While useful as a bit bucket or Write-Only-Memory (WOM), most applications require at least one output. Clearly, the first task is to determine which of the B_{χ} pins are to be outputs. The next step is to condition the control gate to make the Tri-state buffer for those gates active. To dedicate B_0 and B_1 as outputs, it is necessary to program all fuses to the inputs to Control Gates D_0 and D_1 . This internally pulls all inputs to those gates to

HIGH (1) permanently. Since all inputs to the Control Gates are HIGH (1), the output is HIGH (1) and the Tri-state buffers for B_0 and B_1 are active. This permanently enables B_0 and B_1 as outputs. Note that even though B_0 and B_1 are outputs, the output data is available to the AND array via the internal feedback (see Figure 11a).

To program this data, the PLS153 Program Table is used as shown in Figure 14.



Introduction


By placing a (—) Don't Care in each input box you are specifying that the True and Complement fuses are programmed on each Control Gate, thus permanently dedicating the B_0 and B_1 pins as outputs. By placing a (0) in all input boxes for B_2-B_9 , you are specifying that both True and Complement fuses are intact. This causes a low (0) to be forced on half of the Control Gate inputs, guaranteeing the output of the Control Gate will be low (0). When the Control Gate outputs are low (0), the Tri-state buffer is inactive

and the B_2-B_9 pins are enabled as inputs. All B_χ pin directions can be controlled in this manner.

ACTIVE DIRECTION CONTROL

Sometimes it is necessary to be able to actively change the direction of the B_{χ} pins without permanently dedicating them. Some applications which require this include Tristate bus enable, multi-function decoding, etc. This can easily be done by programming

the Control Gate to respond to one or more input pins. It is only necessary to select which l_x and B_x pins will control the pin directions and the active level HIGH (H) or LOW (L) that will be used. The PLS153 Program Table in Figure 15 shows the method of controlling B_0-B_9 with l_7 . When l_7 is LOW (L), pins B_0-B_9 are outputs when l_7 is HIGH (H), pins B_0-B_9 are inputs. Note that by programming all other l_x and B_x pins as DON'T CARE (—), they are permanently disconnected from control of B_x pin direction.



Introduction

The previous 28-pin logic synthesis example (Page 2-5) could be done on the PLS153 as follows:

$$X_0 = AB + \overline{C}D + B\overline{D}$$

$$\overline{X}_1 = \overline{A}B + \overline{C}D + EFG$$


Note that B_0 was used as a CHANGE input. When B_0 is HIGH (H) the outputs appear on B_8 and B_9 . When B_0 is LOW (L), the outputs appear on B_6 and B_7 . B_1 through B_5 are not used and therefore left unprogrammed.

THE ROLE OF AMAZE (AUTOMATIC MAP AND ZAP ENTRY) IN LOGIC DEVELOPMENT

AMAZE is a software development package which provides the logic designer with a multimode data input capability. This software package, which has been developed for both mainframe and microcomputer environments, allows data entry in the program table format previously described, or on one of two equation formats. Both Boolean Logic Equations and State Variable Equations are supported on AMAZE. In addition to the flexible input formats offered, AMAZE also provides full

device documentation, and a functional simulator. The simulator features manual and automatic modes. In the automatic mode, the software generates a set of input vectors which can be used as functional test vectors. The manual mode is an interactive procedure which allows the designer to input vectors to the simulator. The AMAZE simulator then responds with the appropriate output vector. In both modes, the simulator uses the functional model generated by the user's input data.

For more information on AMAZE refer to Section 8 of the 1987 Signetics Programmable Logic Data Manual.



Introduction

SEQUENTIAL LOGIC CONSIDERATIONS

The PLS105 and PLS155 – PLS159 represent significant increases in complexity when compared to the combinatorial logic devices pre-

viously discussed. By combining the AND/OR combinatorial logic with clocked output flipflops and appropriate feedback, Signetics has created the first family of totally flexible sequential logic machines.

CLOCK

I = INPUT

P = PRESENT STATE

N = NEXT STATE

F = NEXT OUTPUT

COMBIN.

LOGIC

OUTPUT

REGISTER

OF

PR

Figure 17. Basic Architecture Of PLS105 FPLS. I, P, N, And F Are Multi-line Paths Denoting Groups Of Binary Variables Programmed By The User.




Figure 18. Typical State Diagram. I₁₋₃ Are Jump Conditions Which Must Be Satisfied Before Any Transitions Take Place. F_r Are Changes in Output Triggered By I_m, And Stored in The Output Register State Transitions a → b and c → d involve No Output Change.




Figure 19. Typical State Transition
Between Any Two States Of
Figure 18. The Arrow Connecting
The Two States Gives Rise To A
Transition Term T_n. I Is The Jump
Condition.

The PLS105 FPLS (Field-Programmable Logic Sequencer) is an example of a high-order machine whose applications are manifold. Application areas for this device include high-speed data controllers, microprocessor and minicomputer bus arbitration, industrial controls, timing generation, multi-function counters and shift registers, and microprocessor driven microcontrollers. The PLS105 is fully capable of performing fast sequential operations in relatively low-speed processor systems. By placing repetitive sequential operations on the PLS105, processor overhead is reduced. Each PLS105 can be viewed as a high-speed, 48-state subroutine.

The following pages summarize the PLS105 architecture and features.

FPLS Architecture


The PLS105 Logic Sequencer is a programmable state machine of the Mealy type, in which the output is a function of the present state and the present input.


With the FPLS a user can program any logic sequence expressed as a series of jumps between stable states, triggered by a valid input condition (I) at clock time (t). All stable states are arbitrarily assigned and stored in the State Register. The logic output of the machine is also programmable, and is stored in the Output Register.

Clocked Sequence

A synchronous logic sequence can be represented as a group of circles interconnected with arrows. The circles represent stable states, labeled with an arbitrary numerical code (binary, hex, etc.) corresponding to discrete states of a suitable register. The arrows represent state transitions, labeled with symbols denoting the jump condition and the required **change** in output. The number of states in the sequence depends on the length and complexity of the desired algorithm.

Introduction





State Jumps

The state from which a jump originates is referred to as the Present state (P), and the state to which a jump terminates is defined as the Next state (N). A state jump always causes a change in state, but may or may not cause a change in machine output (F).

State jumps can occur only via "transition terms" T_n . These are logical AND functions of the clock (t), the Present state (P), and a valid input (l). Since the clock is actually applied to the State Register, $T_n = I \bullet P$. When T_n is "true", a control signal is generated and used at clock time (t) to force the contents of the State Register from (P) to (N), and to change the contents of the Output Register (if necessary). The simple state jump in Figure 20, involving 2 inputs, 1 state bit, and 1 output bit, illustrates the equivalence of discrete and programmable logic implementations.

FPLS Logic Structure

The FPLS consists of programmable AND and OR gate arrays which control the Set and Reset inputs of a State Register, as well as monitor its output via an internal feedback path. The arrays also control an independent Output Register, added to store output commands generated during state transitions, and to hold the output constant during state sequences involving no output changes. If desired, any number of bits of the Output Register can be used to extend the width of the State Register, via external feedback.

November 1986 2-17




Figure 22. Typical AND Gate Coupled To (I) And (P) Inputs.

If At Least One Link Pair Remains Intact, T_n Is Unconditionally Forced Low.




Figure 23. Choice Of input Polarity Coupling To A Typical AND Gate. With Both Links Open, (i) is Logically Don't Care.




Figure 24. Typical Transition Terms Involving Arbitrary Inputs And State Variables. All Remaining Gate Inputs Are Programmed Don't Care. Note That T₂ Output is State Independent.

Input Buffers

16 external inputs (I_m) and 6 internal inputs (P_s), fed back from the State Register, are combined in the AND array through two sets of True/Complement (T/C) buffers. There are a total of 22 T/C buffers, all connected to multi-input AND gates via fusible links which are initially intact.

Selective fusing of these links allows coupling either True, Complement, or Don't Care values of (I_m) and (P_s) .

"AND" Array

State jumps and output changes are triggered at clock time by valid transition terms T_n . These are logical AND functions of the present state (P) and the present input (I).

The FPLS AND Array contains a total of 48 AND gates. Each gate has 45 inputs — 44 connected to 22 T/C input buffers, and 1 dedicated to the Complement Array. The outputs of all AND gates are propagated through the OR Array, and used at clock time (t) to force the contents of the State Register from (P) to (N). They are also used to control the Output Register, so that the FPLS 8-bit output Γ_r is a function of the inputs and present state.

Introduction




Figure 25. Typical OR Array Gating Of Transition Terms T_{1,2,3} Controlling Arbitrary State And Output Register Stages.




Figure 26. The COMPLEMENT Array is Logically Constructed From A 48-input Programmable OR Gate Followed By An Inverter. All AND Terms Coupled To The OR Gate Are Complemented At The Inverter Output, And Can Be Fed Back As Inputs To The AND Array.

"OR" Array

In general, a clocked sequence will consist of several stable states and transitions, as determined by the complexity of the desired algorithm. All state and output changes in the state diagram imply changes in the contents of State and Output Registers.

Thus, each flip-flop in both registers may need to be conditionally set or reset several times with $T_{\rm n}$ commands. This is accomplished by selectively ORing through a programmable OR Array all AND gate outputs $T_{\rm n}$ necessary to activate the proper flip-flop control inputs.

The FPLS OR Array consists of 14 pairs of OR gates, controlling the S/R inputs of 14 State and Output Register stages, and a single OR gate for the Complement Array. All gates have 48 inputs for connecting to all 48 AND gates.

Complement Array


The COMPLEMENT Array provides an asynchronous feedback path from the OR Array back to the AND Array.

This structure enables the FPLS to perform both direct and complement sequential state jumps with a minimum of transition (AND) terms.

Typically direct jumps, such as T_1 and T_2 in Figure 27 require only a single AND gate each.

But a complement jump such as T_3 generally requires many AND gates if implemented as a direct jump. However, by using the Complement Array, the logic requirements for this type of jump can be handled with just one more gate from the AND Array.

Introduction



As indicated in Figure 28, the single Complement Array gate may be used for many states of the state diagram. This happens because all transition terms linked to the OR gate include the present state as a part of their conditional logic. In any particular state, only those transition terms which are a function of that state are enabled; all other terms coupled to different states are disabled and do not influence the output of the Complement Array. As a general rule of thumb, the Complement Array can be used as many times as there are states.

Figure 27. a. X And Y Specify The Conditional Logic For Direct Jump Transition Terms T_1 And T_2 . The Complement Jump Term T_3 is True Only When Both T_1 and T_2 Are False. b. Note That The Complementary Logic Expression For T_3 , $\overline{T_1+T_2}$, Corresponds Exactly To The Logic Structure Of The Complement Array.

Introduction




Figure 28. Logic Reduction With The Complement Array. The Logic State Diagram In (a) Includes Complement Jumps T_{C3} And T_{C5} Defined In (b). When Using The Complement Array, A Savings Of 2 Transition Terms Results, As Shown In (c) And (d).

November 1986 2-21

Introduction

Table 5. 20-Pin PLD Sequential Family Summary

DEVICE	REGISTERED OUTPUTS	OUTPUT TYPE T.S.	
PLS155	4-Bit Register		
PLS157	6-Bit Register	T.S.	
PLS159	8-Bit Register	T.S.	

PLD-20 SEQUENTIAL DEVICES

The 20-pin PLD family also includes sequential devices. These devices are all similar in architecture. The major difference consists of the number of outputs which are registered.

FEATURES

The PLD-20 sequencers have been designed with a maximum of flexibility in mind. Each element of the architecture contributes to the ease of use the PLD-20 family provides. Each part has the features listed:

- J/K flip-flop Output Register
- Dynamic control of flip-flop type (J/K or D)

- Parallel bus load
- Asynchronous preset and reset capability
- Combinational I/O pins
- Programmable enable pins
- Output feedback to AND Array available


OUTPUT REGISTER

The Output Register of the PLD-20 sequential devices are comprised of fully implemented J/K flip-flops. Each flip-flop is positive edge-triggered from a common clock.

In addition, a dynamically controllable "fold-back" buffer between the J and K inputs to the flip-flop allows the designer to change the function of the flip-flop from J/K to D-type under the control of the flip-flop control term (F). A fuse allows the designer to dedicate the flip-flop as a permanent D-type by programming the fuse.

By leaving the fuse intact, the flip-flop control line (F) is maintained as the active mode control. If the output of F is logic Low (0), then the flip-flop is configured as a D-type. If the output of F is a logic High (1), then the flip-flop is configured as a J/K type. Term F is programmed in the same manner as the 32 logic transition terms (T). It is well to note at this time that when the flip-flop is configured as a D-type, the OR-term driving the K input of the flip-flop must not be active.

During all modes of operation, the output register data is fed back to the AND Array. This feedback is used to establish presentstate to next-state jumps.




Introduction

PARALLEL BUS LOADING

The Output Register may be loaded from the bus via the load control term (L). This feature

forces the data contained on the F_0 pin into the J/K flip-flop. It operates synchronously with the rising edge of the clock. This feature

can be used to preload a state into the machine, or to latch input data into the AND Array.




November 1986 2-23

Introduction

PRESET AND RESET

Asynchronous preset and reset capability has been provided on the PLD-20 sequential

devices. This feature is controlled in the AND-Array on the PLS159. However, the preset and reset function on the PLS155 is controlled via the OR Array. The PLS157 preset and reset controls are split between the two arrays. See the individual data sheets for details.




Introduction

COMBINATIONAL I/O PINS

Each PLD-20 sequential device has a number of combinational pins (B_n) which can be

programmed and used exactly as the B pins on the PLS153 FPLA. The direction control term (D) establishes the data flow on these pins. The individual data sheet should be consulted for the quantity and pin number assignment for each device.



2-25

November 1986


Introduction


PLA vs. PAL® ARRAYS

The PLA architecture provides the most efficient means of implementing logic. The 28-pin devices, PLS100/101 and PLS103 are unique in their ability to directly implement logic.

They offer the most useable P-terms, the highest number of inputs and outputs, and the most straightforward programming of any logic device in the industry. The following diagrams illustrate the relative ease of programming the flexible PLA structure against the fixed OR Array of the PAL.

The Signetics approach to programmable logic gives the designer the flexibility he needs where he needs it—in the device itself. The combination of totally flexible architecture, more useable product terms, and ease of logic implementation make Signetics Programmable Logic Family the obvious choice.





^{*}PAL is a registered trademark of Monolithic Memories, Inc.

November 1986 2-26

Introduction

COMPATIBLE WITH PAL® LOW/MEDIUM COMPLEXITY PRODUCT, i.e., 14H/L4 16H/L2 16LS 10H/LS 16C1, FPLA PLS153/153A

ADDITIONAL FEATURES:

1. PROGRAMMABLE OUTPUT POLARITY 2. PROGRAMMABLE OR ARRAY

3. 10 OUTPUTS vs. 8 FOR PAL

4. 32 PRODUCT TERMS vs. 16 FOR LOW AND MEDIUM PALS

FPLS PLS155/157/159 COMPATIBLE WITH PAL REGISTERED TYPES 16R3, 16R5, 16R4, etc.

ADDITIONAL FEATURES:


1. PROGRAMMABLE AND/OR, ALSO CONTROLLABLE FLIP FLOPS; AS D, TOGGLE, OR JK


*PAL is a trademark of Monolithic Memorles, Inc.


Figure 35. PLD-20 Product Comparison

PLD FAMILY SUMMARY


	Field	-Programmable G	ate Arrays	
PLS103	16 × 9	28-Pin	Tri-state (Combinatorial)	
PLS151	18 × 12	20-Pin	Tri-state (Combinatorial)	
Field-Programmable Address Decoders				
PLS162	16 × 5	24-Pin	Tri-state (Combinatorial)	
PLS163 .	12 × 9	24-Pin	Tri-state (Combinatorial)	
	Field	Programmable Lo	ogic Arrays	
PLS100	16 × 48 × 8	28-Pin	Tri-state (Combinatorial)	
PLS101	16 × 48 × 8	28-Pin	Open Collector (Combinatorial)	
PLS153/153A/PLHS153	18 × 45 × 10	20-Pin	Tri-state (Combinatorial)	
PLS161	12 × 48 × 8	24-Pin	Tri-state (Combinatorial)	
PLS173/PLUS173	22 × 45 × 10	24-Pin	Tri-state (Combinatorial)	
PLHS473	20 × 24 × 11	24-Pin	Tri-state and Open Collector	
PLC473	20 × 24 × 11	24-Pin	Tri-state and Open Collector (CMOS)	
PLHS18P8A	18 × 72 × 8	20-Pin	Tri-state (Combinatorial); Fixed OR Array	
	Field-Pr	ogrammable Logic	c Sequencers	
PLS105/105A	16 × 48 × 8	28-Pin	Tri-state Mealy State Machine	
PLS155	16 × 42 × 12	20-Pin	Tri-state 4-Bit Sequencer	
PLS157	16 × 42 × 12	20-Pin	Tri-state 6-Bit Sequencer	
PLS159/159A	16 × 42 × 12	20-Pin	Tri-state 8-Bit Sequencer	
PLS167/167A	14 × 48 × 6	24-Pin	Tri-state Mealy State Machine	
PLS168/168A	12 × 48 × 8	24-Pin	Tri-state Mealy State Machine	
PLS179	20 × 42 × 8	24-Pin	Tri-state 8-Bit Sequencer	
PLUS405A	16 × 64 × 8	28-Pin	Tri-state Mealy State Machine	
	Field	-Programmable M	acro Logic	
PLHS501	32 × 72 × 24	52-Pin	Random Logic Unit	
PLHS502	$32 \times 64 \times 24$	52-Pin	Registered Logic Unit	







Introduction




November 1986 2-31


Introduction

FPLA LOGIC DIAGRAM


PLS100/101





Introduction




November 1986 2-33










Introduction

FPLA LOGIC DIAGRAM PLHS18P8A 19 B₇ 4 2 18 B₆ 12 3-17 B₅ 13 4 16 B₄ 14 5 15 B₃ 15 6 14 B₂ 16 7 13 B₁ 17 8--[12] B₀ le [9]—**|**\$ 11 lg


1. All unprogrammed or virgin "AND" gate locations are pulled to a logic "1".
2. Programmable connections.



Introduction

FPLS LOGIC DIAGRAM

PLS155



Introduction

-15 F₂

-14 F,

-13F₀

11 cx


FPLS LOGIC DIAGRAM **PLS157** -(LOGIC TERMS--T)-4-111 Œ 42-4 12 B₄ ПB, 882 -[7]B, 6 B₀ 18 Fs \Box -177 F4 -16 F₃


Mo de


NOTES:

- 1. All OR gate inputs with a blown link float to a logic '0'.
 2. All other gates and control inputs with a blown link float to a logic '1'.
 3. ⊕ denotes WIRE-OR.
- Programmable connections.

2-41 November 1986








Introduction

FPLS LOGIC DIAGRAM

PLS179




^{1.} All OR gate inputs with a blown link float to a logic "0".
2. All other gates and control inputs with a blown link float to a logic "1".
3. e denotes WIRE-OR.
4. © Programmable connection.

Signetics Programmable Logic

Introduction

FPLS LOGIC DIAGRAM


PLUS405A



November 1986 2-46

Signetics Programmable Logic

Introduction



November 1986 2-47

Signetics Programmable Logic

Programming Information

PLD PROGRAMMING

The current Signetics family of Programmable Logic (PLD) products are high-performance bipolar and CMOS devices which use various tusing elements to provide the many benefits of field programming. Programming is accomplished by application of voltages above those used for normal operation; therefore, no special pins are required for programming. The programming voltages and timing requirements make unintentional programming virtually impossible.

PROGRAMMING INFORMATION

Complete programming system specifications for PLD 20-, 24-, and 28-pin and 52-pin PML products are available upon request from Application Specific Product Marketing.

Signetics encourages the purchase of programming equipment from a manufacturer who has a full-line of programming products to offer. Signetics also encourages the manufacturers of PLD programming equipment to submit their equipment for verification of electrical parameters and programming procedures. Information on manufacturers offering equipment certified by Signetics is available on request from Application Specific Product Marketing.

SIGNETICS DISCOURAGES THE CONSTRUCTION AND USE OF "HOMEMADE" PROGRAMMING EQUIPMENT

In order to consistently achieve excellent programming yields, periodic calibration of the programming equipment is required. Consult the equipment manufacturer for the recommended calibration interval. Records of programming yield, by device type, should be kept and any downward trend or sudden change should be considered as an indication of a need to recalibrate the programming equipment.

3

Signetics

Section 3 Advanced Product Preview

Application Specific Products

INDEX

Section 3 - /	Advanced Product Preview	
PLMC153	Mask-Programmable Logic Array (18 × 42 × 10)	3-3
PLUS153	Field-Programmable Logic Array (18 × 42 × 10)	3-5
PLUS173	Field-Programmable Logic Array (22 × 42 × 10)	3-7
PLHS501	Programmable Macro Logic Random Logic Unit (32 \times 72 \times 24)	3-9
PLHS502	Programmable Macro Logic Synchronous/Asynchronous Register	
	Macro Unit (32 × 64 × 24)	3-19

Application Specific Products Series 20

DESCRIPTION

The PLMC153 is a CMOS, mask-programmable functional equivalent of the PLS153 and PLS153A FPLAs. Custom logic patterns can be generated directly from working bipolar PLS153/153A devices. This enables the user to prototype and debug a device in a system prior to committing the pattern to a mask set. The programmed PLMC153 provides maximum production economy, while the CMOS process technology reduces the power consumption of the PLMC153 to less than one third of its bipolar counterparts.

Identical to the PLS153 and 153A, the PLMC153 is a two-level logic element, consisting of 42 AND gates and 10 OR gates, featuring programmable I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement $(\overline{I}, \overline{B})$ input polarities to all AND gates, whose outputs can

PLMC153 Mask-Programmable Logic Array (18 \times 42 \times 10)

Signetics Programmable Logic Objective Specification

be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.


FEATURES

- Single Mask-Programmable
- Functionally identical to PLS153 and PLS153A
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
- 32 logic terms
- 10 control terms
- I/O propagation delay: 35ns (max.)
- Power dissipation: (typ.)
- DC: 1mA
- AC: 1mA/MHz
- Input Loading: -100μA (max.)


3-3

- Tri-state outputs
- TTL compatible

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

LOGIC FUNCTION

TYPICAL PRODUCT TERM:
Pn = A · B · C · D · . . .

TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
Z = P0 + P1 + P2 · . . .

AT OUTPUT POLARITY = L
Z = P0 + P1 + P2 + . . .
Z = P0 + P1 + P2 + . . .
Z = F0 · P1 · P2 · . . .

NOTES:


1. For each of the 10 outputs, either function Z (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.

 Z. Z. A. B. C. etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

Mask-Programmable Logic Array (18 imes 42 imes 10)

PLMC153

FPLS LOGIC DIAGRAM



Application Specific Products ● Series 20

DESCRIPTION

The PLUS153 is a two-level logic element, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLUS153 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.

PLUS153 Field-Programmable Logic Array $(18 \times 42 \times 10)$

Signetics Programmable Logic Objective Specification


FEATURES

- Field-Programmable (Ti-W links)
- Functionally identical to PLS153/ 153A and PLHS153
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
 - 32 logic terms
- 10 control terms
- I/O propagation delay: 12ns (max.)
- Input loading: -100µA (max.)
- Power dissipation: 700mW (typ.)
- Tri-state outputs
- TTL compatible


APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



LOGIC FUNCTION

TYPICAL PRODUCT TERM:
Pn = A · B · C · D · . . .

TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
Z = P0 + P1 + P2 . . .

AT OUTPUT POLARITY = L Z = P0 + P1 + P2 + . . . Z = P0 · P1 · P2 · . . .

NOTES:

1. For each of the 10 outputs, either function Z (Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.


via the EX-OR gates.

2. Z, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

Field-Programmable Logic Array (18 imes 42 imes 10)

PLUS153

FPLA LOGIC DIAGRAM



PLUS173 Field-Programmable Logic Array (22 \times 42 \times 10)

Signetics Programmable Logic Objective Specification

Application Specific Products ● Series 24

DESCRIPTION

The PLUS173 is a high-speed version of the PLS173 FPLA. The Signetics stateof-the-art Oxide Isolated Bipolar fabrication process is employed to produce performance levels not yet achieved in devices of this complexity.

The PLUS173 is a two-level logic element consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction

All AND gates are linked to 12 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 22 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (Ī, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLUS173 is field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

FEATURES

- Field-Programmable (Ti-W links)
- Functionally identical to PLS173
- 12 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
 - 32 logic terms
 - 10 control terms
- I/O propagation delay: 12ns (max.)
- Input loading: 100μA (max.)
- Power dissipation: 700mW (typ.)


3-7

- Tri-state outputs
- TTL compatible


APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

3 - 4---



PIN CONFIGURATIONS



LOGIC FUNCTION

TYPICAL PRODUCT TERM:
Pn = A · B · C · D · . . .

TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
Z = P0 · P1 + P2 · . .


AT OUTPUT POLARITY = L
Z = P0 · P1 + P2 · . . .

AT OUTPUT POLARITY = L
Z = P0 · P1 · P2 · . . .

NOTES:

1. For each of the 10 outputs, either function Z (Active-Ligh) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the Ex-OR gates.
2. Z, A, B, C, etc. are user defined connections to fixed inputs (1) and bidirectional pins (5).

FPLA LOGIC DIAGRAM



Application Specific Products ● PML Series 52

DESCRIPTION

The PLHS501 is a member of the Signetics Programmable Macro Logic family. PML is unique in its capability of performing other than two level logic functions without incurring I/O buffer delays. This allows the logic or system designer to imbed logical operations or macro structures within the framework of the I/O pins. Since the imbedded functions are independent of the delays created by the I/O buffers, they can be performed at speeds lesser architectures cannot reproduce.

The technique used to perform this operation is a NAND foldback network which allows the direct interconnection of any number of logic nodes within the single fuse matrix. Macros can be formed and then interconnected to the I/O structure. In addition, single-level and multi-level logic can be performed at speeds which reflect only the logic path utilized. Therefore, a single-level logic function has a very short path through the device. Additional levels incur only one NAND foldback delay per level. This delay is less than the combined delay created by previous generations of devices which stipulate that the logic signal must pass through I/O buffers after one or two levels of logic are performed.

The PLHS501 is fabricated with Signetics, ZA Oxide-Isolated Bipolar Process. ZA utilizes Vertical Avalanche Migration Programmed (VAMPTM) Fuses as programming elements. These fuses provide high programming yield and reliability. Proprietary onboard test circuitry allows the PLHS501 to be thoroughly tested prior to programming.

PLHS501

Programmable Macro Logic Random Logic Unit* (32 × 72 × 24)

Preliminary Specification


FEATURES

- Signetics NAND foldback architecture
- Field-Programmable
- 24 dedicated inputs
 - Fixed and programmable output buffers
 - 8 I/O buffers
 - 8 EX-OR buffers
 - 4 Active-Low buffers
 - 4 Active-High buffers
 - 72 internal NAND foldback terms
 - Supported by AMAZE Development System
 - Testable in unprogrammed state
 - Verify Lock Fuse
 - TTL compatible
 - Power dissipation: 1.25W (typ.)
 - Logic delay times
 - Single-level = 18ns (max.)
 - Two-level = 26ns (max.)
 - Internal NAND delay = 8ns (max.)

ARCHITECTURE

- 24 dedicated inputs; In 123
- ◆ 4 Active-High I/Os with individual enable: B₄ - B₇
- ◆ 4 Active-Low I/Os with individual fused enable: B
 ₀ - B
 ₃
- 2 Active-High output pairs; each pair with common enable: O₀ − O₃
- 2 Active-Low output pairs; each pair with common enable: O
 ₄ − O
 ₇
- 4 EX-OR output pairs; each pair with common enable: X₀ - X₇
- 72 internal NAND foldback terms


PIN CONFIGURATION



Programmable Macro Logic Random Logic Unit * (32 imes 72 imes 24)

PLHS501

FUNCTIONAL DIAGRAM



ORDERING INFORMATION

DESCRIPTION	ORDER CODE		
52-Pin Plastic Leaded Chip Carrier	PLHS501A		

ABSOLUTE MAXIMUM RATINGS¹


OVMOOL	DADAMETED	RA		
SYMBOL	PARAMETER	Min	Max	UNIT
Vcc	Supply voltage		+7	V _{DC}
VIN	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
In	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

PLHS501


LOGIC DIAGRAM



2

Programmable Macro Logic Random Logic Unit* $(32 \times 72 \times 24)$

PLHS501



PLHS501

DC ELECTRICAL CHARACTERISTICS 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75 \leq V_{CC} \leq 5.25V

				LIMITS		1
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNI
Input volt	age ³				,	
V _{IL}	Low	V _{CC} = Min			0.8	
V _{IH}	High	V _{CC} = Max	2.0			V
V _{IC}	Clamp ^{3,4}	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2	
Output vo	ltage					
		V _{CC} = Min				
Vol	Low ^{3,5}	I _{OL} = 10mA			0.45	V
V _{OH}	High ^{3,6}	I _{OH} = -2mA	2.4			
Input curr	ent				, , , , , , , , , , , , , , , , , , , ,	
		V _{CC} = Max				
l _{IL}	Low	$V_{IN} = 0.45V$			-100	μΑ
l _{IH}	High	V _{IN} = 5.5V			40	μ^
Output cu	rrent					
		V _{CC} = Max				
I _{O(OFF)}	Hi-Z state ¹⁰	$V_{OUT} = 5.5V$			80	μΑ
		V _{OUT} = 0.45V	ĺ		-140	
los	Short circuit ^{4,6,7}	$V_{OUT} = 0V$	-15		-70	mA
lcc	V _{CC} supply current ⁸	V _{CC} = Max		250	325	mA
Capacitan	Ce					
		V _{CC} = 5V				
IIN	Input	$V_{IN} = 2.0V$		8		55
CB	1/0	$V_{OUT} = 2.0V$		15		pF

AC ELECTRICAL CHARACTERISTICS $T_A = 0$ °C to +75°C, 4.75 < V_{CC} < 5.25V, $R_1 = 470\Omega$, $R_2 = 1000\Omega$


SYMBOL	PARA	METER	TEST COMPLETIONS				
	то	FROM	TEST CONDITIONS	Min	Тур	Max	UNIT
t _{PD1}	Output±	Input±	C _L = 30pF			20	ns
t _{PD2}	Output±	Input±				18	ns
t _{PD3}	Output±	Input±				18	ns
	Output±	Input±				28	ns
t _{PD5} 11	Output±	Input±		-		26	ns
t _{PD5} 11 t _{PD6} 11	Output±	Input±				26	ns
t _{PD7} 11	Inte	rnal				8	ns
toE	Output-	Input±				20	ns
t _{OD} 9	Output+	Input±	C _L = 5pF	1		20	ns


NOTES

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = +25°C. 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. For Pins 15-19, 21-27 and 37-40, V_{OL} is measured with Pins 5 and 41=8.75V, Pin 43=0V and Pins 42 and 44=4.5V.
- For Pins 28 33 and 35 36, Vol. is measured under same conditions EXCEPT Pin 44 = 0V.
- 6. V_{OH} is measured with Pins 5 and 41 = 8.75V, Pins 42 and 43 = 4.5V and Pin 44 = 0V.
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with all dedicated inputs at 0V and bidirectional and output pins open.
- 9. Measured at $V_T = V_{OL} + 0.5V$.
- 10. Leakage values are a combination of input and output leakage.
- 11. Limits are guaranteed with 10 terms maximum connected to each internal feedback line.


PLHS501

TEST LOAD CIRCUIT





VOLTAGE WAVEFORM



TIMING DEFINITIONS

t_{OE}

with EX-OR buffer

t_{PD2} Input to Output delay, one pass, with NAND buffer Input to Output delay, one pass, t_{PD3} with AND buffer Input to Output delay, two t_{PD4} passes, with EX-OR buffer Input to Output delay, two t_{PD5} passes, with NAND buffer Input to Output delay, two t_{PD6} passes, with AND buffer Feedback delay per internal t_{PD7} NAND function performed Delay between output change and when output is off (Hi-Z or High)

Delay between input change and

when the output reflects specified output level

Input to Output delay, one pass,

VIRGIN STATE

A factory shipped virgin device contains all fusible links open, such that:

- 1. All product terms are enabled.
- 2. All bidirectional (B) pins are outputs.
- 3. All outputs are enabled.
- 4. All outputs are Active-High **except** $\overline{B}_0 \overline{B}_3$ (fusable I/O) and $/O_4 /O_7$ which are Active-Low.

Programmable Macro Logic Random Logic Unit* $(32 \times 72 \times 24)$

PLHS501

PROGRAMMABLE MACRO LOGIC

The architectures of current Programmable Logic Devices (PLDs) generally employ programmable AND-OR gate strings to permit implementing logic functions directly in Sumof-Products form (SOP). Often, that becomes a bottleneck which interferes with the efficient allocation of the on-chip logic resources. This becomes very apparent when considering very dense PLDs in high pin-count packages.

PML is a novel architecture which breaks the AND-OR bottleneck by relying instead on a single NAND-gate array to implement SOP logic functions, and to provide a central programmable "interconnect" site supporting a periphery of multi-level macros on a chip.

INTRODUCTION

Today, system designers in a rush to bring their products to market are turning more than ever toward Programmable Logic Devices, lured by their blend of design elegance and efficiency with instant custom flexibility despite limitations in density and architecture.


To be sure, dramatic advances in Bipolar and CMOS processing technologies over the last decade have spawned denser and faster elements, with an occasional twist in architecture. Nevertheless, the structure of most current PLDs is still anchored on a fixed AND-OR gate chain linking primitive input, output, and function macros on a chip. Recently, to enhance the flexibility and design adaptability of early product offerings, denser devices have been introduced featuring logic macros with local programmable options and bypass circuitry.


However, as densities continue to increase, this approach is sure to breed devices with an overwhelming architectural maze which is altogether difficult to design, comprehend, and logically manipulate, complicating rather than , mplifying their application.


PML, however, consists of various logic "access" and "process" macros coupled via a primitive, central programmable structure in the on-chip "interconnect" system (see Figure 1). Macros can have various local intelligence which, in turn, may be fixed or variable by means of programmable options also embedded in the central programmable core.

AND-OR PLD ARCHITECTURE

From a fundamental theorem of Boolean algebra, any combinational logic function can be expressed in Sum-of-Products form involving only two levels of logic transformation. Such functions can be implemented in hard-







ware by chaining two primitive logic macros as indicated in Figure 2.

The outputs of an AND-OR gate chains can be interlaced with higher level macros, such as flip-flops, to form sequential logic functions. These may be further combined into standard or custom super-macros which, in

turn, are interwoven into final system configurations. Presently, a number of PLDs are available which contain fixed sets of logic macros with programmable connections. Invariably, their architectures are anchored on a pair of concatenated AND-OR gate arrays, as diagrammed in Figure 3, to permit implementing logic functions directly in SOP form.

November 1986 3-15

PLHS501


Virtually all PLDs fall in three main categories: PROM, Fixed OR, and PLA. As illustrated in Figure 4, these differ primarily in the programmability of the AND-OR gate chain which, by being irrevocably interposed as a two-level logic link between on-chip macros and I/O paths, often can turn into a design liability.

For example, in PROMs the exponential increase in AND array size with number of inputs is a severe drawback which limits their contention in the logic application arena.

In fixed OR devices, the fixed inputs to the OR array confine their architectures to essentially a composite of AND-OR, AND-OR-register logic slices defining independent I/O paths through the chip. This causes duplication of common product terms, and waste of unused AND gates in each slice. Also, since each slice is dedicated to an output pin, devices with registered, programmable I/O pins entail an even greater waste of on-chip logic resources when configured in register-bypass or fixed input modes. Moreover, no single level logic functions can be constructed, except dedicated on-chip control functions.

Finally, even as the twin programmability of the AND-OR arrays in current PLA-type devices lends greater flexibility, and may circumvent some of the above problems, it does pose difficult process, design and performance compromises in migrating toward more dense structures.

Thus, on the whole, the AND-OR gate chain forms a bottleneck which can impair the fragmentation and reallocation of the on-chip logic resources, curtailing the adaptability and efficiency of current PLDs in applications involving unstructured algorithms and scattered logic functions.



^{*}PAL is a registered trademark of Monolithic Memories, Inc.

PLHS501


NAND-NAND GATE EQUIVALENCE


One way of relieving the burden placed on PLDs' architecture by the AND-OR gate string is to do away with it altogether, and replace it with a new programmable structure forged out of a new compromise on silicon between "interconnect" redundancy and ease of design and application. The approach adopted for PML is based on the fundamental equivalence between two-level AND-OR and NAND-NAND gate constructs in expressing combinatorial logic functions in SOP form, as illustrated in Figure 5.


Since programmable NAND-NAND logic chains can be formed by coupling identical NAND gates with programmable inputs, the NAND-array string in Figure 6 can be implemented as a single global array with feedback.

A basic NAND-array core linking a periphery of primitive macros is shown in Figure 7. When the feedback path is just a simple wire, the NAND-array can be fragmented into single-level or double-level true/complement logic functions by programming respectively single (a-c-d), or double (a-b-c-d), interconnecting paths through the array from inputs I to output F.

More complex functions can be implemented by programming multi-level logic loops through the array.







PLHS501

BASIC PML ARCHITECTURE


The primitive NAND core can be expanded to support at its periphery a structure of logic macros of growing size and complexity, including various types of flip-flops, EX-OR gates, buffers, counters, shift registers, multiplexers, decoders, arithmetic/logic units, memories, etc. As illustrated in the general structure of Figure 8, I/O macros would provide off-chip paths to the outside world, while FUNCTION macros looped about the array would provide the necessary logic processing capability.


In deference to trade-offs in functionality and speed imposed by the array size and loading, Type-1 Output (or Function) macros may be driven directly from NAND gates, while Type-2 macros may be driven by gates first looped through the array. There are virtually no limits to the number, size, and functionality of the on-chip macros surrounding the central core, other than those imposed by processing and packaging capabilities.

The main design advantage of PML is that it relies upon a single array to interconnect all macros. This reduces the design task to that of building essentially a PROM-like programmable structure more forgiving than the double array in PLA-type devices, and more flexible than that in fixed OR devices. Also, the ability to forge the NAND core into multilevel logic paths at will increases the usage efficiency of the on-chip logic resources, and greatly enhances the versatility of PML in most applications.

THE FIRST PML OFFERING

The first PML device, designated PLHS501, is primarily a combinational logic device including only primitive macros. It is a "gate bucket" whose deceptively simple structure can implement virtually all logic functions provided by existing combinational PAL/PLA-type devices. Also, it is the first to provide true EXOR output functions (in addition to output polarity inversion), as well as multi-level gate constructs and cross-coupled latches on-chip without involving output pins. These are shown in Figure 9.





Built with Signetics' proprietary ZA oxide isolation process, and vertical fuses, the PLHS501 has a NAND matrix about the size of a 16k-bit PROM. With a typical I_{CC} of 250mA, it features maximum input to output delays of 18/26ns over the commercial temperature range, reflecting respectively single and double passes through the NAND array. Assuming a conservative "interconnect" factor of 20%, the PLHS501 has a density

roughly equivalent to 1,500 2-input NAND gates.

The PLHS501 is the first member of a growing family of devices slated for future introduction. Built with either Bipolar or Erasable CMOS technologies, these will incorporate sets of higher level macros, leading to devices with greater logic power and a more efficient utilization of the on-chip interconnect system.

Application Specific Products

● PML Series 52

DESCRIPTION

The PLHS502 is a member of the Signetics Programmable Macro Logic family. PML is unique in its capability of performing other than two level logic functions without incurring I/O buffer delays. This allows the logic or system designer to imbed logical operations or macro structures such as registers within the framework of the I/O pins. Since the imbedded functions are independent of the delays created by the I/O buffers, they can be performed at speeds lesser architectures cannot reproduce.

The PLHS502 features a unique clock matrix that allows the user to individually connect each of the 16 buried registers to any of 8 different clock sources. The output Q of the 8D type and 8 S-R type registers is internally feedback to the NAND array. In addition the output Q of each register is internally feedback to both the NAND array and the clock array. Thus the PML architecture eliminates the requirement of utilizing external I/O pins for register feedback paths. The PLHS502 is therefore ideally suited for both Synchronous and Asynchronous State Machines as well as event driven controller functions.

The technique used to perform this operation is a NAND foldback network which allows the direct interconnection of any number of logic nodes within the single fuse matrix. Macros can be formed and then interconnected to the I/O structure. In addition, single level and multiple level logic can be performed at speeds which reflect only the logic path utilized. Therefore, a single-level logic function has a very short path through the device. Additional levels incur only one NAND foldback delay per level. This delay is less than the combined delay created by previous generations of devices which stipulate that the logic signal must pass through I/O buffers after one or two levels of logic are performed.

The PLHS502 is fabricated in Signetics ZA Oxide-Isolated Bipolar Process which utilizes Vertical Avalanche Migration Programmed (VAMPTM) Fuses as programming elements. These fuses provide high programming yield and reli-

PLHS502

Programmable Macro Logic Sync/Async Register Macro Unit (32 × 64 × 24)

Objective Specification

ability. Proprietary onboard test circuitry allows the PLHS502 to be thoroughly tested prior to programming.

FEATURES

- Signetics NAND foldback architecture
- Field-Programmable
- 20 dedicated inputs
- 4 input/clock pins
- 16 buried registers
 - 8 D type
 - 8 S-R type
- 8 individual clocks
- 4 from dedicated input/clock pins
- 4 from NAND array
- 8 bidirectional I/O
- 16 dedicated outputs


polarity control

- 8 Active-High outputs
- 4 outputs with polarity control
- 4 Tri-statable outputs with
- 64 internal NAND foldback terms
- Logic delay times:
 - Single level = 22ns (max.)
 - Two logic levels = 30ns (max.)
 - Each additional internal NAND delay = 8ns (max.)
 - Maximum operating frequency f_{MAX} = 35MHz
- Supported by AMAZE Development System
- Testable in unprogrammed state
- Verify Lock Fuse
- TTL compatible
- Power dissipation: 1.25W (typ.)

APPLICATIONS

- Any digital function requiring more than 2 levels of logic
- Systems requiring state/controller functions in conjunction with random logic
- Asynchronous state machines
- Event-driven state machines
- Logic sequencers
- Ripple counters


PIN CONFIGURATION




^{*}Patent Pending

PLHS502

FUNCTIONAL DIAGRAM



PLHS502



PROGRAMMABLE MACRO LOGIC

The architectures of current Programmable Logic Devices (PLDs) generally employ programmable AND-OR gate strings to permit implementing logic functions directly in Sumof-Products form (SOP). Often, that becomes a bottleneck which interferes with the efficient allocation of the on-chip logic resources. This becomes very apparent when considering very dense PLDs in high pin-count packages.

PML is a novel architecture which breaks the AND-OR bottleneck by relying instead on a single NAND-gate array to implement SOP logic functions, and to provide a central programmable "interconnect" site supporting a periphery of multi-level macros on a chip.


INTRODUCTION


Today, system designers in a rush to bring their products to market are turning more than ever toward Programmable Logic Devices, lured by their blend of design elegance and efficiency with instant custom flexibility despite limitations in density and architecture.


To be sure, dramatic advances in Bipolar and CMOS processing technologies over the last decade have spawned denser and faster elements, with an occasional twist in architecture. Nevertheless, the structure of most current PLDs is still anchored on a fixed AND-OR gate chain linking primitive input, output, and function macros on a chip. Recently, to enhance the flexibility and design adaptability of early product offerings, denser devices have been introduced featuring logic macros with local programmable options and bypass circuitry.

However, as densities continue to increase, this approach is sure to breed devices with an overwhelming architectural maze which is altogether difficult to design, comprehend, and logically manipulate, complicating rather than simplifying their application.

PML, however, consists of various logic "access" and "process" macros coupled via a







primitive, central programmable structure in the on-chip "interconnect" system (see Figure 1). Macros can have various local intelli-

gence which, in turn, may be fixed or variable by means of programmable options also embedded in the central programmable core.

PLHS502

AND-OR PLD ARCHITECTURE

From a fundamental theorem of Boolean algebra, any combinational logic function can be expressed in Sum-of-Products form involving only two levels of logic transformation. Such functions can be implemented in hardware by chaining two primitive logic macros as indicated in Figure 2.

The outputs of an AND-OR gate chains can be interlaced with higher level macros, such as flip-flops, to form sequential logic functions. These may be further combined into standard or custom super-macros which, in turn, are interwoven into final system configurations. Presently, a number of PLDs are available which contain fixed sets of logic macros with programmable connections. Invariably, their architectures are anchored on a pair of concatenated AND-OR gate arrays, as diagrammed in Figure 3, to permit implementing logic functions directly in SOP form.


Virtually all PLDs fall in three main categories: PROM, Fixed OR, and PLA. As illustrated in Figure 4, these differ primarily in the programmability of the AND-OR gate chain which, by being irrevocably interposed as a two-level logic link between on-chip macros and I/O paths, often can turn into a design liability.


For example, in PROMs the exponential increase in AND array size with number of inputs is a severe drawback which limits their contention in the logic application arena.

In fixed OR devices, the fixed inputs to the OR array confine their architectures to essentially a composite of AND-OR, AND-OR-register logic slices defining independent I/O paths through the chip. This causes duplication of common product terms, and waste of unused AND gates in each slice. Also, since each slice is dedicated to an output pin, devices with registered, programmable I/O pins entail an even greater waste of on-chip logic resources when configured in register-bypass or fixed input modes. Moreover, no single level logic functions can be constructed, except dedicated on-chip control functions.

Finally, even as the twin programmability of the AND-OR arrays in current PLA-type devices lends greater flexibility, and may circumvent some of the above problems, it does pose difficult process, design and performance compromises in migrating toward more dense structures.

Thus, on the whole, the AND-OR gate chain forms a bottleneck which can impair the fragmentation and reallocation of the on-chip logic resources, curtailing the adaptability and efficiency of current PLDs in applications involving unstructured algorithms and scattered logic functions.





^{*}PAL is a registered trademark of Monolithic Memories, Inc.

PLHS502


NAND-NAND GATE EQUIVALENCE


One way of relieving the burden placed on PLDs' architecture by the AND-OR gate string is to do away with it altogether, and replace it with a new programmable structure forged out of a new compromise on silicon between "interconnect" redundancy and ease of design and application. The approach adopted for PML is based on the fundamental equivalence between two-level AND-OR and NAND-NAND gate constructs in expressing combinatorial logic functions in SOP form, as illustrated in Figure 5.


Since programmable NAND-NAND logic chains can be formed by coupling identical NAND gates with programmable inputs, the NAND-array string in Figure 6 can be implemented as a single global array with feedback.

A basic NAND-array core linking a periphery of primitive macros is shown in Figure 7. When the feedback path is just a simple wire, the NAND-array can be fragmented into single-level or double-level true/complement logic functions by programming respectively single (a-c-d), or double (a-b-c-d), interconnecting paths through the array from inputs I to output F.

More complex functions can be implemented by programming multi-level logic loops through the array.







PLHS502

BASIC PML ARCHITECTURE

The primitive NAND core can be expanded to support at its periphery a structure of logic macros of growing size and complexity, including various types of flip-flops, EX-OR gates, buffers, counters, shift registers, multiplexers, decoders, arithmetic/logic units, memories, etc. As illustrated in the general structure of Figure 8, I/O macros would provide off-chip paths to the outside world, while FUNCTION macros looped about the array would provide the necessary logic processing capability.

In deference to trade-offs in functionality and speed imposed by the array size and loading, Type-1 Output (or Function) macros may be driven directly from NAND gates, while Type-2 macros may be driven by gates first looped through the array. There are virtually no limits to the number, size, and functionality of the on-chip macros surrounding the central core, other than those imposed by processing and packaging capabilities.

The main design advantage of PML is that it relies upon a single array to interconnect all macros. This reduces the design task to that of building essentially a PROM-like programmable structure more forgiving than the double array in PLA-type devices, and more flexible than that in fixed OR devices. Also, the ability to forge the NAND core into multilevel logic paths at will increases the usage efficiency of the on-chip logic resources, and greatly enhances the versatility of PML in most applications.

THE FIRST PML OFFERING

The first PML device, designated PLHS501, is primarily a combinational logic device including only primitive macros. It is a "gate bucket" whose deceptively simple structure can implement virtually all logic functions provided by existing combinational PAL/PLA-type devices. Also, it is the first to provide true EXOR output functions (in addition to output polarity inversion), as well as multi-level gate

constructs and cross-coupled latches on-chip without involving output pins. These are shown in Figure 9.

Built with Signetics' proprietary ZA oxide isolation process, and vertical fuses, the PLHS501 has a NAND matrix about the size of a 16k-bit PROM. With a typical $|_{CC}$ of 250mA, it features maximum input to output delays of 18/26ns over the commercial temperature range, reflecting respectively single and double passes through the NAND array. Assuming a conservative "interconnect" factor of 20%, the PLHS501 has a density roughly equivalent to 1,500 2-input NAND gates.

The PLHS501 is the first member of a growing family of devices slated for future introduction. Built with either Bipolar or Erasable CMOS technologies, these will incorporate sets of higher level macros, leading to devices with greater logic power and a more efficient utilization of the on-chip interconnect system

4

Signetics

Section 4 PLD Data Sheets

PLHS18P8A

Application Specific Products

INDEX

Section 4 - PLD Data	Sheets	
Series 20		
PLS151	Field-Programmable Gate Array (18 × 15 × 12)	4-
PLS153	Field-Programmable Logic Array (18 × 42 × 10)	4-
PLS153A	Field-Programmable Logic Array (18 × 42 × 10)	4-1
PLHS153	Field-Programmable Logic Array (18 × 42 × 10)	4-2
PLS155	Field-Programmable Logic Sequencer (16 \times 45 \times 12)	4-2
PLS157	Field-Programmable Logic Sequencer (16 \times 45 \times 12)	4-3
PLS159	Field-Programmable Logic Sequencer (16 \times 45 \times 12)	4-4
DICTEDA	Field Drogrammable Legis Cogueneer (16 × 45 × 12)	4 5

Programmable AND Array Logic (18 × 72 × 8)....... 4-67

PLS151 Field-Programmable Gate Array (18 \times 15 \times 12)

Signetics Programmable Logic Product Specification

Application Specific Products ● Series 20

DESCRIPTION

The PLS151 is a single level logic element, consisting of 15 AND gates with fusible link connections for programming I/O polarity, I/O direction and output enable control.

All gates are linked to 6 inputs (I) and 12 bidirectional I/O lines (B). These yield variable I/O gate configurations via 3 direction control gates (D), ranging from 18 inputs to 12 outputs.

On chip T/C buffers couple either True (I, B) or Complement (Ī, B) input polarities to each AND gate. The polarity of all gate outputs is individually programmable through a set of EX-OR gates for implementing AND/NAND logic functions. Alternately, if desired, OR/NOR logic functions can also be realized by programming for each gate the complement of its inputs and outputs (DeMorgan's Theorem).

The PLS151 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr link)
- 6 inputs
- 15 product terms:
 - 12 logic terms
 - 3 control terms
- 12 bidirectional I/O lines
- · Active-High or -Low outputs
- Programmable output enable
- Power dissipation: 575mW (tvp.)
- I/O propagation delay: 25ns (max.)
- Input loading: -100μA (max.)
- TTL compatible
- Tri-state outputs


APPLICATIONS

- Random gating functions
- Address decoding
- Code detectors
- Memory mapped I/O
- Fault monitors
- I/O port decoders

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM




LOGIC FUNCTION

Field-Programmable Gate Array (18 imes 15 imes 12)

PLS151

FPGA LOGIC DIAGRAM



Field-Programmable Gate Array (18 \times 15 \times 12)

PLS151

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS151N
20-pin Plastic Leaded Chip Carrier	PLS151A

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

ABSOLUTE MAXIMUM RATINGS¹

OVERDOL		RAT	RATING ¹		
SYMBOL	PARAMETER	Min	Max	UNIT	
V _{CC}	Supply voltage		+7	V _{DC}	
V _{IN}	Input voltage		+ 5.5	V _{DC}	
V _{OUT}	Output voltage		+ 5.5	V _{DC}	
I _{IN}	Input currents	-30	+30	mA	
lоит	Output currents		+100	mA	
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C	

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

OVMBO	DADAMETED	TEST COMPLETIONS		LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT
Input volta	age ³			•	L	
V _{IL}	Low	V _{CC} = Min			8.0	V
VIH	High	V _{CC} = Max	2.0	{		
V _{IC}	Clamp ^{3,4}	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2	
Output vo	ltage ³			*	<u> </u>	
		V _{CC} = Min				
VOL	Low	$I_{OL} = 10mA$	1	İ	0.5	v
V _{OH}	High	$I_{OH} = -2mA$	2.4			•
Input curr	ent ⁷					
		V _{CC} = Max				
I _{IL}	Low	$V_{IN} = 0.45V$			-100	μΑ
l _{IH}	High	$V_{IN} = 5.5V$			40	-
Output cu	rrent			-	*··	
		V _{CC} = Max				
I _{O(OFF)}	Hi-Z state	$V_{OUT} = 5.5V$	l		80	μΑ
, ,		$V_{OUT} = 0.45V$	- 1		-140	
los	Short circuit ^{4,5}	$V_{OUT} = 0V$	-15		-70	mA
Icc	V _{CC} supply current	V _{CC} = Max		115	155	rnA
Capacitan	се					
		V _{CC} = 5V				
CIN	Input	$V_{1N} = 2.0V$	-	8		pF
CB	1/0	$V_{B} = 2.0V$		15		

Notes on following page.

4

Field-Programmable Gate Array (18 imes 15 imes 12)

PLS151


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

OVERDOL		то		TEST		LIMITS		
SYMBOL	PARAMETER		FROM	CONDITIONS	Min	Typ ²	Max	UNIT
t _{PD}	Propagation delay	Output ±	Input ±	C - 20-F		16	25	ns
t _{OE}	Output enable .	Output -	Input ±	C _L = 30pF		17	25	ns
t _{OD}	Output disable ⁶	Ouput +	Input ±	C _L = 5pF		17	25	ns


NOTES:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- All voltage values are with respect to network ground terminal.
 Test one pin at a time.
- 5. Duration of short circuit should not exceed 1 second.
- 6. Measured at $V_T = V_{OL} + 0.5V$.
- 7. IIL and IIH limits are for dedicated inputs only (IO-IS).

TEST LOAD CIRCUIT



TIMING DIAGRAM




TIMING DEFINITIONS

t_{PD} Propagation delay between input and output.

t_{OD} Delay between input change and when output is off (Hi-Z or High).

toE Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



Field-Programmable Gate Array (18 imes 15 imes 12)

PLS151

LOGIC PROGRAMMING

In a virgin device all Ni-Cr links are intact.

The FPGA can be programmed by means of Logic programming equipment.

With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.


In this Table the logic state of variables I and B associated with each gate G_n , D_n is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:

VIRGIN STATE


A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs at 'H' polarity.
- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.
- All B terms are I/O unless otherwise programmed.


I/O DIRECTION - (B)



OUTPUT POLARITY - (B)



"AND" ARRAY-(I, B)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Pn will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

Field-Programmable Gate Array (18 \times 15 \times 12)

PLS151

FPGA PROGRAM TABLE

CUSTOMER NAME	1. The FBQA is shipped with all links infact. Thus a bedground of entries corresponding to states of virgin links exists in the table,		CUSTONE SYMBOLIZED PART # TOTAL NUMBER OF PARTS PROGRAM TABLE # REV	PROGRAM TABLE # REV DATE	D2 = G0 = G2 = G3 = G4 = G5 = G6 = G7 = G9 = G10 = G11 = G11 = G4 = G11 = G11 = G11 = G11 = G4 = G11 = G11 = G11 = G11 = G4 = G11 =		D P AND B (f)																			
	ound of se table,	į					P	P																		
	ackgr in th	ق			PIN	G T E	R.	P O L	5	4	3	2	1	0	11	10	9	8	7	6	(I) 5	4	3	2	1	•
	s a b	å		s inputs.		02		£5.65	<u> </u>	ŀ	-			-			-	-	$\dot{-}$	-	-	-	-	_	-	<u> </u>
	it. Thu	mmed			7	00			 					-									-			\dashv
	s intec	progra		only a	8	01	\vdash		ļ	<u> </u>														-		\dashv
	all link nes of	- Alem	ank.	 Unused Gates can be left blank. Disregard Polarity for Gates used only as inputs. 	. 9	02																				
	with a	atky.	E E		11	03																				
	pedding	for clar bits a	e de			D1	diga 14.		L	_]
	A is sh yrrespo	shown BLANK for clarity. Unused I and B bits are n	setes c	Poter.	12	04		-	<u> </u>	_									_							\dashv
6	FPG.	Wn Bi	5 peen	regard	13	05 06	-	-	<u> </u>	-								-								
NOTES	- E	.¥ ≥	5	4. Dis	15	07	-		 	\vdash							-									\dashv
-	·					DO	30 mm		<u> </u>	\vdash																
ğ		<u>§</u>		(DIR.)	16	08																				
CONTROL		LOW L	4 •	ъ.	17	09																				
٥	Ē	ğ	õ	5 L	18 19	10	-	ļ		-	_		_					<u> </u>	_		<u> </u>			<u> </u>		$\vdash \vdash$
	 				19	11	P	IN IN	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9	8	7
AND	INACTIVE 0 1, 8 1, 8 L 1, 8 Don't Care —			VARIABLE NAME																						

PLS153 Field-Programmable Logic Array $(18 \times 42 \times 10)$

Signetics Programmable Logic **Product Specification**

Application Specific Products • Series 20

DESCRIPTION

The PLS153 is a two-level logic element, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS153 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr links)
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
- 32 logic terms
- 10 control terms
- I/O propagation delay: 40ns (max.)
- Input loading: -100μA (max.)
- Power dissipation: 650mW (typ.)
- Tri-state outputs
- TTL compatible

APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

PIN CONFIGURATION



LOGIC FUNCTION

TYPICAL PRODUCT TERM: Pn = A · B · C · D · . . . TYPICAL LOGIC FUNCTION: AT OUTPUT POLARITY = H
Z = P0 + P1 + P2 . . .


AT OUTPUT POLARITY = L $Z = \overrightarrow{P0} + \overrightarrow{P1} + \overrightarrow{P2} + \dots$ $Z = \overrightarrow{P0} \cdot \overrightarrow{P1} \cdot \overrightarrow{P2} \cdot \dots$

NOTES:

1. For each of the 10 outputs, either function Z (Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.


Z, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

FUNCTIONAL DIAGRAM



PLS153

FPLA LOGIC DIAGRAM



Δ

Field-Programmable Logic Array (18 imes 42 imes 10)

PLS153

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS153N

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	DADAMETED	RA	RATING		
STMBUL	PARAMETER	Min	Max	UNIT	
V _{CC}	Supply voltage		+7	V _{DC}	
V _{IN}	Input voltage		+5.5	V _{DC}	
V _{OUT}	Output voltage		+5.5	V _{DC}	
I _{IN}	Input currents	-30	+30	mA	
lout	Output currents		+100	mA	
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C	

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

The PLS153 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Book.

DC ELECTRICAL CHARACTERISTICS 0°C ≤ TA ≤ 75°C. 4.75V ≤ V_{CC} ≤ 5.25V

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT
Input volt	age ³			***************************************		
V _{IL} V _{IH}	Low High	V _{CC} = Min V _{CC} = Max	2.0		0.8	٧
V _{IC}	Clamp ^{3,4}	V _{CC} = Min, I _{IN} = -12mA		-0.8	-1.2	
Output vo	ltage					
V _{OL} V _{OH}	Low ^{3,5} High ^{3,6}	V_{CC} = Min I_{OL} = 15mA I_{OH} = -2mA	2.4		0.5	٧
Input curr	ent ¹¹				•	
կլ կн	Low High	$V_{CC} = Max$ $V_{IN} = 0.45V$ $V_{IN} = 5.5V$		0.1	-100 40	μΑ
Output cu	rrent					
lo(OFF)	Hi-Z state ¹⁰ Short circuit ^{4,6,7}	$V_{CC} = Max$ $V_{OUT} = 5.5V$ $V_{OUT} = 0.45V$			80 -140	μΑ
los .		V _{OUT} = 0V	-15		-70	mA
lcc	V _{CC} supply current ⁸	V _{CC} = Max		130	155	mA
Capacitan	ce					
C _{IN} C _B	Input I/O	$V_{CC} = 5V$ $V_{IN} = 2.0V$ $V_{B} = 2.0V$		8 15		pF

Notes on following page.

PLS153


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

0/4501	DADAMETED			TEST	LIMITS			
SYMBOL	PARAMETER	то	FROM	CONDITIONS	Min	Typ ²	Max	UNIT
t _{PD}	Propagation delay	Output±	Input±	C _L = 30pF		30	40	ns
toe	Output enable	Output-	Input±	C _L = 30pF		25	35	ns
top	Output disable9	Output+	Input±	C _L = 5pF		25	35	ns


NOTES:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with +10V applied to 17.
- Measured with + 10V applied to Ig-y. Output eink current is supplied through a resistor to V_{CC}.
 Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with I₀, I₁ at 0V, I₂-I₇ and B₀₋₉ at 4.5V.
- 9. Measured at VT = VOL + 0.5V.
- 10. Leakage values are a combination of input and output leakage.
- 11. IIL and IIH limits are for dedicated inputs only (Io-I7).

TEST LOAD CIRCUIT



TIMING DIAGRAM




TIMING DEFINITIONS

Propagation delay between input t_{PD} and output.

Delay between input change and top when output is off (Hi-Z or High).

Delay between input change and t_{OE} when output reflects specified output level.

VOLTAGE WAVEFORM



PLS153


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:

OUTPUT POLARITY - (B)



"AND" ARRAY-(I, B)



OR ARRAY - (B)



NOTES:


- 1. This is the initial unprogrammed state of all links.
- 2. Any gate P_n will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

VIRGIN STATE

- A factory shipped virgin device contains all fusible links intact, such that:
- 1. All outputs at "H" polarity.
- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.

PLS153

FPLA PROGRAM TABLE



Signetics

Application Specific Products

• Series 20 DESCRIPTION

The PLS153A is a two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS153A is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.

PLS153A Field-Programmable Logic Array (18 \times 42 \times 10)

Signetics Programmable Logic Product Specification


FEATURES

- Field-Programmable (Ni-Cr links)
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- · Active-High or -Low outputs
- 42 product terms:
- 32 logic terms
- 10 control terms
- I/O propagation delay: 30ns (max.)
- Input loading: -100μA (max.)
- Power dissipation: 650mW (typ.)
- Tri-state outputs
- TTL compatible


APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



LOGIC FUNCTION

TYPICAL PRODUCT TERM:
Pn = A · B · C · D · . . .
TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
Z = P0 + P1 + P2 · . .

AT OUTPUT POLARITY = L $Z = \overrightarrow{P0} + \overrightarrow{P1} + \overrightarrow{P2} + \dots$ $Z = \overrightarrow{P0} \cdot \overrightarrow{P1} \cdot \overrightarrow{P2} + \dots$


NOTES:

 For each of the 10 outputs, either function Z (Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.

 Z, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

PLS153A

FPLA LOGIC DIAGRAM



PLS153A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE		
20-pin Plastic DIP 300mil-wide	PLS153AN		
20-pin Plastic Leaded Chip Carrier	PLS153AA		

ABSOLUTE MAXIMUM RATINGS¹

	DADAMETED	RA	RATING		
SYMBOL	PARAMETER	Min	Max	UNIT	
V _{CC}	Supply voltage		+7	V _{DC}	
V _{IN}	Input voltage		+5.5	V _{DC}	
V _{OUT}	Output voltage		+5.5	V _{DC}	
I _{IN}	Input currents	-30	+30	mA	
Гоит	Output currents		+100	mA	
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C	

THERMAL RATINGS

TEMPERATURE				
Maximum junction	150°C			
Maximum ambient	75°C			
Allowable thermal rise ambient to junction	75°C			

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq 75°C, 4.75V \leq V_{CC} \leq 5.25V

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT
Input voltag	je ³					
V _{IL}	Low	V _{CC} = Min			0.8	v
VIH	High	V _{CC} = Max	2.0	1		•
V _{IC}	Clamp ^{3,4}	V _{CC} = Min, I _{IN} = -12mA		-0.8	-1.2	
Output volta	age					
		V _{CC} = Min				
Vol	Low ^{3,5}	I _{OL} = 15mA		l	0.5	٧
VOH	High ^{3,6}	$I_{OH} = -2mA$	2.4			
Input currer	nt ¹¹					
		V _{CC} = Max				
l _{IL}	Low	V _{IN} = 0.45V			-100	μΑ
l _{IH}	High	V _{IN} = 5.5V			40	
Output curr	ent					
	<u>.</u>	V _{CC} = Max				
lo(OFF)	Hi-Z state ¹⁰	V _{OUT} = 5.5V			80	μΑ
` '		V _{OUT} = 0.45V	1		-140	
los	Short circuit ^{4,6,7}	V _{OUT} = 0V	-15		-70	mA
lcc	V _{CC} supply current ⁸	V _{CC} = Max		130	155	mA
Capacitance)					
		V _{CC} = 5V				
CIN	Input	V _{IN} = 2.0V		8		pF
C _B	1/0	V _B = 2.0V	1	15		

Notes on following page.

PLS153A


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

OVMENO	24244777			TEST	LIMITS		LIMITS	
SYMBOL	PARAMETER	то	FROM	CONDITIONS	Min	Typ ²	Max	UNIT
t _{PD}	Propagation delay	Output±	Input±	C _L = 30pF		20	30	ns
t _{OE}	Output enable	Output±	Input±	C _L = 30pF		20	30	ns
top	Output disable9	Output±	Input±	C _L = 5pF		20	30	ns


NOTES

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with +10V applied to I7.
- 6. Measured with +10V applied to I₀₋₇. Output sink current is supplied through a resistor to V_{CC}.
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with $I_{0,\ 1}$ at 0V and I_{2-7} and B_{0-9} at 4.5V.
- 9. Measured at $V_T = V_{OL} + 0.5V$.
- 10. Leakage values are a combination of input and output leakage.
- 11. IH and IIL limits are for dedicated inputs only (Io-Ig).

TEST LOAD CIRCUIT



TIMING DIAGRAM



TIMING DEFINITIONS


t_{PD} Propagation delay between input and output.

t_{OD} Delay between input change and when output is off (Hi-Z or High).

toe when output is off (Hi-Z or High).

Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



PLS153A


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding links, defined as follows:


OUTPUT POLARITY - (B)



"AND" ARRAY-(I, B)



OR ARRAY - (B)



NOTES

- 1. This is the initial unprogrammed state of all links.
- Any gate P_n will be unconditionally inhibited if both the true and complement of an input (either I or B) are left intact.

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:


- 1. All outputs at "H" polarity.
- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.

CAUTION: PLS153A TEST COLUMNS

The PLS153A incorporates two columns not shown in the logic block diagram. These columns are used for in-house testing of the device in the unprogrammed state. These columns must be disabled prior to using the PLS153A in your application. If you are using a Signetics-approved programmer the disabling is accomplished during the device programming sequence. If these columns are not disabled, abnormal operation is possible.

Furthermore, because of these test columns, the PLS153A cannot be programmed using the programmer algorithm for the PLS153.

FPLA PROGRAM TABLE



Signetics

PLHS153 Field-Programmable Logic Array (18 \times 42 \times 10)

Signetics Programmable Logic Preliminary Specification

Application Specific Products • Series 20

DESCRIPTION

The PLHS153 is a high-speed version of the PLS153 and PLS153A FPLAs. The Signetics state-of-the-art Oxide Isolated Bipolar fabrication process is employed to produce performance levels not yet achieved in devices of this complexity.

The PLHS153 is a two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.


The PLHS153 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

FEATURES


- Field-Programmable
- Functionally identical to PLS153/ 153A
- 8 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
 - 32 logic terms
 - 10 control terms
- I/O propagation delay: 20ns (max.)
- Input loading: -100μA (max.)
- Power dissipation: 650mW (typ.)
- Tri-state outputs
- TTL compatible

APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing



PIN CONFIGURATIONS



LOGIC FUNCTION

TYPICAL PRODUCT TERM:
Pn = A · B · C · D · . . .

TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
Z = P0 + P1 + P2 . . .

AT OUTPUT POLARITY = L
Z = P0 + P1 + P2 + . . .
Z = P0 · P1 + P2 + . . .
Z = P0 · P1 · P2


NOTES:

Notes:

(Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the Ex-Or gates.
2. Z , A , B , C, etc. are user defined connections to fixed inputs (i) and bidirectional pins (g).

PLHS153

FPLA LOGIC DIAGRAM



PLHS153

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLHS153N
20-pin Plastic Leaded Chip Carrier	PLHS153A

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RAT	RATING		
STMBUL	PARAMETER	Min	Max	UNIT	
V _{CC}	Supply voltage		+7	V _{DC}	
V _{IN}	Input voltage		+ 5.5	V _{DC}	
V _{OUT}	Output voltage		+ 5.5	V _{DC}	
I _{IN}	Input currents	-30	+30	mA	
lout	Output currents		+100	mA .	
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C	

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

The PLHS153 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Book.

4

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq 75°C, 4.75V \leq V_{CC} \leq 5.25V

CVMDOL	DADAMETED	7507		LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT	
Input volta	age ³		1			·	
V _{IL} V _{IH}	Low High	V _{CC} = Min V _{CC} = Max	2.0		0.8	٧	
V _{IC}	Clamp ^{3,4}	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2		
Output vo	Itage						
V _{OL} V _{OH}	Low ^{3,5} High ^{3,6}	V_{CC} = Min I_{OL} = 15mA I_{OH} = -2mA	2.4		0.5	v	
Input curr	ent ¹¹			L		-	
I _{IL} I _{IH}	Low High	$V_{CC} = Max$ $V_{IN} = 0.45V$ $V_{IN} = 5.5V$			-100 40	μΑ	
Output cu	rrent						
l _{O(OFF)}	Hi-Z state ¹⁰	V_{CC} = Max V_{OUT} = 5.5V V_{OUT} = 0.45V			80 140	μΑ	
l _{US}	Short circuit ^{4,6,7}	V _{OUT} = 0V	-15		-70	mA	
lcc	V _{CC} supply current ⁸	V _{CC} = Max		130	155	mA	
Capacitano	ce			•			
C _{IN} C _B	Input I/O	$V_{CC} = 5V$ $V_{IN} = 2.0V$ $V_{B} = 2.0V$		8 15		pF	

Notes on following page.

November 1986 4-23

PLHS153


AC ELECTRICAL CHARACTERISTICS $H_1 = 470\Omega$, $H_2 = 1k\Omega$, $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

01/2 FF 01				TEST	LIMITS		LIMITS	LIMITS		
SYMBOL	PARAMETER	то	FROM	CONDITIONS	Min	Typ ²	Max	UNIT		
tpD	Propagation delay	Output±	Input±	C _L = 30pF		14	20	ns		
t _{OE}	Output enable	Output-	Input±	C _L = 30pF		16	20	ns		
t _{OD}	Output disable ⁹	Output+	Input±	C _L = 5pF		14	20	ns		


NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only.
 Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
 All typical values are at V_{CC} = 5V, T_A = +25°C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with +10V applied to 15.
- 6. Output sink current is supplied through a resistor to V_{CC}.
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with all pins = open or 4.5V.
- 9. Measured at $V_T = V_{OL} + 0.5V$.
- 10. Leakage values are a combination of input and output leakage.
- 11. In and In limits are for dedicated inputs only (In-In).

TEST LOAD CIRCUIT



TIMING DIAGRAM




TIMING DEFINITIONS

t_{PD} Propagation delay between input and output.

t_{OD} Delay between input change and when output is off (Hi-Z or High).

toE Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



MEASUREMENTS:
All circuit delays are measured at the +1.5V level of inputs and outputs, unless otherwise specified.

Input Pulses

Δ

Field-Programmable Logic Array (18 imes 42 imes 10)

PLHS153


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:


OUTPUT POLARITY - (B)



"AND" ARRAY-(I, B)



OR ARRAY - (B)



NOTES:


- 1. This is the initial unprogrammed state of all links. It is normally associated with all unused (inactive) AND gates P_n , D_n .
- Any gate P_n will be unconditionally inhibited if both the true and complement of an input (either I or B) are programmed for a connection.

VIRGIN STATE

- A factory shipped virgin device contains all fusible links intact, such that:
- 1. All outputs at "L" polarity.
- 2. All Pn terms are enabled.
- 3. All Pn terms are inactive on all outputs.

PLHS153

FPLA PROGRAM TABLE



Signetics

Application Specific Products ● Series 20

DESCRIPTION

The PLS155 is a Tri-state output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate F_C. It features 4 registered I/O outputs (F) in conjunction with 8 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

PLS155 Field-Programmable Logic Sequencer (16 \times 45 \times 12)

Signetics Programmable Logic Product Specification


FEATURES

- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 10 00111101 gate
- 32 AND gates
- 21 OR gates
- 45 product terms:
 - 32 logic terms
- 13 control terms
- 8 bidirectional I/O lines
- 4 bidirectional registers
- J-K, T, or D-type flip-flops
- Asynchronous Preset/Reset
 Complement Array
- Active-High or -Low outputs.
- Programmable OE control
- Positive edge-triggered clock
- Clock frequency: 15MHz (max.)
- Input loading: -100μA (max.)
- Power dissipation: 750mW (tvp.)


4-27

- TTL compatible
- Tri-state outputs

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



APPLICATIONS

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

PLS155

On-chip T/C buffers couple either True (I, B, Q) or Complement (Ī, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. One group of AND gates drives bidirectional I/O lines (B), whose output polarity is individually programmable through a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions. Another group drives the J-K inputs of all flip-flops. The Asynchronous Preset and Reset lines (P, R), are driven from the OR matrix.

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS155 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.


Order codes are contained on the pages following.

VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- 4. All flip-flops are in D-mode unless otherwise programmed to J/K only or J/K or D (controlled).
- 5. All B pins, are inputs and all F pins are outputs unless otherwise programmed.

LOGIC FUNCTION



NOTES:

Similar logic functions are applicable for D and T mode flip-flops.

FLIP-FLOP TRUTH TABLE


ŌĒ	LCKPRJK	Q	F
H			Hi-Z
LL	X X H L X X X X L H X X	ΗL	T L
L L L	L	Q L H Q	Q H L Q
ΗH	H ↑ L L L H H ↑ L L H L	L H	H* L*
+ 10V	X	L H	H** L**

NOTES:

- 1. Positive Logic:
 - $J/K = T_0 + T_1 + T_2 \dots T_{31}$
- $\mathsf{T}_{\mathsf{n}} = \overline{\mathsf{C}} \bullet \; (\mathsf{I}_0 \bullet \mathsf{I}_1 \bullet \mathsf{I}_2 \; ...) \bullet (\mathsf{Q}_0 \bullet \mathsf{Q}_1 ...) \; \bullet (\mathsf{B}_0 \bullet \mathsf{B}_1 \bullet ...)$
- 2. 1denotes transition from Low to High level. 3. X = Don't care
- 4. * = Forced at F_n pin for loading J/K flip-flop in I/O
- mode. L must be enabled, and other active T_n disabled via steering input(s) I, B, or Q.
- 5. At P = R = H, Q = H. The final state of Q depends on which is released first.
- 6. * * = Forced at Fn pin to load J/K flip-flop independent of program code (Diagnostic mode), Tri-state B outputs.

PLS155

FPLS LOGIC DIAGRAM



PLS155

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS155N
20-pin Plastic Leaded Chip Carrier	PLS155A

ABSOLUTE MAXIMUM RATINGS¹

		RAT		
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
IIN	Input currents	-30	+30	mA
louт	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

DC ELECTRICAL CHARACTERISTICS 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75 \leq V_{CC} \leq 5.25V

				LIMITS		
SYMBOL PARAMETER		TEST CONDITIONS	Min	Typ ²	Max	UNI
input vol	age ³					
V _{IH}	High	V _{CC} = Max	2			
V _{IL}	Low	V _{CC} = Min	1	Ì	0.8	V
V _{IC}	Clamp	V _{CC} = Min, I _{IN} = -12mA		-0.8	-1.2	
Output ve	oltage ³					
***************************************		V _{CC} = Min				
VOH			2.4		İ	V
V _{OL}	Low	I _{OL} = 10mA	[0.35	0.5	
Input cur	rent ⁸					
		V _{CC} = Max				
l _{IH}	High	V _{IN} = 5.5V		< 1	80	1
l _{IL}	Low	$V_{IN} = 0.45V$	İ	-10	-100	μΑ
Output c	urrent					
		V _{CC} = Max				
lo (OFF)	Hi-Z state ⁸	$V_{OUT} = 5.5V$		1	80	μA
	_	$V_{OUT} = 0.45V$		-1	-140	
los	Short circuit ⁴	V _{OUT} = 0V	-15		-70	m/
Icc	V _{CC} supply current ⁷	V _{CC} = Max		150	190	m/
Capacitar	ice					
		V _{CC} = 5.0V				
CIN	Input	$V_{IN} = 2.0V$	1	8		pF
COUT	Output	$V_{OUT} = 2.0V$		15		1

1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied. 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.

4-30

- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.

November 19, 1986

- 5. Measured with V_{IH} applied to \overline{OE} .
- 6. Duration of short circuit should not exceed 1 second.
- 7. I_{CC} is measured with the \overline{OE} input grounded, all other inputs at 4.5V, and the outputs open.
- 8. Leakage values are a combination of input and output leakage.

PLS155

AC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leqslant T_{A} \leqslant +75^{\circ}\text{C}$, $4.75 \leqslant V_{CC} \leqslant 5.25V$, R_{1} = 470Ω , R_{2} = $1k\Omega$


						LIMITS		
SYMBOL PARAMETER		то	FROM	TEST CONDITIONS	Min ⁵	Typ ¹	Max	TINU
Pulse wid	Ith						•	
t _{CKH} t _{CKL} t _{CKP} t _{PRH}	Clock ² high Clock low Period Preset/Reset pulse	CK - CK + CK + (I,B) +	CK + CK - CK + (I,B) -	C _L = 30pF	25 30 70 40	20 20 50 30		ns
Setup tim	ne					····		
t _{IS1} t _{IS2} t _{IS3}	Input Input (through F _n) Input (through Complement Array) ⁴	CK + CK +	(I,B) ± F ± (I,B) ±	C _L = 30pF	40 20 65	30 10 40		ns
Hold time			<u> </u>			L	L	
t _{IH1} t _{IH2}	Input	CK + CK +	(I,B) ± F ±	C _L = 30pF	0 15	-10 10		ns
Propagati	on delays							
t _{CKO}	Clock	F ±	CK +	C _L = 30pF		25	30	
t _{OE1}	Output enable	F-	ŌĒ -	C _L = 30pF		20	30]
t _{OD1}	Output disable ³	F +	ŌĒ +	C _L = 5pF		20	30]
t _{PD}	Output	В±	(I,B) ±	C _L = 30pF		40	50	ns
t _{OE2}	Output enable	B ±	(I,B) +	C _L = 30pF		35	55]
t _{OD2}	Output disable ³	B +	(I,B) -	C _L = 5pF		30	35]
t _{PRO}	Preset/Reset	F±	(I,B) +	C _L = 30pF		50	55	1

NOTES:


- All typical values are at V_{CC} = 5V, T_A = +25°C.
 To prevent spurious clocking, clock rise time (10% 90%) ≤ 10ns.
- 3. Measured at $V_T = V_{OL} + 0.5V$. 4. When using the Complement Array $T_{CKP} = 95$ ns (min).
- 5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.
- 6. For test circuits, waveforms and timing diagrams see the following pages.

PLS155


TEST LOAD CIRCUIT




VOLTAGE WAVEFORM



TIMING DIAGRAMS





TIMING DEFINITIONS

Width of input clock pulse. t_{CKH} Interval between clock pulses. t_{CKL}

Clock period. **t**CKP

t_{IS1}

t_{H1}

t_{OE1}

t_{OE2}

t_{PRH} Width of preset input pulse.

Required delay between beginning of valid input and positive transition

of clock.

Required delay between beginning 452 of valid input forced at flip-flop output pins, and positive transition of clock.

> Required delay between positive transition of clock and end of valid

input data. Required delay between positive ίн2 transition of clock and end of valid

pins. Delay between positive transition of tско clock and when Outputs become

valid (with OE low).

Delay between beginning of Output Enable Low and when Outputs be-

input data forced at flip-flop output

come valid.

Delay between beginning of Output t_{OD1} Enable High and when Outputs are

in the off state.

Propagation delay between combitpD national inputs and outputs.

Delay between predefined Output Enable High, and when combinational Outputs become valid.


Delay between predefined Output t_{OD2} Enable Low, and when combina-

tional Outputs are in the off state. Delay between positive transition of **t**PRO predefined Preset/Reset input, and when flip-flop outputs become val-


id.

PLS155

TIMING DIAGRAMS (Continued)



 The leading edge of preset/reset must occur only when the input clock is "low", and must remain "high" as long as required to override clock. The falling edge of preset/reset can never go "low" when the input clock is "high".
 Asynchronous Preset/Reset



PLS155


The FPLS can be programmed by means of Logic Programming equipment.

With Logic programming, the AND/OR-EX-OR input connections necessary to imple-


ment the desired logic function are coded directly from the State Diagram using the Program Tables on the following pages.


In these tables, the logic state or action of all I/O, control, and state variables is assigned a symbol which results in the proper fusing pattern of corresponding links, defined as follows:

"AND" ARRAY - (I), (B), (Q_p)




"COMPLEMENT" ARRAY - (C)













PLS155


"OR" ARRAY – $(Q_n = D-Type)$





"OR" ARRAY – $(Q_n = J-K Type)$




"OR" ARRAY-(S or B), (P), (R)







"OE" ARRAY - (E)




NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (T, Fc, L, P, R, D)_n will be unconditionally inhibited if both of the I, B, or Q links are left intact.
- 3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn, Fc.
- 4. $E_n = O$ and $E_n = \cdot$ are logically equivalent states, since both cause F_n outputs to be unconditionally enabled.
- 5. These states are not allowed for control gates (L, P, R, D)n due to their lack of "OR" array links.

PLS155

FPLS PROGRAM TABLE



Signetics

Application Specific Products ● Series 20

DESCRIPTION

The PLS157 is a Tri-state output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate F_C. It features 6 registered I/O outputs (F) in conjunction with 6 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.


PLS157 Field-Programmable Logic Sequencer (16 \times 45 \times 12)

Signetics Programmable Logic Product Specification


FEATURES

- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
 - 32 logic terms
- 13 control terms
- 6 bidirectional I/O lines
- 6 bidirectional registers
- J-K, T, or D-type flip-flops
- Tri-state outputs
 - Asynchronous Preset/Reset
 - Complement Array
 - Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Clock frequency: 15MHz (max.)
- Input loading: -100μA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible

PIN CONFIGURATIONS



FUNCTION DIAGRAM



APPLICATIONS

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

PLS157

On-chip T/C buffers couple either True (I, B, Q) or Complement (Ī, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. One group of AND gates drives bidirectional I/O lines (B), whose output polarity is individually programmable through a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions. Another group drives the J-K inputs of all flip-flops. The Asynchronous Preset and Reset lines (P, R), for two of the registers are driven from the AND matrix. The Preset and Reset lines (P. R) controlling the lower four registers are driven from the OR matrix.

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS157 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.


Order codes are contained on the pages following.

VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- All flip-flops are in D-mode unless otherwise programmed to J/K only or J/K or D (controlled).
- All B pins are inputs and all F pins are outputs unless otherwise programmed.

LOGIC FUNCTION



Similar logic functions are applicable for D and T mode flip-flops.

FLIP-FLOP TRUTH TABLE


ŌĒ	L	CK	P	R	J	K	Q	F
Н								Hi-Z
L	X	X	H	L H	X X	X X	H L	L H
L L L	LLL	↑ ↑ ↑	LLL	L L L	L H H	L H L	Q L H Q	<u>Q</u> Н L Q
H	H	↑	L	L	L	H	L H	H* L*
+ 10V	X X	↑ ↑		X X	L H	H	L H	H** L**

NOTES:

- 1. Positive Logic:
- $J/K = T_0 + T_1 + T_2 \dots T_{31}$
- $T_0 = \overline{C} \cdot (|Q_0 \cdot Q_1 \cdot Q_0 \cdot Q_0 \cdot Q_1 \cdot Q_0 \cdot Q_0 \cdot Q_1 \cdot Q_0 \cdot Q$
- 2. †denotes transition from Low to High level.
- 3. X = Don't care
- 4. * = Forced at Fn pin for loading J/K flip-flop in I/O mode. L must be enabled, and other active Tn disabled via steering input(s) I, B, or Q.
- 5. At P = R = H, Q = H. The final state of Q depends on which is released first.
- 6. * * = Forced at Fn pin to load J/K flip-flop independent of program code (Diagnostic mode), Tri-state B outputs.

PLS157

FPLS LOGIC DIAGRAM



PLS157

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS157N
20-pin Plastic Leaded Chip Carrier	PLS157A

ABSOLUTE MAXIMUM RATINGS1

OVERDOL		RAT		
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
Гоит	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq +75°C, 4.75 \leq V_{CC} \leq 5.25V

	PARAMETER		LIMITS			
SYMBOL		TEST CONDITIONS	Min	Typ ²	Max	UNIT
Input voltag	e ³					
V _{IH}	High	V _{CC} = Max	2			
V _{IL}	Low	V _{CC} = Min			0.8	V
V _{IC}	Clamp	V _{CC} = Min, I _{IN} = -12mA		-0.8	-1.2	
Output volta	age ³		,			
		V _{CC} = Min				٧
V _{OH}	High	$I_{OH} = -2mA$	2.4			
V_{OL}	Low	I _{OL} = 10mA	Ì	0.35	0.5	
Input currer	it it					
l _{IH}	High	V _{IN} = 5.5V		< 1	80	μΑ
l _{IL}	Low	V _{IN} = 0.45V		-10	-100	
Output curr	ent	•		•		
		V _{CC} = Max				
lo (OFF)	Hi-Z state ⁸	V _{OUT} = 5.5V		1	80	μΑ
		V _{OUT} = 0.45V		-1	-140	
los	Short circuit ⁴	V _{OUT} = 0V	-15	i	-70	mA
lcc	V _{CC} supply current ⁷	V _{CC} = Max		150	190	mA
Capacitance						
		V _{CC} = 5.0V				
C _{IN}	Input	V _{IN} = 2.0V	1	8		pF
C _{OUT}	Output	V _{OUT} = 2.0V		15	1	

NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only.
 Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
 All typical values are at V_{CC} = 5V, T_A = +25°C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with VIH applied to OE.
- 6. Duration of short circuit should not exceed 1 second.
- 7. I_{CC} is measured with the \overline{OE} input grounded, all other inputs at 4.5V, and the outputs open.
- 8. Leakage values are a combination of input and output leakage.

PLS157


AC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leqslant T_{A} \leqslant +75^{\circ}\text{C}$, $4.75 \leqslant V_{CC} \leqslant 5.25\text{V}$, $R_1 = 470\Omega$, $R_2 = 1 \text{k}\Omega$

SYMBOL	PARAMETER	то	FROM	TEST CONDITIONS	LIMITS			
					Min ⁵	Typ ¹	Max	UNIT
Pulse wid	ith							
tCKH tCKL tCKP tPRH	Clock ² high Clock low Period Preset/Reset pulse	CK - CK + CK + (I,B) +	CK + CK - CK + (I,B) -	C _L = 30pF	25 30 70 40	20 20 50 30		ns
Setup tim	ne					<u> </u>	L	-
t _{IS1} t _{IS2} t _{IS3}	Input Input (through F _n) Input (through Complement Array) ⁴	CK + CK +	(I,B) ± F ± (I,B) ±	C _L = 30pF	40 20 65	30 10 40		ns
Hold time		J OK 1	(1,0)					L
t _{IH1}	Input	CK +	(I,B) ± F ±	C _L = 30pF	0 15	-10 10		ns
Propagat	ion delays							h
t _{CKO}	Clock	F±	CK +	C _L = 30pF		25	30	
t _{OE1}	Output enable	F-	ŌĒ -	C _L = 30pF		20	30	
t _{OD1}	Output disable ³	F +	ŌĒ +	C _L = 5pF		20	30	
t _{PD}	Output	В±	(I,B) ±	C _L = 30pF		40	50	ns
t _{OE2}	Output enable	В±	(I,B) +	C _L = 30pF		35	55	
t _{OD2}	Output disable ³	B +	(I,B) -	C _L = 5pF		30	35	
t _{PRO}	Preset/Reset	F ±	(I,B) +	C _L = 30pF		50	55	


- 1. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = + 25°C.
- 2. To prevent spurious clocking, clock rise time (10% 90%) ≤ 10ns.
- 3. Measured at $V_T = V_{OL} + 0.5V$. 4. When using the Complement Array $T_{CKP} = 95$ ns (min).
- 5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.
- 6. For test circuits, waveforms and timing diagrams see the following pages.

PLS157


TEST LOAD CIRCUIT




VOLTAGE WAVEFORM



TIMING DIAGRAMS





TIMING DEFINITIONS

 t_{CKH} Width of input clock pulse. t_{CKL} Interval between clock pulses.

t_{CKP} Clock period.

 t_{PRH} Width of preset input pulse. t_{IS1} Required delay between beginning

of valid input and positive transition of clock.

t_{IS2} Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.

t_{iH1} Required delay between positive transition of clock and end of valid input data.

t_{iH2} Required delay between positive transition of clock and end of valid input data forced at flip-flop output

t_{CKO} Delay between positive transition of clock and when Outputs become valid (with \overline{OE} low).

t_{OE1} Delay between beginning of Output Enable Low and when Outputs become valid.

t_{OD1} Delay between beginning of Output Enable High and when Outputs are in the off state.

t_{PD} Propagation delay between combinational inputs and outputs.

t_{OE2}

t_{PRO}

Delay between predefined Output Enable High, and when combina-

tional Outputs become valid.


Delay between predefined Output
Enable Low, and when combinational Outputs are in the off state.

Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.


4-42

PLS157

TIMING DIAGRAMS (Continued)



 The leading edge of preset/reset must occur only when the input clock is "low", and must remain "high" as long as required to override clock. The falling edge of preset/reset can never go "low" when the input clock is "high".
 Asynchronous Preset/Reset



PLS157


The FPLS can be programmed by means of Logic Programming equipment.

With Logic programming, the AND/OR-EX-OR input connections necessary to imple-


ment the desired logic function are coded directly from the State Diagram using the Program Tables on the following pages.


In these tables, the logic state or action of all I/O, control, and state variables is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:

"AND" ARRAY - (I), (B), (Qp)




"COMPLEMENT" ARRAY - (C)






"OR" ARRAY - (MODE)




Notes on following page.

PLS157


"OR" ARRAY – $(Q_n = D-Type)$




"OR" ARRAY – $(Q_n = J-K Type)$




"OR" ARRAY-(S or B), (P), (R)







"OE" ARRAY - (E)




NOTES

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (T, F_C, L, P, R, D)_n will be unconditionally inhibited if both of the I, B, or Q links are left intact.
- 3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn, Fc.
- 4. $E_n = O$ and $E_n = \cdot$ are logically equivalent states, since both cause F_n outputs to be unconditionally enabled.
- 5. These states are not allowed for control gates (L, P, R, D)_n due to their lack of "OR" array links.

PLS157

FPLS PROGRAM TABLE



TB01350S

Signetics

PLS159 Field-Programmable Logic Sequencer (16 \times 45 \times 12)

Signetics Programmable Logic Product Specification

Application Specific Products • Series 20

DESCRIPTION


The PLS159 is a Tri-state output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate Fc. It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.


FEATURES

- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
- 32 logic terms
- 13 control terms
- 4 bidirectional I/O lines
- 8 bidirectional registers
- J/K, T, or D-type flip-flops
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Clock frequency: 15MHz (max.)
- Input loading: -100μA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatibleTri-state outputs

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



APPLICATIONS

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

PLS159

On-chip T/C buffers couple either True (I, B, Q) or Complement (Ī, B̄, Q̄, C̄) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. One group of AND gates drives bidirectional I/O lines (B), whose output polarity is individually programmable through a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions. Another group drives the J-K inputs of all flip-flops, as well as asynchronous Preset and Reset lines (P, R).

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS159 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.


Order codes are contained on the pages following.

VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- All flip-flops are in D-mode unless otherwise programmed to J/K only or J/K or D (controlled).
- All B pins are inputs and all F pins are outputs unless otherwise programmed.

LOGIC FUNCTION



NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

FLIP-FLOP TRUTH TABLE


ŌĒ	L	CK	P	R	J	K	Q	F
Н								HI-Z
L	X	X	L	X	X	X	٦	Ξ
L L		X		H			H	L H
L L L	بالالال	† † †	LLLL	LLLL	LLHH	LHLH	Q J I K	OH LO
H	HH	† †	L	L	L	HL	L	H*
+10V	X	† †		X		H	L H	L**

NOTES:

- 1. Positive Logic:
- $J/K = T_0 + T_1 + T_2 \dots T_{31}$ $T_n = \overline{C} \cdot (|0 \cdot 1_1 \cdot 1_2 \dots) \cdot (|Q_0 \cdot Q_1 \dots) \cdot (|B_0 \cdot B_1 \cdot \dots)$
- 2. Îdenotes transition from Low to High level.
- 3. X = Don't care
- 4. * = Forced at F_n pin for loading J/K flip-flop in I/O mode. L must be enabled, and other active T_n disabled via steering input(s) I, B, or Q.
- At P = R = H, Q = H. The final state of Q depends on which is released first.
- 6. * * = Forced at F_n pin to load J/K flip-flop independent of program code (Diagnostic mode), Tri-state B outputs.

PLS159

FPLS LOGIC DIAGRAM



4-49

PLS159

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS159N
20-pin Plastic Leaded Chip Carrier	PLS159A

ABSOLUTE MAXIMUM RATINGS1

OVERDOL	242445752	RAT		
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+ 5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	V_{DC}
I _{IN}	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C

THERMAL RATINGS

TEMPERATURE							
Maximum junction	150°C						
Maximum ambient	75°C						
Allowable thermal rise ambient to junction	75°C						

DC ELECTRICAL CHARACTERISTICS 0°C ≤ TA ≤ +75°C, 4.75 ≤ V_{CC} ≤ 5.25V

			LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ² Max		UNIT	
input voltag	e ³						
V _{IH}	High	V _{CC} = Max	2				
V_{IL}	Low	V _{CC} = Min			0.8	V	
V_{IC}	Clamp	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2		
Output volta	age ³						
		V _{CC} = Min					
V _{OH}	High	$I_{OH} = -2mA$	2.4	1000		٧	
VOL	Low	I _{OL} = 10mA		0.35	0.5		
Input currer	nt ⁸						
		V _{CC} = Max					
I _{IH}	High	$V_{IN} = 5.5V$	- 1	< 1	80		
IIL	Low	V _{IN} = 0.45V		-10	-100	μA	
Output curr	ent						
	_	V _{CC} = Max					
lo (OFF)	Hi-Z state ⁸	V _{OUT} = 5.5V	1	1	80	μΑ	
		$V_{OUT} = 0.45V$		-1	-140		
los	Short circuit ⁴	V _{OUT} = 0V	-15		-70	mA	
Icc	V _{CC} supply current ⁷	V _{CC} = Max		150	. 190	mA	
Capacitance							
		V _{CC} = 5.0V					
CIN	Input	V _{IN} = 2.0V		8		pF	
C _{OUT}	Output	$V_{OUT} = 2.0V$		15			

NOTES

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at V_{CC} = 5V, T_A = + 25°C. 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IH} applied to \overline{OE} .
- 6. Duration of short circuit should not exceed 1 second.
- 7. I_{CC} is measured with the \overline{OE} input grounded, all other inputs at 4.5V, and the outputs open.
- 8. Leakage values are a combination of input and output leakage.

PLS159


AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75 \le V_{CC} \le 5.25V$, $R_1 = 470\Omega$, $R_2 = 1k\Omega$

					LIMITS			
SYMBOL	PARAMETER	то	FROM	TEST CONDITIONS	Min ⁵	Typ ¹	Max	UNIT
Pulse wid	ith						-	
t _{CKH} t _{CKL} t _{CKP} t _{PRH}	Clock ² high Clock low Period Preset/Reset pulse	CK - CK + CK + (I,B) +	CK + CK - CK + (I,B) -	C _L = 30pF	25 30 70 40	20 20 50 30		ns
Setup tim	ne		L			L		
t _{IS1} t _{IS2} t _{IS3}	Input Input (through F _n) Input (through Complement Array) ⁴	CK + CK +	(I,B) ± F ± (I,B) ±	C _L = 30pF	40 20 65	30 10 40		ns
Hold time	3		<u> </u>			L	L	L
t _{IH1} t _{IH2}	Input	CK +	(I,B) ± F ±	C _L = 30pF	0 15	-10 10		ns
Propagat	ion delays							
t _{CKO}	Clock	F±	CK +	C _L = 30pF		25	30	
t _{OE1}	Output enable	F-	ŌĒ -	C _L = 30pF		20	30	1
t _{OD1}	Output disable ³	F +	ŌĒ +	C _L = 5pF		20	35]
t _{PD}	Output	В±	(I,B) ±	C _L = 30pF		40	50	ns
t _{OE2}	Output enable	В±	(I,B) +	C _L = 30pF		35	55]
t _{OD2}	Output disable ³	B +	(I,B) -	C _L = 5pF		30	35	
t _{PRO}	Preset/Reset	F ±	(I,B) +	C _L = 30pF		50	55	


- 1. All typical values are at V_{CC} = 5V, T_A = +25°C. 2. To prevents spurious clocking, clock rise time (10% -90%) \leq 10ns.
- 3. Measured at $V_T = V_{OL} + 0.5V$.
- 4. When using the Complement Array $T_{CKP} = 95$ ns (min).
- 5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.
- 6. For test circuits, waveforms and timing diagrams see the following pages.

PLS159


TEST LOAD CIRCUIT




VOLTAGE WAVEFORM



TIMING DIAGRAMS





TIMING DEFINITIONS

t_{CKH} Width of input clock pulse. t_{CKL} Interval between clock pulses.

t_{CKP} Clock period.

tic1

toE1

t_{OD1}

 t_{PD}

t_{OE2}

t_{OD2}

tPRO

t_{PRH} Width of preset input pulse.

Required delay between beginning of valid input and positive transition of clock.

t_{IS2} Required delay between beginning of valid input forced at flip-flop output pins, and positive transition of clock.

t_{IH1} Required delay between positive transition of clock and end of valid

input data.

Required delay between positive

t_{IH2} Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.

t_{CKO} Delay between positive transition of clock and when Outputs become valid (with $\overline{\text{OE}}$ low).

Delay between beginning of Output Enable Low and when Outputs become valid.

Delay between beginning of Output Enable High and when Outputs are in the off state.


Propagation delay between combinational inputs and outputs.

Delay between predefined Output Enable High, and when combinational Outputs become valid.


Delay between predefined Output Enable Low, and when combinational Outputs are in the off state. Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid

PLS159

TIMING DIAGRAMS (Continued)



 The leading edge of preset/reset must occur only when the input clock is "low", and must remain "high" as long as required to override clock. The falling edge of preset/reset can never go "low" when the input clock is "high".
 Asynchronous Preset/Reset



PLS159


The FPLS can be programmed by means of Logic Programming equipment.

With Logic programming, the AND/OR-EX-OR input connections necessary to imple-


ment the desired logic function are coded directly from the State Diagram using the Program Tables on the following pages.


In these tables, the logic state or action of all I/O, control, and state variables is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:

"AND" ARRAY - (I), (B), (Qp)




"COMPLEMENT" ARRAY - (C)













PLS159


"OR" ARRAY – $(Q_n = D-Type)$




"OR" ARRAY – $(Q_n = J-K Type)$




"OR" ARRAY-(S or B), (P), (R)







"OE" ARRAY - (E)




NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (T, F_C, L, P, R, D)_n will be unconditionally inhibited if both of the I, B, or Q links are left intact.
- 3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_{n} , F_{C} .
- 4. $E_n = O$ and $E_n = A$ are logically equivalent states, since both cause F_n outputs to be unconditionally enabled.
- 5. These states are not allowed for control gates (L, P, R, D)n due to their lack of "OR" array links.

PLS159

FPLS PROGRAM TABLE



TB01291S

Signetics

Application Specific Products ● Series 20

DESCRIPTION

The PLS159A is a Tri-state output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "fold-back" inverting buffer and control gate Fc. It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

PLS159A


Field-Programmable Logic Sequencer (16 \times 45 \times 12)

Signetics Programmable Logic Preliminary Specification


FEATURES

- High-speed version of PLS159
- Field-Programmable (Ni-Cr link)
- 4 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
- 32 logic terms
- 13 control terms
- 4 bidirectional I/O lines
- 8 bidirectional registers
- J/K, T, or D-type flip-flops
- Power on reset feature on all flip-flops (F_n = 1)
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Clock frequency: 18MHz (max.)
- Input loading: -100μA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible
- Tri-state outputs

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



APPLICATIONS

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

PLS159A

On-chip T/C buffers couple either True (I, B, Q) or Complement (Ī, B, Q, C) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. One group of AND gates drives bidirectional I/O lines (B), whose output polarity is individually programmable through a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions. Another group drives the J-K inputs of all flip-flops, as well as asynchronous Preset and Reset lines (P, R).

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).


The PLS159A is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- 4. All flip-flops are in D-mode unless otherwise programmed to J/K only or J/K or D (controlled).
- 5. All B pins are inputs and all F pins are outputs unless otherwise programmed.

LOGIC FUNCTION



NOTE:

Similar logic functions are applicable for D and T mode flip-flops.

FLIP-FLOP TRUTH TABLE


	ŌĒ	L	CK	P	R	J	K	a	F
ĺ	Н							,	Hi-Z
-	L	Х	Х	L	X	X	X	٦	н
	L L	X	X	H	L	X X		H	L H
	L L L		† † † †	LLLL	LLLL	LLHH	LHLH	Q L I IQ	Q H L Q
	H	H H	↑	L	L	L H	H L	L H	H* L*
	+ 10V	X X	↑ ↑		X		H L	L H	H** L**

NOTES:

- 1. Positive Logic:
 - $J/K = T_0 + T_1 + T_2 \dots T_{31}$
- $T_n = \overline{C} \cdot (I_0 \bullet I_1 \bullet I_2 \dots) \cdot (Q_0 \bullet Q_1 \dots) \cdot (B_0 \bullet B_1 \bullet \dots)$ 2. The denotes transition from Low to High level.
- 3. X = Don't Care
- 4. * = Forced at F_n pin for loading J/K flip-flop in I/O mode. L must be enabled, and other active Tn disabled via steering input(s) I, B, or Q.
- 5. At P = R = H, Q = H. The final state of Q depends on which is released first. 6. * * = Forced at F_n pin to load J/K flip-flop
- independent of program code (Diagnostic mode), Tri-state B outputs

PLS159A

FPLS LOGIC DIAGRAM



PLS159A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLS159AN
20-pin Plastic Leaded Chip Carrier	PLS159AA

ABSOLUTE MAXIMUM RATINGS¹

		RA*			
SYMBOL	PARAMETER	Min	Max	UNIT	
V _{CC}	Supply voltage		+7	V _{DC}	
V _{IN}	Input voltage		+5.5	V _{DC}	
V _{OUT}	Output voltage		+ 5.5	V _{DC}	
IN	Input currents	-30	+30	mA	
Гоит	Output currents		+100	mA	
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C	

THERMAL RATINGS

TEMPERATURE							
Maximum junction	150°C						
Maximum ambient	75°C						
Allowable thermal rise ambient to junction	75°C						

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq 75°C, 4.75V \leq V_{CC} \leq 5.25V

		·		LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT	
input voi	tage ³					L	
V _{IH} V _{IL} V _{IC}	High Low Clamp	$\begin{array}{c} V_{CC} = \text{Max} \\ V_{CC} = \text{Min} \\ V_{CC} = \text{Min}, \ I_{IN} = -12\text{mA} \end{array}$	2	-0.8	0.8 -1.2	٧	
Output v	oltage ³			·			
V _{OH} V _{OL}	High Low	$V_{CC} = Min, I_{OH} = -2mA$ $I_{OL} = 10mA$	2.4	0.35	0.5	٧	
Input cụ	rrent						
I _{IH} I _{IL}	High Low	$V_{CC} = Max, V_{IN} = 5.5V$ $V_{IN} = 0.45V$		< 1 -10	40 -100	μΑ	
Output c	urrent						
I _{O(OFF)}	Hi-Z state ^{5,8} Short circuit ^{4,6}	$V_{CC} = Max$, $V_{OUT} = 5.5V$ $V_{OUT} = 0.45V$ $V_{OUT} = 0V$	-15	1 -1	80 -140 -70	μA mA	
, lcc	V _{CC} supply current ⁷	V _{CC} = Max		150~	190	mA	
Capacita	nce					L	
C _{IN} C _{OUT}	Input Output	$V_{CC} = 5.0V, V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		8 15		pF	

NOTES

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = +25°C. 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IH} applied to \overline{OE} .
- 6. Duration of short circuit should not exceed 1 second.
- 7. I_{CC} is measured with the \overline{OE} input grounded, all other inputs at 4.5V, and the outputs open.
- 8. Leakage values are a combination of input and output leakage.

PLS159A


AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, NPLS179: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

				TEST	LIMITS			
SYMBOL	PARAMETER	то	FROM	CONDITIONS	Min ⁵	Typ ¹	Max	UNIT
Pulse w	vidth							
tCKH tCKL tCKP tPRH	Clock ² high Clock low Period Preset/Reset pulse	CK - CK + CK + (I,B) +	CK + CK - CK + (I,B) -		20 20 55 35	15 15 45 30		ns
Setup t	ime			7				
t _{IS1} t _{IS2} t _{IS3}	Input Input (through F _n) Input (through Complement Array) ⁴	CK+ CK+	(I,B) ± F ± (I,B) ±	C _L = 30pF	35 15 55	30 10 45		ns
Hold tir	me			1			l	h
t _{IH1}	Input Input (through F _n)	CK+ CK+	(I,B) ± F ±		0 15	-5 10		ns
Propaga	ation delay			7				
t _{CKO}	Clock Output enable	F± F-	CK ± OE -			15 20	20 30	
t _{OD1}	Output disable ³	F+	ŌĒ+	C _L = 5pF		20	30] .
t _{PD}	Output Output enable	B± B±	(I,B) ± (I,B) +	C _L = 30pF		25 20	35 30	ns
t _{OD2}	Output disable ³	B+	(I,B) -	C _L = 5pF		20	30	
t _{PRO}	Preset/Reset Power-on preset	F± F-	(I,B) + V _{CC} +	C _L = 30pF		35 0	45 10	


NOTES:

- 1. All typical values are at V_{CC} = 5V, T_A = +25°C. 2. To prevent spurious clocking, clock rise time (10% 90%) < 10ns.
- 3. Measured at $V_T = V_{OL} + 0.5V$.
- 4. When using the Complement Array $T_{CKP} = 75$ ns (min).
- 5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.

TEST LOAD CIRCUIT





VOLTAGE WAVEFORM




PLS159A

TIMING DIAGRAMS







TIMING DEFINITIONS

tckH Width of input clock pulse. Interval between clock pulses.

tckl

Clock period. t_{CKP}

Width of preset input pulse. t_{PRH}

Required delay between beginning t_{IS1} of valid input and positive transition

of clock.

Required delay between beginning tisa of valid input forced at flip-flop output pins, and positive transition

of clock.

t_{IH2}

t_{OE1}

t_{PPR}

t_{OE2}

t_{OD2}

t_{PRO}

Required delay between positive t_{IH1} transition of clock and end of valid input data.

Required delay between positive transition of clock and end of valid input data forced at flip-flop output pins.

Delay between positive transition of

tcko clock and when Outputs become valid (with OE low).

Delay between beginning of Output

Enable Low and when Outputs become valid.

Delay between beginning of Output t_{OD1} Enable High and when Outputs are

in the off state.

Delay between V_{CC} (after poweron) and when flip-flop outputs become preset at "1" (internal Q

outputs at "0").

Propagation delay between combi t_{PD}

national inputs and outputs. Delay between predefined Output

Enable High, and when combinational Outputs become valid.


Delay between predefined Output Enable Low and when combina-


tional Outputs are in the off state.

Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become val-

PLS159A

TIMING DIAGRAMS (Continued)





November 1986

4-63

PLS159A


The FPLS can be programmed by means of Logic Programming equipment.

With Logic programming, the AND/OR-EX-OR input connections necessary to imple-


ment the desired logic function are coded directly from the State Diagram using the Program Tables on the following pages.


In these Tables, the logic state or action of all I/O, control, and state variables is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:

"AND" ARRAY - (I), (B), (Qp)




"COMPLEMENT" ARRAY - (C)










PLS159A


"OR" ARRAY — $(Q_N = D - Type)$




CAUTION:

The PLS159A Programming Algorithm is different from the PLS159.


"AND" ARRAY — $(Q_N = J - K Type)$




"OR" ARRAY — (S or B),(P),(R)








"OE " ARRAY -- (E)



- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (T, Fc, L, P, R, D)n will be unconditionally inhibited if both of the I, B, or Q links are left intact.
- 3. To prevent oscillations, this state is not allowed for C link, pairs coupled to active gates Tn, Fc.
- 4. E_n = O and E_n = are logically equivalent states, since both cause F_n outputs to be unconditionally enabled.
 5. These states are not allowed for control gates (L, P, R, D)_n due to their lack of "OR" array links.

4-65

FPLS PROGRAM TABLE



Signetics

PLHS18P8A Programmable AND Array Logic $(18 \times 72 \times 8)$

Signetics Programmable Logic **Product Specification**

Application Specific Products • Series 20

DESCRIPTION

The PLHS18P8A is a two-level logic element consisting of 72 AND gates and 8 OR gates with fusible connections for programming I/O polarity and direction.

All AND gates are linked to 10 inputs (I) and 8 bidirectional I/O lines (B). These yield variable I/O gate configurations via 8 direction control gates, ranging from 18 inputs to 8 outputs.

On-chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates. The 72 AND gates are separated into 8 groups of 9 each. Each group of 9 is associated with one bidirectional pin. In each group, eight of the AND terms are ORed together, while the ninth is used to establish I/O direction. All outputs are individually programmable via an EX-OR gate to allow implementation of AND/OR or NAND/NOR logic functions.

In the virgin state, the AND array fuses are back-to-back CB-EB diode pairs which will act as open connections. Current is avalanched across individual diode pairs during fusing, which essentially short circuits the EB diode and provides the connection for the associated product term.


The PLHS18P8A is field-programmable. allowing the user to quickly generate custom pattern using standard programming equipment.

Order codes are contained in the pages following.


FEATURES

- 100% functionally compatible with AmPAL18P8A
- Field-Programmable
- 10 inputs
- 8 bidirectional I/O lines
 - 72 AND gates/product terms - configured into eight groups of
 - Programmable output polarity (Tri-state output)
 - I/O propagation delay: 20ns
 - Power dissipation: 750mW (nominal)
 - TTL compatible
 - Verify Lock Fuse
 - On-chip test features for extensive AC and DC parametric testina

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



*PAL is a registered trademark of Monolithic Memories. Inc.

LOGIC FUNCTION

TYPICAL PRODUCT TERM: Pn = A · B · C · D · . . . TYPICAL LOGIC FUNCTION: AT OUTPUT POLARITY = H Z = P0 + P1 + P2 . . . AT OUTPUT POLARITY = L $Z = P0 + P1 + P2 + \dots$ $Z = P0 \cdot P1 \cdot P2 \cdot \dots$ NOTES: For each of the 8 outputs, either function Z (Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the


APPLICATIONS

• 100% functional replacement for all 20-pin combinatorial PALs*

Z, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

FPLA LOGIC DIAGRAM



4

Programmable AND Array Logic (18 imes 72 imes 8)

PLHS18P8A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-pin Plastic DIP 300mil-wide	PLHS18P8AN
20-pin Plastic Leaded Chip Carrier	PLHS18P8AA

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

ABSOLUTE MAXIMUM RATINGS¹

overno.	PARAMETER	RA	RATING			
SYMBOL		MIN	MAX	UNIT		
Vcc	Supply voltage	-0.5	+7	V _{DC}		
V _{IN}	Input voltage	-0.5	+5.5	V _{DC}		
V _{OUT}	Output voltage	-0.5	V _{CC} Max	V _{DC}		
V _{OUTPRG}	Output voltage (programming)		+21	V _{DC}		
IIN	Input current	-30	+5	mA		
Гоит	Output current		+100	mA		
IOUTPRG	Output current (programming)		+170	mA		
T _A T _{STG}	Temperature range Operating temp Storage temp	0 -65	+ 75 + 150	°C °C		

Notes on following page.

Programmable AND Array Logic (18 \times 72 \times 8)

PLHS18P8A

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le 75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

			LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		Typ ²	Max	רואט
Input volt	tage ³				<u></u>	
VIL	Low	V _{CC} = Min			+0.8	v
VIH	High	V _{CC} = Max	+2.0			, v
VI	Clamp	V _{CC} = Min, I _{IN} = -18mA		-0.9	-1.2	
Output vo	oltage					•
		V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}				
VOL	Low	$I_{OL} = +24mA$			+0.50	V
V _{OH}	High	$I_{OH} = -3.2$	+2.4	+3.5		
Input cur	rent			-		
		V _{CC} = Max				
l _{IL}	Low	$V_{IN} = +0.40V$		-20	-100	μΑ
liн	High	$V_{1N} = +2.7V$			+ 25	μA
l _l	High	$V_{IN} = +5.5V$	Ì	ì	+ 1.0	mA
Output cu	urrent					
		V _{CC} = Max, V _{IL} = 0.8V, V _{IH} = 2.0V				
lozh	Output leakage	$V_{OUT} = +2.7V$		i	+100	μΑ
lozL	Output leakage	$V_{OUT} = +0.40V$			-250	μΑ
Isc	Short circuit ⁴	$V_{OUT} = +0.5V$	-25	-60	-90	mA
Icc	V _{CC} current	V _{CC} = Max, All inputs = GND		100	155	mA
Capacitan	ice ⁵					
		V _{CC} = +5V				
CIN	Input	V _{IN} = 2.0V @ f = 1MHz		6		pF
C _{OUT}	1/0	V _{OUT} = 2.0V @ f = 1MHz		9		pF

NOTES:

^{1.} Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

^{2.} Typical limits are at V_{CC} = 5.0V and T_A = +25°C.

^{3.} These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

^{4.} Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.

^{5.} These parameters are not 100% tested, but are periodically sampled.

Programmable AND Array Logic (18 \times 72 \times 8)

PLHS18P8A

AC ELECTRICAL CHARACTERISTICS $R_1 = 200\Omega$, $R_2 = 390\Omega$, $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

oviino.					FROM TEST COMPLETION		FDOM		LIMITS		
SYMBOL PARAMETER	то	TO FROM	TEST CONDITIONS	Min	Тур	Max	UNIT				
t _{PD}	Propagation delay	Input ±	Output ±	C _L = 50pF		14	20	ns			
t _{EA}	Output enable	Input ±	Output –	C _L = 50pF		14	20	ns			
t _{ER}	Output disable	Input ±	Output +	C _L = 5pF		14	20	ns			

NOTES:

- 1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = +25$ °C.
- 2. T_{PD} is tested with switch S_1 closed and $C_L = 50pF$.
- 3. For Tri-state output; output enable times are tested with C_L = 50pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C_L = 5pF. High-to-High impedance tests are made to an output voltage of V_{OH} = -0.5V with S₁ open, and Low-to-High impedance tests are made to the V_{OL} = +0.5V level with S₁ closed.

VIRGIN STATE

TIMING DEFINITIONS

tER

A factory shipped virgin device contains all fusible links open, such that:

- 1. All outputs are at "L" polarity.
- 2. All outputs are enabled.
- 3. All p-terms are enabled.
- t_{PD} Input to output propagation de-


lay. Input to output disable (Tri-state)

delay (Output Disable).

t_{EA} Input to Output Enable delay

(Output Enable).


TIMING DIAGRAM




Programmable AND Array Logic (18 imes 72 imes 8)

PLHS18P8A

AC TEST LOAD CIRCUIT



VOLTAGE WAVEFORM




LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state of variables I, P, and B associated with each Sum Term, S, is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

OUTPUT POLARITY - (B)



"AND" ARRAY-(I, B)




NOTES:

- 1. This is the initial state of all link pairs.
- 2. All unused product terms must be programmed with all pairs of fuses in the INACTIVE state (all fuses on an unused p-term must be programmed).

Programmable AND Array Logic (18 imes 72 imes 8)

PLHS18P8A

PROGRAM TABLE



5

Signetics

Section 5 PLD Data Sheets

Application Specific Products

INDEX

Section 5 - PLD Data Sheets

Series 24		
PLS161	Field-Programmable Logic Array (12 \times 48 \times 8)	5-3
PLS162	Field-Programmable Address Decoder (16 × 5)	5-9
PLS163	Field-Programmable Address Decoder (12 × 9)	5-15
PLS167	Field-Programmable Logic Sequencer (14 \times 48 \times 6)	5-21
PLS167A	Field-Programmable Logic Sequencer; Enhanced Speed	
	(14 × 48 × 6)	5-33
PLS168	Field-Programmable Logic Sequencer (12 \times 48 \times 8)	5-45
PLS168A	Field-Programmable Logic Sequencer; Enhanced Speed	
	(12 × 48 × 8)	5-57
PLS173	Field-Programmable Logic Array (22 × 42 × 10)	5-69
PLS179	Field-Programmable Logic Sequencer (20 \times 45 \times 12)	5-75
PLHS473	Field-Programmable Logic Array (20 × 24 × 11)	5-85
PLC473	Erasable-Programmable Logic Array (20 × 24 × 11)	5-91



Signetics

Application Specific Products Series 24

DESCRIPTION

The PLS161 is a bipolar, Field-Programmable Logic Array (FPLA). The device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product logic equations.

This device consists of 12 dedicated inputs and 8 dedicated outputs. Each output is capable of being actively controlled by any or all of the 48 product terms. The True, Complement, or Don't Care condition of each of the 12 inputs ANDed together comprise one P-term. All 48 P-terms are selectively ORed to each output. The user must then only select which P-terms will activate an output by disconnecting terms which do not affect the output. In addition each output can be fused as Active-High (H) or Active-Low (L).

The PLS161 is fully TTL compatible, and includes a chip enable input for output inhibit control and expansion of input variables.

Order codes are contained on the pages following.

PLS161

Field-Programmable Logic Array (12 \times 48 \times 8)

Signetics Programmable Logic Product Specification


FEATURES

- Field-Programmable (Ni-Cr Link)
- Input variables: 12
- Output functions: 8
- Product terms: 48
- I/O propagation delay: 50ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: −100µA (max.)
- Chip Enable input
- Output disable function
- Separate I/O architecture
- Tri-state outputs

APPLICATIONS

- CRT display systems
- Random logic
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Sequential controllers
- Data security encoders
- Fault detectors
- Frequency synthesizers

PIN CONFIGURATION




LOGIC FUNCTION

TYPICAL PRODUCT TERM $\begin{aligned} P_0 &= I_0 \cdot I_1 \cdot \overline{I_2} \cdot I_3 \cdot \overline{I_1} \\ TYPICAL OUTPUT FUNCTIONS: \\ @ C\overline{E} &= 0: \\ F_0 &= (P_0 + P_1 + P_2) @ L = CLOSED \\ F_0 &= (P_0 \cdot P_1 \cdot P_2) @ L = OPEN \end{aligned}$

NOTE:


For each of the 8 outputs either the function F_p (Active-High) or $\overline{F_p}$ (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.

FUNCTIONAL DIAGRAM



PLS161

FPLA LOGIC DIAGRAM



PLS161

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS161N

ABSOLUTE MAXIMUM RATINGS¹

0.44001		RAT	RATING		
SYMBOL	PARAMETER	Min	Max	UNIT	
V _{CC}	Supply voltage		+7	V _{DC}	
V _{IN}	Input voltage		+ 5.5	V _{DC}	
V _{OUT}	Output voltage		+ 5.5	V _{DC}	
I _{IN}	Input currents	-30	+30	mA	
lout	Output currents		+100	mA	
T _A T _{STG}	Temperature range Operating Storage	0 65	+ 75 + 150	°C	

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNI
Input volta	age ³					
V _{IH}	High	V _{CC} = Max	2			
VIL	Low	V _{CC} = Min			0.8	V
V _{IC}	Clamp ⁴	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2	
Output vo	ltage ³					
		V _{CC} = Min				
V _{OH}	High ⁵	I _{OH} = -2mA	2.4			V
V _{OL}	Low ⁶	I _{OL} = 9.6mA		0.35	0.45	
Input curre	ent		1			
		V _{CC} = Max				
l _{IH}	High	V _{IN} = 5.5V		< 1	40	μΑ
l _{IL}	Low	$V_{IN} = 0.45V$		-10	-100	
Output cui	rrent					
		CE = High, V _{CC} = Max				
I _{O(OFF)}	Hi-Z state	$V_{OUT} = 5.5V$		1	40	μΑ
0(011)		$V_{OUT} = 0.45V$	i	-1	-40	
los	Short circuit ^{4,7}	$\overline{CE} = Low, V_{OUT} = 0V$	-15		-70	mA
Icc	V _{CC} supply current ⁸	V _{CC} = Max		120	170	mA
Capacitano	:e					
		CE = High, V _{CC} = 5.0V				
CIN	Input	$V_{IN} = 2V$		8		pF
C _{OUT}	Output	V _{OUT} = 2V		17		"

Notes on following page.

PLS161

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C < T_A < +75^{\circ}C$, $4.75V < V_{CC} < 5.25V$

SYMBOL	PARAMETER	то	FROM	LIMITS			
				Min	Typ ²	Max	UNIT
Propagation	n delay						
t _{PD}	Input	Output	Input		35	50	ns
t _{CE}	Chip enable	Output	Chip enable		15	30	ns
Disable tim	6 '						
tco	Chip disable	Output	Chip enable		15	30	ns

NOTES:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- 2. All values are at V_{CC} = 5V, T_A = +25°C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one pin at a time.
- 5. Measured with V_{IL} applied to $\overline{\text{CE}}$ and a logic high stored.
- 6. Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied through a resistor to V_{CC}.
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state or action of variables I, P, and F, associated with each Sum Term \mathbf{S}_n , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


EX-OR ARRAY - (F)



"AND" ARRAY - (I)



"OR" ARRAY - (F)




NOTES


- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P_{n} .
- 2. Any gate Pn will be unconditionally inhibited if any one of its (I) link pairs is left intact.

PLS161


TEST LOAD CIRCUIT



TIMING DIAGRAMS



VOLTAGE WAVEFORM



TIMING DEFINITIONS

t_{CE} Delay between beginning of Chip Enable Low (with Input valid) and when Data Output becomes valid. t_{CD} Delay between when Chip Enable

becomes High and Data Output is in off state (Hi-Z or High).

t_{PD} Delay between beginning of valid Input (with Chip Enable Low) and when Data Output becomes valid.

VIRGIN STATE

The PLS161 virgin device is factory shipped in an unprogrammed state, with all fuses intact, such that:

- 1. All Pn terms are disabled. (Inactive).
- 2. All Pn terms are active on all outputs.
- 3. All outputs are Active-High.

Field-Programmable Logic Array (12 imes 48 imes 8)

PLS161

FPLA PROGRAM TABLE

	显	Ι.				aputs.							AND								- 7		P	OL/	RIT	Y											
	OUTPUT ACTIVE LEVEL	Activ	Low	_		1. Polarity programmed once only. 2. Enter (H) for all unused outputs.	Ţ			ı		INP	UT (l _m)										9	R	1											
	Ĭ.				NOTES	in mark	E R M	1	1 0	- 9	8	[7	6		Γ47	3	Γ ₂ \	T	r. -	1	7	6	O 5	UTP	UT [3]	(F _P)	Г٦	-									
	TAC	Γ			Ş	for a	0	Ė	Ť	•	ů	Ľ	ů	3		³	É	·	Ů	1	_	•	3	•	i	_	÷	Ů									
	5	a st	HgH	I		H. H.	1 2																														
	9	١	=			P P	3			Н	H	┢			Н	H	Н		Н	ł	-				-	-	-	_									
						- ' ∾i	4																														
		2	اء. ا				5 6	\vdash	-		┢	⊢			Н	Н	Н	-	\vdash	1	_	-		_	Н	-	Н	-									
E		2	Present in F _p	8		arity.	7																														
E	<u>₹</u>	٩	8	· (period)		of the second	9	-	_		-	⊢		-	-	H	-	_	\vdash	-	-				Н	_	\dashv										
Ē	支	100	P S	•		outbo	10													ı																	
18	5	L			NOTES	# X	11	_	_	_	_	┞	_	_	\vdash	_	Н			-					_	_											
2	5	1.	اء		z	ander Inuse	13	\vdash		-	┢	┢			Н			-	Н	1				-		-											
BRA	OUTPUT FUNCTION	1	5			ndepu for r	14													ļ																	
PROGRAM TABLE ENTRIES	١	Prod Term	Present in F _p	< <		Entries independent of output polarity. Enter (A) for unused outputs of used P-terms.	15 16	H	\vdash	—	├	⊢	-	\vdash	Н	Н	\vdash	\vdash	$\vdash\vdash$		_	-	-	-	\vdash	\vdash	-										
4		۵	ë E			필필	17													1																	
	L	\perp				%	18	_			<u> </u>	<u> </u>			Ш	\vdash		_	Н	١	_			-			_	_									
			2	2		8	20	\vdash		-	-	┢	-	-			\vdash		Н	-			_					\dashv									
	щ		Don't Care	(dash)		sn jo	21													١																	
	INPUT VARIABLE		6	Ť		brits	22	-	-		├	Ͱ	-	-	-	┝	-	_	\vdash		-			-	-	-											
	AR	-			NOTE	.E	24																														
	5		_E	E	_	Ž	Ner nuns	NOTE Enter (-) for unused inputs of used P-terms.	s snun	snun	25																										
	N.	L							26 27	-	-	-	├─	┢	├	├		-	-	-	\vdash	-	-			_		-		\dashv							
			E	=	I	I	=	-	-			nter (-) terms.	nter (-) -terms.	nter (-) terms.	iter (-) terms.	28																					
	L	Ł			L	ᄪᇎ	29 30	<u> </u>	_	_	<u> </u>	_	_	<u> </u>				<u> </u>	\vdash				_		_												
							31	\vdash	-		-	┢	\vdash	\vdash		┢	-	\vdash	\vdash		-		_	-	-			\dashv									
							32																														
						<u> </u>	33	-	├	\vdash	├-	Ͱ	-	-		⊢	-	-	Н				-	-	┞		-										
	1					DATE	35																														
				1			36				<u> </u>	_										_	_		F												
							37	-	├	-	\vdash	\vdash	-	-	-	 	-	-	Н			-	-	-	-	\vdash	-										
			X			REV.	39																														
			CF (XXXX)				40		<u> </u>				<u> </u>	<u> </u>	_	L	_	_	\vdash			<u> </u>	_	-	-	\vdash	H										
			5				41	-	-	\vdash	-	\vdash	\vdash	 		⊢	\vdash	-	\vdash		-	 	 	-	H	\vdash	\vdash										
							43																														
							44	-	┡	-	-	┞		├	-	<u> </u>	-	-	\vdash		<u> </u>	<u> </u>	-	-	 	-	-										
		-		#			45 46	-	\vdash	\vdash	 	H	t	_	 	\vdash	\vdash				 	\vdash	\vdash		t		\vdash										
		-		.¥		!	47																														
		*	*	LIZED F		PARTS	PIN NO.	1 8	1 9	2	2	2 2	2	2	3	4	5	6	7		8	9	1 0	1	1 3	1 4	1 5	1 6									
SUSTONED NAME	COSTOMEN NAME	PURCHASE ORDER #	SIGNETICS DEVICE #	CUSTOMER SYMBOLIZED PART #		TOTAL NUMBER OF PARTS PROGRAM TABLE #	VARIABLE																														

Signetics

Application Specific Products ● Series 24

DESCRIPTION

The PLS162 is a bipolar, Field-Programmable Address Decoder. The device consists of five AND/NAND gates which share 16 common inputs. The type of gate is selected by programming the output as Active-High (H) or Active-Low (L). Each of the 16 inputs I_0-I_{15} can be programmed to provide the True (H), Complement (L), or Don't Care (—) state to each of the five AND/NAND gates. OR/NOR logic functions can also be implemented by complementing the inputs and outputs via on-chip inverting buffers.

The device is field programmable, which means that custom patterns are immediately available.

The PLS162 includes chip-enable control for output strobing and inhibit. It features Tri-state outputs for ease of expansion of input variables and application in bus-organized systems.

Order codes are contained on the following pages.

PLS162 Field-Programmable Address Decoder (16 \times 5)

Signetics Programmable Logic Product Specification


FEATURES

- Field-Programmable (Ni-Cr link)
- 16 input variables
- 5 output functions
- Chip Enable input
- I/O propagation delay: 30ns (max.)
- Power dissipation: 500mW (typ.)
- Input loading: -100μA (max.)
- Tri-state outputs
- Output disable function: Hi-Z
- Fully TTL compatible

APPLICATIONS

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders

PIN CONFIGURATION



LOGIC FUNCTION

TYPICAL OUTPUT FUNCTIONS: ACTIVE-HIGH $X = A \cdot \overline{B} \cdot C \cdot ...$ ACTIVE-LOW $X = \overline{A} \cdot \overline{B} \cdot C \cdot ...$ $X = \overline{A} + B + \overline{C} + ...$ ES:


- NOTES:

 1. For each of the 5 outputs, either function X (Active-High) or X (Active-Low) is available, but not both.

 The desired output polarity is programmed via the
 EX-OR gates.
- EX-OR gates.


 2. X, A, B, C, etc. are user defined connections to fixed inputs (i) and output pins (F).

FUNCTIONAL DIAGRAM



PLS162

FPAD LOGIC DIAGRAM



PLS162

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS162N

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _{IN}	Input voltage	+5.5	V _{DC}
v _o	Output voltage Off-state	+5.5	V _{DC}
I _{IN}	Input current	± 30	mA
Гоит	Output current	+100	, mA
T _A T _{STG}	Temperature range Operating Storage	0 to +75 -65 to +150	°C

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq +75°C, 4.75 \leq V_{CC} \leq 5.25V

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ² Max		UNIT		
Input volt	age ¹							
V _{IH}	High	V _{CC} = Max	2.0					
VIL	Low	V _{CC} = Min	İ		0.8	V		
V _{IC}	Clamp ³	V _{CC} = Min, I _{IN} = -12mA	1	-0.8	-1.2			
Output vo	oltage ¹							
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		V _{CC} = Min						
V _{OH}	High ⁵	I _{OH} = -2mA	2.4			V		
VOL	Low ⁴	I _{OL} = 15mA		0.35	0.5			
Input curi	rent							
		V _{CC} = Max						
l _{iH}	High	V _{IN} = 5.5V		<1	40	μΑ		
I _{IL}	Low	V _{IN} = 0.45V		-10	-100			
Output cu	ırrent							
		V _{CC} = Max						
lo (OFF)	Hi-Z state ⁶	V _{OUT} = 5.5V		1 .	40	μΑ		
		$V_{OUT} = 0.45V$		-1	-40			
los	Short circuit ^{3,7}	V _{OUT} = 0V	-15		-70	mA		
Icc	V _{CC} supply current ⁸	V _{CC} = Max		100	155	mA		
Capacitan	ice							
		V _{CC} = 5.0V						
CIN	Input	$V_{IN} = 2.0V$		8		pF		
Cour	Output ⁶	V _{OUT} = 2.0V		15				

PLS162


AC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq +75°C, 4.75 \leq V_{CC} \leq 5.25V, R₁ = 470 Ω , R₂ = 1k Ω

ovunoi				TEST COMPLETIONS		UNIT			
SYMBOL	PARAMETER	то	FROM	TEST CONDITIONS	Min	Typ ¹	Max	UNII	
t _{PD}	Propagation delay	Output	Input	C _L = 30pF		20	30	ns	
t _{CE}	Chip enable	Output	Chip enable	C _L = 30pF		20	30	ns	
t _{CD}	Chip disable	Output	Chip enable	C _L = 5pF		20	30	ns	


- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. Test each pin one at a time.
- 4. Measure with a programmed logic condition for which the output under test is at low logic level. Output sink current is supplied through a resistor to V_{CC}.
- 5. Measured with V_{IL} applied to \overline{CE} and logic high at the output.
- 6. Measured with V_{IH} applied to CE.
 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with the outputs open.

PLS162

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM




LOGIC PROGRAMMING

In a virgin device all Ni-Cr links are intact. The FPAD can be programmed by means of Logic Programming equipment.


With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from the logic equations using the Program Table on the following page.

In this table, the logic state of variables I and F associated with each gate G_n is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:

OUTPUT POLARITY - (F)



"AND" ARRAY - (I)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Gn will be unconditionally inhibited if both the true and complement of any input (either I or B) are left intact.

VIRGIN DEVICE

The PLS162 is shipped in an unprogrammed state, characterized by:

- 1. All Pn terms are disabled. (Inactive).
- 2. All Pn terms are active on all outputs.
- 3. All outputs are Active-Low.

PLS162

FPAD PROGRAM TABLE

CUSTOMER NAME	THIS PORTION TO BE COMPLETED BY SIGNETICS
PURCHASE ORDER #	CF (XXXX)
SIGNETICS DEVICE #	CUSTOMER SYMBOLIZED PART #
TOTAL NUMBER OF PARTS	DATE RECEIVED
PROGRAM TABLE #	COMMENTS
F ₀ (14)	
F ₁ (13) ==	
F ₂ (11) — =	
F ₃ (10)	
F _{.4} (9) ===================================	

GATE								IN	PUT							
POLARITY	115	114	113	112	1,1	i ₁₀	l ₉	18	17	16	15	14	13	12	1,	10
Fo																
F,																
F ₂																
F ₃																
F ₄																1
PIN NO.	16	17	18	19	20	21	22	23	1 .	2	3	4	5	6	7	8
VARIABLE NAME																
NOTES	L,	·	L			<u> </u>	PR	OGRAN	A TABLI	E ENTRI	ES	AN	D		CONTR	IOL
1. The FPAD correspon for clarity. 2. Unused I I 3. Unused G	ding to st bits are n	ates of virg	gin links e: ogrammed	cists in the	table, sho							INACTIVE I I Don't Ca	. H		IIGH : OW :	H L

TB01281S

Signetics

Application Specific Products

Series 24 DESCRIPTION


The PLS163 is a bipolar, Field-Programmable Address Decoder. The device consists of nine AND/NAND gates which share 12 common inputs. The type of gate is selected by programming the output as Active-High (H) or Active-Low (L). Each of the 12 inputs In-I11 can be programmed to provide the True (H), Complement (L), or Don't Care (--) state to each of the nine AND/NAND gates. OR/NOR logic functions can also be implemented by complementing the inputs and outputs via on-chip inverting buffers.

The device is field programmable, which means that custom patterns are immediately available.

The PLS163 includes chip-enable control for output strobing and inhibit. It features Tri-state outputs for ease of expansion of input variables and application in bus-organized systems.

Order codes are contained on the following pages.

FUNCTIONAL DIAGRAM



PLS163 Field-Programmable Address Decoder (12×9)

Signetics Programmable Logic **Product Specification**


FEATURES

- Field-Programmable (Ni-Cr link)
- 12 input variables
- 9 output functions
- Chip Enable input
- I/O propagation delay: 30ns (max.)
- Power dissipation: 600mW (tvp.)
- Input loading: −100µA (max.)
- Tri-state outputs
- Output disable function: Hi-Z
- Fully TTL compatible

APPLICATIONS

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders

PIN CONFIGURATION




LOGIC FUNCTION

TYPICAL OUTPUT FUNCTIONS: **ACTIVE-HIGH** X = A · B · C · . . . ACTIVE-LOW $X = \overline{A \cdot B \cdot C \cdot \dots}$ $X = \overline{A + B + \overline{C} + \dots}$

- . For each of the 9 outputs, either function X (Active-For each of the 3 outputs, either unclude X (Active-High) or X (Active-Low) is available, but not both.
 The desired output polarity is programmed via the EX-OR gates.
 X, A, B, C, etc. are user defined connections to fixed inputs (I) and output pins (F).

PLS163

FPAD LOGIC DIAGRAM



5-16

PLS163

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS163N

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _{IN}	Input voltage	+ 5.5	V _{DC}
v _o	Output voltage Off-state	+5.5	V _{DC}
I _{IN}	Input current	± 30	mA
Гоит	Output current	+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 to +75 -65 to +150	°C

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C$, $4.75 \leqslant V_{CC} \leqslant 5.25V$

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT		
Input volta	nge							
V _{IH} V _{IL} V _{IC}	High ¹ Low ¹ Clamp ^{1,3}	$V_{CC} = Max$ $V_{CC} = Min$ $V_{CC} = Min, I_{IN} = -12mA$	2.0	-0.8	0.8 -1.2	٧		
Output vol	tage							
V _{OH} V _{OL}	High ^{1,5} Low ^{1,4}	V_{CC} = Min I_{OH} = $-2mA$ I_{OL} = $15mA$	2.4	0.35	0.5	٧		
Input curre	ent							
lin lil	High Low	$V_{CC} = Max$ $V_{IN} = 5.5V$ $V_{IN} = 0.45V$		< 1 -10	40 -100	μΑ		
Output cur	rrent							
lo (OFF)	Hi-Z state ⁶ Short circuit ^{3,7}	V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V V _{OUT} = 0V	-15	1 -1	40 -40 -70	μA mA		
Icc	V _{CC} supply current ⁸	V _{CC} = Max		120	155	mA		
Capacitano	e		***************************************					
C _{IN} C _{OUT}	Input Output ⁶	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		8 15		pF		

PLS163

AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75 \le V_{CC} \le 5.25V$, $R_1 = 470\Omega$, $R_2 = 1k\Omega$


OVIIDOI	24244			TEST COMPLETIONS				
SYMBOL	PARAMETER	то	FROM	TEST CONDITIONS	Min	Typ ²	Max	UNIT
t _{PD}	Propagation delay	Output	Input	C _L = 30pF		20	30	ns
t _{CE}	Chip enable	Output	Chip enable	C _L = 30pF		20	30	ns
tcp	Chip disable	Output	Chip enable	C _L = 5pF		20	30	ns

- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at V_{CC} = 5V, T_A = + 25°C.
- 3. Test each pin one at a time.
- 4. Measure with a programmed logic condition for which the output under test is at low logic level. Output sink current is supplied through a resistor to V_{CC}.


 5. Measured with V_{IL} applied to E and logic high at the output.
- 6. Measured with V_{IH} applied to $\overline{\text{CE}}$.
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with the outputs open.

PLS163

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM




LOGIC PROGRAMMING

In a virgin device all Ni-Cr links are intact. The FPAD can be programmed by means of Logic Programming equipment.


With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from the logic equations using the Program Table on the following page.

In this table, the logic state of variables I and F associated with each gate G_n is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

OUTPUT POLARITY - (F)



"AND" ARRAY - (I)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Gn will be unconditionally inhibited if both the true and complement fuses of any input (I) are left intact.

VIRGIN DEVICE

The PLS163 is shipped in an unprogrammed state, characterized by:

- 1. All Pn terms are disabled. (Inactive).
- 2. All Pn terms are active on all outputs.
- 3. All outputs are Active-Low.

PLS163

FPAD PROGRAM TABLE

CUSTOMER NAME PURCHASE ORDER # SIGNETICS DEVICE # TOTAL NUMBER OF PARTS PROGRAM TABLE #	THIS PORTION TO BE COMPLETED BY SIGNETICS CF (XXXX) CUSTOMER SYMBOLIZED PART # DATE RECEIVED COMMENTS
F ₀ (16)	
F ₁ (15)	
F ₂ (14)	
F ₃ (13)	
F ₄ (11)	
F ₅ (10)	
F ₆ (9)	
F ₇ (8) =	
F ₈ (7)	

G	ATE				INI	PUT							
POL	ARITY	111	110	l ₉	l ₈	17	l ₆	l ₅	l ₄	l ₃	l ₂	i,	lo
Fo													
F,													
F ₂													
F ₃													
F ₄													
F ₅													
F ₆													
F,													
F ₈													
	PIN NO.	18	19	20	21	22	23	1	2	3	4	5	6
9	NAME					:		÷2					

- NOTES
 1. The FPAD is shipped with all links intact. Thus a background of entries corresponding to states of virgin links exists in the table, shown BLANK for clarity.
- Unused I bits are normally programmed Don't Care (—).
 Unused Gates can be left blank.

PROGRAM TABLE	NTRIES
AND	CONTROL
INACTIVE 0	HIGH H
] T	LOW L
Don't Care : —	(POL.)

TB01271S

Signetics

PLS167 Field-Programmable Logic Sequencer (14 \times 48 \times 6)

Signetics Programmable Logic Product Specification

Application Specific Products ● Series 24

DESCRIPTION

The PLS167 is a bipolar, programmable state machine of the Mealy type. The Field Programmable Logic Sequencer (FPLS) contains logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 8 $\rm Q_p$, and 4 $\rm Q_f$ edge-triggered, clocked S/R flip-flops, with an asynchronous preset option.

All flip-flops are unconditionally preset to "1" during power turn-on.

The AND Array combines 14 external inputs, 1₀₋₁₃, with 8 internal inputs, P₀₋₇, fed back from the State Register to form up to 48 transition terms (AND terms). In addition, P₀ and P₁ of the internal State Register are brought off-chip to allow extending the Output Register to 6 bits, if so desired.

All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR Array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse.

Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to Output-


Enable function, as an additional user programmable option.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr link)
- 14 True/Complement buffered inputs
- 48 programmable AND gates
- 25 programmable OR gates
- 8-bit State Register
- 2-bit shared State/Output Register
- 4-bit Output Register
- Transition Complement Array
- Programmable Asynchronous Preset/Output Enable
- Positive edge-triggered clock
- Power-on preset to logic "1" of all registers
- Automatic logic "HOLD" state via S/R flip-flops
- On-chip Test Array
- f_{MAX}: 13.9MHz
- Power: 600mW (typ.)
- TTL compatible
- Tri-state outputs
- Single +5V supply300mil-wide 24-pin DIP

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



APPLICATIONS


- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Security locking systems

PLS167

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 7 17 - 23	11 - 13	Logic Inputs: The 13 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
. 8	lo	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercised with standard TTL levels. When I_0 is held at +10V, device outputs F_{0-3} and P_{0-1} reflect the contents of State Register bits P_{2-7} (see Diagnostic Output Mode diagram). The contents of flip-flops P_{0-1} and F_{0-3} remain unaltered.	Active-High/Low
9 – 11 13	F ₀₋₃	Logic/Diagnostic Outputs: Four device outputs which normally reflect the contents of Output Register bits Q_{0-3} , when enabled. When I_0 is held at +10V, $F_{0-3} = (P_{2-5})$.	Active-High
14 – 15	P ₀₋₁	Logic/Diagnostic Outputs: Two register bits with shared function as least significant State Register bits, or most significant Output Register bits. When I_0 is held at +10V, $P_{0-1} = (P_{6-7})$.	Active-High
16	PR/ŌĒ	Preset or Output Enable Input: A user programmable function: • Preset: Provides an asynchronous preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and P ₀₋₁ and F ₀₋₃ are High. Normal clocking resumes with the first full clock pulse following a Highto-Low clock transition, after Preset goes Low.	Active-High (H)
		Output Enable: Provides an Output Enable function to all output buffers.	Active-Low (L)

LOGIC FUNCTION



VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically by any Signetics qualified programming equipment.


TRUTH TABLE 1, 2, 3, 4, 5, 6

v	ОРТ	ION		ΟV	•	_		_
Vcc	PR	ŌĒ	lo	CK	S	R	Q _{P/F}	F
	Н		*	X	X	X	Н	Н
	L	Marie Control	+10V	Х	Х	Х	Q _n	(Q _P) _n
	L		Х	Х	Х	X	Qn	(Q _F) _n
		Н	*	Х	X	Х	Qn	Hi-Z
+ 5V		L	+10V	Х	Х	Х	Q _n	(Q _P) _n
		L	Х	Х	X ,	Х	Q _n	(Q _F) _n
		L	Х	1	L	L	Q _n	(Q _F) _n
		L	Х	1	L	H	L	L
		L	X	1	Н	L	н	H
		L	×	1	Н	Н	IND.	IND.
1	Х	Х	Х	Х	X	X	н	

- 1. Positive Logic:
 - $S/R = T_0 + T_1 + T_2 + ... + T_{47}$
 - $T_n = C(I_0 \ I_1 \ I_2...) \ (P_0 \ P_1...P_7)$
- Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user programmable option.
- 3. 1 denotes transition from Low to High level.
- 4. R = S = High is an illegal input condition.
- 5. * = H/L/+10V
- 6. X = Don't Care (≤5.5V)

PLS167

FPLS LOGIC DIAGRAM



PLS167

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS167N
28-pin Plastic Leaded Chip Carrier	PLS167A

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS¹

OVMOOL	DADAMETED	RA*	TING	
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
VIN	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
IN	Input currents	-30	.+30	mA
lout	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	•c

PLS167

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	TINU
Input volta	age ³					
V _{IH}	High	V _{CC} = Max	2	ì		v
V _{IL}	Low	V _{CC} = Min	}		0.8	\ \ \
V_{IC}	Clamp ⁴	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2	
Output vo	Itage ³					
		V _{CC} = Min				
V _{OH}	High ⁵	I _{OH} = -2mA	2.4			V
V _{OL}	Low ⁶	$I_{OL} = 9.6 mA$		0.35	0.45	
Input curr	ent					
I _{IH}	High	V _{IN} = 5.5V		< 1	25	
I _{IL}	Low	$V_{IN} = 0.45V$	İ	-10	-100	μΑ
l _{IL}	Low (CK input)	$V_{IN} = 0.45V$		-50	-250	
Output cu	rrent					
	_	V _{CC} = Max				
lo(OFF)	Hi-Z state ⁷	$V_{OUT} = 5.5V$		1	40	μΑ
		$V_{OUT} = 0.45V$	1	-1	-40	
los	Short circuit ^{4,8}	$V_{OUT} = 0V$	-15		-70	mA
Icc	V _{CC} supply current ⁹	V _{CC} = Max		120	180	mA
Capacitan	ce ⁷					
	•	V _{CC} = 5.0V				
CIN	Input	$V_{IN} = 2.0V$	}	8	1	pF
COUT	Output	$V_{OUT} = 2.0V$	1	10	·	1

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at V_{CC} = 5V, T_A = + 25°C. 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IL} applied to \overline{OE} and a logic high stored, or with V_{IH} applied to PR.
- 6. Measured with a programmed logic condition for which the output is at a low logic level, and V_{IL} applied to PR/OE Output sink current is supplied through a resistor to V_{CC}.
- 7. Measured with VIH applied to PR/OE.
- 8. Duration of short circuit should not exceed 1 second.
- 9. I_{CC} is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

PLS167

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$


					LIMITS		
SYMBOL	PARAMETER	то	FROM	Min	Typ ¹	Max	UNI
Pulse wid	th ³				<u> </u>		L
tckh	Clock ² high	CK-	CK+	25	15		
t _{CKL}	Clock low	CK+	CK-	25	15		
t _{CKP1} B	Period (without Complement Array)	CK+	CK+	80	40		ns
t _{CKP2} B	Period (with Complement Array)	CK+	CK+	120	60		
t _{PRH}	Preset pulse	PR -	PR+	25	15		
Setup time	e ³				4		
t _{IS1} A	Input	CK+	Input ±	60			
t _{IS1} B	Input	CK+	Input ±	50			
t _{IS1} C	Input	CK+	Input ±	42	1		
t _{IS2} A	Input (through Complement Array)	CK+	Input ±	90			ns
t _{IS2} B	Input (through Complement Array)	CK+	Input	80			
t _{IS2} C	Input (through Complement Array)	CK+	Input	72			
tvs	Power-on preset	CK-	V _{CC} +	0	-10		
t _{PRS}	Preset	CK-	PR -	0	-10		
Hold time					L		L
t _{IH}	Input	Input ±	CK+	5	-10		ns
Propagation	on delay	-					
tско	Clock	Output ±	CK+		15	30	
toE	Output enable	Output –	OE -	1	20	30	
top	Output disable	Output +	OE+	1	20	30	ns
ter	Preset	Output +	PR+	1	18	30	
t _{PPR}	Power-on preset	Output +	V _{CC} +		0	10	
Frequency	of operation ³						
f _{MAX} C	Without Complement Array					13.9	MH
f _{MAX} C	With Complement Array	1		1	1	9.8	


^{1.} All typical values are at $V_{CC}=5V$, $T_A=+25^{\circ}C$. 2. To prevent spurious clocking, clock rise time (10% –90%) \leq 30ns.


^{3.} See "Speed vs. OR Loading" diagrams.

PLS167

TIMING DIAGRAMS







TIMING DEFINITIONS

Width of input clock pulse. **t**CKH

Interval between clock pulses. tckl Clock period-when not using

t_{CKP1} Complement array.

Required delay between beginning of valid input and positive transition

of clock.

Clock period - when using complet_{CKP2}

ment array.

Required delay between beginning t_{IS2} of valid input and positive transition of clock, when using optional Complement Array (two passes necessary through the AND array).

Required delay between V_{CC} (after power-on) and negative transition of clock preceding first reliable

clock pulse.

tvs

tprs

tн

tsre

t_{SRD}

tpR

Required delay between negative transition of asynchronous Preset and negative transition of clock preceding first reliable clock pulse. Required delay between positive transition of clock and end of valid

tcko Delay between positive transition of clock and when Outputs become valid (with PR/OE low).

Delay between beginning of Output Enable Low and when Outputs become valid.

Delay between beginning of Output t_{OD} Enable High and when Outputs are in the off state.

> Delay between input Io transition to Diagnostic mode and when the Outputs reflect the contents of the State Register.

Delay between input Io transition to Logic mode and when the Outputs reflect the contents of the Output Register.

Delay between positive transition of Preset and when Outputs become valid at "1".


Delay between V_{CC} (after powert_{PPR} on) and when Outputs become preset at "1".

Width of preset input pulse. tpRH f_{MAX}


Maximum clock frequency.

PLS167


TIMING DIAGRAMS (Continued)



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



5

Field-Programmable Logic Sequencer (14 \times 48 \times 6)

PLS167

SPEED VS. "OR" LOADING

The maximum frequency at which the FPLS can be clocked while operating in *sequential mode* is given by:

$$(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$$

This frequency depends on the number of transition terms T_n used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects $t_{\rm IS}$, due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of $t_{\rm IS1}$ with the number of terms connected per OR.

The AC electrical characteristics contain three limits for the parameters $t_{\rm IS1}$ and $t_{\rm IS2}.$ The first, $t_{\rm IS1A}$ is guaranteed for a device with 48 terms connected to any OR line. $t_{\rm IS1B}$ is guaranteed for a device with 32 terms connected to any OR line. And $t_{\rm IS1C}$ is guaranteed for a device with 24 terms connected to any OR line.




Figure 1. t_{IS1} vs. Terms/OR Connected

The Three other entries in the AC table, $t_{\parallel S2}$ A, B, and C are corresponding 48, 32, and 24 term limits when using the on-chip Complement Array.

The worst case $t_{\rm IS}$ for a given application can be determined by identifying the OR line with the maximum number of T_n connections. This can be done by referring to

the interconnect pattern in the FPLS logic diagram, typically illustrated in Figure 2, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 will yield the worst case $t_{\parallel S}$ and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.




Figure 2. Typical OR Array Interconnect Pattern

PLS167


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table on the following page.

In this table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term T_n , is assigned a symbol which results in the proper fusing pattern of corresponding links, defined as follows:


PRESET/OE OPTION - (P/E)




PROGRAMMING:

The PLS167 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (state and output register) at a logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY-(I), (P)



"OR" ARRAY - (N), (F)



"COMPLEMENT" ARRAY - (C)



- 1. This is the initial unprogrammed state of all links.
- 2. Any gate T_n will be unconditionally inhibited if both the true and complement of any input (I, P) are left intact.
- 3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates Tn (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n.

PLS167

F						_		_								_	-						_		PROGRAM TA			_	_					OR					_
	CUI	вто	we	R NA	ME	_															_		-		AN	D 			ļ-					OH		. -			_
																									IACTIVE				i		_	IIVE		0	_				
						#						CF	(XX	XX)										_	ENERATE	1	Cn.		į		ग			Н	_	D.	le, f	Fr	
									RT#												•		1	_	ROPAGATE	·			i	-	ESE			<u> </u>	_				
										_					_						-			Ľ	RANSPARENT	ᆫ)		į				GE	<u> </u>	L				
						F PA													_	_	-				NACTIVE	0			Ļ.					PTI	ON				•
				TAB	LE	- "										-		-	_		-		1		, P	н	lm, Pa		۲.										-
		' -								_					_						-		1		Ļβ	L	,		İ	_		SET	_	_		P	Æ		
	DAT	E.																	_		-		ı	L	DON'T CARE				İ	Ľ	Œ		Ш	ט					
_				_							AN					_			_													OP		N (P	Æ)			\Box	Ξ
_	_	_						1240	UT (11						_	_	200	86	NT :	RT A	TE /	(P-)		REM	ARKS		٠.	FX	\$T	ATE	(No		R	-	OU	TPL	JT (F
	G,	h	Τī	Tī	Tī	1				'WV						1		- NE			,,,		- 87			Anno										L			
Ļ	L	3	2	1	0	•	8	Ľ	1 6	5	14	L	3 2	Įī	Įō	1	7	6]	5	4	3	2	ī	ō				7	8	5	4	3	2	1	ō	3	2	1	Ŧ
_		\perp	±	Т	\vdash	L		•	\pm	\pm	+	İ	\pm	\pm	t	t	\pm	\pm	1										E	Ь	E	E				口			t
_		F	F	H	F	\vdash		H	+	F	+	-	+	F	H	Ŧ	$\overline{}$	7	7	-				\vdash				H	-	_	-	⊢	H		Н	Н	-	-	ł
_		t	t	i	F			Ė	1	t	\pm	•	\pm	#	t	#	\Rightarrow	#	コ					\Box												\Box			ļ
_	⊢	╁	╁	•	╁	╁	\vdash	·	+	╁	+-	+	+	╁	+	ł	+	+	┥		-	Н	-	H				\vdash			\vdash			_	Н	Н	_		t
_		F	F	-	F	\vdash		-	Ŧ	F	7	-	Ŧ	F	T	Ŧ	7	7	7	_	Η													_		П	L	F	Ŧ
	Ш	±	L	•	L	L		-	土	L	土	_	土	±	±	1	士	\pm	╛	-			\vdash					上						_					1
_	H	-	F	÷	-	F	F	-	+	F	\perp	Ŧ	+	F	+	1	7	+	-				\vdash	_				F	H	-	\vdash	H	H	-	Н	\vdash	_	H	1
_			t					Ī	工			ı	I	İ	\perp	1		1	\exists		_												-					匚	1
_	-	╁	╀	÷	╁	╁	_	÷	+	╁	╁	1	+	╁	╁	+	+	+	+	_			-					┢	╁	⊢	╁	⊢	H	_	Н	Н	_	H	1
_		T	Τ	ī	1		_	-	丰	Ţ	\mp	-	\mp	T	Τ	1	1	1	\exists															_	\Box			匚	1
-	┝	┿	╁	_	╁	╁	╁	-	+	╁	╁	•	+	╁	+	t	+	+	┥	_	Η	-	-					┢	┢	-	╁	┢	1	-	Н	H	_	H	ł
_		-	1	-	F	1		:	+	F	#	-	\mp	Ŧ	Ŧ	1	7	7	7										F		\vdash		F	_		口	=	F	1
_		\pm	t		L	\pm	,	•	土	±	士	•	\pm	±	\pm	t	士	+	\exists													E		_		Ш		E	1
_		F	F	Ŧ	F		.	ï	+	F	+	Ŧ	+	+	1	4	\perp	-	-				_					F	-	-	-	-	-	-		Н		H	-
		İ	t			\vdash	=	•	\pm		#	Ī	\pm	\pm	1	1	\pm	\Rightarrow	コ		_												_			口		匚	_
-	⊢	╀	╀	-	⊢	⊢		ŀ	+-	╁	+	÷	+	+	╁	+	+	+	+	_			⊢	\vdash				⊢	⊢	⊢	╁	╁	_	_	Н	Н	-	⊢	-
_		I	T	ı	İ	\vdash	_	:	#	Ţ	#	-	1	#	T	1	\dashv	7	\exists														_	_				匚	1
-	┝	╁	+-	-	╁	╁	+	1-	+	╁	+	٠	+	+	+	t	+	+	+	_	_		-	H				\vdash	\vdash	1	╁	╁	1	-	Н	H		\vdash	٦
_		F	F	-	F	F		-	Ŧ	F	F	ŀ	Ŧ	F	F	1	7	7	7	_								F	F			F		_	П	\Box		Г	_
_		İ	t	•		上	1	I	土	İ		T		土	1	1	土	土	1	_	'							L	E			上		_	${}^{\perp}$			上	
_	⊢	╀	-	F	╀	+		Ŧ	+	╀	+-	÷	+	╀	+	+	+	+	4	-			⊢	\vdash				Ͱ	╀	-	⊢	╀		Е	-	Н		⊢	-
_			I			\vdash		ī	工			ī	\perp	$^{\perp}$	1	1	_	1	\exists		_											二	-					匚	_
-	├-	+-	╁	t	╁	+-		-	+	╁	+	-	+	+	╁	ł	+	+	+		Н	-	⊢	┢				⊢	┝	╁	╁	╁	H	<u>. </u>	╀	Н	_	⊢	-
_		Τ	I	-	Γ		_	1	T		\top	ï	工	I	I	1	7	7	\exists										Ε		I			_				匚	_
_		1	L	•	t	\perp		-	\pm		\pm	٠	\pm	$^{+}$	t	t	\pm	\pm	\exists	_				1							L	\pm		-	E	Н		H	-
_		F	F	;	F	-		÷	Ŧ	F	Ŧ	Ŧ	_	F	+	Ŧ	4	7	7	_			_	\vdash				F	F	-	\vdash	F	\vdash	-	F	\Box	_	F	_
_			İ	•		上	1	T	土	İ		T		土	土	1	\pm	\pm	╛	_								L					t	•	\vdash			上	_
-	⊢	⊬	1	H	╁	⊢		H	+-	╁	+-	-	+	┿	╁	╂	+	+	4	-		Η-	-	-				╂	╁	╌	╁	╀		-	\vdash	Н	-	⊢	-
_		T	I		Τ			ī	\pm	T		İ	#	#	#	1	#	#	7	_				\vdash				L	I			_	1				П		_
_	\perp	+	t	-	\vdash	+-	\vdash	٠	+	╁	+	÷	+	+	╁	t	+	+	┪			Н	-	┢				┢	╁	┢	╁	╁	╁	<u>!</u>	+	Н	┝	┢	-
NIN IO		1 7	1 8	1 9	2	2	2 2	3	2 2	3	4	Ī	5 6	,	8																			1 5		1 3	1 1	10	
 !	_		T	T	T	T	T	t	T	t	T	t	\dagger	T	T	1																			T			T	-
VARIABLE																																							

- NOTES:

 1. The FPLS is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exits in the table, shown BLANK instead for clarity.

 2. Unused C_m, I_m, and P_s bits are normally programmed Don't Care (—).

 3. Unused Transition Terms can be left for future code modification or programmed as (—) for maximum speed.

 4. Letters in variable fields are used as identifiers by logic type programmers.


PLS167

TEST ARRAY


The FPLS may be subjected to AC and DC parametric tests prior to programming via an on-chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.

Testing is accomplished by clocking the FPLS and applying the proper input sequence to I₀₋₁₃ as shown in the test circuit timing diagram.




State Diagram




FPLS Under Test

T.			_		_						Al	ND											
E R	С	-	1	1	1		1	NPU	T (In	n)							P	RESI	ENT	STAT	TE (F	²s)	
		3	2	1	0	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	A	Н	Ŧ	H	Ξ	Н	Н	н	Н	Н	Н	I	н	H	Н	н	н	H	н	н	H	I	н
49	•	L	L	٤	٤	L	L	L	٦	L	L	۲	L	٦	٦	L	L	٦	L	L	٦	۲	L

Test Array Program



Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any of Signetics' qualified programming equipment.



Test Circuit Timing Diagram

											Al	ND											
E R	С	1 3	1 2	1	1 0	9	I B	NPU	T (In	n)	Γ <u>α</u> -	T 3	7		T 0	7	PF	RESE	ENT	STAT	TE (F	28)	T 6
48	_	н	н	н	н	н	н	н	н	н	н	н	H	н	H	н	н	H	H	н	H	H	H
49	•	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L

Test	Array	Deleted

L				٠, ا	O14 1	(F/E)					n			
	OR													
		NEX	OUTPUT (Fr											
7.	6	5	4	3	2	1	0	3	2	1	ō			
-	-	-	-	-	-	-1-		-	=	-	-			
-	-	-	-	-	-	-	-	-	-	-				

Signetics

Application Specific Products Series 24

DESCRIPTION

The PLS167A is a bipolar, programmable state machine of the Mealy type. The Field-Programmable Logic Sequencer (FPLS) contains logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 8 $\rm Q_p,$ and 4 $\rm Q_f$ edge-triggered, clocked S/R flip-flops, with an Asynchronous Preset Option.

All flip-flops are unconditionally preset to "1" during power turn-on.

The AND array combines 14 external inputs, $1_{0.7}$, with 8 internal inputs, $1_{0.7}$, ed back from the State Register to form up to 48 transition terms (AND terms). In addition, $1_{0.7}$ 0 and $1_{0.7}$ 1 of the internal State Register are brought off-chip to allow extending the Output Register to 6 bits, if so desired.

All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse.

Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to output-

PLS167A Field-Programmable Logic Sequencer (14 \times 48 \times 6)

Signetics Programmable Logic Product Specification


enable function, as an additional user programmable option.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr link)
- 14 True/Complement buffered inputs
- 48 programmable AND gates
- 25 programmable OR gates
- 8-bit State Register
- 2-bit shared State/Output Register
- 4-bit Output Register
- Transition Complement Array
- Programmable Asynchronous Preset/Output Enable
- Positive edge-triggered clock
- Power-on preset to logic "1" of all registers
- Automatic logic "HOLD" state via S/R flip-flops
- On-chip Test Array
- f_{MAX}: 20MHz
- Power: 600mW (tvp.)
- TTL compatible
- Tri-state outputs
- Single +5V supply
- 300mil-wide 24-pin DIP

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Security locking systems

PLS167A

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CK	Clock: The Clock input to the State and Output Registers. A low-to-high transition on this line is necessary to update the contents of both registers.	Active-High
2 - 7 17 - 23	I _{1 - 13}	Logic Inputs: The 13 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
8	I ₀	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercised with standard TTL levels. When I_0 is held at +10V, device outputs F_{0-3} and P_{0-1} reflect the contents of state register bits P_{2-7} (see Diagnostic Output Mode diagram). The contents of flip-flops P_{0-1} and F_{0-3} remain unaltered.	Active-High/Low
9 – 11 13	F ₀₋₃	Logic/Diagnostic Outputs: Four device outputs which normally reflect the contents of Output Register bits Q_{0-3} , when enabled. When I_0 is held at +10V, $F_{0-3} = (P_{2-5})$.	Active-High
14 – 15	P ₀₋₁	Logic/Diagnostic Outputs: Two register bits with shared function as least significant State Register bits, or most significant Output Register bits. When I_0 is held at +10V, $P_{0-1} = (P_{6-7})$.	Active-High
16	PR/ŌĒ	Preset or Output Enable Input: A user programmable function: • Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and P ₀₋₁ and F ₀₋₃ are High. Normal clocking resumes with the first full clock pulse following a Highto-Low clock transition, after Preset goes Low.	Active High (H)
		Output Enable: Provides an Output Enable function to all output buffers.	Active-Low (L)

LOGIC FUNCTION

Typical State Transition: $\begin{array}{c|c} \hline \textbf{C2} & \textbf{O1} & \textbf{O0} \\ \hline \textbf{O} & \textbf{1} & \textbf{O} \\ \hline \textbf{O} & \textbf{1} & \textbf{O} \\ \hline \textbf{S}_{\textbf{A}} & \textbf{PRESENT STATE} \\ \hline \textbf{STATE REGISTER} & \hline \textbf{A} * \overline{\textbf{B}} * \textbf{C} * \dots \\ \hline \textbf{O} & \textbf{O} & \textbf{1} \\ \hline \textbf{SET } \textbf{Q}_0 : \textbf{S}_0 * (\overline{\textbf{Q}}_2 * \textbf{Q}_1 * \overline{\textbf{Q}}_0) * \overline{\textbf{A}} * \overline{\textbf{B}} * \textbf{C} & \dots \\ \hline \textbf{R}_0 : \textbf{O} & \textbf{R}_0 : \overline{\textbf{Q}}_0 & \textbf{O}_1 * \overline{\textbf{Q}}_0 & \textbf{A} * \overline{\textbf{B}} * \textbf{C} & \dots \\ \hline \textbf{R}_0 : \textbf{O} & \textbf{R}_0 : \overline{\textbf{O}}_0 & \textbf{O}_1 * \overline{\textbf{Q}}_0 & \textbf{A} * \overline{\textbf{B}} * \textbf{C} & \dots \\ \hline \textbf{HOLD } \textbf{O}_2 : \textbf{S}_3 = \textbf{O} \\ \textbf{R}_2 : \textbf{O} & \textbf{R}_2 : \textbf{O} \\ \hline \end{bmatrix} \text{TB000000S}$

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically by any Signetics qualified programming equipment.


TRUTH TABLE 1, 2, 3, 4, 5, 6

.,	ОРТ	ION		OK.		_		
V _{CC}	PR	ŌĒ	lo	CK	S	R	Q _{P/F}	F
	н		*	X	X	X	Н	Н
	L		+ 10V	Х	Х	Х	Q _n	(Q _P) _n
	L		Х	X	X	X	Qn	(Q _F) _n
		Н	*	Х	Х	Х	Qn	Hi-Z
+5V		L	+10V	Х	Х	X	Qn	(Q _P) _n
		L	X	Х	X	Х	Qn	(Q _F) _n
		L	Х	1	L	L	Qn	(Q _F) _n
		L	X	1	L	Н	L	L
		L	Х	1	Н	L	н	Н
		L	Х	1	Н	Н	IND.	IND.
1	X.	Х	Х	Х	Х	Х	н	

- 1. Positive Logic:
 - $S/R = T_0 + T_1 + T_2 + ... + T_{47}$
 - $T_n = C(I_0 \ I_1 \ I_2...) \ (P_0 \ P_1...P_7)$
- Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user programmable option.
- 3. 1 denotes transition from Low-to-High level.
- 4. R = S = High is an illegal input condition.
- 5. * = H/L/+ 10V
- 6. $X = Don't care (\leq 5.5V)$

PLS167A

FPLS LOGIC DIAGRAM



PLS167A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS167AN
28-pin Plastic Leaded Chip Carrier	PLS167AA

THERMAL RATINGS

TEMPERATURE											
Maximum junction	150°C										
Maximum ambient	75°C										
Allowable thermal rise ambient to junction	75°C										

ABSOLUTE MAXIMUM RATINGS¹

0,41501	24244	RAT	ring	
SYMBOL	PARAMETER	Min	Max	UNIT
Vcc	Supply voltage		+7	V _{DC}
ViN	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
Гоит	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C

PLS167A

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ 75°C, 4.75V ≤ V_{CC} ≤ 5.25V

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT		
Input volt	age ³							
V _{IH}	High	V _{CC} = Max	2			· v		
VIL	Low	V _{CC} = Min	1] .	0.8	, ,		
V _{IC}	Clamp ⁴	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2			
Output vo	oltage ³							
		V _{CC} = Min						
V _{OH}	High ⁵	I _{OH} = -2mA	2.4			V		
V_{OL}	Low ⁶	$I_{OL} = 9.6 \text{mA}$	1	0.35	0.45			
Input curi	rent							
Iн	High	V _{IN} = 5.5V		<1	25	μА		
կլ	Low	$V_{IN} = 0.45V$	ı	-10	-100	μ~		
I _{IL}	Low (CK input)	$V_{IN} = 0.45V$		-50	-250			
Output cu	ırrent		•					
	_	V _{CC} = Max						
I _{O(OFF)}	Hi-Z state ⁷	V _{OUT} = 5.5V		1	40	μΑ		
	1.	V _{OUT} = 0.45V	}	-1	-40			
los	Short circuit ^{4,8}	V _{OUT} = 0V	-15		-70	m/		
Icc	V _{CC} supply current ⁹	V _{CC} = Max		120	180	mA		
Capacitan	ice ⁷							
		V _{CC} = 5.0V						
CIN	Input	$V_{1N} = 2.0V$	1	8		pF		
COUT	Output	V _{OUT} = 2.0V	- 1	10		· .		

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is
- 2. All typical values are at $V_{CC} = 5V$. $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IL} applied to \overline{OE} and a logic high stored, or with V_{IH} applied to PR.
- 6. Measured with a programmed logic condition for which the output is at a low logic level, and VIL applied to PR/OE Output sink current is supplied through a resistor to V_{CC}.
- 7. Measured with V_{IH} applied to PR/ \overline{OE} .
- 8. Duration of short circuit should not exceed 1 second.
- 9. I_{CC} is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

PLS167A


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leq T_A \leq +75^{\circ}C$, $4.75V \leq V_{CC} \leq 5.25V$


				{	LIMITS	LIMITS		
SYMBOL	PARAMETER	то	FROM	Min	Typ ¹	Max	UNIT	
Puise widti	h ³				-			
t _{CKH}	Clock ² high	CK-	CK+	25	15			
tCKL	Clock low	CK+	CK-	25	15		ns	
t _{CKP1} B	Period (without Complement Array)	CK+	CK+	50	40	1	lis	
t _{CKP2} B	Period (with Complement Array)	CK+	CK+	80	50		ļ	
t _{PRH}	Preset pulse	PR -	PR+	25	15		1	
Setup time	3							
t _{IS1} A	Input	CK+	Input ±	40				
t _{IS1} B	Input	CK+	Input ±	30				
t _{IS2} A	Input (through Complement Array)	CK+	Input ±	70			ns	
t _{IS2} B	Input (through Complement Array)	CK+.	Input	60			1	
tvs	Power-on preset	CK-	V _{CC} +	0	-10		ļ	
t _{PRS}	Preset	CK-	PR -	0	-10	i		
Hold time								
tін	Input	Input ±	CK+	5	-10		ns	
Propagatio	n delay							
t _{CKO}	Clock	Output ±	CK+	T	15	20		
toE	Output enable	Output -	OE -	1	20	30		
top	Output disable	Output +	OE+		20	30	ns	
t _{PR}	Preset	Output +	PR+		18	30	Ì	
t _{PPR}	Power-on preset	Output +	V _{CC} +		0	10	ļ	
Frequency	of operation ³							
f _{Max} B	Without Complement Array					20.0	MH	
f _{Max} B	With Complement Array			1	1	12.5		


^{1.} All typical values are at V_{CC} = 5V, T_A = +25°C. 2. To prevent spurious clocking, clock rise time (10% – 90%) \leq 30ns. 3. See "Speed vs. OR Loading" diagrams.

PLS167A

TIMING DIAGRAMS







TIMING DEFINITIONS

Width of input clock pulse. tCKH tCKL Interval between clock pulses.

Clock period - when not using t_{CKP1} Complement array.

t_{IS1}

Required delay between beginning of valid input and positive transition

of clock.

tvs

teas

tıн

top

tsee

t_{SRD}

t_{PR}

tPPR

Clock period - when using complet_{CKP2} ment array.

t_{IS2} Required delay between beginning of valid input and positive transition of clock, when using optional Complement Array (two passes necessary through the AND array).

Required delay between V_{CC} (after power-on) and negative transition of clock preceding first reliable clock pulse.

Required delay between negative transition of asynchronous Preset and negative transition of clock preceding first reliable clock pulse. Required delay between positive

transition of clock and end of valid Input data. Delay between positive transition of

toko clock and when Outputs become valid (with PR/OE Low).

Delay between beginning of Output t_{OE} Enable Low and when Outputs become valid.

Delay between beginning of Output Enable High and when Outputs are in the off state.

Delay between input Io transition to Diagnostic mode and when the Outputs reflect the contents of the State Register.

Delay between input Io transition to Logic mode and when the Outputs reflect the contents of the Output Register.

Delay between positive transition of Preset and when Outputs become valid at "1"


Delay between V_{CC} (after poweron) and when Outputs become preset at "1".

Width of preset input pulse. **t**PRH Maximum clock frequency. **f**MAX


5-39

PLS167A


TIMING DIAGRAMS (Continued)



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



5

Field-Programmable Logic Sequencer (14 imes 48 imes 6)

PLS167A


SPEED VS. "OR" LOADING

The maximum frequency at which the FPLS can be clocked while operating in *sequential mode* is given by:

$$(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$$

This frequency depends on the number of transition terms T_n used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects $t_{\rm IS}$, due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of $t_{\rm IS1}$ with the number of terms connected per OR.

The AC electrical characteristics contain two limits for the parameters $t_{\rm IS1}$ and $t_{\rm IS2}$. The first, $t_{\rm IS1A}$ is guaranteed for a device with 24 terms connected to any OR line. $t_{\rm IS1B}$ is guaranteed for a device with 16 terms connected to any OR line.



The three other entries in the AC table, $t_{\rm IS2}$ A and B are corresponding 24 and 16 term limits when using the on-chip Complement Array.

The worst case of $t_{\rm IS}$ for a given application can be determined by identifying the OR line with the maximum number of $T_{\rm n}$ connections. This can be done by referring to the interconnect pattern in the FPLS logic

diagram, typically illustrated in Figure 2, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 will yield the worst case $t_{\rm IS}$ and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.




Figure 2. Typical OR Array
Interconnect Pattern

PLS167A


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table on the following page.

In this table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term T_n , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


PRESET/OF OPTION - (P/E)




PROGRAMMING:

The PLS167A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (state and output register) at a logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY - (I), (P)



"OR" ARRAY - (N), (F)



"COMPLEMENT" ARRAY - (C)



- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Tn will be unconditionally inhibited if both the true and the complement of any input (I, P) are left intact.
- 3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates Tn (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n.

PLS167A

LS	PF	10	GR	AI	M.	TA	BL	E															-	PROGRAM TA	BLE E	NTRIES						-			nm100~	or Landau		***		
	CI	1070		R NJ	-																	T		A	ND			Ţ.					OR							
						-									-	-								NACTIVE	. 0	1		i	IN	ACT	TVE	T	0	1						
												CE	(XX)	(X)									1	ENERATE	A	1 .		1	SE	:T			н			e, Fr				
							-					<u></u>	122							_		١	F	ROPAGATE	1.	Cn		i	RE	8E	r		L		PE	s, r				
							ŒD			-										_		-		RANSPARENT	I]		1	N) CI	IAN	GE		ļ						
							ATS	٠ -															Ī	INACTIVE	•			-						 N						
	PROGRAM TABLE #									-	I, P	Н	im, Pa		j-							-		en en																
	RE	v _																				- [ĻΡ	L	ш, г	•	į	-	-	SET				P/	E				
	DA	TE .																				-	L	DON'T CARE				İ	L	Æ		ᅶ	٦	.,_						
***************************************											AN	D															L				OP	TION)			I	-		
Ţ	INPUT (IM) PRESENT STATI								ATE	(Pg)	REM	IARKS		N	EXT	ST	ATE	(Ng	Τ̈́		(out	rpui	r (F	r)														
E	c	n [1	1	1	١.	Le	¥ 7	TZ	TZ	T 4	¥ =	T 5	17	T 📅		1 T.	7 =	ΤĀ	T 3	Ta	Tī	Tā			w 400 100 110 110 110		T A 1	- T	7	F 31	2	77	-t:	3 T	5	7			
0	t	ť	Ė	+	Ľ	Ė	Г	Ľ	Ë	Ľ	Ë	Ľ	É	Ė	Ľ	Ľ	Ľ	Ë	Ë	ť	Ė	Ė	Ľ				Ė	Ľ	-	_	İ	Ť	Ė		#	1	士	~		
1 2	╀	+	┿	÷	╀	⊢		÷	╀	╀	+-	÷	⊢	⊢	-	Ͱ	\vdash	╁	╁	÷	╁	╁	+				-	Н		-	-	-;	+	╅	+	+	+			
3	F	Ŧ	Ŧ	_		Г		H	\vdash	F	\Box	_						F	_	÷		T							_			Ţ	7	7	Ŧ	7	7	_		
1	t	\pm	\pm	_			_		上	\vdash	_	-			\vdash					_	\pm	士											コ	1	士	1	1			
- 6	╁	+	+	-	⊢	┝	╁	-	+	╁	╁╌	-	╁	\vdash	┢		-	╁	\vdash	-	+	╁	+				\vdash		_	-	Н		+	╅	+	+	+	-		
-	F	Ŧ	Ŧ	-	F			-	Ŧ	I	Ţ	-		F	\vdash			F	F	-	F	F	\vdash									_	7	7	Ŧ	7	7			
10	t	\pm	+	1			\vdash	_	\pm			Ξ	上						上		土	士	士										\Rightarrow	1	\pm	\pm	#			
11	╁	+	╁	÷	╁	╁	_	H	╁	╁		H	╁	╁	-	-	┝	╁	╁	÷	╁	╁	╁	}			┨	\vdash	_	\vdash	Н	-	+	╅	+	+	+	_		
13	F	7	+	Ţ	F	F	_	ī	Ŧ	F								F		Ī.	=	#									\Box	_	#	1	7	7	7			
15	L	\pm	\pm	<u>.</u>				_	土	上	T	_	L					Ė		-	\pm			<u> </u>									1	土	士	士	\exists	_		
16	╀	+	╁		╀	⊢	╀		+	+	╀	-	╁	├	⊢	⊢	⊢	╀	╀	-	╀	╁	-				⊢	Н		-	Н		+	+	+	+	+			
18	#	\mp	#	-		1		-	#	=	#	-	F	F				L	1	-	+	#	=									_	#	#	#	#	#			
19 20	L	\pm	士	•		\vdash	+-	•	\pm	<u> </u>		T	\vdash					_	t	-	\pm	\pm					 			-			\pm	1	\pm	士	\pm			
21	-	+	+	÷	\vdash	⊢	-	-	+	\vdash	-	-	+	-			-	H	-	÷	+	-	-							_		-	\dashv	+	7	-	-			
22 23	1	#	#	T	二		=	ï	丰		-	Ė							T	Ī	丰	1										Ī	#	1	#	#	#			
24 25 28	t	+	╁	_	-	-		<u>-</u>	+	+		L	╁	+	╁	┢	-		\vdash		t	+-	┼	·			┢	Н	-	-	Н	-	-+	╅	+	+	+			
26 27	F	\mp	F	_	F	F	-	ı	\vdash	-			F	F	F	F	F	F	F		F	-	-								\Box	-	\dashv	Ŧ	7	7	7			
28 29	t	士	#	-		E	二	-	\pm	二		-							上	-	上	\pm	\pm										士	1	士	士	_	_		
30		+	\pm	•	H	┢	1	÷	╁	┼	+	ĩ	╁	-	├-	-		+	╁	+	╁	╁	╁	 			╁	-	\vdash	-	Н		+	+	+	+	-+			
31 32	F	F	Ŧ	-			F	F	F		1	-	\vdash		-		_	_		Ξ	F	1	=									2	7	1	7	7	4			
33	t	士	\pm	Ī				Ī	\pm									L	L	Ī	土	\pm										-	士	士	\pm	\pm	\exists			
34 35	╀	╁	╁	<u>:</u>	╁	\vdash	_	Ļ	┿	+	-	-	╀	┝	├-	⊢	-	┝	-	-	╁	+	┼-				Ͱ	-	-	-	H	- 15		╅	+	+	+			
36 37	Γ	#	\mp	_			_	Ė	#		_	_								ī	1	1	1											#	#	#	7			
38 39	L	\pm		-	\vdash			-	\pm		+	-		\vdash				\vdash	1	_	\pm	\pm	1	<u> </u>			\vdash	_					+	+	+	+	\dashv			
39 40	F	+	+	-	\vdash	F	F	-	1	μ.	1	-	-		\vdash			F	F	-	F	F	\vdash										1	7	7	7	7	-		
41	L	\pm	#	_	二			-		二		-			二			T		-	二		上									-	\pm	1	#	\perp				
42	╁	┿	+-	÷	⊢	╁		÷	╁	┝		-	╁	-	-	┡	-	╁	╀	÷	╁	┿	╀				⊢		-	-	-	-	\dashv	+	+	+	+			
44	F	#	1	_				I	=									L		F	1	#	\perp									1	\dashv	1	7	#		-		
46	t	土	土	İ					\pm			L		E					L	ī	士	\pm					上	L						1	\pm	\pm	_			
47	<u>. </u>	+	+-	i	-	-	-	t	\vdash	-	+		-	-	-	H		_	L		1_	L	<u></u>	<u> </u>			<u> </u>			L_	L	-	+	+	-	+	-			
PIA NO		7	8	ŀ	0	1	2 2	3	2	3	4	5	6	7	8																		5	4	3	1	0	9		
VARIABLE																																		I						
₹.	-			1	1	1		1				1																				İ			1	- 1				

- 1. The FPLS is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for P/E option, exists in the table, shown BLANK instead for clarity.
- 2. Unused C_n , I_m and P_s bits are normally programmed Don't Care (-). 3. Unused Transition Terms can be left blank for future code modification or programmed as (-) for maximum speed.
- 4. Letters in variable fields are used as identifiers by logic programmers.


PLS167A


TEST ARRAY

The FPLS may be subjected to AC and DC parametric tests prior to programming via an on-chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.

Testing is accomplished by clocking the FPLS and applying the proper input sequence to l_{0-13} as shown in the test circuit timing diagram.





FPLS Under Test


											A	ND											
E	С	1	1	1	1			NPU	T (In	n)							PI	RESE	ENT	STAT	NE (F	Ps)	
-		3	2	1	0	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	A	Н	H	H	Ξ	I	Н	Н	н	Н	н	н	н	Н	н	н	н	н	Н	н	H	н	Н
49	•	L	٦	۲	٤	٤	L	٦	L	L	4	L	L	L	_	L	L	L	L	L	L	L	L

				OPI	ON	OR					
	1	NEX	OI	JTPL	Л (Fr)					
7	6	5	3	2	1	0					
L	٦	L	L	L	L	ī					
н	Н	Н	Н	н	н	Н	Н	н	н	Н	н

TB01600S

Test Array Program

Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any of Signetics' qualified programming equipment.



Test Circuit Timing Diagram

Ţ.											A	ND											
E R M	c	7	ī	1	1		ı	NPU	T (in	1)							PI	RES	NT:	STA	TE (F	's)	
*		3	2	1	0	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	_	Н	Н	н	Н	Н	н	н	н	Н	н	н	Н	Н	н	н	н	н	Н	н	н	н	н
49	•	L	L	L	٦	L	L	L	L	L	L	L	L	L	L	L	L	L	L	ι	L	L	L
			_	_			_	_	<u> </u>		Ė	_	_	_	<u> </u>	_	_		ـــــــــــــــــــــــــــــــــــــــ	ت	_	_	L.

	. 1	NEX.	OI	JTPL	JŤ (F	r)					
7.	6	5	4	3	2	1	0	3	2	1	7
-	-	-	-		-	_	-	-	-	-	-
-	-	-	-	-	-	_	-	-	-	-	-

OPTION (P/E)

TB01610

Test Array Deleted

Signetics

PLS 168 Field-Programmable Logic Sequencer (12 \times 48 \times 8)

Signetics Programmable Logic Product Specification

Application Specific Products • Series 24

DESCRIPTION

The PLS168 is a bipolar, programmable state machine of the Mealy type. It contains logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 10 Qp, and 4 Qf edge-triggered, clocked S/R flip-flops, with an Asynchronous Preset option.

All flip-flops are unconditionally preset to "1" during power turn-on.

The AND array combines 12 external inputs, $I_{0.11}$, with 10 internal inputs, $P_{0.9}$, fed back from the State Register to form up to 48 transition terms (AND terms). In addition, $P_0\text{-}P_3$ of the internal State Register are brought off-chip to allow extending the Output Register to 8 bits, if so desired.

All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse.

Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to output-


enable function, as an additional user programmable option.

Order codes for this device are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr link)
- 12 True/Complement buffered inputs
- 48 programmable AND gates
- 29 programmable OR gates
- 10-bit State Register
- 4-bit shared State/Output Register
- 4-bit Output Register
- Transition Complement Array
- Programmable Asynchronous Preset/Output Enable
- Positive edge-triggered clock
- Power-on preset to logic "1" of all registers
- Automatic logic "HOLD" state via S/R flip-flops
- On-chip Test Array
- f_{MAX}: 13.9MHz
- Power: 600mW (typ.)
- TTL compatible
- Tri-state outputs
- Single +5V supply
- 300mil-wide 24-pin DIP

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



APPLICATIONS


- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security locking systems
- Counters
- Shift registers

PLS168

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 – 6 18 – 23	11-11	Logic Inputs: The 11 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
7	lo	Logic/Diagnostic Input: A 12th external logic input to the AND array, as above, when exercised with standard TTL levels. When I_0 is held at +10V, device outputs F_{2-3} and P_{0-3} reflect the contents of State Register bits P_{4-9} (see Diagnostic Output Mode diagram). The contents of flip-flops P_{0-1} and F_{0-3} remain unaltered.	Active-High/Low
13 – 16	P ₀₋₃	Logic/Diagnostic Outputs: Four device outputs which normally reflect the contents of State Register bits P_{0-3} . When I_0 is held at +10V these pins reflect ($P_6 - P_9$).	Active-High
10 – 11	F ₂ -F ₃	Logic/Diagnostic Outputs: Two register bits $(F_2 - F_3)$ which normally reflect Output Register bits $(Q_2 - Q_3)$. When I_0 is held at +10V these pins reflect $(P_4 - P_5)$.	Active-High
17	PR/ŌĒ	Preset or Output Enable Input: A user programmable function: • Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held high, clocking is inhibited and P ₀₋₉ and F ₀₋₃ are high. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes low.	Active-High (H)
	-	Output Enable: Provides an Output Enable function to all output buffers.	Active-Low (L)
8, 9	F ₀ - F ₁	Logic Output: Two device outputs which reflect Output Registers $Q_0 - Q_1$. When I_0 is held at $+10V$ $F_0 - F_1 = Logic$ "1".	

LOGIC FUNCTION



VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- PR/ŌĒ option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically by any Signetics qualified programming equipment.


TRUTH TABLE^{1, 2, 3, 4, 5, 6}

.,	ОРТ	ION		01/	•	_		_
V _{CC}	PR	ŌĒ	I ₀	CK	s	R	Q _{P/F}	F
	Н		*	Х	Х	Х	Н	Н
	L		·+ 10V	Х	Х	Х	Qn	(Q _P) _n
	L		Х	X	Х	X	Qn	(Q _F) _n
		Н	*	Х	Х	Х	Qn	Hi-Z
+5V		L	+10V	Х	Х	Х	Qn	(Q _P) _n
		L	Х	X	Х	Х	Qn	(Q _F) _n
		L	Х	1	L	L	Qn	(Q _F) _n
		L	Х	1	L	Н	L	L
		L	Х	↑	Н	L	н	Н
		L	Х	1	Н	Н	IND.	IND.
1	×	х	Х	Х	Х	Х	Н	

- Positive Logic:
 - $S/R = T_0 + T_1 + T_2 + ... + T_{47}$
 - $T_n = C(I_0 \ I_1 \ I_2...) \ (P_0 \ P_1...P_9)$
- Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user programmable option.
- 3. ↑ denotes transition from Low to High level.
- 4. R = S = High is an illegal input condition.
- 5. * = H/L/+ 10V
- 6. $X = Don't care (\leq 5.5V)$

PLS168

FPLS LOGIC DIAGRAM



PLS168

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS168N
28-pin Plastic Leaded Chip Carrier	PLS168A

THERMAL RATING

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS1

A1/11/201	D A 12 A B CHINDE	RA'	FING	
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+ 5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
I _{IN}	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C

PLS168

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ 75°C, 4.75V ≤ V_{CC} ≤ 5.25V

				LIMITS		
SYMBOL	High VCC Low VCC Clamp ⁴ VCC = Min, Intage ³ High VCC = Min, Intage ³ High VCC = Min, Intage ³ High VCC High VCC Low Low (CK input) VIN = Interest High VIN = Interest Hi-Z state ⁷ VCC Short circuit ^{4,6} VCC VCC supply current ⁹ VCC Input VCC	TEST CONDITIONS	Min	Typ ²	Max	UNI
Input vol	tage ³					
V _{IH}	High	V _{CC} = Max	2			v
V_{IL}		V _{CC} = Min			0.8	•
V _{IC}	Clamp⁴	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2	
Output v	oltage ³					
	_	V _{CC} = Min				
V _{OH}		$I_{OH} = -2mA$	2.4			l v
V _{OL}	Low ⁶	I _{OL} = 9.6mA		0.35	0.45	
Input cur	rent					
I _{IH}	High	V _{IN} = 5.5V		< 1	25	μΑ
l _{IL}	Low	$V_{IN} = 0.45V$		-10	-100	μ
IIL	Low (CK input)	$V_{IN} = 0.45V$		-50	-250	
Output c	urrent					
	_	V _{CC} = Max				
lo(OFF)	Hi-Z state	V _{OUT} = 5.5V		1	40	μΔ
	4.0	V _{OUT} = 0.45V		-1	-40	1
los	Short circuit ^{4,8}	V _{OUT} = 0V	-15		-70	m/
Icc	V _{CC} supply current ⁹	V _{CC} = Max		120	180	m/
Capacitar	nce ⁷					
		V _{CC} = 5.0V				
CIN		$V_{IN} = 2.0V$		8		рF
COUT	Output	$V_{OUT} = 2.0V$	İ	10		[

- Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating
 only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not
 implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IL} applied to \overline{OE} and a logic high stored, or with V_{IH} applied to PR.
- Measured with a programmed logic condition for which the output is at a low logic level, and V_{IL} applied to PR/OE Output sink current is supplied through a resistor to V_{CC}.
- 7. Measured with VIH applied to PR/OE.
- 8. Duration of short circuit should not exceed 1 second.
- 9. I_{CC} is measured with the PR/ $\overline{\text{OE}}$ input grounded, all other inputs at 4.5V and the outputs open.

PLS168


AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$


					LIMITS		
SYMBOL	PARAMETER	то	FROM	Min	Typ ¹	Max	UNI
Pulse widt	h ³						
t _{CKH}	Clock ² high	CK-	CK+	25	15		
t _{CKL}	Clock low	CK+	CK-	25	15		
t _{CKP1} B	Period (without Complement Array)	CK+	CK+	80	40		ns
t _{CKP2} B	Period (with Complement Array)	CK+	CK+	120	60		1
t _{PRH}	Preset pulse	PR -	PR+	25	15		ľ
Setup time	,3						
t _{IS1} A	Input	CK+	Input ±	60			
t _{IS1} B	Input	CK+	Input ±	50			
t _{IS1} C	Input	CK+	input ±	42			1
t _{IS2} A	Input (through Complement Array)	CK+	Input ±	90			ns
t _{IS2} B	Input (through Complement Array)	CK+	Input	80			
t _{IS2} C	Input (through Complement Array)	CK+	Input	72			
t _{VS}	Power-on preset	CK-	V _{CC} +	0	-10		
t _{PRS}	Preset	CK-	PR -	0	-10		
Hold time							
t _{IH}	Input	Input ±	CK+	5	-10		ns
Propagatio	n delay						
t _{CKO}	Clock	Output ±	CK+		15	30	
toE	Output enable	Output	OE		20	30	
top	Output disable	Output +	OE+		20	30	ns
t _{PR}	Preset	Output +	PR+		18	30	
t _{PPR}	Power-on preset	Output +	V _{CC} +		0	10	
Frequency	of operation ³						
f _{MAX} C	Without Complement Array					13.9	MH
f _{MAX} C	With Complement Array			[9.8	(


^{1.} All typical values are at V_{CC} = 5V, T_A = +25°C. 2. To prevent spurious clocking, clock rise time (10% – 90%) \leq 30ns. 3. See "Speed vs. OR Loading" diagrams.

PLS168

TIMING DIAGRAMS







TIMING DEFINITIONS

Width of input clock pulse. t_{CKH} Interval between clock pulses. t_{CKL} Clock period - when not using t_{CKP1}

Complement array.

Required delay between beginning tisa of valid input and positive transition

of clock.

Clock period - when using complet_{CKP2} ment array.

Required delay between beginning t_{IS2}

of valid input and positive transition of clock, when using optional Complement Array (two passes necessary through the AND array).

Required delay between V_{CC} (after power-on) and negative transition of clock preceding first reliable clock pulse.

tees

tvs

tSRD

t_{PR}

tppR

term

f_{MAX}

Required delay between negative transition of asynchronous Preset and negative transition of clock preceding first reliable clock pulse. Required delay between positive transition of clock and end of valid input data.

Delay between positive transition of t_{CKO} clock and when Outputs become valid (with PR/OE Low).

Delay between beginning of Output t_{OE} Enable Low and when Outputs become valid.

Delay between beginning of Output top Enable High and when Outputs are in the off state.

Delay between input Io transition to tsre Diagnostic mode and when the Outputs reflect the contents of the State Register.

> Delay between input In transition to Logic mode and when the Outputs reflect the contents of the Output Register.


Delay between positive transition of Preset and when Outputs become valid "1".

Delay between V_{CC} (after poweron) and when Outputs become preset at "1".


Width of preset input pulse. Maximum clock frequency.

PLS168


TIMING DIAGRAMS (Continued)



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PLS168


SPEED VS. "OR" LOADING

The maximum frequency at which the FPLS can be clocked while operating in *sequential mode* is given by:

$$(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$$

This frequency depends on the number of transition terms T_n used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects t_{IS}, due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of t_{IS1} with the number of terms connected per OR.

The AC electrical characteristics contain three limits for the parameters $t_{\rm IS1}$ and $t_{\rm IS2}.$ The first, $t_{\rm IS1A}$ is guaranteed for a device with 48 terms connected to any OR line. $t_{\rm IS1B}$ is guaranteed for a device with 32 terms connected to any OR line. And $t_{\rm IS1C}$ is guaranteed for a device with 24 terms connected to any OR line.



The three other entries in the AC table, $t_{\rm IS2}$ A, B and C are corresponding 48, 32 and 24 term limits when using the on-chip Complement Array.

The worst case of $t_{\rm IS}$ for a given application can be determined by identifying the OR line with the maximum number of $T_{\rm n}$ connections. This can be done by referring to the interconnect pattern in the FPLS logic

diagram, typically illustrated in Figure 2, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 will yield the worst case $t_{\rm IS}$ and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.




Figure 2. Typical OR Array Interconnect Pattern

PLS168


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table on the following page.

In this table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term Tn, is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:


PRESET/OE OPTION - (P/E)




PROGRAMMING:

The PLS168 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (state and output register) at a logic High (H). When programming the device it is important to realize this is the initial state of the device. You must provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY - (I), (P)



"OR" ARRAY - (N), (F)




"COMPLEMENT" ARRAY - (C)



- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Tn will be unconditionally inhibited if both the true and complement of any input (I or P) are left intact.
- 3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates Tn (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n.

PLS168

FPLS PROGRAM TABLE PLS168




PLS168


TEST ARRAY

The FPLS may be subjected to AC and DC parametric tests prior to programming via an on-chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.

Testing is accomplished by clocking the FPLS and applying the proper input sequence to I_{0-11} as shown in the test circuit timing diagram.






FPLS Under Test

												ANI	0															F					c	PTI	ON (P·E)				I	н
T E R	R C _n 1 1										I	_	_	PR	ESE		ST/ Px)	TE	(Ps)		_		REMARKS		NEX		TATE Px)	(Ns	;)	L	_	•	υT	דטי	(Fr)	_					
м	L	Ŀ	0	9	8	7	1	Ы	5	4	3	2	Ľ	lº	9	L	8	7	6	5	14	3	<u>l²</u>	1	<u>' </u>	0		9	8	17	6	5	14	3	2	Ľ	0	3	2	'	0
48	A	H	H	V	۱H		٧ī	1	H	H	H	H	H	H	HHHHHHHHHH									ı	H	I		L	L	L	L	L	L	L	L	L	L	L	٦	٤	L
49	ŀ	L	L	L	L	1	L	-	L	L	ī	L	L	L	L	K	.]	L	L	L	L	L	L	I	L	7		*	H	H	H	H	н	H	H	H	H	H	H	H	H

Test Array Program

Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any of Signetics' qualified programming equipment.



Test Circuit Timing Diagram

ł											AND													1							0	PTIC	ON (F	> E)				T	-
												_																				0	R		_				
Ţ	ı	L	_			11	NPU	T(Im	1)							P	RES			TE	(Ps)				REMARKS	-	NEX	TST	ATE	(Ns)	L	_	0	UTP	UT (Fr)		
R	c,	١,	1	L	_	_	_	_	_	_	_	_	_	L		_	_	(Px)		_	_				L	_	(f	(x,				_	_		L			
	L	Ľ	l°	19	8	Ľ	6	5	4	3	2	1	٥	9	8	7	6	5	4	3	2	Ľ	Ľ	2		9	8	7	6	5	4	3	2	Ľ	٥	3	2	1	0
48	Ŀ	H	Н	H	H	н	H	H	H	н	H	H	I	H	H	H	H	Н	H	H	H	1	H	•			-	-	-	-	-	-	I-	-	-	-	-	-	L
49	Ŀ	<u> </u>	L	L	L	L	L	L	1	7	L	L	J	٦	L	L	L	L	L	L	L	1	. \			1	-	I-	-	-	F	F	F	F	-	-	-	-	-

Test Array Deleted

Signetics

Field-Programmable Logic Sequencer (12 imes 48 imes 8)

PLS168A

Signetics Programmable Logic Product Specification

Application Specific Products • Series 24

DESCRIPTION

The PLS168A is a bipolar, programmable state machine of the Mealy type. It contains logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 10 Qp, and 4 Qf edge-triggered, clocked S/R flip-flops, with an Asynchronous Preset option.

All flip-flops are unconditionally preset to "1" during power turn-on.

The AND array combines 12 external inputs, $1_{0.11}$, with 10 internal inputs, $1_{0.9}$, fed back from the State Register to form up to 48 transition terms (AND terms). In addition, $1_{0.9}$, of the internal State Register are brought off-chip to allow extending the Output Register to 8 bits, if so desired.

All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse.

Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to output-


enable function, as an additional user programmable option.

Order codes for this device are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr link)
- 12 True/Complement buffered inputs
- 48 programmable AND gates
- 29 programmable OR gates
- 10-bit State Register
- 4-bit shared State/Output Register
- 4-bit Output Register
- Transition Complement Array
- Programmable Asynchronous Preset/Output Enable
- Positive edge-triggered clock
- Power-on preset to logic "1" of all registers
- Automatic logic "HOLD" state via S/R flip-flops
- On-chip Test Array
- f_{MAX}: 20MHz
- Power: 600mW (typ.)
- TTL compatible
- Tri-state outputs
- Single +5V supply
- 300mil-wide 24-pin DIP

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



APPLICATIONS


- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Seguential circuits
- Elevator controllers
- Security locking systems
- Counters
- Shift registers

PLS168A

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	СК	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 6 18 - 23	l _{1 = 11}	Logic Inputs: The 11 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
7	l _o	Logic/Diagnostic Input: A 12th external logic input to the AND array, as above, when exercised with standard TTL levels. When I_0 is held at +10V, device outputs F_2-F_3 and P_0-P_3 reflect the contents of State Register bits P_{4-9} (see Diagnostic Output Mode diagram). The contents of flip-flops P_{0-1} and F_{0-3} remain unaltered.	Active-High/Low
13 - 16	P ₀₋₃	Logic/Diagnostic Outputs: Four device outputs which normally reflect the contents of State Register bits P_{0-3} . When I_0 is held at +10V these pins reflect ($P_6 - P_9$).	Active-High
10 – 11	F ₂ - F ₃	Logic/Diagnostic Outputs: Two register bits $(F_2 - F_3)$ which reflect Output Register bits $(Q_2 - Q_3)$. When I_0 is held at +10V these pins reflect $(P_4 - P_5)$.	Active-High
17	PR/ŌĒ	Preset or Output Enable Input: A user programmable function: • Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held high, clocking is inhibited and P ₀₋₉ and F ₀₋₃ are high. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes low.	Active-High (H)
		Output Enable: Provides an Output Enable function to all output buffers.	Active-Low (L)
8, 9	F ₀ - F ₁	Logic Output: Two device outputs which reflect Output Registers $Q_0 - Q_1$. When I_0 is held at $+10V$ $F_0 - F_1 = Logic$ "1"	

LOGIC FUNCTION



VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program.


TRUTH TABLE^{1, 2, 3, 4, 5, 6}

	OPT	ION			_	_		_
V _{CC}	PR	ŌĒ	l ₀	CK	S	R	Q _{P/F}	F
	Н		*	X	X	X	Н	н
	L		+ 10V	Х	X	X	Qn	(Q _P) _n
	L		Х	Х	X	Х	Qn	(Q _F) _n
		Н	*	X	X	Х	Qn	Hi-Z
+5V		L	+ 10V	Х	Х	Х	Qn	(Q _P) _n
		, L	X	Х	X	Х	Qn	(Q _F) _n
		L	Х	1	L	L	Qn	(Q _F) _n
		L	Х	1	L	Н	L	L
		L	X	1	Н	L	Н	н
		L	Х	1	Н	Н	IND.	IND.
1	X	X	Х	Х	X	Х	Н	

- 1. Positive Logic:
 - $S/R = T_0 + T_1 + T_2 + ... + T_{47}$
 - $T_n = C(I_0 \ I_1 \ I_2...) \ (P_0 \ P_1...P_9)$
- Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user programmable option.
- 3. 1 denotes transition from Low to High level.
- 4. R = S = High is an illegal input condition.
- 5. * = H/L/+10V
- 6. X = Don't Care (≤5.5V)

PLS168A

FPLS LOGIC DIAGRAM



PLS168A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS168AN
28-pin Plastic Leaded Chip Carrier	PLS168AA

THERMAL RATING

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS¹

		RAT	ring	
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
I _{IN}	Output currents		+ 100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C

PLS168A

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant 75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT
Input vol	tage ³					
V _{IH}	High	V _{CC} = Max	2			V
V_{IL}	Low	V _{CC} = Min			0.8	'
V_{IC}	Clamp ⁴	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2	
Output v	oltage ³					
		V _{CC} = Min				
V_{OH}	High ⁵	$I_{OH} = -2mA$	2.4			V
VOL	Low ⁶	I _{OL} = 9.6mA		0.35	0.45	
Input cur	rent					
l _{IH}	High	V _{IN} = 5.5V		< 1	25	
l _{IL}	Low	$V_{IN} = 0.45V$		-10	-100	μΑ
I _{IL}	Low (CK input)	$V_{IN} = 0.45V$		-50	-250	
Output c	urrent					
		V _{CC} = Max				
I _{O(OFF)}	Hi-Z state ⁷	V _{OUT} = 5.5V		1	40	μA
		$V_{OUT} = 0.45V$		-1	-40	
los	Short circuit ^{4,8}	V _{OUT} = 0V	-15		-70	mA
lcc	V _{CC} supply current ⁹	V _{CC} = Max		120	180	mA
Capacitar	nce ⁷					•
		V _{CC} = 5.0V				
CIN	Input	$V_{IN} = 2.0V$	J	8		pF
C _{OUT}	Output	$V_{OUT} = 2.0V$	1	10		`

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IL} applied to \overline{OE} and a logic high stored, or with V_{IH} applied to PR.
- Measured with a programmed logic condition for which the output is at a low logic level, and V_{IL} applied to PR/OE Output sink current is supplied through a resistor to V_{CC}.
- 7. Measured with V_{IH} applied to PR/OE.
- 8. Duration of short circuit should not exceed 1 second.
- 9. I_{CC} is measured with the PR/ \overline{OE} input grounded, all other inputs at 4.5V and the outputs open.

PLS168A

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

			-		LIMITS		
SYMBOL	PARAMETER	то	FROM	Min	Typ ¹	Max	UNIT
Pulse w	idth ³						<u></u>
tckH	Clock ² high	CK-	CK+	25	15		
tckl	Clock low	CK+	CK-	25	15	1	
t _{CKP1} B	Period (without Complement Array)	CK+	CK+	50	40		ns
t _{CKP2} B	Period (with Complement Array)	CK +	CK+	80	50		
t _{PRH}	Preset pulse	PR	PR +	25	15		
Setup ti	me ³	The state of the s			•••	•	
t _{IS1} A	Input	CK+	Input ±	40			
t _{IS1} B	Input	CK +	Input ±	30	1		
t _{IS2} A	Input (through Complement Array)	CK +	Input ±	70			ns
t _{IS2} B	Input (through Complement Array)	CK +	Input	60		Ì	
t _{VS}	Power-on preset	CK →	V _{CC} +	0	-10	l	l
tprs	Preset	CK-	PR	0	-10		
Hold tim	ne						4
t _H	Input	Input ±	CK+	5	-10		ns
Propaga	tion delay			-			
tско	Clock	Output ±	CK+		15	20	
toE	Output enable	Output	OE -		20	30	
top	Output disable	Output +	OE +	İ	20	30	ns
t _{PR}	Preset	Output +	PR +		18	30	
tppR	Power-on preset	Output +	V _{CC} +		0	10	
Frequen	cy of operation ³				-		
f _{MAX} B	Without Complement Array			T		20	MHz
f _{MAX} B	With Complement Array					12.5	


^{1.} All typical values are at V_{CC} = 5V, T_A = +25°C. 2. To prevent spurious clocking, clock rise time (10% ~ 90%) \leq 30ns. 3. See "Speed vs. OR Loading" diagrams.


5


Field-Programmable Logic Sequencer (12 \times 48 \times 8)

PLS168A

TIMING DIAGRAMS







TIMING DEFINITIONS

t_{CKH} Width of input clock pulse. t_{CKI} Interval between clock pulses.

t_{CKL} Interval between clock pulses. t_{CKP1} Clock period – when not using

Complement array.

t_{IS1} Required delay between beginning of valid input and positive transition

of clock.

t_{IS2}

tvs

t_{PRS}

tcko

toE

top

tSRE

tsen

 t_{PR}

t_{PPR}

t_{CKP2} Clock period - when using comple-

ment array.

Required delay between beginning of valid input and positive transition of clock, when using optional Complement Array (two passes necesary through the AND array).

Required delay between V_{CC} (after power-on) and negative transition of clock preceding first reliable

clock pulse.

Required delay between negative transition of asynchronous Preset and negative transition of clock preceding first reliable clock pulse. Required delay between positive transition of clock and end of valid input data.

Delay between positive transition of clock and when Outputs become valid (with PR/OE Low).

Delay between beginning of Output Enable Low and when Outputs become valid.

Delay between beginning of Output Enable High and when Outputs are in the off state.

Delay between input I₀ transition to Diagnostic mode and when the Outputs reflect the contents of the State Register.

Delay between input I_0 transition to Logic mode and when the Outputs reflect the contents of the Output Register.


Delay between positive transition of Preset and when Outputs become valid ''1".

Delay between V_{CC} (after poweron) and when Outputs become preset at "1".


t_{PRH} Width of preset input pulse. f_{MAX} Maximum clock frequency.

PLS168A


TIMING DIAGRAMS (Continued)



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PLS168A

SPEED VS. "OR" LOADING

The maximum frequency at which the FPLS can be clocked while operating in sequential mode is given by:

$$(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$$

This frequency depends on the number of transition terms T_n used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects $t_{\rm IS}$, due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of $t_{\rm IS1}$ with the number of terms connected per OR.

The AC electrical characteristics contain two limits for the parameters $t_{\rm IS1}$ and $t_{\rm IS2}$. The first, $t_{\rm IS1A}$ is guaranteed for a device with 24 terms connected to any OR line. $t_{\rm IS1B}$ is guaranteed for a device with 16 terms connected to any OR line.




Figure 1. t_{IS1} vs. Terms/OR Connected

The three other entries in the AC table, $t_{\rm IS2}$ A and B are corresponding 24 and 16 term limits when using the on-chip Complement Array.

The worst case of $t_{\rm IS}$ for a given application can be determined by identifying the OR line with the maximum number of $T_{\rm n}$ connections. This can be done by referring to the interconnect pattern in the FPLS logic

diagram, typically illustrated in Figure 2, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 will yield the worst case $t_{\parallel S}$ and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.




Figure 2. Typical OR Array Interconnect Pattern

PLS168A


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table on the following page.

In this table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term T_n , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


PRESET/OE OPTION - (P/E)




PROGRAMMING:

The PLS168A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (state and output register) at a logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY - (I), (P)



"OR" ARRAY - (N), (F)




"COMPLEMENT" ARRAY - (C)



- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates T_n.
- 2. Any gate Tn will be unconditionally inhibited if any one of its I or P link pairs is left intact.
- 3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates Tn (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn.

PLS168A

FPLS PROGRAM TABLE PLS168A




PLS168A

TEST ARRAY

The FPLS may be subjected to AC and DC parametric tests prior to programming via an on-chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.

Testing is accomplished by clocking the FPLS and applying the proper input sequence to I_{0-11} as shown in the test circuit timing diagram.




FPLS Under Test

Г																-																	Т						0	PTI)N	P·E)					Τ	н
L												-		ANI	,																				_					-	R							
Ť E R	Ţ	c _n	-	ī	L			IN	NPU	T(I	m)										Pi	RES		IT S		TE	(Ps)			REMAR	KS		NE		STA (Px		(Ns)	L	_		ουτ	ļ 1	T (F	r)		
м	1		-	0	9	Ī	1	7	6	5	ľ	•	3	2	Ŀ	1	0	9	I	7	7	6	Ι	5	4	3	ľ	1	1	0			9	ľ		7	6	5	4	3	2	ľ	0	1	3	2	1	0
48	7	A	н	н	٧	۱ŀ	1	7	H	H	Ī	1	H	H	F	1	H	Ŧ	1	1	H	H	i	H	H	н	١ŀ	1	H	H			L	L	.]1	.]	L	L	L	ŀL	L	L	L	I	J	J	Г	L
49	1	•	۲	L	L	L	1	L	L	L	I		L	ı	L	J	L	L	Ī	.]	L	L	1	L	L	L	Į,	.]	L	٦			۲	Ī	V	1	H	H	H	H	H	H	Н	ı	4 1	ΗI	н	H

Test Array Program

Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any of Signetics' qualified programming equipment.



Test Circuit Timing Diagram

ł												ΔΙ	ND																						0	PTIC) NC	PE)				Т	н
	_																																	_		С	R						
T E R	ļ	٥	1	1	l			INPL	JT(Ir	n)									PF	RES		T SI	TAT	E (F	s)				REMARKS	,	NEX.		ATE	(Ns)	L		C	UTF	UT	(Fr)		
м	1		1	0	9	8	7	6	5	4	Ι	3	2	1	٥	9	I	8	7	6	9	ľ	П	3	2	١	0			9	8	7	6	5	4	3	2	1	0	3	2	1	0
48	Ŀ	- 1	H	H	H	H	Н	H	H	H	'n	4 1	4	H	H	H	ī	4	H	н	,	١Į١	ı	н	H	H	H	Г		-	-	-	-	F	-	!-	-	-	-	-	-	Ξ	=
49	ŀ	- 1	L	L	L	L	ŀ	L	L	1	12	. 1	-	L	L	L		니	L	L	7	Ţ	-T	디	ı	Ł	L			-	-	-	-	T-	1-	!-	1-	1=	-	-	-	-	=

Test Array Deleted

Signetics

PLS173 Field-Programmable Logic Array ($22 \times 42 \times 10$)

Signetics Programmable Logic Product Specification

Application Specific Products • Series 24

DESCRIPTION

The PLS173 is a two-level logic element consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 12 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 22 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS173 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes for this device are contained in the pages following.

FEATURES

- Field-Programmable (Ni-Cr links)
- 12 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
 - 32 logic terms
- 10 control terms
- I/O propagation delay: 30ns (max.)
- Input loading: −100μA (max.)
- Power dissipation: 750mW (typ.)
- Tri-state outputs
- TTL compatible


APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping

Multiplexing

FUNCTIONAL DIAGRAM

PIN CONFIGURATIONS




LOGIC FUNCTION

TYPICAL PRODUCT TERM: $p_1 = A \cdot \overline{B} \cdot C \cdot D \cdot \dots$ TYPICAL LOGIC FUNCTION: AT OUTPUT POLARITY = H $Z = P0 + P1 + P2 \dots$ AT OUTPUT POLARITY = L $Z = \overline{P0} \cdot P1 \cdot \overline{P2} \cdot \dots$ NOTES: $(Active-High) \text{ or } \overline{Z} \text{ (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OF gates.
2. Z, A, B, C, etc. are user defined connections to fixed inputs (b), and bidirectional pins (b).$

Field-Programmable Logic Array (22 \times 42 \times 10)

PLS173

FPLA LOGIC DIAGRAM



Field-Programmable Logic Array (22 imes 42 imes 10)

PLS173

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS173N
28-pin Plastic Leaded Chip Carrier	PLS173A

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	DADAMETER	RAT		
STMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+ 5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	, V _{DC}
I _{IN}	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq +75°C, 4.75 \leq V_{CC} \leq 5.25V

	DADAMETER		LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT	
Input vol	tage ³					L	
V _{IL}	Low	V _{CC} = Min			0.8		
ViH	High	V _{CC} = Max	2.0			٧	
V _{IC}	Clamp ^{3,4}	V _{CC} = Min, I _{IN} = -12mA		-0.8	-1.2		
Output v	oltage						
		V _{CC} = Min					
VOL	Low ^{3,5}	I _{OL} = 15mA			0.5	٧	
V _{OH}	High ^{3,6}	$I_{OH} = -2mA$	2.4			l	
Input cur	rent ¹¹						
		V _{CC} = Max					
I _{IL}	Low	$V_{IN} = 0.45V$	-		-100	μΑ	
ŀн	High	$V_{IN} = 5.5V$			40	μ.,	
Output c	urrent						
		V _{CC} = Max					
I _{O(OFF)}	Hi-Z state ¹⁰	V _{OUT} = 5.5V			80	μΑ	
	407	V _{OUT} = 0.45V		1	-140		
los	Short circuit ^{4,6,7}	V _{OUT} = 0V	-15		-70	m/	
loc	V _{CC} supply current ⁸	V _{CC} = Max		150	170	mA	
Capacitar	nce				-		
		V _{CC} = 5V					
I _{IN}	Input	$V_{IN} = 2.0V$		8		pF	
CB	1/0	$V_{B} = 2.0V$		15		PF	

Field-Programmable Logic Array (22 \times 42 \times 10)

PLS173


AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75 \le V_{CC} \le 5.25V$, $R_1 = 470\Omega$, $R_2 = 1k\Omega$

SYMBOL			FROM	TEST	LIMITS			
	PARAMETER	ТО		CONDITIONS	Min	Тур	Max	UNIT
t _{PD}	Propagation delay	Output±	Input±	C _L = 30pF		20	30	ns
t _{OE}	Output enable	Output-	Input±	C _L = 30pf		20	30	ns
t _{OD}	Output disable ⁹	Output+	Input±	C _L = 5pF		20	30	ns


NOTES:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IL} applied to I_{11} . Pins 1-5=0V, Pins 6-10=4.5V, Pin 11=0V and Pin 13=10V.
- 6. Same conditions as Note 5 except Pin 11 = +10V.
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with I_0 and $I_1 = 0V$ and $I_2 I_{11}$ and $I_0 I_{9} = 4.5V$. Part in Virgin State.
- 9. Measured at $V_T = V_{OL} + 0.5V$.
- 10. Leakage values are a combination of input and output leakage.
- 11. I_{IL} and I_{IH} limits are for dedicated inputs only ($I_0 I_{11}$).

TEST LOAD CIRCUIT



TIMING DIAGRAM



TIMING DEFINITIONS


t_{OE}

t_{PD} Propagation delay between input and output.

t_{OD} Delay between input change and when output is off (Hi-Z or High).

Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



Field-Programmable Logic Array (22 \times 42 \times 10)

PLS173


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this table, the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


OUTPUT POLARITY - (B)



"AND" ARRAY - (I, B)



OR ARRAY - (B)



NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P_n , D_n .
- Any gate P_n, D_n will be unconditionally inhibited if both the true and complement of any input (I, B) are left intact.

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs at "H" polarity.
- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.


CAUTION: PLS173 TEST COLUMNS

The PLS173 incorporates two columns not shown in the logic block diagram. These columns are used for in-house testing of the device in the unprogrammed state. These columns must be disabled prior to using the PLS173 in your application. If you are using a Signetics-approved programmer, the disabling is accomplished during the device programming sequence. If these columns are not disabled, abnormal operation is possible.

Field-Programmable Logic Array (22 imes 42 imes 10)

PLS173

FPLA PROGRAM TABLE



Signetics

PLS179 Field-Programmable Logic Sequencer $(20 \times 45 \times 12)$

Signetics Programmable Logic **Product Specification**

Application Specific Products Series 24


DESCRIPTION

The PLS179 is a Tri-state output, registered logic element combining AND/OR gate arrays with clocked J-K flip-flops. These J-K flip-flops are dynamically convertible to D-type via a "foldback" inverting buffer and control gate F_C. It features 8 registered I/O outputs (F) in conjunction with 4 bidirectional I/O lines (B). There are 8 dedicated inputs. These yield variable I/O gate and register configurations via control gates (D, L) ranging from 20 inputs to 12 outputs.

The AND/OR arrays consist of 32 logic AND gates, 13 control AND gates, and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 8 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output (C). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.


FEATURES

- Field-Programmable (Ni-Cr link)
- 8 dedicated inputs
- 13 control gates
- 32 AND gates
- 21 OR gates
- 45 product terms:
- 32 logic terms
- 13 control terms
- 4 bidirectional I/O lines
- 8 bidirectional registers
- J/K, T, or D-type flip-flops
- Asynchronous Preset/Reset
- Complement Array
- Active-High or -Low outputs
- Programmable OE control
- Positive edge-triggered clock
- Power-on reset on flip-flop
- (Fn = "1")
- Clock frequency: PLS179: 18MHz (max.)
- Input loading: PLS179: 100μA (max.)
- Power dissipation: 750mW (typ.)
- TTL compatible
- Tri-state option



PIN CONFIGURATIONS

FUNCTIONAL DIAGRAM



APPLICATIONS

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

PLS179


On-chip T/C buffers couple either True (I, B, Q) or Complement (\overline{I} , \overline{B} , \overline{Q} , \overline{C}) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. One group of AND gates drives bidirectional I/O lines (B), whose output polarity is individually programmable through a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions. Another group drives the J-K inputs of all flip-flops, as well as asynchronous Preset and Reset lines (P, R).

All flip-flops are positive edge-triggered and can be used as input, output or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The PLS179 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes are contained on the pages following.

LOGIC FUNCTION



NOTES:

Similar logic functions are applicable for D and T mode flip-flops.

FLIP-FLOP TRUTH TABLE

ŌĒ	L	СК	P	R	J	Κ	Q	F
Н								H/Hi-Z
L	Х	Х	Х	Х	Χ	Χ	L	Н
L	X X	X	H	L	X	X	H	L H
		† † † †	LLLL	L L L	L H H	L H L H	Q L I IQ	Q H L Q
II	Н	↑	L L	L	L	H	L	H* L*
+ 10V	X X	↑	X	X	L H	H	L H	H** L**

NOTES:

1. Positive Logic:

$$\begin{split} J/K &= T_0 + T_1 + T_2 + \ldots + T_{31} \\ T_n &= \overline{C} \cdot (I_0 - \cdot I_1 \cdot I_2 \ldots) \cdot (Q_0 \cdot Q_1 \ldots) \cdot (B_0 \cdot B_1 \ldots) \end{split}$$

- 2. denotes transition from Low to High level.
- 3. X = Don't Care
- 4. * = Forced at F_n pin for loading J/K flip-flop in I/O mode. L must be enabled, and other active T_n disabled via steering input(s) I, B, or Q.
- 5. At P = R = H, Q = H. The final state of Q depends on which is released first.
- 6. ** = Forced at F_n pin to load J/K flip-flop independent of program code (Diagnostic mode), Tri-state B outputs.


VIRGIN STATE

The factory shipped virgin device contains all fusible links intact, such that:

- 1. OE is always enabled.
- 2. Preset and Reset are always disabled.
- 3. All transition terms are disabled.
- 4. All flip-flops are in D-mode unless otherwise programmed to J/K only or J/K or D (controlled).
- All B pins are inputs and all F pins are outputs unless otherwise programmed.

PLS179

FPLS LOGIC DIAGRAM



PLS179

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLS179N
28-pin Plastic Leaded Chip Carrier	PLS179A

THERMAL RATINGS

TEMPERATURE						
Maximum junction	150°C					
Maximum ambient	75°C					
Allowable thermal rise ambient to junction	75°C					

ABSOLUTE MAXIMUM RATINGS1

SYMBOL	PARAMETER	RA*	RATING			
		Min	Max	UNIT		
Vcc	Supply voltage		+7	V _{DC}		
V _{IN}	Input voltage		+5.5	V _{DC}		
V _{OUT}	Output voltage		+5.5	· V _{DC}		
l _{IN}	Input currents	-30	+30	mA		
lout	Output currents		+100	mA		
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C		

DC ELECTRICAL CHARACTERISTICS 0° C \leq T_A \leq 75°C, 4.75V \leq V_{CC} \leq 5.25V

		TEST CONDITIONS		LIMITS			
SYMBOL	PARAMETER	Min	Typ ²	Max	UNIT		
input vol	tage ³			-			
V _{IH} V _{IL} V _{IC}	High Low Clamp	$V_{CC} = Max$ $V_{CC} = Min$ $V_{CC} = Min, I_{IN} = -12mA$	2	-0.8	0.8 -1.2	v	
Output v	oltage ³			L	L	l	
V _{OH} V _{OL}	High Low	$V_{CC} = Min, I_{OH} = -2mA$ $I_{OL} = 10mA$	2.4	0.35	0.5	٧	
Input cui	rent			e .			
կը կլ	High Low	$V_{CC} = Max, V_{IN} = 5.5V$ $V_{IN} = 0.45V$		< 1 -10	40 -100	μΑ	
Output c	urrent				•		
lo(OFF)	Hi-Z state ^{5,8} Short circuit ^{4,6}	$V_{CC} = Max$, $V_{OUT} = 5.5V$ $V_{OUT} = 0.45V$ $V_{OUT} = 0V$	-15	1	80 -140 -70	μA mA	
Icc	V _{CC} supply current ⁷	V _{CC} = Max		150	210	mA	
Capacita	nce						
C _{IN} C _{OUT}	Input Output	$V_{CC} = 5.0V, V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		8 15		pF	

^{1.} Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

^{2.} All typical values are at $V_{\rm CC}=5V$, $T_{\rm A}=+25^{\circ}C$. 3. All voltage values are with respect to network ground terminal.

^{4.} Test one at a time.

^{5.} Measured with V_{IH} applied to \overline{OE} .

^{6.} Duration of short circuit should not exceed 1 second.

^{7.} I_{CC} is measured with the $\overline{\text{OE}}$ input grounded, all other inputs at 4.5V, and the outputs open.

^{8.} Leakage values are a combination of input and output leakage.

Field-Programmable Logic Sequencer (20 × 45 × 12)


PLS179

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$


				TEST	LIMITS			
SYMBOL	PARAMETER	то	FROM	CONDITIONS	Min ⁵	Typ ¹	Max	UNIT
Pulse w	Pulse width							
tCKH tCKL tCKP tPRH	Clock ² high Clock low Period Preset/Reset pulse	CK - CK + CK + (I,B) +	CK + CK - CK + (I,B) -		20 20 55 35	15 15 45 30		ns
Setup t		1 (7-7	1 (1-7				wa	L
t _{IS1} t _{IS2} t _{IS3}	Input Input (through F _n) Input (through Complement Array) ⁴	CK + CK +	(I,B) ± F ± (I,B) ±	C _L = 30pF	35 15 55	30 10 45		ns
Hold tir	me							
t _{IH1}	Input Input (through F _n)	CK + CK +	(I,B) ± F ±		0 15	-5 10		ns
Propaga	ation delay							
t _{CKO}	Clock Output enable	F± F-	CK ± OE –			15 20	20 30	
t _{OD1}	Output disable ³ Output	F+ B±	OE + (I,B) ±	C _L = 5pF	1	20 25	30 35	ns
t _{PD} t _{OE2}	Output enable	В±	(i,B) +	C _L = 30pF		20	30	115
t _{OD2}	Output disable ³ Preset/Reset	B+ F±	(I,B) - (I,B) +	C _L = 5pF	ļ	20 35	30 45	
t _{PRO} t _{PPR}	Power-on preset	F-	V _{CC} +	C _L = 30pF		0	10	

- 1. All typical values are at V_{CC} = 5V, T_A = +25°C. 2. To prevent spurious clocking, clock rise time (10% 90%) \leqslant 10ns.
- 3. Measured at $V_T = V_{OL} + 0.5V$.
- 4. When using the Complement Array $T_{CKP} = 75$ ns (min).
- 5. Limits are guaranteed with 12 product terms maximum connected to each sum term line.

TEST LOAD CIRCUIT





VOLTAGE WAVEFORM




PLS179

TIMING DIAGRAMS







TIMING DEFINITIONS

Width of input clock pulse. Interval between clock pulses. t_{CKL}

Clock period. t_{CKP}

Width of preset input pulse. **t**PRH

Required delay between beginning t_{IS1} of valid input and positive transition

of clock.

Required delay between beginning t_{IS2} of valid input forced at flip-flop output pins, and positive transition of clock

Required delay between positive tiers transition of clock and end of valid

input data.

Required delay between positive t_{IH2} transition of clock and end of valid input data forced at flip-flop output

pins.

Delay between positive transition of tcko clock and when Outputs become valid (with OE Low).

t_{OE1} Delay between beginning of Output Enable Low and when Outputs be-

Delay between beginning of Output t_{OD1} Enable High and when Outputs are

in the off state.

Delay between V_{CC} (after poweron) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").

Propagation delay between combitPD national inputs and outputs. t_{OE2}

Delay between predefined Output Enable High, and when combinational Outputs become valid.

Delay between predefined Output Enable Low and when combinational Outputs are in the off state. Delay between positive transition of predefined Preset/Reset input, and


when flip-flop outputs become val-


t_{OD2}

t_{PRO}

PLS179

TIMING DIAGRAMS (Continued)





PLS179


The FPLS can be programmed by means of Logic Programming equipment.

With Logic programming, the AND/OR-EX-OR input connections necessary to imple-


ment the desired logic function are coded directly from the State Diagram using the Program Tables on the following pages.


In these Tables, the logic state or action of all I/O, control, and state variables is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:


"AND" ARRAY-(I), (B), (Qp)



"COMPLEMENT" ARRAY - (C)









Notes on following page.

PLS179


"OR" ARRAY — $(Q_N = D - Type)$




"AND" ARRAY — $(Q_N = J - K Type)$




"OR" ARRAY — (S or B),(P),(R)







"OE " ARRAY — (E)




NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (T, Fc, L, P, R, D)n will be unconditionally inhibited if any one of the I, B, or Q link pairs is left intact.
- 3. To prevent oscillations, this state is not allowed for C link, pairs coupled to active gates Tn, Fc.
- 4. $E_n = 0$ and $E_n = \cdot$ are logically equivalent states, since both cause F_n outputs to be unconditionally enabled.
- 5. These states are not allowed for control gates (L, P, R, D)_n due to their lack of "OR" array links.

PLS179

FPLS PROGRAM TABLE



Signetics

Application Specific Products • Series 24

DESCRIPTION

The PLHS473 is a two level logic device consisting of 24 AND gates and 22 OR gates with fusible link connections for programming I/O polarity and direction. The Signetics state of the art Oxide-Isolated Bipolar process is used to produce performance not yet achieved in devices of this complexity.

All AND gates are linked to 11 input pins, 9 bidirectional I/O pins, and 2 dedicated output pins. The bidirectional pins are controlled via the OR array. Using these features, the PLHS473 can be configured with up to 20 inputs and as many as 11 outputs.

The AND array input buffers provide both the True and Complement of the inputs (lx) and the bidirectional signals (B_Y) as programmable connections to the AND gates. All 24 AND gates can then be optionally linked to all 22 OR gates (a feature known as Product Term sharing not found in PALs1 or most macrocell architectures). The OR array drives 11 output buffers which can be programmed as Active-High for AND-OR functions or Active-Low for AND-NOR functions. In addition, the I/O configuration of each bidirectional pin is individually controlled by a sum-of-products (AND-OR) function which may also con-

PLHS473 Field-Programmable Logic Array (20 \times 24 \times 11)

Signetics Programmable Logic Preliminary Specification

tain any of the 24 AND gate outputs. This allows dynamic I/O configuration of all 9 bidirectional pins.

The PLHS473 contains two new features of significance. A code verification lock has been incorporated to improve user security. The addition of three test columns and one test row enables the user to test the device in an unprogrammed state.


The PLHS473 is field programmable using Vertical Avalanche Migration Programmed (VAMPTM) fuses to program the cells. This enables the generation of custom logic patterns using standard programming equipment.

Order codes for this device are contained in the pages following.

FEATURES

- Field-Programmable
- 11 dedicated inputs
- 2 dedicated outputs
- 9 bidirectional I/O lines
- 24 product terms
- 22 OR gates
- I/O direction decoded in OR array
- Output Enable decoded in OR array

PIN CONFIGURATIONS




- I/O propagation delay: 20ns (max.)
- Input loading: -100μA (max.)
- Power dissipation: 700mW (typ.)
- Security fuse
- Testable in unprogrammed state
- Programmable as Tri-state or Open-Collector outputs
- TTL compatible

APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

FUNCTIONAL DIAGRAM




¹ PAL is a trademark of MMI.

Field-Programmable Logic Array (20 imes 24 imes 11)

PLHS473

FPLA LOGIC DIAGRAM



Field-Programmable Logic Array (20 imes 24 imes 11)

PLHS473

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-pin Plastic DIP 300mil-wide	PLHS473N
28-pin Plastic Leaded Chip Carrier	PLHS473A

ABSOLUTE MAXIMUM RATINGS¹

OVERDO		RAT	ring	
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
VIN	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
Гоит	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C

LOGIC FUNCTION

TYPICAL PRODUCT TERM: Pn = A · B· C · D· . . . TYPICAL LOGIC FUNCTION: AT OUTPUT POLARITY = H Z = P0 + P1 + P2 . . .

AT OUTPUT POLARITY = L $Z = \frac{P0 + P1 + P2 + \dots}{P0 \cdot P1 \cdot P2 \cdot \dots}$ $Z = \frac{P0 \cdot P1 \cdot P2 \cdot \dots}{P1 \cdot P2 \cdot \dots}$

- NOTES:

 1. For each of the 11 outputs, either function Z (Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-CP gates.

 2. Z. A. B. C. etc. are user defined connections to fixed inputs (I), fixed output pins (0) and bidirectional pins (B).

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq +75°C, 4.75 \leq V_{CC} \leq 5.25V

				LIMITS				
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT		
Input vol	tage ³				<u></u>			
V _{IL} V _{IH} V _{IC}	Low High Clamp ⁴	V_{CC} = Min V_{CC} = Max V_{CC} = Min, I_{IN} = -12mA	2.0	-0.8	0.8 -1.2	٧		
Output ve	oltage ³			<u> </u>		L		
V _{OL} V _{OH}	Low ⁵ High ⁶	$V_{CC} = Min$ $I_{OL} = 15mA$ $I_{OH} = -2mA$	2.4		0.5	٧		
Input cur	rent							
Ī	Low High	V_{CC} = Max V_{IN} = 0.45V V_{IN} = 5.5V			-100 40	μΑ		
Output c	urrent							
I _{O(OFF)}	Hi-Z state ¹⁰	V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V			40 -100	μΑ		
los	Short circuit ^{4,6,7}	V _{OUT} = 0V	-15		-70	mA		
Icc	V _{CC} supply current ⁸	V _{CC} = Max		140	155	mA		
Capacitan	nce							
I _{IN} C _B	Input I/O	$V_{CC} = 5V$ $V_{IN} = 2.0V$ $V_{B} = 2.0V$		8 15		pF		

PLHS473


AC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq +75°C, 4.75 \leq V_{CC} \leq 5.25V, R₁ = 470 Ω , R₂ = 1k Ω

0.4450				TEST		LIMITS	LIMITS			
SYMBOL	PARAMETER	то	FROM	CONDITIONS	Min	Тур	Max	UNIT		
t _{PD}	Propagation delay	Output±	Input±	C _L = 30pF		15	20	ns		
toE	Output enable	Output-	Input±	C _L = 30pF		15	20	ns		
t _{OD}	Output disable9	Output+	Input±	C _L = 5pF		15	20	ns		


NOTES:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with Pins 1-5=0V, Pins 6, 8=4.5V, and Pins 7, 9-11=10V.
- 6. Same conditions as Note 5 except Pin 9 = 4.5V.
- 7. Duration of short circuit should not exceed 1 second.
- 8. I_{CC} is measured with all inputs and bidirectional pins at 4.5V. Part in Virgin State.
- 9. Measured at $V_T = V_{OL} + 0.5V$.
- 10. Leakage values are a combination of input and output leakage.

TEST LOAD CIRCUIT



TIMING DIAGRAM




TIMING DEFINITIONS

t_{PD} Propagation delay between input and output.

toD Delay between input change and when output is off (Hi-Z or High). toE Delay between input change and when output reflects specified out-

put level.

VOLTAGE WAVEFORM



PLHS473


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this table, the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:


OUTPUT POLARITY-(O, B)



"AND" ARRAY-(I, B)



OR ARRAY - (O, B)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- Any gate P_n will be unconditionally inhibited if the true and complement of either input (I or B) are both programmed for a connection.

VIRGIN STATE

- A factory shipped virgin device contains all fusible links intact, such that:
- 1. All outputs at "L" polarity.
- 2. All Pn terms are enabled. (Don't Cares).
- 3. All Pn terms are inactive on all outputs.

X

3

FPLA

PROGRAM TABLE

AND OR CUSTOMER NAME _ ACTIVE PURCHASE ORDER # ____ INACTIVE INACTIVE SIGNETICS DEVICE # ____ ____ CF (XXXX)_ I, B CUSTOMER SYMBOLIZED PART # __ CONTROL ī, B TOTAL NUMBER OF PARTS ... DON'T CARE H (POL) HIGH PROGRAM TABLE # _____ REV___ DATE POLARITY LOW AND B (I) 0 _ B (0) 10 9 8 7 6 5 4 3 2 1 0 8 7 6 5 4 3 2 1 0 B A 8 7 6 5 4 3 2 1 0 B A 8 7 6 0 1 1 3 4 2 . 3 4 5 5 6 6 7 8 8 9 9 10 10 11 11 12 12 13 13 14 14 15 15 16 16 17 17 18 18 19 19 20 20 21 21 22 22 23 19 18 23 22 21 20 17 16 15 14 13 PIN 11 10 9 8 7 6 5 4 3 2 1 23 22 21 20 17 16 15 14 13 Notes 1. The FPLA is shipped with all links open. 2. Unused I and B bits in the AND array exist as Don't Care (-) in the virgin state. All 0-serma are inactive on all outputs (B, O) is 3. All P-terms are inactive on all outputs (B, O) in the virgin array. 4. Unused product terms can be left blank.

Signetics

Application Specific Products Series 24

DESCRIPTION

The PLC473 is a two-level logic CMOS Erasable Programmable Logic Device (EPLD) consisting of 24 AND gates and 22 OR gates with EPROM cell connections for programming I/O polarity and direction. The Signetics state-of-the-art Floating Gate CMOS process is used to produce performance not yet achieved in devices of this complexity.

All AND gate inputs are linked to 11 dedicated input pins (I_0-I_{10}) and 9 bidirectional I/O pins (B_0-B_8). These bidirectional pins are controlled via the OR array. Employing the 2 dedicated outputs (O_A-O_B) and the programmable I/O direction feature, the PLC473 can be configured with up to 20 inputs — and as many as 11 outputs.

The AND array input buffers provide both the True and Complement of the inputs (I_X) and the bidirectional signals (B_X) as programmable connections to the AND gates. All 24 AND gates can then be optionally linked to all 22 OR gates (a feature known as Product Term sharing not found in PALs¹ or most

PLC473 Erasable-Programmable Logic Array (20 × 24 × 11)


Signetics Programmable Logic Preliminary Specification

macrocell architectures). The OR array drives 11 output buffers which can be programmed as Active-High for AND-OR functions or Active-Low for AND-NOR functions. In addition, the I/O configuration of each bidirectional pin is individually controlled by a sum-of-products (AND-OR) function which may also contain any of the 24 AND gate outputs. This allows dynamic I/O configuration of all 9 bidirectional pins.

The PLC473 contains two new features of significance. Additional testing capability includes stress test mode, whereby all cells can be stressed to ensure reliability. In another test mode, the threshold voltage of each cell can be individually checked to ensure charge retention.

The PLC473 is field programmable using Floating Gate Ultraviolet Erasable Cells. This enables the generation of custom logic patterns using standard programming equipment.

PIN CONFIGURATION




FEATURES

- Electrically Programmable; UV erasable
- 11 dedicated inputs
- 2 dedicated outputs
- 9 bidirectional I/O lines
- 24 product terms
- I/O direction decoded in OR array
- I/O propagation delay: 35ns (max.)
- Input loading: -10µA (max.)
- Power dissipation at 10MHz CMOS: 210mW
 TTL: 270mW
- Threshold voltage test mode for individual cells
- Stress test mode for individual
- Output: Tri-state condition decoded in OR array
- TTL compatible

APPLICATIONS

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing


FUNCTIONAL DIAGRAM



¹Pal is a trademark of MMI.

PLC473

FPLA LOGIC DIAGRAM



Erasable-Programmable Logic Array ($20 \times 24 \times 11$)

PLC473

ORDERING CODE

DESCRIPTION	ORDER CODE
24-pin Ceramic DIP	PLC473-35FA
with Window	PLC473-45FA
300mil-wide	PLC473-60FA

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	DADAMETED	RAT	ΓING	
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		V _{CC} + 0.5	V _{DC}
V _{OUT}	Output voltage		V _{CC} + 0.5	V_{DC}
I _{IN}	Input currents	-30	+30	mA
Гоит	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C

LOGIC FUNCTION

TYPICAL PRODUCT TERM: Pn = A·B·C·D· ... TYPICAL LOGIC FUNCTION: AT OUTPUT POLARITY = H Z = P0 + P1 + P2 . . .

AT OUTPUT POLARITY = L $Z = \overline{P0 + P1 + P2 + \dots}$ $Z = \overline{P0 \cdot P1 \cdot P2 \cdot \dots}$

- NOTES:

 1. For each of the 11 outputs, either function Z (Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.

 2. Z, A, B, C, etc. are user defined connections to fixed inputs (1), fixed output pins (O) and bidirectional pins (B).

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75 \le V_{CC} \le 5.25V$

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIO	INS	Min	Typ ²	Max	UNI
Input volta	ge ³						
VIL	Low	V _{CC} = Min		-0.3		0.8	
ViH	High	$V_{CC} = Max$		2.0		V _{CC} + 0.3	V
Output vol	tage ³						
		V _{CC} = Min					
V _{OL}	Low	$I_{OL} = 8mA$				0.45	٧
V _{OH}	High	$I_{OH} = -3mA$		2.4			
Input curre	ent						
I _{IL}	Low	V _{IN} = GND				-10	μΑ
kн	High	$V_{IN} = V_{CC}$				10	μΛ
Output cur	rent						
I _{O(OFF)}	Hi-Z state ⁸	$V_{OUT} = V_{CC}$				10	μΑ
		V _{OUT} = GND			l.	-10	μΑ
los	Short circuit 4,7	V _{OUT} = GND		-15		-70	mA
1 .	V _{CC} supply current (Active) ^{5,6}	No load	CMOS inputs			40	m/
Icc	(Active) ^{5,6}	f = 1MHz	TTL inputs			50	mA
Capacitanc	е						
		V _{CC} = 5V					
IN	Input	$V_{IN} = 2.0V$			6		_
C _B	1/0	$V_{B} = 2.0V$			12		рF

AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le +75^{\circ}C$, $4.75 \le V_{CC} \le 5.25V$, $R_1 = 470\Omega$, $R_2 = 1k\Omega$

OVALDOL	DADAMETED			TEST	PLC4	73-35	PLC4	73-45	PLC4	73-60	
SYMBOL	PARAMETER	то	FROM	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PD}	Propagation delay	Output±	Input±	C _L = 30pF		35		45		60	ns
t _{OE}	Output enable	Output-	Input±	C _L = 30pF		35		45		60	ns
t _{OD}	Output disable9	Output+	Input±	C _L = 30pF		35		45		60	ns

Notes on following page.


Erasable-Programmable Logic Array (20 × 24 × 11)

PLC473


NOTES:

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$. $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. CMOS inputs: $V_{IL} = GND$, $V_{IH} = V_{CC}$
 - TTL inputs: V_{IL} = 0.45V, V_{IH} = 2.4V
- 6. Measured with all inputs and outputs switching.
- 7. Duration of short circuit should not exceed 1 second.
- 8. Leakage values are a combination of input and output leakage.
- 9. Measured at $V_T = V_{OL} + 0.5V$.

TEST LOAD CIRCUIT



TIMING DIAGRAM




TIMING DEFINITIONS

Propagation delay between input

Delay between input change and top when output is off (Hi-Z or High).

toE Delay between input change and when output reflects specified output level.

VOLTAGE WAVEFORM



Erasable-Programmable Logic Array ($20 \times 24 \times 11$)

PLC473


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this table, the logic state of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


OUTPUT POLARITY-(O, B)



"AND" ARRAY - (I, B)



OR ARRAY - (O, B)



NOTES:

- 1. This is the initial unprogrammed state of all link pairs.
- Any Product Term (P_n) will always be False (logic low) if at least one of its (I,B) link pairs is unprogrammed as shown.

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs at "H" polarity.
- 2. All Pn terms are disabled.
- 3. All Pn terms are active on all outputs.

Erasable-Programmable Logic Arro

FPLA PROGRAM TABLE

	Ş	
	(20	
	X	
	24	
	X	
	ڪ	
l		

	_																					Π		Al	ND.			Г		- (OR			1										
С	USI	ΓOI	MEF	R N	AM	E _															_				_			- F			Τ.	7		١.										
P	JRO	CH	ASE	0	RDI	ER :	#_															۱г.			_	_	į	iŀ		VE	+-	B(C)	١										
S	GN	ET	ICS	DE	VIC	E #	¥					_ c	F (хx	хx)					_	ΙL		TIVE	-	의		ַוַ נַי	NAC	TIVE]		l										
			MEF																			1 L	, В			빗.,	3(1)				TROI													
			NUI																			l lī	, B		į.	۳	,	L-			INO													
																						[ON"	T CAI	RE -	7		F	IIGH		н	1												
P	300	GR.	AM	TA	BLE	#					RE	٧			D	AT	E_					-	<u> </u>				Ì	i ⊢	ow		1	(PO	L)	┪				PO	LAR	TY				
																											j	בו			1-	J				Г			Π					,
т	Г									-	AND												П										0	R										
E						1						T					B (I					T ERM		E					D						0					B (O				
M	10	9	8	7	6	5	4	3	2	Ti	To	7	3	7	6	5	4	3	2	1	0	1 "	В	A	8	7	6	5	4	3	2	1	0	В	A	8	7	6	5	4	3	2	1	0
0			L	I	\sqsubset	\Box		L	I	I	I	I	I	\Box								0																						
1 2	-	-	+	-	1	┼	-	+	+	+	+	4	+	\dashv	-			<u> </u>			├-	1 2	⊢	 	<u> </u>	_	_	_	<u> </u>	_	_	_		<u> </u>		L	<u> </u>	<u> </u>	⊢	_	_	-	<u> </u>	<u> </u>
3	┝	╁╌	+	+-	╁	+-	╁	╁╌	+-	+-	╁	+	+	+			⊢	├-	├-	⊢	├-	3	╀	├	┝	-		-		├-	├-	H	Н		\vdash	├	 		├-	├-	⊢	-	├	┝
4	T	t	T	T	T	t^-	t	†	T	T	$^{+}$	+	+	十			-	 	\vdash	-	\vdash	4	†	\vdash	\vdash		-		\vdash	-	\vdash		_	_		┢	-	_	 -	-		-	t^-	-
5										I	1	1.	1	1								5																						
7	_	├	4-	+-	╁	┼	├-	↓_	+-	4	4-	4	4	-	_		_	├	┞	<u> </u>	├_	6	┞	↓ _	<u> </u>	<u> </u>	_	_	<u> </u>	<u> </u>	<u> </u>	L		<u> </u>	L	<u> </u>	<u> </u>	<u> </u>	┞-	<u> </u>	<u> </u>	L_	┞_	L
8	-	╁╌	╁	+-	╁╌	+	╁╌	╁	+	+	+	+	+	+	\dashv		├	┢	⊢		├	7	⊢	┼	-	\vdash	Н	-	├	<u> </u>	-	Н	-		-	-	┝	-	⊢	\vdash	⊢	-	╁	├
9	┢	\vdash	+	t^-	+	t	+	+-	+	†	+	+	+	十	\dashv		-	\vdash	H	-	t	9	 	┢	\vdash	1		H		\vdash	H	Н		-		┢	1	<u></u>	╁	-	-	_	t-	
10										I	I	I	T	1								10																						
11	L_	┞-	+-	↓_	↓	ـ	ـــ	ـــ	+-	+	4	4	+	4			_		 	<u> </u>	ļ	11	┞	₽	<u> </u>	<u> </u>	<u> </u>	ļ	L-	L-	ļ	Ш				L	<u> </u>	_	_	_	_		_	
12	-	├-	┿	╁	+-	+	╫	+-	+-	+-	+-	+	+	+	-			-	├		┝	13	╁─	┢┈	-	\vdash	⊢	-	⊢	H	-	Н		├	-	-	-	⊢	-	-	\vdash	-	⊢	┝
14	 	 	+	\vdash	t^-	\vdash	1	t^-	+-	+	+	+	+	+			\vdash	\vdash	╁		\vdash	14	1	<u> </u>			-	Н	-	-	-	Н		-	-	-	\vdash	 —	┢	┢	\vdash	-	╁	-
15										I	I	1	I	\exists								15																						
16	<u> </u>	ـ	+	+-	┼-	ـ		-	+	4	+	+	+	4	\dashv		<u> </u>	<u> </u>	-	<u> </u>	├	16	<u> </u>		<u> </u>	_	<u> </u>	-	<u> </u>	├	-	Ш		ļ	-	<u> </u>	-	<u> </u>	├	<u> </u>	<u> </u>	<u> </u>	1	<u> </u>
17	 	\vdash	+-	+	+-	+-	+-	+-	+	+	+-	+	+	+	\dashv			-		\vdash	-	18	╁	\vdash	├		\vdash	\vdash	\vdash	\vdash	├	Н	-	\vdash	H	\vdash	\vdash	-	\vdash	-	-	-	-	-
19		L	T	L	L	L		I	1	I	I	士	İ	士	\exists							19																					上	L
20						\Box			L	I	I	I	T	I	\Box							20																						
21	-	⊢	+-	\vdash	+	-	⊢	╀	╀	+	+	+	+	+	-			 	├-	<u> </u>	-	21	├-	├	-	-	<u> </u>	-	├-	-	-	Н	_	├	-	├	├	\vdash	├-	├-	├	├-	├-	<u> </u>
23	-	 -	+	+	+	+	+-	+	+-	+	+	+	+	+	\dashv			├	-	\vdash		23	-	\vdash	 	-	-	 	 -	┢	-	Н		\vdash			\vdash	\vdash	\vdash	\vdash	-	-	H	
PIN	11	10	9	8	7	6	5	4	3	1 2	†,	۲,	3 2	22	21	20	17	16	15	14	13	<u> </u>	†	\vdash								Н		19	18	23	22	21	20	17	16	15	14	13
NAME																						Notes 1. The FPLA is shipped with all links open. 2. Unused I and B bits in the AND array exist as Don't Care (-) in the virgin state. 3. All P-terms are inactive on all outputs (B, O) in the virgin array. 4. Unused product terms can be left blank.									,,,													

Signetics

Section 6 PLD Data Sheets

Application Specific Products

INDEX

Section 6 - PLD Data Sheets

Series 28

PLS100/PLS101	Field-Programmable Logic Array (16 × 48 × 8)	6-3
PLS103	Field-Programmable Gate Array (16 \times 9 \times 9)	6-10
PLS105	Field-Programmable Logic Sequencer (16 \times 48 \times 8)	6-16
PLS105A	Field-Programmable Logic Sequencer (16 \times 48 \times 8)	6-27
PLUS405A	Field-Programmable Logic Sequencer (16 \times 64 \times 8)	6-38



Signetics

Application Specific Products ● Series 28

DESCRIPTION

The PLS100 (Tri-state) and PLS101 (Open Collector) are bipolar, fuse Programmable Logic Arrays (FPLAs). Each device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product logic equations.

Each device consists of 16 dedicated inputs and 8 dedicated outputs. Each output is capable of being actively controlled by any or all of the 48 product terms. The True, Complement, or Don't Care condition of each of the 16 inputs can be ANDed together to comprise one P-term. All 48 P-terms can be selectively ORed to each output.

The PLS100 and PLS101 are fully TTL compatible, and chip enable control for expansion of input variables and output inhibit. They feature either Open Collector Tri-state outputs for ease of expansion of product terms and application in bus-organized systems.

Order codes are contained on the pages following.

PLS100/PLS101 Field-Programmable Logic Array (16 \times 48 \times 8)

Signetics Programmable Logic Product Specification


FEATURES

- Field-Programmable (Ni-Cr link)
- Input variables: 16
- Output functions: 8
- Product terms: 48
- i/O propagation delay: 50ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: -100μA (max.)
- Chip Enable input
- Output option:
- Output option:
- PLS100: Tri-state
- PLS101: Open-Collector
- Output disable function:
 - Tri-state: Hi-Z
- Open-Collector: High


APPLICATIONS

- CRT display systems
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Data security encoders
- Fault detectors
- Frequency synthesizers
- 16-bit to 8-bit bus interface
- Random logic replacement

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



LOGIC FUNCTION

EX-OR gates.

TYPICAL PRODUCT TERM:

Pn = A · B · C · D · .

TYPICAL LOGIC FUNCTION:

AT OUTPUT POLARITY = H

Z = P0 + P1 + P2 · . .

AT OUTPUT POLARITY = L

Z = P0 + P1 + P2 + . . .

Z = P0 · P1 · P2 · . . .


NOTES:

1. For each of the 8 outputs, either function Z (Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the

 Z, A, B, C, etc. are user defined connections to fixed inputs (I) and output pins (O).

PLS100/PLS101

FPLA LOGIC DIAGRAM



PLS100/PLS101

ORDERING INFORMATION

DESCRIPTION	TRI-STATE	OPEN-COLLECTOR
28-pin Plastic DIP 600mil-wide	PLS100N	PLS101N
28-pin Plastic Leaded Chip Carrier	PLS100A	PLS101A

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	DADAMETED	RA [*]	TING	
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+ 5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C

THERMAL RATINGS

TEMPERATURE								
Maximum junction	150°C							
Maximum ambient	75°C							
Allowable thermal rise ambient to junction	75°C							

The PLS100 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Book.

DC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leqslant T_{A} \leqslant +75^{\circ}\text{C}$, $4.75\text{V} \leqslant V_{CC} \leqslant 5.25\text{V}$

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT
Input volt	age ³					
V _{IH} V _{IL} V _{IC}	High Low Clamp ^{3,4}	$\begin{array}{c} V_{CC} = \text{Max} \\ V_{CC} = \text{Min} \\ V_{CC} = \text{Min}, \ I_{IN} = -12\text{mA} \end{array}$	2	-0.8	0.8 -1.2	V
Output vo	oltage ³				·	
V _{OH} V _{OL}	High (PLS100) ⁵ Low ⁶	$V_{CC} = Min$ $I_{OH} = -2mA$ $I_{OL} = 9.6mA$	2.4	0.35	0.45	V
Input curi	rent					
I _{IH}	High Low	V _{IN} = 5.5V V _{IN} = 0.45V		< 1 -10	25 -100	μΑ
Output cu	ırrent					
lo(OFF)	Hi-Z state (PLS100) Short circuit (PLS100) ^{4,7}	CE = High, V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V CE = Low, V _{OUT} = 0V	-15	1 -1	40 -40 -70	μA mA
Icc	V _{CC} supply current ⁸	V _{CC} = Max		120	170	mA
Capacitan	ice					
C _{IN} Input C _{OUT} Output		$\overline{\text{CE}} = \text{High, V}_{\text{CC}} = 5.0\text{V}$ $\text{V}_{\text{IN}} = 2.0\text{V}$ $\text{V}_{\text{OUT}} = 2.0\text{V}$		8 17		pF

Notes on following page.

PLS100/PLS101

AC ELECTRICAL CHARACTERISTICS R1 = 470\Omega, R2 = 1k\Omega, C1 = 30pF, 0°C < TA < +75°C, 4.75V < VCC < 5.25V

					LIMITS		
SYMBOL	PARAMETER	то	FROM	Min	Typ ²	Max	UNIT
Propagati	on delay			*		 	
t _{PD}	Input	Output	Input		35	50	ns
tCE	Chip enable	Output	Chip enable		15	30	ns
Disable ti	me						
t _{CD}	Chip disable	Output	Chip enable		15	30	ns

NOTES:

^{1.} Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.

^{2.} All values are at $V_{CC} = 5V$, $T_A = +25$ °C.

^{3.} All voltage values are with respect to network ground terminal.

^{4.} Test one pin at a time.

^{5.} Measured with V_{IL} applied to CE and a logic high stored.

^{6.} Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied through a resistor to V_{CC}.

^{7.} Duration of short circuit should not exceed 1 second.

^{8.} I_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

PLS100/PLS101


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table.

In this Table the logic state or action of variables I, P, and F, associated with each Sum Term S_n, is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


OUTPUT POLARITY - (F)



"AND" ARRAY-(I)



"OR" ARRAY - (F)




NOTES:


- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P_n . 2. Any gate P_n will be unconditionally inhibited if any one of its (i) link pairs is left intact.

PLS100/PLS101


TEST LOAD CIRCUIT



TIMING DIAGRAM



VOLTAGE WAVEFORM



TIMING DEFINITIONS

t_{CE} Delay between beginning of Chip Enable low (with Input valid) and when Data Output becomes valid.

t_{CD} Delay between when Chip Enable becomes High and Data Output is in off state (Hi-Z or High).

t_{PD} Delay between beginning of valid Input (with Chip Enable Low) and when Data Output becomes valid.

VIRGIN STATE

The PLS100/101 virgin devices are factory shipped in an unprogrammed state, with all fuses intact, such that:

- 1. All Pn terms are disabled (inactive).
- 2. All Pn terms are active on all outputs.
- 3. All outputs are Active-High.

6-9

Field-Programmable Logic Array ($16 \times 48 \times 8$)

FPLA PROGRAM TABLE

PLS100/PLS101

CHETOMERINA															I						_		_	_					_			_	_	PF	100	A	VI 1	ΓΑΙ	BLE	E	NT	RII	s		_	_	_		_	_					_			
CUSTOMER NAM												-			-				_	INI	PU	۲N	/AI	RIA	BI	.E					L		_		0	JTE	٠Ú.	TF	UN	CT	10	N			_			_	ου	TP	τU	Α	CT	IVE	LE	VE	L	
SIGNETICS DEVI								X	(X	X١	_				1		In	1			b	m			C)or	ı't (Car	e			F				ern n F							erm t ir						Act Hi	tive igh						tive		
CUSTOMER SYM															1	_	Н		٦	_	_			-	_	- (da	sh)	-	-	H	_			A		-		H			_	rioc		<u>-</u>	+	-		Н	-			$^{+}$		_			_
TOTAL NUMBER																NC			_					_	_				_		N	ОТ	ES	_			_	_	L			-		÷		7	N	1OT			_	_			_			_
PROGRAM TABL												T	F			En:		(- ns.	-)	fo	rı	าบก	se	d	inp	uts	6 (of	use	ed	1.	. Е	ntri	es	ind	ере	nd	ent	of	out	put	ро	lari	ty.		1	1	. P	ola	rity	pro	ogr	ram	med	or t	ıce ·	only	y .
	,	-	-	·	_	_	_	_	_	_	_	_	_	_	4		_		_	_	_	_	_	_	_		_	_		لہ	Ļ.	_	-	-	_		-	-	out	_		_		_	_	Д,	_	-	_	-	_	_	_	unus		_	put	8.
VARIABLE NAME	8 ₹	4	8	6	2	: &	1	: :	:	8	3	¥	37	8	8	34	33	ಜ	2	8	3 6	3 3	2	27	26	25	2	23	22		2 2	3	ة اة	=	7	히	5	7	ᆲ	칭	=	5		œ	7	6	5	4	۵		, -	٠ ،	-	Z I	m	4		-
	0 10	T	T	T	T	T	T	Ť	1	1	1	1	7	1	7			T	T	T	Ť	Ť	1				T		T	T	T	1	†	1	٦	1	1		7	7		٦	٦			П	r	T	T	T	T	Ť	1	5 -	Π,	П		
	- 2	Π	Γ	Τ	Τ	T	Τ	T	T	T	T	T		T			Г		Γ	Ī	T	T	T				Γ	Γ	Γ	T	Τ	T	T	7	٦		1		٦	٦						Г	Г	Γ	Γ	Τ	Τ	T	T	۰ 4				
-	NN	T	T	T	T	T	T	Ť	1	7	T	1		7	7		Г	Γ	T	T	Ť	Ť	7	1			Γ	Γ	T	T	Ť	1	1	1	1	1	7		7	1		٦				П	Γ	Г	Τ	T	T	T	1	ω -				
	ωΝ	Γ	T	T	T	T	T	T	Ī	T	1	1	1		1		Г	Γ	T	T	Ť	T	1	1			T	T	T	T	Ť	1	T	7	7	٦	7	٦	1	1						П	Γ	Г	T	T	T	Ť	1	N -				
	N 4		Τ	T	Τ	Τ	Τ	T	T	T	7	T		1				Γ	Г	Τ	T	T	T						Τ	T	T	T	T	T	٦		1			1							Г		Г	T	Τ	T	T					
	UN	T	T	T	T	T	T	T	T	1	T	T	1	1	1		Г	T	T	T	Ť	T	T	٦			Γ	T		T	Ť	T	T	1		1	1		٦	1	٦	٦	٦			П	Γ	Γ	T	Ť	T	T	7	o -	. Τ			
	6 N	Τ	T	T	T	T	T	T	T	T	T	1	٦	1	٦		Г	Γ		Ī	T	T	T				Γ	Γ	T	Ť	T	T	1	1		1	7		1	1		٦				П	Γ	Γ	Γ	T	T	Ť	1	٦	_	Ę	١,	
	7	Γ	T	T	Γ	T	Γ	T	T		T	T		T	٦			Γ	Γ	Ī	T	T	T				Γ		Γ	T	Ţ	T	T	1			1		1	1						П	Γ	Γ	Γ	T	T	T	1	~		INPUT (I,,)	1	
	2	Τ	Т	T	T	T	Τ	T	T	T	T	T	٦	1	٦		Г	Г	Г	Т	T	Ť	7	٦			Г	Γ	Т	T	Ť	Ť	T	1	1		7		٦	7		٦	٦			П	Г	Г	Г	T	T	Ť	1	7		€		
	ω	Π		Τ	Ī	T	T	T	T	1	T	1	٦	1	٦		Г		Ī	T	T	T	T	1			Γ	Γ	Γ	T	T	T	T	1		٦	٦		٦	٦			٦			П	Γ	Γ	Γ	T	T	T	1	5				
	4	Π	T	T	T	T	T	T	T	1	T	1	1	1	1			Γ	Γ	T	T	T	T	1			Γ			T	T	T	T	7		1	1			1						П	Γ	Γ	Γ	Τ	T	T	1	5				
	5	Γ	Γ	T	Γ	T	T	T	T	T	T	1	٦	1	1			Γ	Γ	T	T	T	T				Γ		Γ	T	T	T	T	1			٦		1	1			٦			П	Γ	Γ	Γ	Τ	Τ	T	T	7				
	6	Т	T	Τ		T	T	T	T	T	T	1	٦		٦			Γ	Г	Τ	T	T					Γ				Ī	T	Ī	1													Γ		Γ	Τ	T	T		ω				
	7	Γ	Γ	Τ	Γ	T	Τ	T	T	T	T	T	7	T	T			Γ	Γ	Τ	T	T	T	٦					Γ	Τ	Ι	T	T	1	I	I	7									П	Г	Γ	Γ	Τ	Τ	T	I	2		ł		
	&		Γ	Τ		Ι	T	I	I		T									Γ		Ι	I						Ι	Ι	Ι			I]										Γ		Γ	Ι	Ι	Ι	I	=1		į		
	9			L	Ι	I	L	I	I										L			I								L	l	1																	L	I	I	Ι		٥١				
			_	_	1	_	_	_	_		_	_	_	_		_	r	_	_	т-	_	_	_	_	_	_	_	r	_	1	_	_	_	_	_	_		_	_	_		_			_	_	_	_	_	_	_	_	_		_		_	_
	0 -	L	1	4	L	\downarrow	1	1	4	4	4	4	4	4	4	_	L	L	L	L	4	4	4	4	4	_	L	L	┞	ļ	+	4	4	4	4	4	4	4	4	4	_	Ц	4	Ц	L	L	L	L	Ļ	ļ	+	+	+	ᅺ		į	Ĺ-	į
		↓_	1	\downarrow	L	\downarrow	Ļ	1	4	4	4	4	4	4	4	_	L	L	L	L	1	4	4	4	4	_	L	L	Ļ	╀	4	4	4	4	4	4	4	4	4	4	_	Ц	4		L	L	Ļ	L	Ļ	1	4	4	+	의	١	1	 	i
	2	1	1	1	Ļ	Ļ	Ļ	+	4	+	4	4	4	4	4	4	L	L	L	1	+	+	4	4	4	_	L	L	L	4	4	+	4	4	4	4	4	4	4	4	4	Н	4		ļ.,	L	Ļ	L	╀	+	+	+	-+	٣;	2	i	<u>-</u> -	g
	3	-	_	1	Ļ	Ļ	4	ļ	4	4	4	4	4	4	4	_	_	L	L	Ļ	4	1	4	4	4	_	L	Ļ	Ļ	Ļ	4	4	4	4	4	4	4	4	_	4	_	Ц	_		L	L	Ļ	Ļ	Ļ	¥	+	+	-	4	OUTPUT	읾	<u>-</u> -	POLARITY
	5	╀-	+	+	1	+	╀	+	+	+	+	4	4	+	4	-	-	-	L	\vdash	+	+	+	4	4	_	-	-	╀	+	+	+	+	4	4	4	4	4	4	4	4	Н	4	Н	ļ	H	+	\vdash	+	+	+	+					ļ	įĘ
	6 -	+	+	╀	╀	+	╀	+	+	+	+	+	4	4	4	\dashv		L	L	1	+	+	+	-			-	1	╀	+	+	+	+	4	4	4	4	4	4	4	4	Н	\dashv	Ц	H	H	\vdash	+	╀	+	+	+	4	2	익	1		, ·
	7	\vdash	\vdash	+	\vdash	+	+	+	+	+	+	+	+	+	+	-	_	-	L	+	+	+	+	4	4	_	-	\vdash	\vdash	+	+	+	+	4	4	+	+	\dashv	\dashv	+	-	Н	\dashv	Н	H	H	+	\vdash	+	+	+	+	+	ij			<u>-</u> -	İ
	∞ →	L	L	L	L	L	L	L	l	\perp	\perp	1		┙			L	L	L	L	L	\perp	1			L	L	L	L	L	l	\perp								_		Ц			L	L	L	L	L	\perp	\perp	l		<u> </u>			L	<u>Ĺ</u>

Signetics

PLS103 Field-Programmable Gate Array (16 \times 9 \times 9)

Signetics Programmable Logic Product Specification

Application Specific Products • Series 28

DESCRIPTION

The PLS103 is a bipolar, fuse Programmable Gate Array. The device consists of nine AND/NAND gates which share 16 common inputs. The type of gate is selected by programming the output as Active-High (H) or Active-Low (L). Each of the 16 inputs l_0-l_{15} can be programmed to provide the True (H), Complement (L), or Don't Care (—) state to each of the nine AND/NAND gates. OR/NOR logic functions can also be implemented by complementing the inputs and outputs via on-chip inverting buffers.

The device is field programmable, which means that custom patterns are immediately available.

The PLS103 includes chip-enable control for output strobing and inhibit. It features Tri-state outputs for ease of expansion of input variables and application in bus-organized systems.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr link)
- 16 input variables
- 9 output functions
- Chip Enable input
- I/O propagation delay: 35ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: -100µA (max.)
- Tri-state outputs
- Output disable function: Hi-Z
- Fully TTL compatible


APPLICATIONS

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM




LOGIC FUNCTION

Field-Programmable Gate Array (16 \times 9 \times 9)

PLS103

FPGA LOGIC DIAGRAM



Field-Programmable Gate Array $(16 \times 9 \times 9)$

PLS103

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-pin Plastic DIP 600mil-wide	PLS103N
28-pin Plastic Leaded Chip Carrier	PLS103A

ABSOLUTE MAXIMUM RATINGS

OVMBO	DADAUETED	RA		
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+ 5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	V _{DC}
I _{IN}	Input current	-30	+30	mA
lout	Output current		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

				LIMITS					
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT			
Input volt	age ¹			-		.			
V _{IH} V _{IL} V _{IC}	High Low Clamp ³	$V_{CC} = Max$ $V_{CC} = Min$ $V_{CC} = Min, I_{IN} = -12mA$	2.0	-0.8	0.8 -1.2	٧			
Output vo	oltage ¹					L			
V _{OH} V _{OL}	High ⁵ Low ⁴	$V_{CC} = Min$ $I_{OH} = -2mA$ $I_{OL} = 9.6mA$	2.4	0.35	0.45	٧			
Input cur	rent								
կլլ կլ	High Low	V _{IN} = 5.5V V _{IN} = 0.45V		< 1 -10	25 -100	μΑ			
Output cu	urrent				***************************************				
I _{O(OFF)}	Hi-Z state	CE = High, V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V		1 -1	40 -40	μА			
los	Short circuit ^{3,6}	CE = Low, V _{OUT} = 0V	-15		-70	mA			
Icc	V _{CC} supply current ⁷	V _{CC} = Max		120	170	mA			
Capacitan	ice								
C _{IN} C _{OUT}	Input Output	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		8 15		pF			

Notes on following page.

Field-Programmable Gate Array $(16 \times 9 \times 9)$

PLS103

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

					LIMITS		
SYMBOL	PARAMETER	то	FROM	Min	Typ ²	Max	UNIT
Propagati	on delay						
t _{PD}	Input	Output	Input		20	35	ns
t _{CE}	Chip enable	Output	Chip enable		15	30	ns
Disable ti	me						
t _{CD}	Chip disable	Output	Chip enable		15	30	ns


- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at V_{CC} = 5V, T_A = + 25°C.
- 3. Test one pin at a time.
- 4. Measure with a programmed logic condition for which the output under test is at a low logic level. Output sink current is supplied through a resistor to V_{CC}.

 5. Measured with V_{IL} applied to CE and a logic high at the output.
- 6. Duration of short circuit should not exceed 1 second.
- 7. I_{CC} is measured with the outputs open.
- 8. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those listed in the operational and programming specification of the device is not implied.


Field-Programmable Gate Array $(16 \times 9 \times 9)$

PLS103

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



LOGIC PROGRAMMING


In a virgin device all Ni-Cr links are intact.

The FPGA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table.

In this table, the logic state of variables I and F associated with each P-term P_n is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

OUTPUT POLARITY - (F)



"AND" ARRAY - (I), (P)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Gn will be unconditionally inhibited if both the true and complement fuses of any input (I) are left intact.

VIRGIN STATE

The PLS103 virgin device is factory shipped in an unprogrammed state, with all fuses intact, such that:

- 1. All Pn terms are disabled (inactive).
- 2. All Pn terms are active on all outputs.
- 3. All outputs are Active-Low.

6

Field-Programmable Gate Array (16 \times 9 \times 9)

PLS103

FPGA PROGRAM TABLE

CUSTOMER NAME	THIS PORTION TO BE COMPLETED BY SIGNETICS
PURCHASE ORDER #	CF (XXXX)
SIGNETICS DEVICE #	CUSTOMER SYMBOLIZED PART #
TOTAL NUMBER OF PARTS	DATE RECEIVED
PROGRAM TABLE #	COMMENTS
F ₀ (18)	
=, (17)	
F ₂ (16)	
F ₃ (15)	
² ₄ (13)	
= ₅ (12)	
F ₆ (11)	
F ₇ (10)	
F _o (9) =	

GATE								INP	UT							
POLARITY	1 ₁₅	14	13	1 ₁₂	l ₁₁	I ₁₀	l ₉ .	8	1,	16	I ₅	14	13	l ₂	١,	l ₀
F ₀																
F,																
F ₂																
F ₃																
F ₄																, e
F ₅																
F ₆																
F ₇																
F ₈																
PIN NO.	2 0	2 1	2 2	2 3	2 4	2 5	2 6	2 7	1	2	3	4	5	6	7	8
VARIABLE NAME																
NOTES:				-			P	ROGRAN	TABL	ENTRI	ES	AN	D	1	CONT	ROL
1. The FPG/ entries of	CANK for a LANK for a Language of the control of th	ing to state clarity. normally p	es of virgi rogramme	n links exi	sts in the	od of table,						INACTIV I I Don't Ca	H L		IIGH : .OW :	H L

LD02260

Signetics

Application Specific Products Series 28

DESCRIPTION

The PLS105 is a bipolar programmable state machine of the Mealy type. It contains logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 6 Qp, and 8 Qp edge-triggered, clocked S/R flip-flops, with an Asynchronous Preset option. All flip-flops are unconditionally preset to "1" during power turn on.

The AND array combines 16 external inputs I_{0-15} with six internal inputs P_{0-5} , which are fed back from the State Registers to form up to 48 transition terms (AND terms). All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse. Both True and Complement transition terms can be generated by optional use of the internal input variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to Output Enable function, as an additional userprogrammable option.

Order codes are contained on the pages following.

PLS105

Field-Programmable Logic Sequencer (16 \times 48 \times 8)

Signetics Programmable Logic Product Specification


FEATURES

- Field-Programmable (Ni-Cr link)
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-bit State Register
- 8-bit Output Register
- Transition Complement Array
- Positive edge-triggered clocked flip-flops
- Programmable Asynchronous Preset or Output Enable
- Power-on preset to all "1" of internal registers
- fMAX = 13.9MHz
- Power dissipation: 600mW (typ.)
- TTL compatible
- Single +5V supply
- Tri-state outputs


APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security locking systems
- Counters
- Shift registers


PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



LOGIC FUNCTION



PLS105

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	СК	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 8 20 - 27	I _{1 - 15}	Logic Inputs: The 15 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
9	l _o	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercised with standard TTL levels. When I_0 is held at +10V, device outputs F_{0-5} reflect the contents of State Register bits P_{0-5} . The contents of each Output Register remains unaltered.	
10 – 13 15 – 18	F ₀₋₇	Logic/Diagnostic Outputs: Eight device outputs which normally reflect the contents of Output Register bits Q_{0-7} , when enabled. When I_0 is held at +10V, $F_{0-5} = (P_{0-5})$, and $F_{6, 7} = \text{Logic}$ "1".	Active-High
19	PR/OE	Preset or Output Enable Input: A user programmable function: • Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and F ₀₋₇ are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low.	
		Output Enable: Provides an Output Enable function to all output buffers F ₀₋₇ from the Output Register.	Active-Low (L)

TRUTH TABLE 1, 2, 3, 4, 5, 6

	ОРТ	ION			_	_		F H (Q _P) _n	
V _{CC}	PR	ŌĒ	I _O	CK	s	R	Q _{P/F}	•	
	Н		*	Х	X	Х	Н	Н	
	L		+ 10V	Х	Х	Х	Q _n	(Q _P) _n	
	L		Х	Х	X	X	Qn	(Q _F) _n	
		Н	*	Х	Х	X	Qn	Hi-Z	
+5V		L	+ 10V	Х	Х	X	Qn	(Q _P) _n	
į		L	Х	Х	Х	Х	Qn	(Q _F) _n	
		L	Х	1	L	L	Qn	(Q _F) _n	
		L	Х	1	L	Н	L	L	
		L	Х	1	Н	L	н	н	
		L	Х	1	Н	Н	IND.	IND.	
1	Х	Х	Х	Х	Х	Х	Н		

NOTES:

- 1. Positive Logic:
 - $S/R = T_0 + T_1 + T_2 + ... + T_{47}$ $T_n = C(I_0 \mid I_1 \mid I_2...) (P_0 \mid P_1...P_5)$
- 2. Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.
- 3. 1 denotes transition from Low to High level.
- 4. R = S = High is an illegal input condition.
- 5. * = H/L/+ 10V
- 6. X = Don't Care (≤5.5V)

VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:


- 1. PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- 4. The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically when using Signetics qualified programming equipment.

Field-Programmable Logic Sequencer (16 imes 48 imes 8)

PLS105

FPLS LOGIC DIAGRAM



6

Field-Programmable Logic Sequencer (16 imes 48 imes 8)

PLS105

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-pin Plastic DIP 600mil-wide	PLS105N
28-pin Plastic Leaded Chip Carrier	PLS105A

ABSOLUTE MAXIMUM RATINGS1

OVMDO	DADAMETED	RAT	UNIT		
SYMBOL	PARAMETER	Min	Max	UNIT	
Vcc	Supply voltage		+7	V _{DC}	
ViN	Input voltage		+ 5.5	V _{DC}	
V _{OUT}	Output voltage		+ 5.5	V _{DC}	
l _{IN}	Input currents	-30	+30	mA	
lout	Output currents		+100	mA	
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	*C	

THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

DC ELECTRICAL CHARACTERISTICS 0°C < T_A < 75°C, 4.75V < V_{CC} < 5.25V

				1			
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT	
Input volta	nge ³						
V _{IH}	High	V _{CC} = Max	2			v	
VIL	Low	V _{CC} = Min			0.8	٧	
Vic	Clamp ⁴	$V_{CC} = Min, I_{IN} = -12mA$	1	-0.8	-1.2		
Output vo	itage ³			•			
	,	V _{CC} = Min	1.				
V _{OH}	High ⁵	I _{OH} = -2mA	2.4			l v	
VoL	Low ⁶	I _{OL} = 9.6mA		0.35	0.45	•	
input curre	ent			•			
l _{IH}	High	V _{IN} = 5.5V		<1	25		
I _{IL}	Low	V _{IN} = 0.45V		-10	-100	μΑ	
l _{IL}	Low (CK input)	$V_{IN} = 0.45V$		-50	-250		
Output cu	rrent						
		V _{CC} = Max			1997		
lo(OFF)	Hi-Z state ⁷	V _{OUT} = 5.5V	1	1	40	μΑ	
,		V _{OUT} = 0.45V		-1	-40		
los	Short circuit ^{4,8}	$V_{OUT} = 0V$	-15		-70	mA	
Icc	V _{CC} supply current ⁹	V _{CC} = Max		120	180	mA	
Capacitano							
		V _{CC} = 5.0V					
CIN	Input	$V_{IN} = 2.0V$	l	8		pF	
COUT	Output	V _{OUT} = 2.0V		10			

See Notes on following page.

PLS105

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at V_{CC} = 5V, T_A = +25°C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IL} applied to \overline{OE} and a logic high stored, or with V_{IH} applied to PR.
- 6. Measured with a programmed logic condition for which the output is at a low logic level, and VIL applied to PR/OE Output sink current is supplied through a resistor
- 7. Measured with V_{IH} applied to PR/ \overline{OE} .
- 8. Duration of short circuit should not exceed 1 second.
- 9. I_{CC} is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$


					LIMITS		
SYMBOL	PARAMETER	то	FROM	Min	Typ ¹	Max	UNIT
Pulse widt	h						
t _{CKH}	Clock ² high	CK-	CK+	25	15		
t _{CKL}	Clock low	CK +	CK -	25	15		
t _{CKP1} B	Period (without Complement Array)	CK +	CK+	80	40		ns
t _{CKP2} B	Period (with Complement Array)	CK +	CK+	120	60		
t _{PRH}	Preset pulse	PR –	PR+	25	15	١.	
Setup time	9 ³						
t _{IS1} A	Input	CK +	Input ±	60			
t _{IS1} B	Input	CK +	Input ±	50		ł	
t _{IS1} C	Input	CK +	Input ±	42			
t _{IS2} A	Input (through Complement Array)	CK +	Input ±	90	İ	l	ns
t _{IS2} B	Input (through Complement Array)	CK +	Input	80			
t _{IS2} C	Input (through Complement Array)	CK +	Input	72	ł		
tvs	Power-on preset	CK -	V _{CC} +	0	-10		
t _{PRS}	Preset	CK -	PR –	0	-10	1	
Hold time				1			
tiH	Input	Input ±	CK+	5	-10		ns
Propagation	on delay						
t _{CKO}	Clock	Output ±	CK+		15	30	
toE	Output enable	Output -	OE -	Ì	20	30	
top	Output disable	Output +	OE+	- 1	20	30	ns
t _{PR}	Preset	Output +	PR+		18	30	
t _{PPR}	Power-on preset	Output +	V _{CC} +		0	10	
Frequency	of operation ³					1	<u> </u>
f _{MAX} C	Without Complement Array		·		T	13.9	MHz
f _{MAX} C	With Complement Array			1		9.8	l


NOTES:


- 1. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 2. To prevent spurious clocking, clock rise time (10% –90%) ≤ 30ns. 3. See "Speed vs. OR Loading" diagrams.

PLS105

TIMING DIAGRAMS







TIMING DEFINITIONS

 t_{CKH} Width of input clock pulse. t_{CKL} Interval between clock pulses.

t_{CKP1} Clock period - when not using

Complement Array.

t_{IS1} Required delay between beginning of valid input and positive transition

of Clock.

t_{CKP2} Clock period – when using Comple-

ment Array.

t_{IS2} Required delay between beginning of valid input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).

tys Required delay between V_{CC} (after power-on) and negative transition of Clock preceding first reliable

clock pulse.

tPRS

tıн

tsar

tSRD

tpR

Required delay between negative transition of Asynchronous Preset and negative transition of Clock preceding first reliable clock pulse. Required delay between positive

transition of Clock and end of valid Input data.

t_{CKO} Delay between positive transition of clock and when outputs become valid (with PR/OE low).

toe Delay between beginning of Output Enable Low and when Outputs become valid.

 $t_{\mbox{\scriptsize OD}}$ Delay between beginning of Output Enable High and when Outputs are

in the off state.

Delay between input I₀ transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register.

Delay between input I₀ transition to Logic mode and when the Outputs reflect the contents of the Output Register.

Delay between positive transition of Preset and when Outputs become

valid at "1".

t_{PPR} Delay between V_{CC} (after poweron) and when Outputs become pre-


set at "1".

 $t_{\mbox{\footnotesize{PRH}}}$ Width of preset input pulse.


f_{MAX} Maximum clock frequency.

PLS105


TIMING DIAGRAMS (Continued)



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PLS105

SPEED VS. "OR" LOADING

The maximum frequency at which the FPLS can be clocked while operating in *sequential mode* is given by:

$$(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$$

This frequency depends on the number of transition terms T_n used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects $t_{\rm IS}$, due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of $t_{\rm IS1}$ with the number of terms connected per OR.

The AC electrical characteristics contain three limits for the parameters $t_{\rm IS1}$ and $t_{\rm IS2}.$ The first, $t_{\rm IS1A}$ is guaranteed for a device with 48 terms connected to any OR line. $t_{\rm IS1B}$ is guaranteed for a device with 32 terms connected to any OR line. And $t_{\rm IS1C}$ is guaranteed for a device with 24 terms connected to any OR line.




Figure 1. t_{IS1} vs. Terms/OR Connected

The three other entries in the AC table, $t_{\rm IS2}$ A, B, and C are corresponding 48, 32, and 24 term limits when using the on-chip Complement Array.

The worst case $t_{\rm IS}$ for a given application can be determined by identifying the OR line with the maximum number of $t_{\rm n}$ connections. This can be done by referring to

the interconnect pattern in the FPLS logic diagram, typically illustrated in Figure 2, or by counting the maximum number of "H" or "I" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 will yield the worst case $t_{\mid S}$ and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.




Figure 2. Typical OR Array Interconnect Pattern

6

PLS105


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table on the following page.

In this Table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term T_{th} is assigned a symbol which results in the proper fusing pattern of corresponding links, defined as follows:


PRESET/OE OPTION - (P/E)




PROGRAMMING THE PLS105:

The PLS105 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (state and output register) at a logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY - (I), (P)



"OR" ARRAY - (N), (F)



"COMPLEMENT" ARRAY - (C)



NOTES:

- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Tn will be unconditionally inhibited if both the true and complement fuses of any input (I,P) are left intact.
- 3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates Tn (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n.

PLS105

FPLS PROGRAM TABLE

PROGRAM TABLE ENTRIES

	c	us:	TO	ИFI	RN	AA	1E															T.		AN	ID				<u> </u>			_		OR				
			CH/																	_			18	ACTIVE	0				: 1	INA	CTI	VE		0]			
	S	IGA	IET	ICS	יחי	FVI	CE	#				-	CF	(X)	(X)	0				_		-	G	ENERATE	A		Cn		:	SET	_	_		H	_	Ns.	E.	
			TON														_					1	-	ROPAGATE	•				:	RE				L	4	140,		
			ALI														_			_		1	L	RANSPARENT	لــــــــــــــــــــــــــــــــــــــ				ij	NO	CH	ANG	E	=	j			
			GR/																	_		١		NACTIVE	0				-		_	-3	OP	TIC	Ñ-			
		EV									_	_								_		ı		·	н	in	n, Pe	•		_	_	BET		_				
			Ξ_					_		_	_									-		ı	-		-				ŀ	Ö		HE I	+;	-		PI	E	
		A 1 1	= _		_	_	_	_					_		_	_	_	_	_	_			يا	DON'T CARE	ᆜ_				<u>:</u>	_	_	_		_			_	
										-	ANE	,														H				Of	TIC) NC	P/E)					
Ī	Г	Τ						IN	PUT	(lm)	,				_			PF	ES	ENT	STA	TE (Ps)	REMARK	s	Ť,	IEX.	T ST	ATE	(Ns)	7	Ť	<u></u>	OL	TPUT	(Fr)	
E R M	C,	,[]	1	1	1	1	1	ļ.,	-=1	rə	-			r	-	ma		Ļ.	τ.	τ -	T =	1 -	r -			1-	הח	r = 1		-,-	4		٠	- 27	4		<u> </u>	To
O.	\vdash	1,	Ť	3	1 '	•	Ů	٠	8	<u> </u>	ů	_			ŕ	Ė	Ů	Ľ	Ŀ	3	Ľ	Ľ	Ľ			Ľ	Ė	Ů			1	台	<u> </u>	Ĵ		Ή	<u> </u>	Ľ
1	-	+	-	-	Н	-	H	-		-		_		_		-	-	┞	├	┝	-	\vdash	H			╀	H	\vdash	-	+	-	\dashv	\dashv	\dashv	+	+	+	+
3		F	-		_													F	_							F			7	-	7	\exists	\exists	-	-	Ŧ	+	Ŧ
į		#	\vdash		H		\vdash						H					E	\vdash							1			\exists	#	#	\rightrightarrows	コ			#	#	#
7		1	1			_					\equiv							t								1				\exists	1	\exists	士		_	#	#	\pm
8	-	╁	┼-	┝	-	-	-	-	-	-		_	-	-	-	-	-	┞	├	-	-					╀	-		\dashv	+	-	\dashv	\dashv	-	-	+	+	+
10 11	F	F	F	F			F									F	F	F	F		F					F	F		\exists	\exists	7	\exists	\exists	\Box	-	Ŧ	+	\mp
12 13 14			\vdash							_		_						L								丰			\exists	#	1	口	コ		Ţ	#	\pm	#
14						L																				上				\pm	1				÷	土	\pm	\pm
15 16	-	╁	+-	-		_	-	-	Н	-	Н	_	Н	_	-	-	-	┞	┝	⊢	-	-				╀	-		-	-	-	\dashv	\dashv	-	÷	+	+	+
17	F	-	-		П	_				_								F	F							F			7	7	7	\exists	7	-	ī	Ŧ	7	#
17 18 19 20 21		#	1																二							1			\exists	\Rightarrow	#	\exists	\rightrightarrows			#	1	丰
21		Ĺ			Ι.	_												L	\vdash							t				1	Ⅎ				-	\pm	士	士
22 23	-	╀	+-	-			-	-	-		_	_			H	-	-	┞	├	├	-	-		ļ		╀	-		-	-	-	\dashv	\dashv	-	-	Ŧ	\mp	+
24	F	F	F															F	-							F		\Box		7	4	\exists	7		-	#	#	\mp
25 26 27 28 29		T																					_							#	\exists	二	コ		-	#	\pm	#
28		1	-			<u></u>												L	-							上				_	1	\exists	_		÷	\pm	\pm	土
29 30	L	L	\vdash									_				_				1			-			+	-		-	+	-	\dashv	\dashv	-	-	+	+	+-
31	-	⊢	-		-								Ξ			_	L	F	-		_		-			\vdash				\neg	4	\exists	7	-	-	Ŧ	Ŧ	Ŧ
33		F	F		·								\exists				F		F	-			_			1			\Box	#	7	\exists	#		=	#	#	#
33 34 35 36		1																	\vdash							1					_	\Box	\rightrightarrows		_	#	\pm	#
36 37 38		\perp													Н			t								\pm				_	1	\exists	\dashv		i	1	\pm	\pm
30	_	\vdash	\vdash					-				_		_				F		F	_	F				F	F		\Box	7	1	7	7	-	Ŧ	Ŧ	F	\vdash
40		F			_																					1			\Box	\dashv	1	二	コ	\exists	-	#	7	Ŧ
40 41 42 43	_	F		\Box				Ħ	H									E					_			E				\exists	1	\exists	寸		L	#	+	丰
44																	-	L					-	<u> </u>		1				1	1	\exists	\exists			\pm	\pm	\pm
45 45	-	F	E					\vdash	\Box								_	F	F	F	F	F	_			Ŧ	F	H	\dashv	7	7	\exists	7	\exists	-	Ŧ	Ŧ	+
47												_														1				二	1	\dashv	\exists	7	-	#	1	\mp
PIN NO). 	0	1	2	3	2 4	5	2 6	2 7	2	3	4	5	6	7	8	9	1													١	0	1	1 2	1 1 3 5	. 1	1 7	8
VARIABLE																																						

- NOTES:

 1. The FPLS is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exits in the table, shown BLANK instead for clarity.

 2. Unused Cn Im, and Ps bits are normally programmed Don't Care (-).

 3. Unused Transition Terms can be left blank for future code modification, or programmed as (-) for maximum speed.

 4. Letters in variable fields are used as identifiers by logic type programmed.

PLS105


TB017605


TEST ARRAY

The FPLS may be subjected to AC and DC parametric tests prior to programming via an on-chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.

Testing is accomplished by clocking the FPLS and applying the proper input sequence to l_{0-15} as shown in the test circuit timing diagram.





FPLS Under Test

TEST ARRAY PROGRAM

											A	ND				2							
E			r:-		r		1-	1		1	NPL	T (te	n)					PF	ESE	NT	STA	TE (Ps)
M		5	4	3	2	,	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	T-	0
48	A	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н
49	•	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L

				_ (PTI	ON	P/E)					н
						OR							
NEXT STATE (Ns) OUTPUT (Fr)													
5	4	3	2	,	0	7	6	5	4	3	2	1	0
L	L	L	L	L	L	L	L	L	L	Ľ	L	L	L
н	н	н	н	н	н	н	н	н	н	н	н	н	н

Test Array Program

VCC 4.75V

OV

OV

TVS

TVS

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

TCKI

T

Test Circuit Timing Diagram

Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any of Signetics' qualified programming equipment.

TEST ARRAY DELETED

												AND											
E R	С	-	[,	1	7	1	1	L			INP	UT (lm)					PR	ESE	NT	STA	TE (Ps)
M		5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0
48	_	н	н	н	н	н	н	н	н	H	н	н	н	н	н	н	н	н	н	н	н	Н	н
49 .	•	L	L	L	٦	L	L	L	L	L	L	ı	L	ı	L	ı	L	L	L	L	ī	L	L

				_	PTI	ON (P/E)					z
						OR							
-	NEX.	r st	ATE	(Ns)			0	UTP	UT (I	Fr)		
5	4	3	2	1	0	7	6	5	4	3	2	ī	0
-	-	i	-	-	-	<u> </u>	<u> </u>	_	-	_	_	-	_
Γ=	-	_	_	_	_	_	_	_	_	1	-	-	_

Test Array Deleted

TB017509

Application Specific Products ● Series 28

DESCRIPTION

The PLS105A is a bipolar programmable state machine of the Mealy type. It contains logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 6 $Q_{\rm p}$, and 8 $Q_{\rm F}$ edge-triggered, clocked S/R flip-flops, with an Asynchronous Preset option. All flip-flops are unconditionally preset to "1" during power turn on.

The AND array combines 16 external inputs I₀₋₁₅ with 6 internal inputs P₀₋₅, which are fed back from the State Registers to form up to 48 Transition terms (AND terms). All Transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue nextstate and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse. Both True and Complement Transition terms can be generated by optional use of the internal input variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to Output-Enable function, as an additional user programmable option.

Order codes are contained on the pages following.

PLS105A Field-Programmable Logic Sequencer (16 \times 48 \times 8)

Signetics Programmable Logic Product Specification


FEATURES

- Field-Programmable (Ni-Cr link)
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-bit State Register
- 8-bit Output Register
- Transition complement array
- Positive edge-triggered clocked flip-flops
- Programmable Asynchronous Preset or Output Enable
- Power-on preset to all "1" of internal registers
- f_{MAX} = 20MHz
- Power dissipation: 600mW (tvp.)
- TTL compatible
- Single +5V supply
- Tri-state outputs


APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generatorsSequential circuits
- ocquential onounc
- Elevator controllers
- Security locking systems
- Counters
- Shift registers


PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



LOGIC FUNCTION



PLS105A

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 – 8 20 – 27	l _{1 – 15}	Logic Inputs: The 15 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
9	l ₀	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercised with standard TTL levels. When I_0 is held at +10V, device outputs F_{0-5} reflect the contents of State Register bits P_{0-5} . The contents of each Output Register remains unaltered.	Active-High/Low
10 – 13 15 – 18	F ₀₋₇	Logic/Diagnostic Outputs: Eight device outputs which normally reflect the contents of Output Register bits Q_{0-7} , when enabled. When I_0 is held at +10V, $F_{0-5} = (P_{0-5})$, and $F_{6, 7} = \text{Logic "1"}$.	Active-High
19	PR/ŌĒ	Preset or Output Enable Input: A user programmable function: • Preset: Provides an Asynchronous Preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and F ₀₋₇ are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low.	Active-High (H)
		• Output Enable: Provides an output enable function to buffers F_{0-7} from the Output Register.	Active-Low (L)

TRUTH TABLE 1, 2, 3, 4, 5, 6

	ОРТ	ION	_		_	_		_
V _{cc}	PR	ŌĒ	l ₀	CK	S	R	Q _{P/F}	F
	Н		*	X	Х	Х	Н	Н
	L		+ 10V	Χ	X	Х	Qn	(Q _P) _n
	L		Х	X	X	Х	Qn	(Q _F) _n
		Н	*	Х	Х	Х	Qn	Hi-Z
+5V		L	+ 10V	Χ	Х	X	· Q _n	(Q _P) _n
		L	Х	X	Х	Х	Qn	(Q _F) _n
		L	Х	1	L	L	Qn	(Q _F) _n
		L	X	1	L	Н	L	L
**		L	X	1	Н	L	Н	Н
		L	Х	1	Н	Н	IND.	IND.
1	Х	X	Х	X	Х	Х	Н	

NOTES:

1. Positive Logic:

 $S/R = T_0 + T_1 + T_2 + ... + T_{47}$

 $T_n = C(I_0 \ I_1 \ I_2...) \ (P_0 \ P_1...P_5)$

- Either Preset (Active-High) or Output Enable (Active-Low) are available, but not both. The desired function is a user-programmable option.
- 3. 1 denotes transition from Low to High level.
- 4. R = S = High is an illegal input condition.
- 5. * = H/L/+ 10V
- 6. X = Don't Care (≤5.5V)

VIRGIN STATE


A factory shipped virgin device contains all fusible links intact, such that:

- PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
- 2. All transition terms are disabled (0).
- 3. All S/R flip-flop inputs are disabled (0).
- The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern MUST be deleted before incorporating a user program. This is accomplished automatically when using any of Signetics' qualified programming equipment.

PLS105A

FPLS LOGIC DIAGRAM



PLS105A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-pin Plastic DIP 600mil-wide	PLS105AN
28-pin Plastic Leaded Chip Carrier	PLS105AA

ABSOLUTE MAXIMUM RATINGS1

		RAT	ring	
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+5.5	V _{DC}
V _{OUT}	Output voltage		+5.5	V _{DC}
I _{IN}	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+75 +150	°C

THERMAL RATINGS

TEMPERATURE	E
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

DC ELECTRICAL CHARACTERISTICS 0°C ≤T_A ≤75°C, 4.75V ≤V_{CC} ≤5.25V

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNIT
Input volta	age ³					
V _{IH}	High	V _{CC} = Max	2			V
VIL	Low	V _{CC} = Min	l		0.8	\ \
Vic	Clamp ⁴	$V_{CC} = Min, I_{IN} = -12mA$		-0.8	-1.2	
Output vol	ltage ³					1
		V _{CC} = Min				
V _{OH}	High ⁵	I _{OH} = -2mA	2.4			V
V _{OL}	Low ⁶	$I_{OL} = 9.6 \text{mA}$		0.35	0.45	
Input curre	ent					
i _{IH}	High	V _{IN} = 5.5V		< 1	25	
l _{IL}	Low	$V_{IN} = 0.45V$		-10	-100	μΑ
l _{IL}	Low (CK input)	$V_{1N} = 0.45V$	1	-50	-250	
Output cu	rrent					
		V _{CC} = Max				
lo(OFF)	Hi-Z state ⁷	$V_{OUT} = 5.5V$	1	1	40	μA
		$V_{OUT} = 0.45V$		-1	-40	
los	Short circuit ^{4,8}	$V_{OUT} = 0V$	-15		-70	mA
Icc	V _{CC} supply current ⁹	V _{CC} = Max		120	180	mA
Capacitano	ce ⁷	•		•		
		V _{CC} = 5.0V				1
CIN	Input	V _{IN} = 2.0V		8		pF
COUT	Output	V _{OUT} = 2.0V	1	10		1

See Notes on following page.

PLS105A

- 1. Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with V_{IL} applied to \overline{OE} and a logic high stored, or with V_{IH} applied to PR.
- 6. Measured with a programmed logic condition for which the output is at a low logic level, and ViL applied to PR/OE Output sink current is supplied through a resistor
- 7. Measured with VIH applied to PR/OE.
- 8. Duration of short circuit should not exceed 1 second.
- 9. I_{CC} is measured with the PR/OE input grounded, all other inputs at 4.5V and the outputs open.

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$


				}	LIMITS		
SYMBOL	PARAMETERS	то	FROM	Min	Typ ¹	Max	UNIT
Pulse widt	th						
t _{CKH}	Clock ² high	CK-	CK+	25	15		
tCKL	Clock low	CK +	CK -	25	15		
t _{CKP1} B	Period (without Complement Array)	CK +	CK+	50	40	Ì	ns
t _{CKP2} B	Period (with Complement Array)	CK +	CK+	80	50]
t _{PRH}	Preset pulse	PR –	PR+	25	15		
Setup time	₉ 3						
t _{iS1} A	Input	CK+	Input ±	40			
t _{IS1} B	Input	CK +	Input ±	30	}		1
t _{IS2} A	Input (through Complement Array)	CK +	Input ±	70			ns
t _{IS2} B	Input (through Complement Array)	CK +	Input	60	ļ		l
t _{VS}	Power-on preset	CK-	V _{CC} +	0	-10	}	}
t _{PRS}	Preset	CK -	PR -	0	-10		
Hold time							
t _{IH}	Input	Input ±	CK+	5	-10		ns
Propagatio	n delay						,
t _{CKO}	Clock	Output ±	CK+		15	20	
toE	Output enable	Output -	OE		20	30	
top	Output disable	Output +	OE+		20	30	ns
t _{PR}	Preset	Output +	PR+		18	30	l
t _{PPR}	Power-on preset	Output +	V _{CC} +		0	10	1
Frequency	of operation						
f _{MAX} B	Without Complement Array					20	MH
f _{MAX} B	With Complement Array			ĺ		12.5	1


NOTES:


- 1. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 2. To prevent spurious clocking, clock rise time (10% –90%) ≤ 30ns. 3. See "Speed vs. OR Loading" diagrams.

PLS105A

TIMING DIAGRAMS







TIMING DEFINITIONS

 t_{CKH} Width of input clock pulse. t_{CKL} Interval between clock pulses.

t_{CKP} Clock period — when not using

Complement Array.

t_{IS1} Required delay between beginning of valid input and positive transition

of Clock.

t_{CKP2} Clock period — when using Com-

plement Array.

t_{iS2} Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).

tys Required delay between V_{CC} (after power-on) and negative transition of Clock preceding first reliable

clock pulse.

tpas

tн

tsre

tsad

ter

tppR

Required delay between negative transition of Asynchronous Preset and negative transition of Clock preceding first reliable clock pulse. Required delay between positive transition of Clock and end of valid

Input data.

t_{CKO} Delay between positive transition of

Clock and when Outputs become valid (with PR/OE low).

toE Delay between beginning of Output Enable Low and when Outputs become valid.

t_{OD} Delay between beginning of Output Enable High and when Outputs are in the off state.

Delay between input I₀ transition to Diagnostic Mode and when the Outputs reflect the contents of the State Register.

Delay between input I₀ transition to Logic mode and when the Outputs reflect the contents of the Output Register.

Delay between positive transition of Preset and when Outputs become valid at "1".

Delay between V_{CC} (after poweron) and when Outputs become preset at "1".

t_{PRH} Width of preset input pulse.


f_{MAX} Maximum clock frequency.

6


Field-Programmable Logic Sequencer (16 \times 48 \times 8)

PLS105A


TIMING DIAGRAMS (Continued)



TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PLS105A

SPEED VS. "OR" LOADING

The maximum frequency at which the FPLS can be clocked while operating in sequential mode is given by:

$$(1/f_{MAX}) = t_{CY} = t_{IS} + t_{CKO}$$

This frequency depends on the number of transition terms T_n used. Having all 48 terms connected in the AND array does not appreciably impact performance; but the number of terms connected to each OR line affects $t_{\rm IS}$, due to capacitive loading. The effect of this loading can be seen in Figure 1, showing the variation of $t_{\rm IS1}$ with the number of terms connected per OR.

The AC electrical characteristics contain two limits for the parameters $t_{\rm IS1}$ and $t_{\rm IS2}$. The first, $t_{\rm IS1A}$ is guaranteed for a device with 24 terms connected to any OR line. $t_{\rm IS1B}$ is guaranteed for a device with 16 terms connected to any OR line.

The two other entries in the AC table, $t_{\rm IS2}$ A and B are corresponding 24 and 16 term limits when using the on-chip Complement array.




Figure 1. t_{IS1} vs. Terms/OR Connected

The worst case of $t_{\rm IS}$ for a given application can be determined by identifying the OR line with the maximum number of T_n connections. This can be done by referring to

the interconnect pattern in the FPLS logic diagram, typically illustrated in Figure 2, or by counting the maximum number of "H" or "L" entries in one of the columns of the device Program Table.

This number plotted on the curve in Figure 1 will yield the worst case $t_{\rm iS}$ and, by implication, the maximum clocking frequency for reliable operation.

Note that for maximum speed all UNUSED transition terms should be disconnected from the OR array.




Figure 2. Typical OR Array Interconnect Pattern

PLS105A


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table of the following page.

In this Table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term T_n , is assigned a symbol which results in the proper fusing pattern of corresponding links, defined as follows:


PRESET/OE OPTION - (P/E)




PROGRAMMING THE PLS105A:

The PLS105A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (state and output register) at a logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY - (I), (P)



"OR" ARRAY - (N), (F)



"COMPLEMENT" ARRAY - (C)



NOTES:

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates Tn-
- 2. Any gate T_n will be unconditionally inhibited if both the true and complement fuses of any input (I,P) are left intact.
- 3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates Tn (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n.

PLS105A

FPLS PROGRAM TABLE

PROGRAM TABLE ENTRIES

	cu	ST	OV	ΛEΙ	RN	A٨	ΛE	_														L		AN	ID				<u>.</u> –	. – –			OF	<u>'</u>			
ı								#														1		ACTIVE	0				: [INAC	TIVE		0]			
													CF	(X)	(XX	0				_		1	G	ENERATE	A		Cn		: [SET			H	_		. Fr	
																				_			_	ROPAGATE	•				: 1	RES	_		L	1	-	,	
1																				-		1	Ŀ	RANSPARENT	<u>! = </u>				įL	NO C	HAN	IGE	<u>:-</u>	_			
į.																				-		1	Γ	NACTIVE	0							OF	TIC	ŠÑ.			
i			iK/	M	IA	BL	E_								_		_					1		l, P	H	In	n, Pe	•	۲-	_	_		_				
	RE								_											-		1			니				!	_	ESE	_	-		P	/E	
	DA.	TE																		-		1	L	DON'T CARE	ᆜ				! }	ŌĒ			١,				
						_			-		AND	_														T	_			OPT					_		
-	-							194	PUT									Tee	FSI	ENT	STA	TF	(Ps)	REMARK	S	١.	NEXT	ST	ATE	(Ns)		OR		UTPI	UT (F	n	
E R	:,	77	1	1	[i]	īī	īī																								•						
M O	4	5	4	3	2	1	0	9	8	1	6	5	4	3	2	1	0	5	4	3	2	1	ļ٥	<u> </u>		5	4	3	2	1 0	1	6	5	4	3	2	1 0
1	1								_	Ī			Ħ										$^{\pm}$			1	\Box		\dashv	\mp	1	\perp				\Rightarrow	1
3	1						L			-	Н			느						L		\vdash		<u> </u>		1			1	\pm	\pm	\pm				\pm	
4	7	-	_			_	F	F		_	H		_	_	F		F	F	Ε	F	-	F	F	 		+	F	\dashv	-	+	H	\vdash	+	H	H	+	+
ğ	#		=		H	_							П		F			Г								1	\vdash		7	7	F	F	F		\dashv	7	#
8	#		_						ı	-									上				$^{\pm}$			1			\exists	土	1	t	t		\rightrightarrows	†	#
10	+	\dashv	-	-	H	_	\vdash	-	┝	•	Н		_	_	-		-	Ͱ	L	-		-	1			\pm		\vdash	\dashv	+	t	+	\vdash		+	+	+
11	7		_							F	П							F					\vdash			T			4	7	T	-	-		\Box	7	
13	\dashv					L				I			二													\pm			\exists	\pm	1	#				\pm	_
14	+	-		_		<u> </u>	-	-		+	Н		_	_			-	Ͱ	-	\vdash	-	-	+	<u> </u>					+	+	╁	╁	+-			+	+-
16	7	\neg				<u> </u>				_		_	_					F	F	F			F			T	-		-	\mp	Ŧ	\vdash	-		\Box	7	\mp
18	#		_			-			1	:			I										<u> </u>			1	=		\exists	\pm	1	\pm			〓	1	
20 21	\pm			_		_			•	•			_	-			-	L			\vdash		-			+	+		\rightarrow	\pm	t	\perp	1			\pm	\pm
21	4	4		_			\vdash											L	-	F	_	-	-			Ŧ	H		-	7	Ŧ	F	1		\dashv	7	Τ.
23	#		_				_			-								L		\vdash		_	-	!		1	\perp			\perp	1	1	1		\dashv	#	\pm
24 25 26	\pm									÷							-	t	+	-	-		+			土	\pm			\pm	1	\pm	\pm				\pm
26	7	-		_			-	-		-			_		-			F	-	-	_	-	+			1	-		\dashv	\perp	1	F	-		\exists	-	+
27 28	7	\exists	\equiv			_				-				_				E	-	L		F	-			#	1		\exists	#	1	1			\Box	7	+
29 30	\pm					-				-				_				L			Ė	L	-			\pm				\Rightarrow	1	\pm	\pm			\pm	士
31 32	+	-	-	-	-	-	-	-	ľ	•	Н	-		-	⊢	-	-	┞	-	+-	-	╁	+	 		╁	+-		-	+	╁	+	╁	-	<u>-</u>	+	+-
33	7	\exists	=	_						-				-						-		F	+			1	1			7	1	1	1		\Box	1	1
34 35 36	#	\exists								Ė								E	\vdash	#		\vdash	1			1	1			\pm	‡	#	1		Ħ	#	\mp
37	+		-	_		_	-			-	-	-			-	-	-	t	 -	+	-	+	÷	 		+	+		\vdash	+	+	+	\pm		\vdash	+	\pm
38	7	7						-		·				_				F		F		-	-			Ŧ	1			7	1	-	1		\Box	7	-
40	1	\exists				-			_	-			_	ᄂ				t	L	L			+			土				_	1	1	1		二	\Rightarrow	工
41	\pm	-	_			-	-	┢		_		-	-	-	-	-	-	╀	┝	╁	⊢	╁╴	•	 		╁	+-		\vdash	\dashv	╁	+	+	H	+	1	_
43	7	_			F	_	-		1	-				_	_					F		F	-			1	-			7	Ŧ	+	-		\Box	\dashv	
45	#		=	_					1	-								t		t			1			+	\pm			\pm	1	#	1		\Box	\Rightarrow	士
46	1	-		_	-	-	+	-		÷		-	-	-	╁	-	\vdash	╁	+-	+	+	+	÷	 		+	+	-		+	+	+			-	\perp	\pm
PIN NO.		2	2	2 2	2 3	2 4	2 5	2	2 7	7 2	3	4	5	6	7	8	9	I													1	1	1 2	1 3	1 5	1 6	1 1 7 8
VARIABLE																																					

- NOTES:

 1. The FPLS is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exits in the table, shown BLANK instead for clarity.

 2. Unsed C_n, I_m, and P_s bits are normally programmed Don't Care (-).

 3. Unused Transition Terms can be left blank for future code modification, or programmed as (-) for maximum speed.

 4. Letters in variable fields are used as identifiers by logic type programmers.


PLS105A


TEST ARRAY

The FPLS may be subjected to AC and DC parametric tests prior to programming via an on-chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.

Testing is accomplished by clocking the FPLS and applying the proper input sequence to $\rm l_{0.15}$ as shown in the test circuit timing diagram.





FPLS Under Test

TEST ARRAY PROGRAM

											A	ND											
Ė	i	l			.					-	NPU	T (Ir	n)					PR	ESE	NT:	STAT	TE (Ps)
	C	1	1	1	1	1	1	L										L					
		5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0
48	A	н	н	н	н	н	н	н	н	н	н	н	#	н	н	н	н	н	н	н	н	н	н
49	•	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	_	ι	L	ı	L

					OPT	OR	_	:)				_	Н
-	NEX	T 51	ATE	(Na)	Ī		C	UTI	PUT	(Fr)		_
5	4	3	2	1	0	7	6	5	4	3	2	[ī	0
L	L	L	L	L	L	L	L	L	L	L	L	L	L
н	н	н	н	н	н	н	н	н	н	н	н	н	н

Test Array Program

VCC

4.75V

TVS

TVS

TCKH

TCKH

TCKL

TCKL

VIH

VIL

VIH

VIL

TSSV

TSSV

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

TCKO

Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any of Signetics' qualified programming equipment.

TEST ARRAY DELETED

												AND											
E R	С		۲,-	1	<u></u>	1	, -	l			INP	UT (lm)					PF	ESE	NT	STA	TE (Ps)
M		5	4	3	2	1	0		8	7	6	5	4	3	2	,	0	5	4	3	2	T-	0
48	-	Н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н
49 .	•	L	L	۷	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L

l				-	PTI	ON	PE)					H
						OR							
	NEX.	r st	ATE	(Ns)			0	UTP	UT (Fr)		
5	4	3	2	1	0	7	6	5	4	3	2	ī	0
-	-		-	-	_	<u> </u>	_	-	-	_	_	_	-
			_										_

Test Array Deleted

TB01750S

Application Specific Products • Series 28

DESCRIPTION

The PLUS405A is a bipolar, programmable state machine of the Mealy type. Both the AND and the OR array are user programmable. All 64 AND gates are connected to the 16 external dedicated inputs (I_0-I_{15}) and to the feedback paths of the 8 on-chip State Registers $(Q_{P0}-Q_{P7})$. Both true and complement transition terms can be generated via optional use of the two internal Complement Arrays (input variables C_0 , C_1).

All transition terms can include True, False and Don't Care states of the controlling state variables. All AND gates are merged into the programmable OR array to issue the next-state and next-output commands to their respective registers. Because the OR array is programmable, any one or all of the 64 transition terms can be connected to any or all of the State and Output Registers.

All state (QP0 - QP7) and output (QF0 - QF7) registers are edge-triggered, clocked J-K flip-flops, with Asynchronous Preset and Reset options. The PLUS405A architecture provides the added flexibility of the J-K toggle function which is indeterminate on S-R flipflops. Each register may be individually programmed such that a specific Preset-Reset pattern is initialized when the initialization pin is raised to a logic level "1". (Note: Upon power-up, all registers are unconditionally preset to "1"). If desired, the initialization input pin (INIT) can be converted to an Output Enable (OE) function as an additional user programmable feature.

Availability of two user programmable clocks allows the user to design an independent counter or state machine function that can be used to control the bank of output registers.

Order codes are contained on the pages following.

PLUS405A

Field-Programmable Logic Sequencer ($16 \times 64 \times 8$)

Signetics Programmable Logic Preliminary Specification


FEATURES

- Field-Programmable (Ti-W fusible link)
- 16 input variables
- 8 output functions
- 64 transition terms
- 8-bit State Register
- 8-bit Output Register
- 2 Transition complement array
- Multiple clocks
- Programmable Asynchronous
 Preset/Reset or Output Enable
- Power-on preset to "1" of registers
- f_{MAX} = 40MHz
- 950mW power dissipation (typ.)
- TTL compatible
- J-K or S-R flip-flop functions
- Tri-state outputs
- Functional superset of PLS105/ 105A


APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security locking systems
- Counters
- Shift registers

LOGIC FUNCTION



PIN CONFIGURATIONS



PLUS405A

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	СК	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active – High (H)
2, 4-9, 26-27 21-22	l ₀ – l ₅ , l ₇ l ₈ – l ₉ l ₁₃ – l ₁₄	Logic Inputs: The 11 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active High/Low (H/L)
3	I ₆ /CK	Logic Input/Clock: A user programmable function: Logic Input: A 12th external logic input to the AND array, as above.	Active – High/Low (H/L)
		Clock: A 2nd clock for the State Registers, as above. The Output Registers continue to be clocked off of Pin 1. If two separate State Machines are designed, setup and hold times must be adhered to in order to synchronize both banks of registers. Note that input buffer I ₆ must be deleted from the AND array (i.e. all fuse locations "Don't Care") when using Pin 3 as a Clock.	Active – High (H)
20	I ₁₅	High Fan-Out Logic Input: A 13th external logic input to the AND array, as above. In its capable of pulling down all 64 Product Terms by itself.	Active High/Low (H/L)
23	l ₁₂	Logic/Diagnostic Input: A 14th external logic input to the AND array, as above, when exercising standard TTL levels. When I_{12} is held at +10V, device outputs $F_0 - F_7$ reflect the contents of State Register bits $P_0 - P_7$. The contents of each Output Register remains unaltered.	Active – High/Low (H/L)
24	I ₁₁	Logic/Diagnostic Input: A 15th external logic input to the AND array, as above, when exercising standard TTL levels. When I_{11} is held at +10V, device outputs $F_0 - F_7$ become direct inputs for State Register bits $P_0 - P_7$; a Low-to-High transition on the appropriate clock line loads the values on pins $F_0 - F_7$ into the State Register bits $P_0 - P_7$. The contents of each Output Register remains unaltered.	Active – High/Low (H/L)
25	I ₁₀	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercising standard TTL levels. When I_{10} is held at +10V, device outputs $F_0 - F_7$ become direct inputs for Output Register bits $Q_0 - Q_7$; a Low-to-High transition on the appropriate clock line loads the values on pins $F_0 - F_7$ into the Output Register bits $Q_0 - Q_7$. The contents of each State Register remains unaltered.	Active – High/Low (H/L)
10 – 13 15 – 18	F ₀ – F ₇	Logic Outputs/Diagnostic Outputs/Diagnostic Inputs: Eight device outputs which normally reflect the contents of Output Register Bits $Q_0 - Q_7$, when enabled. When I_{12} is held at +10V, $F_0 - F_7 = (P_0 - P_7)$. When I_{11} is held at +10V, $F_0 - F_7$ become inputs to State Register bits $P_0 - P_7$. When I_{10} is held at +10V, $F_0 - F_7$ become inputs to Output Register bits $Q_0 - Q_7$.	Active – High (H)
19	INIT/ŌĒ	Initialization or Output Enable Input: A user programmable function: Initialization: Provides an asynchronous preset to logic "1" or reset to logic "0" of all State and Output Register bits, determined individually for each register bit through user programming. INIT overrides Clock, and when held HIGH, clocking is inhibited and F ₀ – F ₇ are in their initialization state. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after INIT goes low.	Active – High (H)
		• Output Enable: Provides an output enable function to buffers F_0-F_7 from the Output Registers.	Active – Low (L)

November 1986 6-39

PLUS405A

TRUTH TABLE 1, 2, 3, 4, 5, 6, 7

	OPT	ION	_						_	_	
V _{CC}	INIT	ŌĒ	I ₁₀	l ₁₁	l ₁₂	CK	J	K	Qp	Q _F	F
	Н			*	*	X	X	X	H/L	H/L	QF
	L		+ 10V	X	X	1	X	X	Q _P	L	Q _F
	L		+ 10V	X	X	1	X	X	QP	Н	H ⁹
	L		X	+10V	X	1	Х	X	. L	· Q _F	L ⁹
	L		X .	+ 10V	Х	1	Х	Х	Н	QF	H ⁹
	L		×	×	+ 10V	X	×	Х	Qp	QF	Qp
	L		Х	X	Х	X	X	Х	Q _P	Q _F	Q _F
		Н	х	Х	*	Х	Х	Х	Qp	Q _F	Hi – Z
+ 5V		Х	+10V	X	X	↑	×	X	Qp	Ĺ	L9
TOV		Х	+ 10V	X	X	Ť	X	X	Qp	н	H ⁹
		Х	X	+ 10V	X	1	X	X	L	Q _F	L ⁹
		Х	X	+ 10V	Х	1	X	X	Н	Q _F	H ₉
		L	X	Х	+ 10V	X	X	Х	Q _P	Q _F	Q _P
		L	X	Х	Х	X	Х	Х	Q _P	Q _F	QF
		L	Х	Х	X	1	L	L	Qp	Q _F	Q _F
		L	×	X	X	1	L	Н	L	Ĺ	L
		L	×	X	X	1	Н	L	н	Н	Н
		L	X	Х	Х	1	Н	Н	Qp	$\overline{Q_F}$	Q _F
1	X	Х	х	Х	X	Х	Х	Х	х	Х	Н

NOTES:

1. Positive Logic:

S/R (or J/K) = $T_0 + T_1 + T_2 + ...T_{63}$

 $T_n = (C_0, C_1)(I_0, I_1, I_2,...) (P_0, P_1,...P_7)$

VIRGIN STATE

A factory-shipped virgin device contains all fusible links intact, such that:

- INIT/OE option is set to INIT. In order to use the INIT function, the user must select either the PRESET or the RESET option for each flip-flop. Note that regardless of the user programmed initialization, or even if the INIT function is not used, all registers are preset to "1" by the powerup procedure.
- 2. All transition terms are disabled (0).
- All S/R (or J/K) flip-flop inputs are disabled (0).
- The device can be clocked via a Test Array preprogrammed with a standard test pattern. NOTE: The Test Array pattern must be deleted before incorporating a user program.

^{2.} Either Initialization (Active - High) or Output Enable (Active - Low) are available, but not both. The desired function is a user-programmable option.

^{3. 1} denotes transition from Low-to-High level.

^{4. * =} H/L/+ 10V


^{5.} $X = Don't Care (\leq 5.5V)$

^{6.} H/L implies that either a High or a Low can occur, depending upon user programmed selection (each State and Output Register individually programmable).

^{7.} When using the F_n pins as inputs to the State and Output Registers in diagnostic mode, the F buffers are tri-stated and the indicated levels on the output pins are forced by the user.


PLUS405A

FUNCTIONAL DIAGRAM




PLUS405A


FPLS LOGIC DIAGRAM





PLUS405A

DETAILS FOR REGISTERS FOR PLUS405A









PLUS405A

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-Pin Plastic DIP 600mil-wide	PLUS405AN
28-Pin Plastic Leaded Chip Carrier	PLUS405AA

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS¹

0.44501	24244777	RA	TING	
SYMBOL	PARAMETER	Min	Max	UNIT
V _{CC}	Supply voltage		+7	V _{DC}
V _{IN}	Input voltage		+ 5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	. V _{DC}
I _{IN}	Input currents	-30	+30	mA
lout	Output currents		+100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C

DC ELECTRICAL CHARACTERISTICS 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75 \leq V_{CC} \leq 5.25V

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UN
Input volta	age ³					
V _{IH}	High	V _{CC} = Max	2			, ,
V _{IL} V _{IC}	Low Clamp ⁴	$V_{CC} = Min$ $V_{CC} = Min, I_{IN} = -12mA$		-0.8	0.8 -1.2	V
Output vo	Itage ³			<u> </u>		
V _{OH} V _{OL}	High Low	$V_{CC}=$ Min $I_{OH}=-2$ mA $I_{OL}=9.6$ mA	2.4	0.35	0.45	v
input curr	ent					
Iн In In	High Low Low (CK input)	V _{IN} = 5.5V V _{IN} = 0.45V V _{IN} = 0.45V	-	< 1 -10 -50	25 -100 -250	μ£
Output cu	rrent					
I _{O(OFF)}	Hi-Z state	$V_{CC} = Max$ $V_{OUT} = 5.5V$ $V_{OUT} = 0.45V$		1 -1	40 -40	μA
los	Short circuit ^{4,5}	V _{OUT} = 0V	-15		-70	m/
loc	V _{CC} supply current ⁶	V _{CC} = Max		190	225	m/
Capacitan	ce					
C _{IN} C _{OUT}	Input Output	$\begin{aligned} V_{CC} &= 5.0V \\ V_{IN} &= 2.0V \\ V_{OUT} &= 2.0V \end{aligned}$		8 10		pf

NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Duration of short circuit should not exceed 1 second.
- 6. I_{CC} is measured with the INIT/OE input grounded, all other inputs at 4.5V and the outputs open.

PLUS405A

$\textbf{AC ELECTRICAL CHARACTERISTICS} \ \ R_1 = 470\Omega, \ \ R_2 = 1k\Omega, \ \ C_L = 30pF, \ \ 0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C, \ \ 4.75^{\circ}CV \leqslant V_{CC} \leqslant 5.25V$

SYMBOL	PARAMETERS	то	FROM	LIMITS			
				Min	Typ ¹	Max	UNIT
Pulse widt	th						
t _{CKH}	Clock high	CK-	CK+	10	8		
t _{CKL}	Clock low	CK+	CK-	10	8		
t _{CKP1}	Period (without Complement Array)	CK+	CK+	20	15		ns
t _{CKP2}	Period (with Complement Array)	CK+	CK+	30	25		
t _{INITH}	Initialization pulse	INIT+	INIT	10	8		
Setup time	e ²						,
t _{IS1}	Input	CK+	Input±	15	12		ns
t _{IS2}	Input (through Complement Array)	CK+	Input±	25	20		
tvs	Power-on preset	CK-	V _{CC} +	0	10		
t _{INITS}	Initialization	CK-	INIT-	0	-10		
Hold time							***************************************
t _{IH}	Input	Input±	CK+	0	-5		ns
Propagation	on delay						
t _{CKO}	Clock	Output±	CK+		8	10	1
t _{OE}	Output enable	Output-	OE-	1	12	15	
top	Output disable	Output+	OE+	j	12	15	ns
t _{INIT}	Initialization	Output+	INIT+		15	20	
t _{PPR}	Power-on preset	Output+	V _{CC} +		0	10	
Frequency	of operation					•	*
f _{MAX}	Without Complement Array					40	140
f _{MAX}	With Complement Array			[1	28.5	MH


NOTES:


^{1.} All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.


^{2.} Product term loading considerations: Connecting more than 8 toggle-mode registers to only one product term by itself may compromise the setup time performance. Product term loading restrictions do not apply if toggle mode functions are not used.

PLUS405A

TIMING DIAGRAMS







TIMING DEFINITIONS

Width of input clock pulse. tckH Interval between clock pulses. **t**CKL

Clock period - when not using tCKP

Complement Array.

Required delay between beginning t_{IS1} of valid input and positive transition of Clock

Clock period - when using Comt_{CKP2}

plement Array. Required delay between beginning tisa

of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).

tvs Required delay between V_{CC} (after power-on) and negative transition of Clock preceding first reliable clock pulse.

Required delay between negative **t**INITS transition of Asynchronous Initialization and negative transition of Clock preceding first reliable clock pulse.

Required delay between positive ţн transition of Clock and end of valid Input data.

Delay between positive transition of t_{CKO} Clock and when Outputs become

valid (with INIT/OE low). Delay between beginning of Output t_{OF} Enable Low and when Outputs be-

come valid Delay between beginning of Output t_{OD}

Enable High and when Outputs are in the off state. Delay between input I12 transition

tSRE to Diagnostic Mode and when the Outputs reflect the contents of the State Register.

tsan

tiNIT

t_{INITH}

t_{RH}

tRJS

Delay between input I12 transition to Logic mode and when the Outputs reflect the contents of the Output Register.

Delay between positive transition of Initialization and when Outputs become valid.

Delay between V_{CC} (after powertppR on) and when Outputs become preset at "1".

Width of initialization input pulse. Required delay between positive transition of Clock and end of valid Input data when jaming data into State or Output Registers in diagnostic mode.


Required delay between inputs I₁₁ or I₁₀ transition to State and Output Register Input Jam Diagnostic Modes, respectively, and when the ouput pins become available as inputs.


Required delay between positive t_{RJH} transition of Clock and end of inputs I₁₁ or I₁₀ transition to State and Output Register Input Jam Diagnostic Modes, respectively.


Maximum clock frequency. **f**MAX

PLUS405A


TIMING DIAGRAMS (Continued)








TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PLUS405A


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table of the following page.

In this table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term T_n , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


INITIALIZATION/OE OPTION - (IN/E)




PROGRAMMING THE PLUS405A:

The PLUS405A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at a logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


PRESET/RESET OPTION - (P/R)



"AND" ARRAY - (I), (P)



"OR" ARRAY - J-K FUNCTION - (N), (F)




4


Field-Programmable Logic Sequencer (16 \times 64 \times 8)

PLUS405A

"COMPLEMENT" ARRAY - (C)



CLOCK OPTION - (CLK1/CLK2)




NOTES

- 1. This is the initial unprogrammed state of all links. It is normally associated with all unused (inactive) AND gates T_n.
- 2. Any gate T_n will be unconditionally inhibited if any one of its I or P link pairs is left intact.
- 3. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates Tn (see flip-flop truth tables).
- 4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n.
- 5. These states are not allowed when using PRESET/RESET option.
- 6. Input buffer I6 must be deleted from the AND array (i.e. all fuse locations "Don't Care") when using second clock option.
- 7. A single product term cannot drive more than 8 registers by itself when used in TOGGLE mode.

PLUS405A

PLUS405A FPLS PROGRAM TABLE



NOTES:

1. The FPLS is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the IN/E and H for the clock option, exits in the table, shown BLANK instead for clarity.

2. Unused C_n, I_m, and P_a bits are normally programmed Don't Care (—).

3. Unused Transition Terms can be left blank for future code modification, or programmed as (—) for maximum speed.

Section 7 Military Errata

Application Specific Products

Effective October 1986, this section has been superseded by the Military Products Data Manual. Information regarding this manual can be obtained from the Military Division in Sacramento, (916) 925-6700.

Electrical specifications herein do not necessarily describe the performance characterization of military processed products.

Section 8

Application Specific Products

INDEX

Section 8 - Development Software									
AMAZE - Automatic Map and Zap Equations Design Software	8-3								



AMAZE Programmable Logic Development Software

Application Specific Products

SOFTWARE SUPPORT FOR USER PROGRAMMABLE LOGIC

Computer Aided Design (CAD) support is becoming necessary to address the time-consuming details required by the more complex programmable logic devices available today. The design effort can include the manipulation of Boolean equations, truth tables, state diagrams, flowcharts etc, to create the binary fuse map required to program such devices.

For many years, design engineers have used programmable read-only memories (PROM's) to replace conventional logic. The architecture of the PROM can be described as a programmable logic device containing a fixed AND array followed by a programmable OR array. The fixed structure of the PROM requires a full assignment of output words to be programmed for every input combination. Therefore, little use can be made of programmable logic software programs for logic minimization or other compiling efforts when using PROM's.

Signetics Programmable Logic Devices are the most advanced approach to solving the inherent limitations of PROM's. Their architecture consists of a programmable AND array, followed by a programmable OR array - with the addition of a programmable invert function for flexible output control.

A Signetics PLD device can implement any set of Boolean expressions, provided that they are first put into the standard sum of products form. The logical AND's are implemented at the first gate level of the programmable logic device and the logical OR's are implemented by the second gate level within the PLD. The only limitations on the expressions are those imposed by the number of inputs, outputs, and internal product terms provided by the particular PLD circuit selected. The efficiency of implementing the set of equations can be increased significantly by applying De-Morgan's theorem, and utilizing the programmable invert function on each out-

If there seems to be too few product terms to handle a relatively large equation set, one of several minimization methods can be pursued.

The probability of reducing such equations to manageable size is enhanced through the flexibility of shared AND terms for each output function, the accessibility of all AND terms to each output, and having a programmable invert function on each output. All of these features can be utilized by applying the manual manipulation of Venn Diagrams or Karnaugh Maps. However, the time and effort to accomplish these tasks as well as document the effort for procure-

ment specification purposes increase the need and desire to have software programs to automatically perform such manipulations.

Many types of software programs are being developed to provide this assistance for operation on a wide range of computer hardware. This list of software is expanding rapidly, consisting of both Signetics generated software and some independent software houses' contributions.

This discussion is intended to outline the Signetics developed software program called AMAZE (Automatic Map And Zap Equation Entry) The AMAZE software program currently consists of five modules, BLAST ('Boolean Logic And State Transfer' entry program), PTP ('PAL To PLD' conversion program), DPI ('Device Programmer Interface' program) and the PTE ('Program Table Editor' program). Other modules will be added when product developments require additional software tools.

It must be noted that the AMAZE program is not by any means the total extent of software available for use in designing with PLD (Programmable Logic Devices). Please contact your local Signetics representative for the latest word on the most currently available software.

Programmable Logic Development Software

AMAZE

AMAZE

Description

Automatic Map And Zap Equation Entry software program. The AMAZE software program consists of the following five modules:

- BLAST ('Boolean Logic And State Transfer' entry program)
- PTE ('Program Table Editor')
- PTP ('PAL To PLD' conversion program)
- DPI ('Device Programmer Interface' program)
- PLD SIM ('PLD Simulator' program)
 Each module performs specific tasks as outlined in the following sections.

Features

- Multiple modules allowing expansion for future requirements
- Each module designed to be user friendly
- Both HELP and ERROR messages
- Document printout: Header, Pin diagram, Boolean equation and Fuse map
- Interface with most commercial programmers
- SIMULATOR programs provide both test and applications assistance

Equipment

- The PC version of AMAZE is capable of operating on an IBM-PC with MS-DOS operating system and having 512K bytes of on-board RAM
- The VAX version of AMAZE is capable of operating on a VAX computer with VMS operating system
 Please contact your Signetics Sales Representative for availability and ordering information.

Products Supported

AMAZE will support the following products:

• 20-pin PLDs: PLS151

PLS153 PLS153A PLHS153 PLUS153 PLS155 PLS157 PLS159 PLS159A PLHS18P8A

• 24-pin PLDs: PLS161 PLS162

> PLS163 **PLS167** PLS167A **PLS168** PLS168A **PLS173 PLUS173 PLS179 PLHS473 PLC473 PLS100** PLS101 PLS103 **PLS105** PLS105A **PLC105** PLUS405A

• 52-pin PLDs: PLHS501

• 28-pin PLDs:

PLHS502

8-4

Programmable Logic Development Software

BLAST

Boolean Logic And State Transfer program is a menu driven software package that supports the engineer in implementing logic designs into Signetics Programmable Logic Devices. It checks design data and automatically compiles a program table from Boolean and State Machine equations. Data from the program table is then used to produce a Standard File which contains the fusing codes in a form acceptable to all the AMAZE modules (i.e. PLD-SIM and DPI).

BLAST reports the logic and syntax errors, and lists the equations in a Sum of Products form, which can help the user to minimize the entered logic equations. It will automatically partition State machine designs into specified devices, and then delete redundant terms during compilation.

BLAST also provides the capability of modifying a current logic set programmed into a device by overlaying new data onto unused fuses

BOOLEAN LOGIC AND STATE TRANSFER FEATURES

- User friendly interactive pinlist editor
- Boolean equation or state vector entry
- Schematic entry (with external schematic capture package)**
- On-line error checking, minimization, and design overlay
- Capable of partitioning single designs into multiple PLDs
- Generates standard PLD fusemap files
- Supports all Signetics' PLDs and PLEs
- User definable device files for support of PALs and other PLD devices

PTE

Program Table Entry is an interactive editor which allows the logic designer to enter data into AMAZE in the form of SIGNETICS APPROVED PROGRAM TABLES. Each Signetics PLD data sheet has the program table format which applies to that device. In addition, PTE can be used to document completed designs and to make changes in logic functions which have been previously defined in the BLAST module.

PROGRAM TABLE EDITOR FEATURES

- Allows easy creation and editing of new and existing PLD designs
- Truth-table representation of PLD fusemap in High/Low format
- On-line editor provides automatic cursor control and prevents syntax errors
- On-line help screen and print facility
- Operates on standard PLD fusemap files

DTD

PALTM To PLD is a conversion program to allow easy transfer of the various PAL 20 and 24 pin circuits to the Signetics PLD 20 and 24 pin series devices.

PTP can automatically upload the PALTM pattern from a Commercial programmer, convert the pattern into a PLD pattern, and then download the PLD pattern into the programmer. The PALTM pattern and it's corresponding PLD pattern are documented, and the PLD pattern can be directed to other AMAZE modules.

PTP can also convert the PALTM fuse file in a HEXPLOT format.

PAL-TO-PLD CONVERSION FEATURES

- Menu-driven fusemap conversion of 20- and 24-pin PALs to pin and functional equivalent Signetics' PLDs
- Automatic assembler removes duplicated p-terms providing efficient PLD mapping
- Accepts JEDEC, fuseplot files or direct PAL master input via commercial PLD programmer
- User selectable RS-232 programmable interface parameters
- Provides fusemap conversion documentation
- Generates standard PLD fusemap files compatible with other AMAZE modules

DPI

Device Programmer Interface is the software module that provides the interface between the Standard File created by the AMAZE modules and a commercial programmer. This

module allows both download (Sending from Host to programmer) and upload (Sending from programmer into the host) operations.

DPI supports both JEDEC and Signetics H & L formats to convey fusing information to and from several commercial programmers.

DEVICE PROGRAMMER INTERFACE FEATURES

- Supports standard JEDEC and Signetics High/Low fusemap file formats
- RS-232 interface to commercial PLD programmers
- Screen menus for easy upload and download of fusemaps
- User selectable RS-232 parameters for programmer flexibility
- Test vectors automatically transferred to programmer along with fusemap file
- Operates with standard PLD fusemap files

PLD SIMULATOR

The PLD Simulator program is a software package that simulates the operation of the logic that has been defined for Signetics PLD products. The input to the program is the Standard File generated by other AMAZE modules. The simulator has the capability of running manually or automatically. In the automatic mode the simulator creates a file of test vectors that can be used to test the programmed devices. In the manual mode the program will allow the operator to assigned an input vector and observe the resultant output.

PLD FUNCTIONAL SIMULATOR FEATURES

- Functional simulation of designs created from equations, program tables, or existing programmed devices
- Automatic test vector generation from standard or JEDEC PLD fusemap files
- Interactive keyboard entry or batch file input of test vectors
- Detects illegal State Machine transitions and flags affected p-terms
- On-line help screen

Programmable Logic Development Software

AMAZE

AMAZE HARDWARE REQUIREMENTS

P/N

82SOFT523-SS IBM-PC or IBM-XT or

compatible computer

512K Memory

PC-DOS Operating System Version 2.0 or higher.
2 Floppy Disk Drives or

1 Floppy and 1 Hard disk

82SOFT211-SS VAX Series Computer VMS operating system –

VMS operating system – all revisions.

AMAZE comes fully documented with appropriate magnetic media. Applications support is provided by Signetics Field Application Engineers in most areas. Contact the Sales Office in your area for information on AMAZE and Signetics Programmable Logic Products.

November 1986 8-6

Signetics

Section 9 Application Notes

Application Specific Products

INDEX

Section 9 - Applic	ation Notes	
AN7	Single Chip Multiprocessor Arbiter	9-3
AN8	Introduction to Signetics Programmable Logic	9-15
AN10	4-Bit Binary-To-7 Segment Decoder	9-27
AN11	PLD Programmable Retriggerable One-Shot	9-51
AN12	Low Cost Programmer for PLD 20-Pin Series	9-55
AN13	Oscillator With PLS159	9-71
AN14	Latches and Flip-Flops With PLS153	9-76
AN15	PLS159 Primer	9-89
AN16	PLS159 as Modulo Counters	9-100
AN17	Electronic Combination Lock	
AN18	Schmitt Trigger Using PLS153 and PLS159	
AN19	Electronic Dice	
AN20	Single Pin Debouncer Using PLS153/159	9-122
AN21	9-Bit Parity Generator/Checker With PLS153/153A	
AN22	PLS151 Toolkit	
AN23	PLS168/168A Primer	9-139
AN24	PLS173 as a 10-Bit Comparator, 74LS460	9-152
AN25	A Simple Entry/Exit Meeting Device (PLS157)	9-158
AN26	PLHS18P8A Primer	
AN27	PLHS473 Primer	9-172
AN28	High-Speed 12-Bit Tracking A/D Converter	
	Using PLS179	
AN29	PLHS501 Programmable Macro Logic Primer	9-190

Signetics

AN7 Single Chip Multiprocessor Arbiter

Application Note

Application Specific Products

INTRODUCTION

In multiprocessor environments there is considerable savings to be made through sharing system resources. If each processor must support its own bus structure, I/O devices, and bulk storage medium, system cost could be very high. In the configuration shown in Figure 1, all processors share a common communication bus, and a number of system resources

Since every processor must use the common system bus to communicate with its peripherals, a priority structure that resolves simultaneous processor bus requests into a single bus grant must be integrated into the system. In addition to making request-grant transactions, transient bus contention due to grant switching must be removed by inserting precise guard band times between bus grants.


Signetics' Field Programmable Logic Sequencer provides a convenient and costeffective means for implementing a synchronous arbiter to perform these tasks within a single chip.

ARBITER STRUCTURE


Within a multiprocessor system, two general classes of processors can be recognized: Priority A and Priority b. Priority A processors have the highest request priority and must only compete with other Priority A processors for bus control. The arbiter must issue "A" grants in manner that prevents any high priority "A" processor from locking out another Priority A processor. To enable this, the Priority A rules implemented here use a Last Granted Lowest Priority (LGLP) ring structure. After an "A" processor has completed a busrelated task, its next arbitrated request priority will be lowest in the "A" request group. The previously second highest priority "A" processor will then become highest priority requester. The net effect of the "round robin" exchange is that every Priority A processor will have a turn at being highest priority processor. Priority A processors are typically ones that perform real-time operations or vital system tasks.

Priority b processors are lower in priority than the "A's" and may only be granted system control when no "A" requests are pending. "b" processors usually perform background tasks. Within the Priority b group, further priority ordering exists such that each "b" processor has a fixed priority position.


Plumber¹, Pearce², and Hoiberg³ present asynchronous techniques of arbiter implementation. These methods all have hardwired priority rules and imprecise guard band times during grant switching. As pointed out by Hoiberg, a synchronous state machine can be configured as a Mealy-type controller to provide not only precise guard band times and programmable priority rules, but also programmable input/output polarity. The state machine in Figure 2 is made from a control PROM array and an edge-triggered latch. The "A" and "b" requests and the machine's present state are used by the control PROM to determine the next "A" and "b" grants and the next state.



AN7



a. A and b service requests $(R_N,\,r_N)$ plus the present state determine, through the control PROM, the next state and the next grant outputs $(G_N,\,g_N)$.




b. Requests R_0 , R_1 , r_0 , and r_1 are asserted low in the same clock sample period. The priority rules that determine the order in which the grants are issued and the shaded guard-band areas are programmed into the control PROM. Note that the A and b request lines and the present state input to the PROM must have a set-up time equal or greater than the latch set-up time plus the PROM access time.

Figure 2. Arbiter Constructed From A Mealy-Type State Machine

SYSTEM OPERATION

Two machine states can be identified by inspection: a wait state and a grant state. The state machine enters a grant state as a response to a system request on either R_N or r_N. The machine will remain in this state with a single grant line asserted as long as the request remains asserted. Upon releasing the request line, the machine will pass through a single wait state before considering other pending requests. This provides a single state guard band time. The requests received must meet the set-up requirement of the edgetriggered latch after propagating through the control PROM. If these time considerations do not fit within a given multiprocessor structure, an input latch may be added such that the R_N and r_N lines are clocked through the latch by the system clock, thereby removing asynchronous set-up time considerations. On the basis of a state machine approach, two techniques of implementation are feasible: 1) using an architecturally advanced single IC controller, the FPLS, and, 2) a traditional PROM/LATCH configuration.



FPLS ARBITER IMPLEMENTATION

A five Priority "A" and three Priority "b" arbiter will be constructed such that all grant outputs will be asserted low for grants and all request inputs will be asserted low for system requests.

Brief FPLS Description

The FPLS block diagram shown in Figure 3(a) consists of a control PLA and 14 clocked S/R flip-flops. The control PLA is actually an AND-OR logic array that functions as a Control Addressable PROM. The PLA is organized as 48 words of 28 bits with 16 external input

lines, and six internal inputs fed back from the State Register. The 28 PLA outputs drive the S/R inputs of the six-bit State Register and eight-bit Output Register. Note that the state feedback path is made inside the FPLS.

I_N and present state inputs, P_S, represent 2²² possible input codes; 48 of these codes may be mapped in the PLA to provide a 14 bit register control word. As shown in Figure 3(b) each input code may be specified by assigning to the variables either Low "L", High "H", or Don't Care "-" logic states. If any input code falls logically outside the programmed codes, the PLA asserts a Low on all its 28

internal outputs, thereby issuing a "no change" command to the R/S flip-flops.

This is an important architectural feature because it requires that only state or output transition terms be programmed. Looping terms that change neither state nor output need not be programmed in the FPLS, owing to the functional characteristics of S/R flipflops tabulated in Figure 3(c). An example of this is shown in Figure 4.

The S/R inputs of both state and output registers are specified by using PLA outputs ("AND" functions of request inputs and present state) in the program table of Figure 3(c).

AN7

The corresponding next state of each bit will be set to 0 for "L", 1 for "H", and No Change for "-". The FPLS's PR/OE line may be assigned either Asynchronous Preset or Output Enable functions, via a user programmable option.

The entire function is integrated into a single 28-pin package designated as PLS105.

State Algorithm

Figure 5(a) displays the circular state form and all possible state transitions of the LGLP priority structure. Hex states 3F, 3E, 3D, 3C, and 3B are arbiter wait states W_{0-4} . In these states, processor "A" and "b" requests are monitored. Figure 5(b) illustrates a typical grant to processor A₁ in hex state 07. As long as A₁ asserts its request line low, the next state will be 07₁₆ and the next output will remain with G₁ asserted low and all the other grant outputs asserted high. Since no change in state or grant output results from this transition, no PLA resources are required.

As soon as processor A_1 returns its request line, R_1 , to 1, a state transition is made to 3D, and an output transition is made to 3D, and an output transition is made to set all grant outputs to 1. Since processor A_1 was the last to be granted system resources, it will now have the lowest A level request priority (LGLP). In wait state W_2 , the highest priority processor will be A_2 , second A_3 , third A_4 , and fourth A_0 . To maintain the LGLP rule, grant transitions must follow the state rule $G_N \rightarrow W_{(N+1)}$, and wait states, W_M , must set their "A" priorities so that processor A_M is highest priority. Priority decreases as one proceeds clockwise around the state ring to the lowest priority processor, $A_{(m-1)}$.

When no "A" requests are pending, "b" requests may be granted. To avoid upsetting the LGLP priority rule, a "b" grant must leave and return to the same wait state. Since the "b" priority structure is the same regardless of the wait state, only a single set of "b" transition terms are required.

For example, a grant transition to g_2 (Hex 20 – 25) can be issued only if there are no "A", "b₀", or "b₁" requests pending. Given the binary wait state code 111XXX, where "X's" represent Don't Cares, a request code of 011111111 will transfer the arbiter to the grant state g_2 from any of the wait states, W_{0-4} .

It is important to realize that in making this transition, the lower three-state bits will not be changed — they provide the wait state return address. When r₂ returns high, 1XXXXXXX, a transition back to the previously exited wait state is made by forcing a "1" in the three most significant state bits and leaving the lower three-state bits unchanged.

All output and state bits are initially preset to "1" through the use of the optional preset function. Grant output lines are only forced low when transitions are made to grant states and are returned to "1" when jumping back to a wait state.

Table 1 provides the complete arbiter program. The complete arbiter circuit diagram is shown in Figure 6. The AMAZE equations are shown in Figure 7.


PROM/LATCH IMPLEMENTATION

The same five "A" processor and three "b" processor arbiter can be implemented with discrete PROM's and Latches using the same state diagrams for the FPLS, except that now looping transition terms must be programmed. Coding of all state and output transitions requires programming of two memory fields: the "A" request PROM's (2KX6) and the "b" request PROM (64 \times 3). The complete circuit diagram is shown in Figure 6(b).


The "A" request PROM's determine the next machine state (N_{0-5}) at all times, except when there are no "A" requests pending and there is a "b" request, or if the machine is presently in a "b" grant state. In these cases, the "b" request PROM controls the machine's next state.

The grant control lines are decoded from the next state lines and latched in two quad output latches. This PROM/LATCH organization is conceptually the same as that shown in Figure 2.

AN7



AN7



9-8

November 1986

Table 1. FPLS Program Table for Priority Arbiter

			TRANSITION TERM PRESENT STATE																		-	OUT	PU	тπ	RM	_	_				ĺ						
No.	-	Ţī	Γī	r	<u></u>	<u></u>	, 100	PUT	VA	MA	8 LI	(in)				PRI	ESE	NT :	8TA	TE ((Pe)	N	EXT	81	ATE	(Ne)	(OUT	PUT	FU	NC	пон	i (Fr	ć	ļ
		1	3	1 2	1:		١.	T.	T 7 1	ē	ΓĒ	Ţ.	T3	2	1	īō	5	Γā	۲ <u>-</u>	2	7	15	5	4	3	2	Ti l	ō	7	6	6	4	T3	T 2	[7]	0	
•	=	=	=	=	=	=	Ė	Ė			Ė	<u> </u>	=	Ē	Ė	Ť	H	H	H	H	H	H	Ť	÷	÷	-		÷	÷.	H	н	H	H	H	н	Ė	7
Ť	=	=	=	=	=	=	=	=	=	_	=	=	=	=	t	H	H	H	Ħ	H	*	H	t	Ť	Ť	H	H	H	H	H	H	H	H	H	L	Ħ	ıT
2	=	=	=	=	=	=	=	=	=	=	=	=	=	ī	H	H	H	H	H	H	*	H	t	ī	H	H	н	ï	H	H	H	H	H	Ü	H	H	W
3	=	Ξ	Ξ	=	-	=	=	-	-	H	-	=	τ	H	H	H	H	H	×	H	z	H	L	L	H	H	H	H	H	H	H	H	L	H	×	н	1
4	Ŀ	Ξ	Ξ	-	=	=	=	Ξ	-	-	-	L	H	H	H	H	Н	H	×	H	H	H	ī	H	٦	H	H	L	H	H	H	L	H	н	H	H	L
8	=	=	Ξ	=	=	=	Ε	=	Н	ı	=	=	=	=	L	=	H	H	H	H	×	L	L	L	L	H	H	H	H	H	H	H	H	H	L	H	4
•	=	=	=	=	=	=	=	=	=	_	=	=	=	4	H	<u> </u>	H	H	H	H	H	ы	L	L	H	×	Ŧ	-	H	H	H	H	H	L	H	×	!
7_	=	=	=	=	=	느	=	=	=	=	=	=	بيا	H	H	ᆂ	H	H	H	H	H	늬	١.	L	+	H	H	H	H	H	H	H	L	H	H	н	W
÷	=	⊨	=	<u> </u> =	۴	ᆂ	⊨	=	=	느	⊨	느	H	H	H	۱=	H	H	H	H	H	느	ᆫ	н	L	H	н	L	H	H	H	ᄔ	H	H	H	н	J
	=	=	=	=	=	=	=	=	=	⊨	=	H	н	H	Н	ᄟ	H	벞	H	H	7	뉴	٠.	Ļ٠	Ļ.	H	H	۲	H	H	H	H	H	H	#	Ŀ	1
10 11	=	=	=	F	۴	⊨	=	F	=	F	۴=	=	-	H	=	-	H	H	H	H	۴-	7	۴	٠	H	7	H	는	H	H	H	H	Ħ	는	H	X	4
11	=	든	E	E	든	=	Ξ	든	Ε	Ξ	=	E	뉴	H	Ε	듣	H	H	H	H	÷	H	۱÷	는	-	H	H	H	H	H	H	무	뉴	H	#	H	W
13	Ξ	Ε	⊨	Ε	든	Ξ	Ε	Ε	=	=	Ξ	H	H	H	=	F	Ĥ	H	H	H	-	H	÷	r.	+	H	7	÷	-	H	H	뉴	H	H	H.	-	
14	Ξ	Ε	Ε	듵	든	Ξ	Ε	ᆖ	ᆖ	Ξ	든	H	H	H	F	H	H	H	H	H	÷	H	1	-	-	H	H	H	H	H	H	H	н	H	۳	H	1
15	Ξ	ᆖ	Ξ	Ξ	=	╘	Ε	E	=		=	"	ï	Ë	=	۳	H	н	H	H	1	Ë	٠	÷	-	H	H	H	H	H	H	H	۱ï	н	1	H	-
16	=	=	=	=	-	=	=	=	=	=	=	L	H	=	=	=	H	H	H	H	Ť	t	٦	H	Ü	H	H	ï	H	H	H	ï	H	H	H	H	1
17	=	=	=	=	=	-	=	=	=	=	=	Ħ	H	=	=	T	н	H	H	H	t		H	Ë	Ť	H	H	Ť	H	H	H	H	H	H	H	Ü	W
18	=	=	=	=	1=	=	=	=	=	-	_	H	H	=	L	H	H	H	H	H	L	Ū	t	Ē	Ī	н	H	H	H	H	H	H	H	H		H	1
19	=	=	=	=	-	-	=	=	=	-	=	H	H	L	H	H	н	н	H	H	L	L	L	L	H	H	H	L	H	H	н	H	Н	L	H	н	
20	=	=	=	=	=	=	=	=	=	=	=	L	_	=	-	=	H	H	Н	L	I	H	L	H	-	H	H	ī	H	H	H	τ	H	н	H	H	7
21	-	-	-	=	=	_	_	-	-	ı	-	Н	1	-	-	L	H	H	H	L	H	H	L	L	L	H	H	L	H	H	H	H	H	H	H	L	ıΤ
22	=	1	-	-	-	-	Ξ	E	1	ı	=	H	ı	-	L	Н	Ŧ	×	Ŧ	L	×	H	۲	L	Ł	H	Н	L	H	H	7	H	H	H	_	H	W
23	_	-	-	1	-	-	-	-	1	ł	ı	H	1	L	H	H	H	H	H	L	z	H	4	L	H	H	H	H	×	×	7	H	H	L	z	H	ıı
24	=	-	_	=	=	-	=	=	=	Н	=	H	L	H	H	H	H	H	H	L	z	X	L	L	H	H	H	H	×	H	*	H	L	H	I	H	1
25	=	1=	=	=	=	=	=	1=	=	=	L	H	H	H	H	H	H	H	H	1=	ᆖ	듸	H	L	H	=	=	-	H	H	با	H	H	H	H	н	J
26	=	ᆮ	=	⊨	ᄩ	ㅌ	ᆖ	⊨	=	L	H	H	버	H	H	H	H	H	H	=	=	H	ļ٣	Н	Ŀ	=	=	=	1	Ļ,	H	н	H	H	H	H	v
27	⊨	ᄪ	=	⊨	1=	=	⊨	⊨	۴.	H	H	H	H	H	H	H	H	H	H	Ξ	ㅠ	뒤	H	Ŀ	Ŀ	=	=	=	بيا	H	H	H	H	H		X	_
28_	=	ᄪ	1=	=	+=	=	=	۳.	二	=	Ι=	=	=	=	=	H	누	۴	۴	H	=	片	H	H	H	*	H	븝	#	H	H	H	H	H	C Z	H	G
20	ᆖ	Ε	=	=	F	=	E	=	E	E	E	Ε	Ξ	ㅠ	H	든	t	1	뉴	H	뜌	H	× ×	H	X	H	۲	H	#	H	H	H	H	H	#	#	a
30 31	ᆖ	Ε	Ε	巨	든	든	E	든	드	ᆮ	든	Ξ	H	ι <u>-</u>	E	╒	H	۴	유	H	H	H	H	-	-	-	H	뉴	-	H	H	유	H	H	H	H	G
32	Ε	든	Ξ	Ε	⇇	E	Ε	E	ᆮ	ᆮ	⊨	H	=	Ξ	Ξ	ΙΞ	H	H	۳	H	H	n	H	H	-	H	H	뀨	H	H	H	H	H	H	H	H	G
33 -	Ξ	Ε	Ξ	E	든	E	E	ᆮ	E	=	ㅠ	<u>"</u>	Ξ	Ε	Ε	ΗΞ	Ħ	۱ï	Ħ	Ë	Ë		7	H	÷				#	H	H	H	H	H	H	H	9
34	Ξ	Ē	E	E	ᆮ	E	ᆮ	ᆮ	E	H	 "	E	ᆖ	ᆖ	=	=	H	H	۳	=	Ξ		-	H	#			ᆿ	H	H	H	H	H	H	H	H	ă
36	=	=		Ē				=	H	۵	=	=	=		=	=	H	Ë	t	=	=		H	H	H				H	H	H		H	H		H	•
36			Ē			É		Ē	Ë					Ė			Ë	Ē	Ē				Ë	Ë	Ë				Ë	Ë	Ë	Ë	Ë	Ë			_
																						-															
									۳	ت ا	ی,	102	æ	æ	æ	100													ð	ó	ıß	ાહ	ď	ıĠ	ıσ	ાઉ	

AN7

```
************** ARBITERS ************
@DEVICE SELECTION
ARBITERB/828105
eSTATE VECTORS
WSTATE VECTORS

L FF5, FF4, FF3, FF2, FF1, FF0 ]

W0 = 03Fh;
W1 = 03Ch;
W2 = 03Dh;
W3 = 03Ch
W4 = 03Bh;
W04 = 111---b;
GAO = 06h ;
GA1 = 07h ;
GA2 = 0Eh ;
GA3 = OFh :
GA4 = 16h ;
GBO = 101---b ;
GB1 = 110---b ;
GB2 = 100---b ;
@INPUT VECTORS
COUTPUT VECTORS
GOB2, OB1, OB0, OA4, OA3, OA2, OA1, OA0]
QA0' = FEh ;
QA1' = FDh ;
QA2' = FBh ;
QA3' = F7h
QA4' = EFh
QBO' = DFh ;
QB1' = BFh ;
QB2' = 7Fh;
NOGRANT' = FFh;
@TRANSITIONS
WHILE [WO]
   CASE
   CASE
[/RAO] :: [GAO] WITH [QAO']
[/RA1 * RAO] :: [GA1] WITH [QA1']
[/RA2 * RA1 * RAO] :: [GA2] WITH [QA2']
[/RA3 * RA2 * RA1 * RAO] :: [GA3] WITH [QA3']
[/RA4 * RA3 * RA2 * RA1 * RAO] :: [GA4] WITH [QA4']
ENDCASE
WHILE (W13
   CASE
      ASE.
[/RA1] :: [BA1] WITH [QA1']
[/RA2 * RA1] :: [BA2] WITH [QA2']
[/RA3 * RA2 * RA1] :: [BA3] WITH [QA3']
[/RA4 * RA3 * RA2 * RA1] :: [BA4] WITH [QA4']
[/RA0 * RA4 * RA3 * RA2 * RA1] :: [BA0] WITH [QA0']
                                a. Arbiter State Equations
                                              Figure 7
```

November 1986 9-10

```
WHILE [W2]
   CASE
       [/RA2] :: [GA2] WITH [QA2']
      L/RA3 * RA2] :: [GA3] WITH [QA3']

[/RA4 * RA3 * RA2] :: [GA4] WITH [QA4']

[/RA0 * RA4 * RA3 * RA2] :: [GA0] WITH [QA0']

[/RA1 * RA0 * RA4 * RA3 * RA2] :: [GA1] WITH [QA1']
   ENDCASE
WHILE (W3)
   CASE
      [/RA3] :: [GA3] WITH [QA3']
      [/RA0 * RA3] :: [GA4] WITH [QA4']
[/RA0 * RA4 * RA3] :: [GA0] WITH [QA0']
[/RA1 * RA0 * RA4 * RA3] :: [GA1] WITH [QA1']
[/RA2 * RA1 * RA0 * RA4 * RA3] :: [GA2] WITH [QA2']
   ENDCASE
WHILE (W4)
   CASE
      195E [GA4] :: [GA4] WITH [QA4']
[/RA0 * RA4] :: [GA0] WITH [QA0']
[/RA1 * RA0 * RA4] :: [GA1] WITH [QA1']
[/RA2 * RA1 * RA0 * RA4] :: [GA2] WITH [QA2']
      [/RA3 * RA2 * RA1 *RA1 * RA4] :: [GA3] WITH [QA3']
   ENDCASE
WHILE [WO4]
   CASE
      [/RB0 * RA4 * RA3 * RA2 * RA1 * RA0] :: [GB0] WITH [QB0']
[/RB1 * RB0 * RA4 * RA3 * RA2 * RA1 * RA0] :: [GB1] WITH [QB1']
[/RB2 * RB1 * RB0 * RA4 * RA3 * RA2 * RA1 * RA0] :: [GB2] WITH [QB2']
   ENDCASE
WHILE [GAO]
   IF [RAO] THEN [W1] WITH [NOGRANT']
WHILE [GA1]
   IF [RA1] THEN [W2] WITH [NOGRANT']
WHILE [GA2]
   IF [RA2] THEN [W3] WITH [NOGRANT']
   IF [RA3] THEN [W4] WITH [NOGRANT']
   IF [RA4] THEN [WO] WITH [NOGRANT']
WHILE [GB0]
   IF [RB0] THEN [GB1] WITH [NOGRANT']
WHILE [GB1]
   IF [RB1] THEN [GB2] WITH [NOGRANT']
WHILE [GB2]
   IF [RB2] THEN [GB0] WITH [NOGRANT']
                                                                                                                  TR00751S
                                 a. Arbiter State Equations (Continued)
                                             Figure 7 (Continued)
```

9-11

AN7

*******					***** I S T				
LABEL	** FN	2 **F	IN		PI	V**	FNC	** LABEL	
CLOCK	** CK	**	1-:		1-28	**	+57	**VCC	
RB2	** I	**	2-1		1-27	**	I	**N/C	
RB1	** I	**	3-1		1-26	**	I	**N/C	
RBO	** I	**	4-1	8	1-25	**	I	**N/C	
RA4	** I	**	5-1	2	1-24	**	I	**N/C	
RA3	** I	**	6-1	S	1-23			**N/C	
RAZ	** I	**	フート	1	1-22			**N/C	
RA1	** I	**	8-1	0	1-21			**N/C	
RAO	** I	**	9-1	5	1-20			**N/C	
0B2	** 0		10-1		1-19			**PRESET	
OB1	** ()		11-1		1-18			**DAO	
OBO	** 0		12-1		1-17			**0A1	
OA4	** () ** ()V		13-1		(-16 (-15			**0A2 **0A3	
GND	** 0	**				**	U	**UH3	
								TB00760S	
		_		4 D					
			. Arbi	ter P	in List				
	******	*****	****	RBITER	B ****	***	****	*****	
6	DEVICE TY	PE							
6	325105								
6	DRAWING								
	*******	** MUL	TI-PROC	ESSOR	BUS ARE	BITOF	1		
	REVISION								
	******	** ARB	ITERB R	EV. O					
	DATE								
	******	** JUL	Y 26, 1	985					
	95YMBOL ********		TTCOD						
	COMPANY	THE THE	TIEKB						
	*****	** 616	NETTER						
	NAME	010	1121100						
	******	ee n∆∪	ID K. N	IONE					
	DESCRIPTI			0,10					
	INTERNAL		P FLOP	LABELS					
F	FO FF1 FF	2 FF3	FF4 FF5	i					
a a	COMMON PR	DUCT	TERM						
	COMPLEMEN								
	LOGIC EQU								
•								TB00770S	
	C	Arb	iter B	oolea	n Fau	atio	ns		
	•		gure 7		•				

November 1986 9-12

AN7

Table 2. Arbiter Program Table

```
***************** ARBITERB ********
Cust/Project - ********** DAVID K. WONG
Date - ********** JULY 26, 1985
                              - ******** ARBITERB REV. O
Rev/I. D.
825105
                                                                                                                       OPTION P/E
  Ŧ
  F ----
                                       INPUT VARIABLE !PRESENT ST ! NEXT ST
  M (C)1 1 1 1 1 1 --
    39:0:0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0
                                                                                                                                             0 0!0 0
   40:0:0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0
                                                                                                                                             0 0:0 0 0 0,0 0
   41:0:0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:0 0
   42:0:0 0 0 0,0
                                           0 0,0 0 0 0,0 0 0 0:0 0,0 0
                                                                                                                     0:0 0,0 0
  43:010 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0,0 0 0
   45:0:0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0
   46:0:0 0 0 0,0 0 0 0,0 0 0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:0 0 0:0 0 0,0 0 0 0:
  47:0:0 0 0 0.0 0 0 0.0 0 0 0.0 0 0 0:0 0.0 0 0 0:0 0.0 0 0 0:0 0 0 0:0 0 0 0:0
              //////BBBAAAAAFFFFFFFFFFBBBBAAAAA
CCCCCCCC2104321054321054321021043210
```

AN7

SUMMARY

As can be seen from the circuit diagrams, the FPLS can offer significant advantages over discrete MSI arrays in the design of state machines. The tradeoff in both design alternatives for the Priority Arbiter is shown in Table 2. Clearly, the FPLS approach uses fewer parts, with savings in PC board space and power requirements.

REFERENCES

 W.W. Plumber: "Asynchronous Arbiters"; *IEEE Transactions on Computers*, January 1972, pp. 37 – 42.

Table 3. Design Alternatives for the Priority Arbiter

PARAMETER	F.P.L.S.	PROM/LATCH
Parts count	1 IC	≈19lC's
PCB space	.84 in ²	7.92 in ²
Power	.65W	2.85W
Voltage	+5V	+5V

- R.C. Pearce, J.A. Field, and W.D. Little: "Asynchronous Arbiter Module"; *IEEE Transactions on Computers*, September 1975, pp. 931 – 933.
- 3. K. Soe Hojberg: "An Asynchronous Arbiter Resolves Resource Allocation Con-

flicts on a Random Priority Basis"; Computer Design, August 1977, pp. 120 – 123.

 K. Soe Hojberg: "One-Step Programmable Arbiter for Multiprocessors"; Computer Design, April 1978, pp. 154 – 158.

Signetics

AN8 Introduction To Signetics Programmable Logic

Application Note

Application Specific Products

Author: K. A. H. Noach

INTRODUCTION

Custom logic is expensive - too expensive if your production run is short. 'Random logic' is cheaper but occupies more sockets and board space, Signetics Programmable Logic bridges the gap. Using PLD, you can configure an off-the-shelf chip to perform just the logic functions you need. Design and development times are much shorter, and risk much lower than for custom logic. Connections are fewer than for random logic, and, for all but the simplest functions, propagation delay is usually shorter. Yet another advantage that PLD has over custom logic is that it allows you to redesign the functions without redesigning the chip-giving you an invaluable margin not only for cut-and-try during system development, but also for later revision of system design. You're not tied down by the need to recover capital invested in a custom chip.

A PLD chip is an array of logic elements - gates, inverters, and flip-flops, for instance. In the virgin state, everything is connected to everything else by nichrome fuses, and although the chip has the capacity to perform an extensive variety of logic functions, it doesn't have the ability to. What gives it that is programming: selectively blowing undesired fuses so that those that remain provide the interconnections necessary for the required functions.

Signetics Series 20 PLD, named for the number of pins, supplements the well-known Series 28. The package is smaller – little more than a third the size, in fact – but the improved architecture, with user-programmable shared I/O. compensates for the fewer pins. The series comprises the following members, in order of increasing complexity:

- PLS151 field-programmable gate array
- PLS153 field-programmable logic array

- PLS155 field-programmable logic sequencer
- PLS157 field-programmable logic sequencer
- PLS159 field-programmable logic sequencer

Entry to all the devices is via a product matrix, an array of input and shared I/O lines fuse-connected to the multiple inputs of an array of AND gates (see Figures 1, 2 and 5). To exploit the capacity of any device, it is important to make the most economical use of the AND gates it has available. Application of de Morgan's theorem can help in this. For example, inputs for the function

$$F = A + B + C + D$$

would occupy four of the AND gates of the product matrix. However, the same function rewritten as

would occupy only one. Moreover, the second function could be done on the simplest of the Series 20 devices (and leave eleven gates over for other functions), whereas the first could not. The fact that all inputs of the Series 20 devices, including the shared ones, incorporate double buffers that make the true and complement forms of all input variables equally accessible, greatly facilitates the use of de Morgan's theorem for logic minimization.

To convert the minimized logic equations to the pattern of fuses to be blown, you can use either a programming sheet (see e.g. Table 1) or Boolean equation program-entry software that lets you enter the equations via the keyboard of a terminal. The direct programmability of logic equations makes system design with PLD simple and sure. Functional changes can be made by replacing one PLD chip by another differently programmed. In many cases you can even remove the original one, reprogram it on the spot, and re-insert it. Programming machines qualified for the Se-

ries 20 are at present available from DATA I/O. KONTRON, and STAG.

FPGA PLS151

The field-programmable gate array is the simplest of the Series 20 PLD devices; Figure 1 shows the functional diagram. The array can accept up to 18 inputs. There are six dedicated input pins (A) and twelve (A') that can be programmed as inputs, outputs, or bidirectional I/O. All input variables, whether on dedicated or programmed input pins, are available in both true and complement form in the product matrix (B), and both forms are buffered: either form can drive all 12 product lines if required. In the virgin state, all the input variables and their complements are connected to all the product lines via a diode and a fuse (C), and the product matrix is effectively inoperative. To enable it to generate the required functions, unrequired connections between individual input lines and product lines are severed by blowing the connecting fuses.


At the output of the product matrix are 12 NAND gates, each with 36 inputs to accommodate the 18 possible input variables and their complements. Each of the product terms is normally active-Low, but a unique feature of Signetics PLD is that any or all of them can be independently programmed active-High. This is done by means of an array of exclusive-OR gates (D) at the NAND-gate outputs; when the fuse that grounds the second input of each OR gate is blown, the output of that gate is inverted.

The product matrix and exclusive OR-gate connections shown in Figure 1 illustrate the flexibility conferred by having buffered complements of all input variables internally available, together with independently programmable output polarities. Output B₁₁, shown with its exclusive OR-gate fuse intact, is programmed


$$\overline{B_{11}} = I_0I_1\overline{I_5}$$

November 1986 9-15

AN8



9-16



At the same time, and without using any additional inputs, output B_{10} (fuse blown) is programmed

$$B_{10} = \overline{l_0} \, \overline{l_1} \, \overline{l_5}$$

Each of the exclusive-OR gates drives a three-state output buffer. In the virgin state all the buffers (E) are disabled and therefore in the high-impedance state. The function of the programmable I/O pins (A') is then determined by the I/O control matrix (F). The three AND gates at the control-matrix output are

Active-High, and when one of them is in the High state, the four output buffers it controls are enabled; the corresponding I/O pins then act as outputs. conversely, when a controlmatrix AND-gate output is Low and the control iuse for the corresponding Tri-state buffer is intact, the pins controlled by that gate act as inputs. Thus, these pins can be programmed in groups of up to four to act as inputs or outputs according to the state of selected input variables. If required, any of the programmable I/O pins can be made a

dedicated output by blowing the control fuse of the output buffer associated with it.

The speed of the FPGA compares favorably with TTL, although its propagation 'delay is longer than the individual gate delay of TTL. When the number of inputs required is large, however, the FPGA more than makes up for this. When more than eight inputs are required, for example, the FPGA has a distinct advantage. Then, the overall propagation de-

AN8

lay of TTL often amounts to two or three gate delays, but that of the FPGA to only one.

FPLA PLS153

Architecture

With two levels of logic embodied in a product matrix terminating in 32 AND gates coupled to a ten-output OR matrix (Figure 2), the FPLA is a step up in complexity from the FPGA. Again, there is provision for 18 input variables, internally complemented and buffered, but here divided between eight dedicated input pins and ten individually programmable I/O pins. As before, exclusive-OR gates grounded by fuses provide output polarity control, and any of the programmable I/O pins can be made a dedicated output by blowing the control fuse of the output buffer associated with it.

Programming


When the required functions have been defined, corresponding programming instructions are entered in a programming table, the layout of which reflects the FPLA architecture. (A Signetics computer program named AMAZE, which accepts Boolean equations as input and generates an FPLA programming table as output, is also available.) The programming machine blows the FPLA fuses in the pattern prescribed by the table.


As an illustration of FPLA programming, consider a full adder. Figure 3 shows a TTL version (74LS80) and the corresponding logic equations. Note that the feedback of \overline{C}_{n+1} introduces a second propagation delay. In the FPLA this is eliminated by redefining Σ in terms of A, B, and Cn, as shown in Figure 4, and using the right side of the equation for \overline{C}_{n+1} instead of the term itself. At first glance this would appear to require a minimum of three product terms for \overline{C}_{n+1} plus four for $\Sigma_{\text{\tiny A}}$ or a total of seven. The Karnaugh maps, however, show considerable overlap between the two functions: the map for \overline{C}_{n+1} differs from that for Σ only by having A B C_n instead of $\overline{A} \ \overline{B} \ \overline{C_n}.$ Rewriting the equation for \overline{C}_{n+1} to introduce $\overline{A} \ \overline{B} \ \overline{C_n}$ and eliminate A B C_n ,

$$\overline{C}_{n+1} = A \overline{B} \overline{C_n} + \overline{A} B \overline{C_n} + \overline{A} \overline{B} C_n + \overline{A} \overline{B} \overline{C_n}$$

increases the number of product terms by one, but now \overline{C}_{n+1} and Σ have three terms in common. Therefore, since the FPLA allows multiple use of product terms, it is sufficient to program each of the common terms only once; thus, the original seven product terms are effectively reduced to five.

To fill in the programming table (Table 1), first allocate inputs and outputs.





of Figure 3, Illustrating how the Equations are Reduced for

the FPLA Implementation Shown in Figure 2 and Table 1

Inputs: A = I_0 Outputs: $\overline{C}_{n+1} = B_7$ B = I_1 Σ = B_8 $C_n = I_2$ Σ = B_9

Next, enter the product terms of Σ in the product-matrix (AND) part of the table, using H to indicate a true input and L a false one.

- \bullet Term 2 is \overline{A} \overline{B} C_n : mark L, L, H in columns I_0, I_1, I_2 of row 2
- Term 3 is A B C_n: mark H, H, H in columns I₀, I₁, I₂ of row 3.

Fill the rest of rows 0, 1, 2, and 3 with dashes to indicate that all other inputs are to be disconnected from Terms 0, 1, 2, and 3 (fuses blown).


The product terms of $\boldsymbol{\Sigma}$ must be added to form the sum-of-products required at output

 $B_9.$ Indicate the required addition by putting an A (for Attached, i.e. fuse unblown) in the Term 0, 1, 2, and 3 spaces of column B(O) $_{\rm g}$. Term 4 is not required for Σ , so put a dot in the Term 4 space to indicate that it is to be disconnected (fuse blown). To indicate that the output is to be Active-High, put an H in the polarity square above the B(O) $_{\rm g}$ column. Finally, fill row $D_{\rm g}$ with dashes to indicate that all fuses on line $D_{\rm g}$ of the control matrix are to be blown and $B_{\rm g}$ is to be a dedicated output. This completes the programming of Σ .

The Σ output on B_8 is programmed in just the same way, except that the polarity square above the $\mathsf{B}(\mathsf{O})_8$ column is marked L to indicate Active-Low. (Note that in the FPLA, the Σ and Σ outputs change simultaneously, because all output signals traverse the exclusive-OR array (D), whether they are Active-High or Active-Low. In the TTL full adder shown in Figure 3, the output inverter delays the change of Σ with respect to Σ .)

AN8

Table 1. FPLA Programming Table Filled in for the Full Adder of Figure 2



TB01480

AN8

The output C_{n+1} on B_7 contains three of the same terms as Σ , plus the term \overline{A} \overline{B} \overline{C}_n . Only this last term needs to be additionally programmed in the product matrix: mark L, L, L in columns I_0 , I_1 , I_2 of the Term 4 row. Indicate the addition

by putting an A in rows 0, 1, 2, and 4 of column $B(O)_7$, and show that Term 3 (A B C_n) is not required by putting a dot in the Term 3 row to indicate disconnection (fuse blown). Put an L in the $B(O)_7$ polarity square to indicate Active-Low.

Identifying B7 as a dedicated output by indicating that all the fuses to control term D7 are to be blown, would now complete the programming of the full adder. However, a useful supplementary feature would be a Carry Enable function to keep the B7 output buffer in the high-impedance state except when the enable input I3 is true. The output buffer is enabled when both the fuses of a control term are blown, or when one is blown and the term that controls the output buffer is true. Thus, a Carry Enable can be provided via the Is input by leaving intact the fuse for Active-High operation of the enable signal to control term D7. To indicate this, put an H in the I3 column of row D7 and fill the rest of the row

The full adder with output Carry Enable uses only four of the eight dedicated inputs, three of the ten programmable I/O pins, and five of the 32 AND gates. The remaining capacity can be used for programming other functions which may, if required, also make use of AND-gate outputs already programmed for the full adder.

All fuses not indicated as blown in the programming table are normally left intact to preserve capacity for later program revisions or the addition of supplementary functions. If it is essential to minimize propagation delay, however, the finalized program should include instructions for blowing all unused fuses to minimize load capacitance.

FPLS PLS155 - PLS157 - PLS159 Architecture

The FPLS (Figure 5) is the most complex of the Series 20 PLD devices. Like the FPLA, it has a 32-term product matrix followed by an OR matrix. In the FPLS, however, the OR matrix is larger and comprises three distinct parts, with architecture differing in detail from type to type. In the PLS155, for instance, the first part consists of eight 32-input gates coupled, like those of the FPLA, to an output-polarity-controlling exclusive-OR array. The

second consists of twelve additional gates which control four flip-flops. These are what give the FPLS its sequential character, enabling it to dictate its next state as a function of its present state. The third part is the deceptively simple Complement Array (I in Figure 5); a single OR gate with its output inverted and fed back into the product matrix. This enables a chosen sum-of-products to become a common factor of any or all the product terms and makes it possible to work factored sum-of-products equations, it is also useful for handshaking control when interfacing with a processor and for altering the sequence of a state machine without resorting to a large number of product terms.

PLS155 has four dedicated inputs and eight programmable I/O pins that can be allocated in the same way as in the FPLA. It also has four shared I/O pins (L) whereby the flip-flops can be interfaced with a bidirectional data bus. Two product terms, L_A and L_B in the control matrix F, control the loading of the flip-flops, in pairs, synchronized with the clock.

Figure 6 shows the architecture of the flip-flop circuitry in the PLS155. The flip-flops are positive-edge-triggered and can be dynamically changed to J-K, T, or D types according to the requirements of the function being performed; this considerably lessens the demands on the logic. The Tri-state inverter between the J and K inputs governs the mode of operation, under the control of the product term F:

- When the inverter is in the highimpedance state, the flip-flop is a J-K type, or a T type when J = K.
- When the inverter is active, K = J and the flip-flop is a D type; the K input must then be disconnected from the OR matrix.

All the product terms from the product matrix (T_0 to T_{31} in Figure 5) are fuse-connected to the J and K input OR gates. if both fuses of any one product term are left intact, J=K and the flip-flop is a T type.

The flip-flops of the PLS155 have asynchronous Preset and Reset controlled by terms in the OR matrix that take priority over the clock. Their three-state output buffers can be controlled from the enable pin OE or permanently enabled or disabled by blowing fuses or leaving them intact in the enable array (K in Figure 5).

The PLS157 and PLS159 sequencers have, respectively, six and eight flip-flops. The architecture differs in detail but is similar in principle to that of PLS155.

Programming

The FPLS is programmed in much the same way as the FPLA, using a table to instruct the machine that blows the undesired fuses. It is not necessary to work with a circuit diagram; in fact, it is even undesirable to do so, since applying the necessary logic reduction techniques would in most cases make the diagram difficult to read and more a hindrance than a help. An example of how to program the FPLS as a universal counter/shift-register is given in the Appendix.

DEVELOPMENT AND PRODUCTION ECONOMY WITH PLD

Underlying the design philosophy of the Signetics Series 20 PLD is the concept of programmable arrays whose architecture emulates logic equation formats rather than mere aggregations of gates. The unique combination of features which support this philosophy includes:

- double-buffered true and complement inputs
- programmable-polarity outputs
- programmable I/O for internal feedback and maximum freedom in allocating inputs and outputs
- truth-table programming format

These features are common to all the PLD devices. In the field-programmable logic sequencers they are further supported by:


- flip-flops with dynamically alterable operating modes
- a complement array for simplified handshaking control

From the development engineer's point of view an important advantage of PLD is that it eliminates breadboarding. Once the functions required in terms of minimized logic equations are worked out, a PLD can be programmed accordingly. Once programmed, it will perform those functions.

Loading the instructions into the programming machine usually takes no more than a couple of hours; after that, the machine can program the devices at a rate of 100 an hour. Moreover, since any PLD can be programmed in many different ways, PLD has considerable potential for simplifying purchasing and stock control. One type of device can be programmed to perform a diversity of tasks for which it would otherwise be necesary to purchase and stock many different devices.

Series 20 PLD is second-sourced by Harris Semiconductor.

AN8



APPENDIX

Programming an FPLS as a Counter/Shift-Register

Objective: to program a PLS155 FPLS as a count-up, count-down, shift-right, shift-left machine governed by three control terms - COUNT/SHIFT, RIGHT/UP, LEFT/DOWN. Direct implementation would result in a machine with 64 state transitions (see Table A-1), which is beyond the scope of the PLS155 or even the 28-pin PLS105. Logic reduction is therefore necessary.

As there are only four feedback variables (D, C, B, A), you can do the reduction by hand, one mode at a time; the control terms need not be included till the summary equations are written. Using the transition mapping method suggested here, you can examine the excitation equations for all types of flip-flops

(R-S, J-K, D, T) and choose those types that will perform the required functions using the fewest product terms. Table A-2 summarizes the rules for flip-flop implementation using transition maps; the transition symbols used in the table mean:

PRESENT STATE	NEXT STATE	TRANSITION SYMBOL
0	0	0
0	1	a
1	0	β
1 1	1	1

Using these symbols, construct Table A-3 from Table A-1 to enable you to examine the excitation equations for all types of flip-flops. Proceeding one mode at a time, transfer the state conditions from Table A-3 to Karnaugh maps, as in Figure A-1. Following the rules in

Table A-2, derive the excitation equations for the different types of flip-flops (the examples shown in Figure A-1 omit the T type because it is the same as the J-K type when J = K). In deciding which types of flip-flop to use, remember that logic minimization with PLD is different from logic minimization with 'random logic': with random logic you seek to reduce the number of standard packages required; with PLD you seek to reduce the number of product terms.

From Figure A-1 it is evident that you should choose J-K or T flip-flops for the counter mode and D flip-flops for the shift mode, for you then require only one product term per flip-flop per mode. Table A-4 summarizes the number of product terms per mode the various types of flip-flops would require.

Table A-5 shows the completed programming table for the counter/shift-register. The programming of Terms 0 to 15 reflects the flip-flop excitation equations and illustrates the value of being able to switch the flip-flops dynamically from one type of operation to another. Terms 16, 17 and 18, respectively, provide for INITIALIZE, asynchronous RE-SET, and STOP functions.

The programming of the two additional inputs HALT and BUSY illustrates the value of the complementary, which is made active when HALT and BUSY are Low (A in the Complement square of Term 18) and propagated into all the other terms (dot in the Complement squares of Terms 0 to 17). This means that unless the HALT and BUSY inputs are High, none of the product terms will be true and the state of the machine will not change. If the Complement Array were not used, twice the number of product terms would be required, even if one of the additional inputs were omitted.

As it is, the design uses only 19 of the 32 product terms available, so there is ample capacity for extending its capabilities. For example, the shift-left function can be augmented by a binary multiplication capability, using a D type flip-flop to make it shift one, two, or three places according to the state of two extra inputs, X and Y. Table A-6 shows the revised programming table. The binary multiplication function occupies nine additional product terms.

ACKNOWLEDGEMENT

Electronic Components and Applications; Vol. 4, No. 2, February 1982. Reprinted with the permission of PHILIPS.

AN8

Table A-1. Present-State/Next-State Table for Counter/Shift-Register

STATE		PRE	SENT									NEXT	STATE	:						
NO.		ST	ATE		C	ount	Dow	/n		Cour	nt Up)		Shift	Left		:	Shift	Righ	t
	D	С	В	Α	D	С	В	Α	D	С	В	Α	D	С	В	Α	D	С	В	Α
0	0	0	0	0	1	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0
1	٥	0	0	1	0	O	0	0	0	0	1	0	0	0	1	0	1	0	0	0
2	0	0	1	0	0	0	0	1	0	0	1	1	0	1	0	0	0	0	0	1
3	0	0	1	1	0	0	1	0	0	1	0	0	0	1	1	0	1	0	0	1
4	0	1	0	0	0	0	1	1	0	1	0	1	1	0	0	0	0	0	1	0
5	0	1	0	1	0	1	0	0	0	1	1	0	1	0	1	0	1	0	1	0
6	0	1	1	0	0	1	0	1	0	1	1	1	1	1	0	0	0	0	1	1
7	0	1	1	1	0	1	1	0	1	0	0	0	1	1	1	0	1	0	1	1
8	1	0	0	0	0	1	1	1	1	0	0	1	0	0	0	1	0	1	0	0
9	1	0	0	1	1	0	0	0	1	0	1	0	0	0	1	1	1	1	0	0
10	1	0	1	0	1	0	0	1	1	0	1	1	0	1	0	1	0	1	0	1
11	1	0	1	1	1	0	1	0	1	1	0	0	0	1	1	1	1	1	0	1
12	1	1	0	0	1	0	1	1	1	1	0	1	1	0	0	1	0	1	1	0
13	1	1	0	1	1	1	0	0	1	1	1	0	1 1	0	1	1	1	1	1	0
14	1	1	1	0	1	1	0	1	1	1	1	1	1	1	0	1	0	1	1	1
15	1	1	1	1	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1
CONTROL TE COUNT/SHIFT RIGHT/UP					1 0				1				0				0			
LEFT/DOWN					1				0				1				0			

Table A-2. Rules for Flip-Flop Implementation Using Transition Maps

FLIP-FLOP TYPE	INPUT	MUST INCLUDE	MUST EXCLUDE	REDUNDANT
R-S	S	а	β,0	1,x
	R	β	a,1	0,x
D	D	a,1	β,0	x
Т	T	a,β	0,1	x
J-K	J	a	0	1,β,x
	K	β	1 1	0, <i>a</i> ,x

9-23


8NA

Table A-3. Transition Table for Counter/Shift-Register

STATE		PRES	SENT									TRAN	SITION	1						
NO.		ST	ATE		С	ount	Dow	'n		Cour	nt Up)		Shift	Left	ŀ		Shift	Righ	t
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14	D 0 0 0 0 0 0 0 1 1 1 1	C 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 1	B 0 0 1 1 0 0 1 1 0 0 1 1	A 0 1 0 1 0 1 0 1 0 1 0 1	D a 0 0 0 0 0 0 0 β 1 1 1 1 1 1 1 1 1	C α 0 0 0 β 1 1 α 0 0 β 1 1 1	Β α ο β 1 α ο β 1 α ο β β 1 α ο ο β β 1 α ο ο ο ο ο ο ο ο ο ο ο ο ο	A	D 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1	C 0 0 0 α 1 1 β 0 0 α 1 1 β β	B 0 α 1 β 0 α 1 β 0 α 1 β	A	D 0 0 0 0 α α α β β β β 1 1	C 0 0 α α β β 1 1 0 0 α α β β 1 1	Β 0 α β 1 0 α β 1 0 α β 1 0 α β	Α 0 β 0 β 0 β 0 β 1 a 1 a	D 0 α 0 α 0 α β 1 β 1 β 1	C 0 0 0 0 6 6 6 6 a a a 1 1 1 1	Β 0 0 β β α 1 1 0 0 β β α α 1	Α 0 β α 1 0 β α 1 0 β α 1 0 β α

Table A-4. Number of Product Terms Required for Counter/Shift-Register Filp-Flop Excitation

FLIP-FLOP TYPE	COUNT	COUNT DOWN	SHIFT RIGHT	SHIFT LEFT	TOTAL
SR only	8	8	8	8	32
JK only	4	4	8	8	24
D only	10	10	4	4	28
FPLS	4(J-K)	4(J-K)	4(D)	4(D)	16



November 1986 9-24

AN8

Table A-5. PLS155 FPLS Programming Table for the Counter/Shift-Register

								_					_	_	-	/F 1	VD	_	_	IE.	≃ Δ	Ē.	- Δ	_	,	_	_	_	-	-	01.6	\RIT	~	_	-
															4	ÍΑ	Ä	F		۲	≃ A A		Ĥ					Н		-	ř	L.	'n		н
	T	_							_	NO	,			_	؎	ے	٠,	~	_	۴		لم	-		-		7	R					_	_	-
CCCC	E R M	П		-	1		_			B(г	Q	P)	_	l	H	Q	N)		F	,		Ť	Ì			B	(0)	_		
0<-1	1 2	c	3	2	1	0	7	6	5		3	2	1	0	3	2	1	0	ı	3	2	1	0	В		В	A	7	6	5		3	2	1	0
		•	Ť	H	Ė	×	Ė	Ť	Ť	Ì	Ť	Ť	÷	Ť	Ť	Ξ	÷	Ť		E	Ē		0			_	_	-	_			-	-	_	A
EALE NIE BLE F/F TYPE (OR)	Ť	•	ī	H	Ē	Ξ	L	ţ	c	0	12	٦	_		-	=		L	ı	-	=	0	Ť		_	=		_	_	_	_	_	_	_	Ā
EA. E. E. E. E. E. E. E. E. E. E. E. E. E.	2	•		H	Ī	H	Ī	1	=	٥	0	٤.	Z	_	=	=	L	ī	l	=	٥	=	=		=	=	=		-	=		=	_	_	Ā
	3	1.1	Ť	H		Ξ	ī	7	1	-	_	1	-	_		ī	ī	ī	l	0	Ť		_		_	_	_		_	-				_	A
	4	•	ī	Ļ	H	Η	ī	7	_	-	_	-	-	-	-	Ξ	=	Ξ	ı	Ė	=		0	-	=	_	_	_	-	=	_	_	_	_	A
	5	•	L	L	H	H	ī	•	co	u	īŦ	_		Ξ	-	=	=	Н		 =	-	0	=		_	_	_	_	-	_	-	_	_	-	A
(OR) (OR) (OR) (OR)	6	•	ī	ī	H	H	L	т	-	ü	٩	-	1	_	-	_	I	H	l	=	0		=		=	_	_			_	_	_		_	Ā
(0 - J/K) 100601E 882E 882E 1008 (08) 100W (POL.)	7	•	ī	ī	н	H	Ē	H		-		_		_			X	н		6	=	-	_		=1	=	_	П	-	=	=	=	_	-	
	8	H	ī	H	Ë	Ė	ī	\leftarrow	_						×	=	=	=	ŀ	Ĕ	_		H	-	=	_	_	П		=	-	_	_	_	4 4
	١	•		H	Ī	Ī	ī	4	SH	1F	۲				۳	_	_	н	ı	=	_	н	=		=	_	_			-	_	_	_	_	A
	10	i.		H	È	Ī	Ē	Н	=		FT	_			=	=	H	=	i	=	н		=	=	=	=	_	_	=	=	-	_		-	Ā
অব্যা ্ব	11	ŀ	ī	Н	ī	L	ī	+	=		Ë	_			=	Н	Ξ	Ξ		H	=			-	ᆿ	_	_					_		_	A
E 6	12	1.	Ţ	Ë	H	ī	ī	۲				=			=	=	н	-		Ë	-		H	⊟	_		Ξ	=		_		_		_	À
WACTIVE O O O O O O O O O	13	1	ī	L	н	Ė	L	ţ	SH	ιF	T				=	Н	Ë	_		E		H	끡							-	Н			_	Â
	14	Ė	Ĺ	i	H	Ŀ	t	H	≝	RIG			\vdash	\vdash	H		Ė	=		E	H	띰	\exists	H	-	Ξ	\exists	Ē		Ē	-		H		Â
1 (文)常(子)子)	1	H	L	-	H	L	÷	Н	ᆖ	4	=	Ξ	Η	Ξ	=	Ε	E	H	ŀ	H	-	Н	Ξ	H	긤	\equiv	Ξ	E	H	E		=	H	Ξ	Â
PROGRAM TABLE ENTRIES [1] 1, 8(1), Q(P) 1, 8, Q 1, 8, Q 1, 8, Q 1, 8, Q 1, 8, Q 1, 8, Q 1, 8, Q 1, 9, Q 1, 1, 0, Q 1, 0, Q 1,	16	H	H	-	=	=	1	Ħ	Z	<u>-</u>	_	IZE	H	\exists	Ε	=	Ē	=		Ѥ	ī	H	귀	H	\exists	크	Ξ	Ē	H	Ē	H		H	_	Ĥ
€∏∏	17	1:	-	-	-	-	뉴	-	R	_	5 8		=	\exists	Ē	Ē	Ē	Ξ		片	-	늰	늰	믑	Ξ	Ā	_	H	E		H		\exists	Ξ	÷
	18	×		-	_	_	Ë	_	Ĺ	1		TO			=	Ε	=		١.	E	=					-	-		-	=	_	-		-	÷
PROGRAM TABLE ENTRIES I, B(I), Q I, B, Q I, B, Q DONT CAR	19	r	H	_	-	F	F	-	Ŀ	Н	1	, 0	_	$\overline{}$	_	F	F	H	ľ	F	-			H	-	_		Н	H	H	Н	_	Н		H
8 + ₹ ₹ 1 1 1 1 1 1 1 1 1 1	130	Н	Н	Н	-	\vdash	-		-	Н	\vdash	\vdash	Н	Н	-	-	⊢	Н	l	⊢	-	Н	-	Н		-	Н	Н	-	Н	Н	_	Н	_	Н
	21 21 21 21 21 21 21 21 21 21 21 21 21 2															-		Н	\vdash	⊢	Н	-	Н		Н										
		Н	Н	Н	-		┝	-	-	Н	-	_	_	Н	⊢	-	┝	Н		Н		Н	-	Н	-	-		-	\vdash	H	Н	-		_	Н
	21 22 23 23 24 25 26 26 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28															-	-	Н	Н	-	-	Н	_	Н		Н									
	24	Н	Н	-	-		_	-	Н	Н	Н	-	_	\vdash	-	┢	┢	Н	l	H	-	Н		Н	\neg	-	_		\vdash	-	Н	\vdash	Н	_	Н
	25	Н	Н	Н	\vdash	\vdash	-	-	_	Н	Н	_	-	Н	┝	┢	┢	Н	ļ	Н	-	Н	-	Н	_	-		_	H	\vdash	Н	\vdash		_	Н
	26	Н	Н	Н	-	Н	H	Н		Н	Н	Н		Н	┢	\vdash	⊢	Н	l	H	H	Н	\vdash	Н	-	_	-	H	-	Н	Н	Н	Н	_	Н
	27	Н	-	Н	Н	Н	-	_	-	Н	Н	_	_	Н	-	╁	\vdash	Н	l	H		Н		Н	_	_		H	-	-	Н	-	Н		Н
	28	Н	Н	Н	\vdash	Н	Н	_	_			\vdash		Н	┢	┰	-	Н	Ì	Н	\vdash	Н	\vdash	Н	\neg	-	_		-	-	Н	\vdash	Н		Н
	29	Н	Н	Н	Н	Н			Н	Н	\vdash	Н		Н	┢	⊢	⊢	Н	l	H	\vdash	Н	Н	Н	_	-		-	-	\vdash	Н	-	\vdash	_	Н
	30	H	Н	_		-	H		Н	Н	Н	_	_	Н	-	╁	-	Н	l	Н	⊢	Н	\neg	Н	-	_	Н	Н	Н	-	Н	-	Н		Н
	31		Н	Н			Н	Н	Н	Н	Н	-	Н	Н	┢	┰	┢	Н	l	Н	╁	Н	\vdash	Н		_	_	\vdash	-	-	Н	-	Н	_	Н
	Fc	1-1	_	-	_	L	_	-	_	-	-	-	-	_	_	=	=	-	ļ	Н	┢	Н		Н	\neg	_		Н	Н	-	Н	\vdash	Н	-	Н
	<u> </u>	Н		Н	_	-	Н	-	\vdash	H	Н		\vdash	Н	—	+	┪	Н	F	4					_		L-	Ψ	-	4	4	T	Y	T	w
	L.	Н	Н	\vdash	Н	Н	Н	Н	Н	Н		Н	Н	\vdash	Н	\vdash	\vdash	Н	5				l					١	١	1	1	١	١	1	
	07		0	0	0	0	6		0	M	0	0	5		0	0	0	0	Κ.									L	1		1		1	1	П
	l De		0	o	ō	o	00	00	0	00	5	0	00	00	0	0	0	0	Š.										┙	1			1		
	D,	•	Ö	0	0	0	6	0	0	00	6	0	0	ō	0	0			5											L	1	1	1		
	$\overline{D_4}$	Н	Ť	Ť	–	۲	ř	<u> </u>	ř	~	ř	~	Ť	۲	ř	Ť	Ť	Ť	5.												┙	1	1	1	П
	$\overline{D_3}$	Н		М	\vdash	Н	_	Н		Н	\vdash	\vdash	Н	Н		\vdash	┪	Н	5.													_	1		
I ;	0,	Н	\vdash	Н					Н	\vdash	Н		Н	Н	┢	t	\vdash	Н	5														L	1	П
	D ₁	H	Н	Н			Г	\vdash		\vdash	Н	\vdash	П	Н	Т	\vdash	<u> </u>	\vdash	5															J	
	<u> </u>	1=			=	-	=	_		Ξ	=		-	H	=	1=	=	-	6													_		-	_
	۳	Н	5	4	3	2	10	10		12	9	•	7	6	17	16	15	14	Γ																ı
	—	Н	_		۴	16	٣		13	-	 -	۱°	۲		_	_	-	-	ı																
.	щ		-x-+	LEFT LOWN	۱.	COUNT\SHIFT	19 RESET	18 14 A L T	B					Me10>	P	0	В	*																	
	髻		1	8	3	110	2	4	Š					T	l	1																			
	VARIABLE NAME	1	7	下	Ī	5	7	T	۱۲ ا		١ '		١ '	E	i	1			1																Sept.
	≸"			5	3	8	l					l			l	l	l																		20000
						\overline{a}			Ц,			L	L			丄	<u></u>		L				_	-						Les and		-	es es es es	0000000	anesconi.
					_				-		-				-	_			-			-			-										

TB01470S

AN8

Table A-6. Modified PLS155 FPLS Programming Table for the Counter/Shift-Register With the Addition of a Binary Multiplier

						-					_			_	Ē	F T	YPI	= 1	_	ſΕο	= A	E.	A		_		-	_	_	P	OLA	RIT	Y		_
															Ä	ΑÌ	Ä	A		A	= A A	E _A	Ā							Ċ			İ		Ħ
	Ī								-	ND									Г				_		_		O	R							
<u> অব-।।</u>	E	c				- 7				B(1)	**				Q(Q			_							B(
		Ľ	3	2	1	0	7	6	5	4	3	2	1	0	3	2	1	0		3	2	1	0	В	A	В	A	7	6	5	4	3	2	1	٥
ا اعاااها	0	•	4	H	4	H	L		-	1	-	=	-	-	1	-	-	-		Ξ	=	-	0	-	-	-	-	1	-	-	-	ı	-	-	A
EA. E.B.	7	•	L	H	4	H	4	ı	ı	ı	1	ı	1	-	1	-	-	L		-	-	0	-	-	-	ı	-	1	-	-	-	1	-	-	٨
EAL ENABLE CONTROL ENABLE DISA	2	Ŀ	L	H	4	H	٦	ı	1	-	ı	-	-	ı	1	1	L	٤	l	-	0	ı	-	1	-	ļ	-	ı	-	-	-	ı	-	-	A
ENE ENE EN ES	3	\cdot	7	H	٢	H	L	•	+	-	ı	-	ı	-	1	١	٢	L	l	0	-	-	-	-	-	-	1	-	-	-	-	ı	-	-	A
	4	·	L	L	Н	H	L	-	-	_	_	-	_	-	-	-	-	-		Ŀ	-	-	0	_	-	-	_	-	<u> -</u>	-	_	-	-	-	A
	5	·	L	L	Н	Н	L	-	1	-	1	-	-	-	ı	-	-	H		Ŀ	-	0	_	-	-	-	-	ı	-	-	-		-	-	A
1	6	·	L	4	H	Н	٦	-	-	-	-	-	-	-	-	_	Н	Н		Ŀ	0	-	-		_	-	-	-	-	-	-	-	-	-	Α
0 BE TO BE WOUND	7	Ŀ	L	니	Н	H	L	_	_	_	_	_		_	-	H	Н	H		0	<u> -</u>	_	-	듸	-	-	-	Ŀ	<u> -</u>	=	-	_	-	_	Α
0) 1982 1985 1985 1986 1996 1997 1997 1997 1997 1997 1997 199	8	·	L	4	느	L	L	-	-	L	H	_	_	-	H	_	_	듸		Ŀ	느	-	H	듸	_	_	<u> -</u>	Ŀ	느	_	_	_	-	_	Δ
Flestr	9	Ŀ	F	Н	Ŀ	L	L	-	•	H	L	-	-	-	-	H	-		l	Œ	-	-	H	-	-	-	-	-	-	Ŀ	느	-	-	-	Δ
ত্রনা গ্রন	10	Ŀ	L	4	L	느	L	-	=	H	Н	÷	-	늬	-	-	Н	-		Ŀ	느	-	Н	듸	_	_	-	느	=	-	-	느	=	-	A
	11	Ŀ	L	Н	L	4	L	느	=	4	Н	=	_	느	=	=	-	H		Ŀ	=	H	-	듸	=	=	-	Ŀ	느	-	느	느	-	_	Α
0 PENT C	12	Ŀ	L	H	L	L	L	<u> -</u>	-	Н	۲	-	-		Н	-	-	_	l	E		н	=	듸	=	-	_	느	-	<u> -</u>	ഥ	_	-	=	Δ
C ACTIVE O DISERVITE A AND AND ACTIVE AND AND ACTIVE A BROSTOE DISERVITE O DIS	13	·	L	н	L	<u>_</u>	L		-	Н	Н	-	_	-	_	н	-	-		Ŀ	-	H	-		-	_	-	느	Ŀ	_	-	_	-	_	A
C INACTIVE OCCUPANT O	14	Ŀ	L	н	L	L	٦	<u> -</u>	-	L	H	Ŀ	_		_	_	н	_		느	н	_	-		_	_	-	_	_	_	니	_	_	_	Α
E SINCE	15	·	7	H	L	L	L	-	_	Н	L	-	_		_	-	_	H		-	Н	_	_	듸	_	_	느	Ŀ	느	-	니	_	-	_	A
	16	Ŀ	7	Н	L	L	٦	-	-	H	M	_	_	_	Н	-	_	_		_	H	-	-	ᆜ	-	-	-	느	느	_	-	_	_	_	A
\$ E G	17	Ŀ	L	H	٦	L	L	-	_	L	H	-	-	-	-	Н	-	-		н	<u> -</u>	-	-	ᆜ	_	_	-	Ŀ	Ŀ	-	-	_	_	_	Δ
PROGRAM TABLE ENTRIES L B(I), O L B, O L B, O L B, O L B, O L B, O L B, O L B, O L B, O L B, O CAND	18	Ŀ	L	H	L	L	٦	_	느	Н	L	=	_	\Box	-	_	H	-		H	ᆫ	듸	_	듸	_	_	_	느	=	_	-	_	_	-	Δ
SAE - SEE	19	Ŀ	4	Н	Ŀ	L	_	-	-	Н	H	_	-	-1	-	_	_	н		K	느	_	-	듸	크	_	_	-	=	-	-	_	-	_	Δ
	20 1 2 2 4 2 2														н			Ξ	<u> -</u>	_	Н	늬	_	_	느	느	_	_	-	-	-	_	Δ		
	21 • L L H L L H - 22 • L L H L L H -														-		느	느	Н	-	Н	=	_	_	1	=	-	-	-	-	_	Δ			
	22 • L L H L L H 23 • L L H L L														-		=	н	_	=	H	_	-	=	1=	=	-	듸	_	-	_	А			
1		H		_	H	-		Ξ	1	_	=	-	ш	H	_	Ξ	_	Н		<u>"</u>	1=	-	-	H	-	_	=	느	F	-	H	_	-1	-	Α
1	24	H	<u>+</u>	=	=	=	1	=	=	=	-	=	=	=	-	-	=	-	l	늗	=	-	=		_	-	_	E	=	-	H	_	-	_	\exists
1	25 26	H	=	Н	H	-	H	ļ-	F.	-	-	=	-	H	-	Ξ	-	Н		E	=	H	-	\exists	-	-	-	F	一	-	H	_	-	-	\exists
1	27	М	-	Н	H	H	F	-	느	-	-	F	-	-	-	-	-	H		F	F	H	-	Н	_	-	-	┝	⊢	Ξ	H	_	-	-	Н
1 1 1 1 1 1 1 1	28	Н	Н	Н	Н	Н	-	-	├	-	H	┢	Н	Н	-	Н	-	Н		H	⊢	Н	Н	Н	\dashv	_	-	⊢	⊢	Н	Н	Н	-	\dashv	Н
1	29	-	-	Н	Н	Н	-	-	⊢		_	├	Н	Н	-	Н	Н	Н		⊢	┢	Н	-	Н	-			⊢	⊢	Н	Н	-	\dashv	-	Н
	30	┢	-	Н	Н	Н			┝	-	-	⊢	-	Н	\vdash	Н	-	Н	l	H	┢	Н	Н	Н	-			┝	⊢		Н	Н	-	-	Н
	31	—		Н	Н	\vdash			 	-	\vdash	\vdash	\vdash	\vdash	\vdash	Н	Н	Н		\vdash	╁	Н	Н	Н	-	-		Η-	┢	┝	Н	Н	-		\vdash
	Fc	=	-		\vdash	1	-	_	 -	-	=	=	_	ᅥ	-		_	\vdash		H	+-	Н	Н	Н	-			-	\vdash	\vdash	Н	\vdash	-	\dashv	\vdash
	Ţ,	H	1	Н	\vdash	٦	_		Η-		\vdash	-	_	\vdash	-	Н		Н	-	هر خ				_		_		•	-	V	₩	₩	V	J	Y
	굲		Н	Н	Н	Н	-	Н	Η-			\vdash		Н	\vdash	Н	-	Н	K.									ſ			Ī	I	I	I	11
	D ₇	ŀ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6									┙	1	1	1	1	1		П
	D ₆	·	0	0	0	0	0	0	0	0	0	0	0	ŏ	90	0	0	0	6										┙	1		1	1	1	
	$\overline{D_5}$	•	0		ō	o	0	o	0	0	0	0	o	0	0	0	0	0	5											┙	j		-	1	
1	D ₄	•	0	Ö	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6												_	1			
1	$\overline{D_3}$	•		0	0	o	0	0	0	0	0	0	0	0	0	0	0	0	5				_									┙		ļ	
]	D ₂		Ť	Ť	Ť	H	Ť	Ť	Ť	Ť	Ť	Ť	Ť	M	Ť	Ť	Ť	Ħ	6				_										J	1	
	D ₁					П			Γ		П	Г		П				П	Ď															L	Ш
1	D ₀	-	-	-	-	-	-	-	L	-	-	-	_	-	-	-	-	-	b																ᅵᅵ
1			5	4	3	2	19	18	13	12	9	8	7	6	17	16	15	14	Γ																1
.	_	Н	ī							Ë	۴	Ť	H		A	c	В	 A	1																1
	VARIABLE		N +	LEFT (Down)	3	COUNT\SHIFT	CH SPUT	イトマエ	BUSY					大のトーラ山	ľ		3	~																	
] '''''	∰		7"	ば	Ī	に	F	T	Y			Ì		ايا																					-
	ŠZ			1	RIGHT! UP	3								-				1																	
		L	L	7	8	8	L	L	L	L		L		L	L		L	L	L				_										_		
				-	-		-		_				_	_			-	_			_	_	_				-	_	_	-	-	-	_	_	-

TB01460

0

Signetics

AN10 4-Bit Binary-To-7 Segment Decoder

Application Note

Application Specific Products

INTRODUCTION


Using the PLS153 or PLS153A, a 4-bit binaryto-7 segment decoder may be easily constructed. This paper will cover Hex-to-7 seqment decoder, BCD-to-7 segment decoder, decoder with latches, and decoder with multiplexer. The architecture of PLS153/153A is basically an AND-OR matrix. The large number of inputs of each AND term is ideal for decoder applications, and the ability to drive the entire OR array makes possible the efficient use of AND terms such that, together with the programmable output polarity, a minimum number of AND terms is needed to implement the decoder function. Another important feature of the PLS153/153A architecture is the 10 bidirectional I/O pins. The bidirectionality of these pins provides internal feedback to the AND matrix, which eliminates the need for external wiring and, more importantly, it saves I/O pin requirements. All I/O pins of the PLS153/153A have tri-state output buffers, each may be enabled or disabled by its own controlling AND terms. In applications where high current drive is necessary but low power consumption is still desirable, the AND term controlled tri-state buffers are ideal for multiplexing. The LED display may be driven at a higher current and lower duty cycle to get better brightness/current efficiency and reduce the overall power dissipation.


DESCRIPTION

Hex-To-7 Segment Decoder

A 7 segment display (Figure 1) may be used to represent a hexadecimal number as shown in Table 1. The format serves merely as an example. Some designers may prefer other configurations, particularly for letters B and D. Before implementing the truth table with programmable logic devices, one has to decide whether the outputs should be Active-High or Active-Low. If a moderate drive current of 15mA or less is needed, and if a common anode LED

display is used, then an Active-Low output configuration is sufficient. On the other hand, if only a common cathode LED display is available and the current drive requirement is not very critical, an Active-High output configuration may be used. The change of output polarity may be easily affected by putting in the POLARITY section 'H' for Active-High and 'L' for Active-Low. Since the output polarity is programmable, one may choose to describe the logic in terms of outputs equal to '1's or outputs equal to '0's.






NOTE:

PLSXXX and 82SXXX are interchangeable part numbers.

AN10

Table 1. Truth Table of Hex-to-7-Segment Decoder



AN10

Table 2. H/L Programming Table for Binary-to-7-Segment Decoder

829153/153A PROGRAMMING TABLE DRAWING ID: B TO T SEG DECODER REU. —

DESIGNER. D.K. (1) 2016 DRAFF. (2/15/8/4 POLBEITY

DES	IGNER: D.K. WONG DATE: 12/15/84	POLARITY	
		HHLLLLLLLH	
	AND	OR ·	COMMOUTS
ı	i B(1)	B(O)	
	7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0	9 8 7 6 5 4 3 2 1 0	INPUT OUTOUT
0		· · A A A A A A · ·	0 0
1		· · · A A · · · ·	1
2		· · A A · A A · A ·	
3		· A A A A · A ·	3 3
4			
-		$AA \cdot AA \cdot$	4 4
5		· · A · A A · A A ·	5 5
6		· · A · A AAAA -	6 5
7		· · A A A · · · ·	7 7
8		···AAAAAAA	8 8
9	H	· · AAAA AA	9 9
10	크 <u></u>	AAA - AAA -	10 A
11		· · AAAAA.	// b
12		A A A A A .	/2 C
13		· · · A A A A · A ·	13 d
14	H H H L	· · A · · A A A A ·	14 E
15		· A · · AAA ·	5 F
16		7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7	<u> </u>
17			
18			
19	┠╌┊┼╀┊┊┼╂┊┼┼┼┼┼┼╂		
20	▊▗▘▗▘▋▗▘▗ ▐▗▘ ▗ ▘▗▘▋		
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31	▊▗▘▗▘▐▗▗▗▐▗ ▗ ▗ ▐▗ ▊		
D9	▊▋▗▗▗▗▗▗ ▗▗▗▗▗▗▗▗▗▗▗▗▗▗▗▗		
D8	┠ ╶┊┊ ╂┼┼┼┼		
_	▊▗▘▗▘▗▘▗▘▗▘▗ ▐▗▘ ▍		
07	<u> -:-:-:- -:-:- -:-:- -:-:-</u>	ENABLE B7 FOR OUT	
D6		11 B6 "	1, 1 B
D5		" B5 "	<u>!' </u>
D4	<u> </u>	" B4 "	" " D
D3		" 88 "	11 11 E
D2	<u> </u>	" B2 u	u , F
D1			" " G
DO			
N			
A		4 00 0 A 11 11 11	
M E	EX X IN		

TB01001S


AN10

Table 3. H/L Programming Table for Binary-to-7 Segment Decoder

		ID: BTO TSEC DECORE REU. A
DES	IGNER: D-K. WOLG DATE: 12/15/84	POLARITY Historical printing in
_		H:H H: H: H:H IH IH :H :H
	I B(I)	0A B(O)
		9:8 7:6:5:4 3:2:1 0 COMMENTS
0		A . D
1		· · · · · A A A A · I
2		· · · A · · A · · Z
3		• • • • • • • AA:• • 3
4		· · A · · · A A · · · · · · · · · · · ·
5	= LH LH	· · · A · · · A · · · · · 5
6 7	LHHL	
8		· · · · · AAAA · 7
÷		······································
10		· · · · · · · · · · · · · · · · · · ·
11	# 4 MM	· · A A · · · · · · b
12		· · · A A · · · · A · E
13		· · 4 · · · · A · · · d
14		A A E
15		· · · A A A · · · · F
16		
17		
18	┠┋┊┊╃┋┊╃┇┼╃┋	
19	┠╬╬╬╃╬╬╬╃╬╂╬╬┼╃╬	
20 21	┠┋┊┊╂┋┋┋┪╏	▋ ┊┞┊┞┊┼┊ ╏
22	┠┇┊╏╏┊╏┋┋	▊┊┼┊┊┼┊┼┪
23	▊▋▐▐▐▐▐	1
24		
25		
26		
27		
28		
29		
30		
31	┠╬╬╬╫╬╬╬╫	
D9	┠ ┆┆┆╎┆┆╏┆╏┆┆┆╎ ┞	(*) SINCE THIS TERM IS "INACTIVE",
D8	▊▗░▗▗▗▗▗▗▗▗ ▗▗▗▗▗▗▗	IT MAY BE DELETED.
07		THELEFORE, THE TOTAL # of
06 05		TEMS RÉQUIRZO IS 15.
D3		
D3	G-1-4-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	
02	<u> </u>	
D1	#======================================	
DO		
И		
A		400 a w u v
Ë	1 E × 7 10	

9-30

AN10



9-31

AN10

In this example, an Active-Low output goes Low when a segment is to be turned on. The truth table shown in Table 1 is translated into an H/L programming table as shown in Table 2. Since the LED display used here is common anode, the output polarity of each output pin is programmed "L" so that an output goes low when a segment is to be turned on. The decoder takes 16 AND terms. Notice that all outputs go Low when input equals "B". If

the logic is written for "0s" instead of "1s", one AND term could be saved. Table 3 shows that the same circuit may be implemented by using only 15 AND terms. Notice that the polarity is the reverse of that of Table 2. The outputs may be turned on and off by I₇, /OE, which controls the 7 tri-state output buffers through control terms (AND terms D₁ to D₇). The same design is also implemented using Boolean equations with AMAZE. Figures 2

through 4 are, respectively, pin list, logic equations, and logic simulation results of the hex-to-7 segment decoder circuit generated by AMAZE. Table 4 is the H/L table generated by AMAZE. In the process of generating Boolean equations for the decoder, common product terms are used to economize the usage of AND terms.

Table 4. H/L Table Generated by AMAZE for Binary-to-7 Segment Decoder

te		-	- **	****	**** ****	***	***	***	**1	+ OC	T 1	ι,			νG					
5 15 3	;									!		P	OL	AR	ΙΤΥ			!		
•										!н	:H:	:Н:	н:	H:	H: H	: H	H	H!		
!		1		!		E	(i)			!				В(o)			!		
!					8_7															
!-		-,L	LL	H!-	_;_ _;_		,			-!A	A,	,A	•		A,A	Α	A	A!		
2!-		-,L	LH	H!-	-,-				_	-!A	A.	, H	À	• '	н,н	•	:	A!		
3!-		-,н	HL	H!-	-,-		· -,		_	-!A	A.	, А	•		. , .	Α	•	.A!		
1!-		-,L	HL	H!-	-,-		٠-,		_	-!A	Α,	, -	А		. ,A	•	•	A!		
5!-		-,L	HL	1.1-	-,- -,-				_	-!A	A	•	A	À	. , . 	:	À	A!		
7!-		H	нн	L!-					-	-!A	A.		Α	Α				A!		
3!		-,H	нн	H!-	-,-		· -,		-	-!A	A.	, -	A	A I	Α,.		•	A!		
/:-		-,L	HH	HI-	-,-		· -,		_	-:A	A.	•	•	H .	 A.A	A	Å	A!		
1!-		-,н	LL	H!-	-,-		· -,		-	-!A	A	, .	•		.,A		•	A!		
2!-		-,н	LH	L!-	-,-		· -,		-	-!A	A.	, -	-	- 1	Α,.		•	A!		
S!-		-,L	LH	H!-	-,-				_	-!A	A	•	•	•	.,6	. A	Α	A:		
5!0	0 0	0,0	0 0	0!0	0,0	0 0	, o,	0 0	0	0.4	A	,Α	A	Ā	Α,Α	Ā	Α	A!		
5!0	0 0	0,0	0 0	0!0	0,0	0 0	0,	0 0	0	O!A	A	, A	Α	A	Α,Α	Α	Α	A!		
					0,0															
					0,0															
0!0	0 0	0,0	0 0	0!0	0,0	0 0	0,	0 0	0	O!A	A.	,Α	Α	Α	Α,Α	Α	Α	A!		
					0,0															
					0,0															
1:0	0 0	0,0	0 0	0!0	0,0	0 0	ο,	0 0	0	016	A	,A	Α	Α	A , A	Α	A	A!		
					0,0															
					0,0															
					0,0															
					0,0															
					0,0															
					0,0							•••	•	••	•••		•			
					0,0															
7!L		_,_		-!-	-,- -,-		,		_	-!										
5!L		-;-		-!-	-;-		;		_	-!										
4 ! L		-,-		-!-	-,-		,		-	-:										
					-,- -,-															
1!L		_;_		-!-	-,-		:		_	- !										
0!0	0 0	0,0	0 0	0:0	0,0	0 (0,	0 0	0	0!										
,	N N	N 7	v x	ым	N /	,	, ,	, ,	,	N N	N	,	,	,	, ,	, ,	,	N		
ó	77	7	. ^	. /	/ S	S	S	SS	S	1	′ /	S	S	S	5 5	S	S	/		
Ε	C C	C		C	CE	E	E	EE	E	CC	; c	Ε	Ε	E	EE	Ε	E	С		
					G	6 (5 G	G G	i G			G	G	ti	6 6	, Li	6			

9-33

AN10

```
A: 7deco153.STD
4-bit binary to 7-segment decoder simulation
INPUTS <=B(I/O)=>
76543210 9876543210
00000000 ..LLLLLLH.
00000001 ..HLLHHHH.
00000010 ..LLHLLHL.
00000011 ..LLLLHHL.
00000100
         ..HLLHHLL.
00000101 ..LHLLHLL.
00000110
00000111 ..LLLHHHH.
00001001 ..LLLLHLL.
00001010
         ..LLLHLLL.
00001011
         ..HHLLLLL.
00001100
         ...LHHCLCH.
00001101
00001110 ..LHHLLLL.
00001111 ..LHHHLLL.
10001111 ......
10000000 .....
                       I/O CONTROL LINES
          IIBBBBBBBI
         IIBBBBBBBBI
                       ACTUAL I/O USAGE
PIN LIST..
08 07 06 05 04 03 02 01 19 18 17 16 15 14 13 12 11 09 ;
                        Figure 4
```

```
****** P T N
                                    L I S T *************
                                         PIN** FNC **
                                                +5V **VCC
                                        1-20 **
                        **
                            2-1
                                       i-19 ** B
i-18 ** B
                                                    **N/C
                 **
                                                    **N/C
    N/C
                        **
                             5-1
                                       !-16 ** B
!-15 ** B
                                                    **/SEG B
                                                    **/SEG_C
                            6-1
7-1
                                       I-14 ** /B
    N/C
                 **
                        **
                                                    **/SEG D
    /OE
                                                    **/SEG E
                                        1-12
                                                    **/SEG
                                                    **/SEG_G
                    ov
Figure 5. Pin List of Binary-to-7 Segment Decoder Generated by AMAZE
```

BCD-To-7 Segment Decoder


Using the same principle as in the previous example, a BCD input may be converted to a 7 segment display. If the input will always be within the range of 0000B to 1001B, the design will take ten AND terms to implement the decoding function. But if the display of an error message is desired when input exceeds 1001B, the design shown in Figures 5 and 6 and Table 5, may be used. Alternatively, the error message "E" will be displayed if the input does not equal anything between 0000B and 1001B inclusively. The circuit used to detect that none of the ten AND terms being true is shown in Figure 7 where if the input is outside of the range of 0000B to 1001B, none of the terms ZER to NIN will be active, which in turn causes the output of the NOR term to be High. The High output then causes the "E" term to be active and thus an output "E" is displayed. This scheme takes two propagation delays before "E" is displayed but only one delay for "0" to "9" to be displayed. The circuit shown in Figure 7 is implemented as shown in Table 4, column B(O)0 of terms 0 to 9, and term #11. The output B(O)0 becomes High when terms 0 to 9 are inactive, $(T_0 + T_1 + T_2 + T_3 + T_4 + T_5 + T_6 + T_7 + T_8)$ $+ T_9$) = 0 where T_0 is term #0, T_1 is term #1, T2 is . . ., etc. B(O)0 is then fed back to the input of term #11 which, when active, causes outputs B and C to be High, segments B and C to turn off and the other segments to turn on. Term #10 is left blank to separate the main decoding function and the feedback function for the sake of clarity of this demonstration. A similar feature (the COMPLEMENT ARRAY) may be found in PLS155/157/159 where the feedback path is buried inside the chip without having to use up one I/O pin. Notice that this feature greatly reduces the number of AND terms needed. But for device architectures which do not allow common AND terms, this logic minimization will not be possible. Figure 8 and Table 6 implement design with AMAZE. The circuit is then simulated as shown in Figure 9.

```
N@DEVICE TYPE
825153
eDRAWING
********
         ******* DCD-TO-7 SEGMENT DECODER
eREVISION
****** REV. -
****** OCT 1, 1984
@SYMBOL
****** FILE ID: BCD-7153
@COMPANY
@NAME
***** DAVID K. WONG
edescription
******
   This circuit converts a 4-bit BCD code into a 7-segment display.
   The display is a common anode 7-segment LED.
   The output of the 82S153 goes LOW for each segment that is ON.
***********************************
                                TRUTH FABLE
                    ZYXW
                                  a b c
                                             e
                                                  q
                     0000
                      001
                                  1
                                       0.
                    0010
                                    0
                                                  0
                      0 1 1
                      100
                                  1
                                    0
                                       0
                                               0
                                                  0
                    0101
                                  0
                                    1
         d
                     0 1 1 0
                    0
                      1 1 1
                                  0
                                    o
                                       0
                    1000
                                  0
                                    0
                                       0
                                          0
                                             0
                                               0
                                                  O
                     1001
                     1010
                                  1
                                    0
                                       0
                                               1
                                                     Display E (error)
                    1011
                                  1
                                                  1
                     1 1 0 0
                                  1
                                    O
                                       O
                                          1
                                             1
                                               1
                                                  1
                    1 1 0 1
                                  1
                                    0
                                       0
                    1 1 1 0
                                    0
                                       0
                                  1
                                          1
                                             1
                                               1
                                                  1
                    1 1 1 1
@COMMON PRODUCT TERM
ZER = /z * /y *
ONE = /z * /y *
TWO = /z * /y *
THR = /z * /y
FOU = /z *
FIV = /z *
SIX = /z
SEV = /z
EIG =
NIN =
      z *
AAA =
BBB =
CCC =
      z *
= ddd
      z
        *
EEE =
      2 *
          У
               x
FFF =
                                                                    TB01071S
```

Figure 6. Boolean Equations for BCD-to-7 Segment Decoder for AMAZE

AN10

```
@LOGIC EQUATION
                ONE + FOU + AAA
/SEG_A =
/SEG_B =
                 FIV + SIX
/SEG_C = TWO
/SEG_D = /( ZER + TWO + THR
/SEG_E = /( ZER + TWO + SIX
/SEG_F = /( ZER + FOU + FIV
/SEG_G = /( TWO + THR + FOU
@I/O DIRECTION 150/1, 152/3,
                   OUTPUTS ARE ENA
                   THEREFORE, D1..
D1 = OE
D2 = OE
D3 = OE
D4 = OE
D5 = OE
D6 = OE
D7 = OE
                                 END
                                                                                                TROTORIS
                                        Figure 6 (Continued)
```



AN10

Table 5. H/L Table for BCD-to-7 Segment Decoder Generated by AMAZE

```
- ******* OCT 1, 1984
Date
Rev/I. D.
            - ****** REV. -
825153
                                          POLARITY
Ŧ-,
                                     !H:H:H:H:H:L:L:L:L:H!
E !
RI
                          B(i)
                                             B(o)
   !7_6_5_4_3_2_1_0!9_8_7_6_5_4_3_2_1_0!9_8_7_6_5_4_3_2_1_0!
 2!- - - -,H L H L!- -,- - - -,- - - -!A A,A . . .,. . A!
3!- - - -,H L H H!- -,- - - -,- - -!A A,A . . .,. . A!
 6!---,H H L!--,----!A A,A . . ., . . A!
7!---,H H H L!--,-----!A A,A . . ., . . A!
8!---,L H L H!--,-----!A A,. A . A,. A A A A!
9!---,L H L!--,-----!A A,. A . A,A A A A!
11!----,L L L L!--,-----!A A,. . . A,A A . A!
12!----,L L H H!--,----!A A,. . . A,. . . A
13!----,H L L!--,----,----!A A,. . . A,A A A A!
14!----,H L L H!--,------!A A,. . . A,. A A A!
 15!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
16!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
 17!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
 18!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
19!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
20!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
21!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
22!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
23!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
24!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
25!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
26!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
27!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!4 4,4 4 4 4 4 4 4
28!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
29!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
30!0 0 0 0,0 0 0 0!0 0,0 0 0,0 0 0 0!A A,A A A A,A A A A!
31!0 0 0 0,0 0 0 0!0 0,0 0 0,0 0 0 0!A A,A A A A,A A A A!
D9!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!
DB!O O O 0,0 O O 0!O 0,0 O O 0,0 O O !
D5!L - - -,- - - -!- -,- - - -,- - - -!
D3!L - - -,- - - -!- -,- - - -,- - -!
D2!L - - -,- - - -!- -,- - - -!
D1!L - - -,- - - -!- -,- - - -!
DO!O O O O,O O O O!O O,O O O O,O O O!
   ECCC
                  CCEEEEEECCCEEEEEEC
                      6666666
                                         6666666
                      ĀBCDĒFG
                                       ĀBCDEFG
```

9-37

November 1986

9

AN10

```
@DEVICE TYPE
****** 825153
eDRAWING
****** BINARY-TO-7 SEGMENT DECODER
eREVISION
****** REV. -
EDATE
****** OCT 1, 1984
esymbol
****** FILE ID: BCD77153
ecompany
****** SIGNETICS
eNAME
***** DAVID K. WONG
edESCRIPTION
This circuit converts a 4-bit BCD code into a 7-segment display.
  The display is a common anode 7-segment LED.
  The output of the 82S153 goes LOW for each segment that is ON.
```

					IRUI	п (HDL	⊏ .				
a	Z	Υ	X	W	a	b	C	d	e	f 	9	
f ! ! b	0	0	0	0	0	0	0	0	0	0	1	
1 g 1	0	0	0	1	1	0	0	1	1	1	1	
	0	0	1	0	. 0	0	1	. 0	0	1	0	
e: :c	0	0	1	1	0	0	0	0	1	1	0	
1 1	0	1	0	0	1	0	0	1	1	0	0	
	0	1	0	1	0	1	0	0	1	0	0	
d	0	1	1	0	0	1	0	0	0	0	0	
•	0	1	1	1	0	0	0	1	1	1	1	
	1	0	0	0	0	0	0	0	0	0	0	
	1	0	0	1	0	0	0	0.	1	0	0	
Over Range	1	o	1	0	. 0	1	1	0	0	0	0	Display E (error)
н	1	o	1	1	o	1	1	0	0	0	0	in i
	1	1	0	0	0	1	1	0	0	0	0	11
	ī	1	ō	1	Ö	1	1	ō	ō	ō	ō	•
	1	1	1	ō	0	1	1	ō	ō	ō	ō	n ·
	1	1	1	1	0	1	1	Ó	o	Ö	0	••

TRUTH TAREF

```
ECOMMON PRODUCT TERM

ZER = /z * /y * /x * /w ;

ONE = /z * /y * /x * w ;

TWO = /z * /y * x * /w ;

THR = /z * /y * x * /w ;

FOU = /z * y * /x * /w ;

FIV = /z * y * /x * w ;

SIX = /z * y * x * /w ;

SEV = /z * y * x * /w ;

EIG = z * /y * /x * /w ;

NIN = z * /y * /x * w ;
```

Figure 8. Boolean Equation for BCD-to-7 Segment Decoder

TB01101S

AN10

```
@LOGIC EQUATION
  When input is greater than 9, OVR ( Over Range ) will go HIGH, WHICH
  will be fed-back to the AND array to control the segments.
  Here the OVR pin and the feedback loop is used as COMPLEMENT ARRAY.
  The COMPLEMENT ARRAY saves 5 P-terms but loses one I/O pin.
OVR = /( ZER + ONE + TWO + THR + FOU + FIV + SIX + SEV + EIG + NIN ) ;
/SEG_A =
           ONE + FOU
/SEG_B =
           FIV + SIX + OVR
/SEG_C =
           TWO + OVR
/SEG_D =
           ONE + FOU + SEV
/SEG_E =
        /( ZER + TWO + SIX + EIG + OVR
                                                       )
           ONE + TWO + THR + SEV
/SEG F =
/SEG G =
           ZER + ONE + SEV
@I/O DIRECTION 150/1, 152/3, 154-9
            OUTPUTS ARE ENABLED WHEN JOE GOES LOW.
            THEREFORE, D1...D7 = /(/OE) = OE
D1 = OE
D2 = DE
D3 = OE
D4 = OE
D5 = OE
D6 = OE
       ij
D7 = OE ;
                     END OF LOGIC EQUATIONS
          **********
                          Figure 8 (Continued)
```

AN10

Table 6. H/L Table of BCD-to-7 Segment Decoder Generated by AMAZE

```
- ************************* OCT 1, 1984
Rev/I. D.
          - ****** REV.
829153
                                      POI ARTTY
                                 !H:H:H:H:H:H:L:H:H:L!
R !
                       B(i)
                                 !
M !
  !7_6_5_4_3_2_1_0!9_8_7_6_5_4_3_2_1_0!9_8_7_6_5_4_3_2_1_0!
 2!- - - -,L L H L!--,- - - -,- - - -!A A, . . A .,A A . A!
 3!----,L L H H!--,----!A A,..., A . A!
 4!----,L H L L!--,----,---!A A,A . . A,. . A!
 5!- - - -,L H L H!- -,- - - -,- - - -!A A,. A . .,. . . A!
 6!----,L H H L!--,----!A A,. A . .,A . . A!
 8!----,H L L!--,----!A A,...,A . . A!
 9!----HLLH!--,----,----!AA,. .
11!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
12!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
 13!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
14!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
 15!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
16!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
17!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
18!0 0 0,0,0 0 0 0!0 0,0 0 0,0 0 0 0!A A,A A A A,A A A A!
1910 0 0 0,0 0 0 010 0,0 0 0 0,0 0 0 01A A,A A A A,A A A A!
20!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
21!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
22!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
23!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
24!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
25!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
26!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
27!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
28!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
29!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
30!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
31!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
D9!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!
DB!O O O O,O O O O!O O,O O O O,O O O O!
D7!L - - -,- - - -!- -,-
D6!L - - -,--- - -!- -,- - - -,- - -!
D5!L - - -,- - - -!- -,- - - -,- - -!
D4!L - - -,- - - -!- -,- - - -,- - -!
D3!L - - -,- - - -!- -,- - - -,- - -!
D2!L - - -,- - - -!- -,- - - -,- - -!
D1!L - - -,- - - -!- -,- - - -,- - -!
   / N N N Z Y X W N N / / / / / / O N N / / / / / / O
                //SSSSSSSV//SSSSSSSV
   ECCC
                 CCEEEEEERCCEEEEEER
                    6666666
                                     6666666
                    ABCDEFG
                                     ABCDEFG
```

9-40

November 1986


AN10


```
A:bcd77153.STD
yhgfikuhyfouiy
INPUTS <=B(I/0)=>
76543210 9876543210
                             TRACE TERMS
OCCOOCCO ...LLLLLLHL s
00001111 ..LHHLLLLH
10001111 ......H
00000000 ..LLLLLLHL
01000001 ..HLLHHHL
01000010 ..LLHLLHLL
01000011 ..LLLLHHLL
01000100 ..HLLHHLLL
01000101 ..LHLLHLLL
01000110 ..LHLLLLL
01000111 ..LLLH###L
01001000 ..LLLLLLLL
01001001 ..LLLLHLLL
01001010 ..LHHLLLLH
01001011 ..LHHLLLLH
01001100 ..LHHLLLLH
01001101 ..LHHLLLLH
01001110 ..LHHLLLLH
01001111 ..LHHLLLLH
11001111 .....H ;
                             I/O CONTROL LINES
DESIGNATED I/O USAGE
            I I BBBBBBBO
08 07 06 05 04 03 02 01 19 18 17 16 15 14 13 12 11 09 ;
         Figure 9. Simulation Results of H/L Table
```

BCD-To-7 Segment Decoder with Output Latches


Output latches may be constructed by using the bidirectional I/Os of PLS153/153A as shown in Figure 10. When /LE (latch enable) is High, the output equals the input. But when /LE is Low, the output is latched. Changing the input will not effect the output. Segments a and e are used to illustrate the decoding and latch circuit as shown in Figures 11 and 12 which are expressed in H/L format as shown in Table 8. The complete design of the decoder is shown in Figures 13 and 14 and Table 7. With the output latches, the circuit cannot be tri-stated since the tri-state condition will interrupt the feedback path. An alternative approach is shown in Figure 15 where the display is a common cathode, the segment drivers are always on and the duty cycling is implemented with a digit driver which pulls the common cathode of the display to ground as the input "Duty Cycle" goes High. A common practice is to drive the segments with 10 time the desired DC current and drive the digit with a 10% duty cycle pulse. The H/L implementation is as shown in Tables 9 and 10. The "Duty Cycle" control input is generated externally.

AN10





AN10



9

AN10

```
@DEVICE TYPE
               ****** BCD-TO-7 SEGMENT DECODER
 @REVISION
 @SYMBOL
******* FILE ID: BCD7L153
 QCOMPANY
 @DESCRIPTION
     TRUTH TABLE
                              ZYXW
                                                                 1
1
0
1
0
1
             d
                              1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1
            Over Range
                                                                             Display E (error)
0COMMON PRODUCT TERM

ZER = /z * /y * /x * /w * /LE

ONE = /2 * /y * /x * w * /LE

THQ = /2 * /y * x * /w * /LE

THR = /2 * /y * x * w * /LE

FUU = /2 * y * /x * /w * /LE

FIV = /2 * y * /x * /w * /LE

SIX = /2 * y * /x * /w * /LE

SEV = /2 * y * /x * /w * /LE

SEV = /2 * y * /x * /w * /LE

NIN = z * /y * /x * w * /LE
* Feedback circuits to form D-latches.
    Figure 14. Boolean Equation of BCD-to-7 Segment Decoder with Latches
```

9

4-Bit Binary-To-7 Segment Decoder

AN10


AN10

Table 7. H/L Table of BCD-to-7 Segment Decoder with Latches

```
- ********************* OCT 1, 1984
Date
Rev/I. D.
            - ***** REV.
828153
                                           POLARITY
                                     !H:H:H:H:H:H:L:H:H:L!
                          B(i)
                                              B(n)
  .!7_6_5_4_3_2_1_0!9_8_7_6_5_4_3_2_1_0!9_8_7_6_5_4_3_2_1_0!
 0!- H - -,L L L!- -,- - - -,- - - -!A A,. . . .,A . A A!
1!- H - -,L L L H!- -,- - - -,- - -!A A,A . . A, A A A!
 2!- H - -,L L H L!- -,- - - -,- - - -!A A,. . A .,A'A . A!
 3!- H - -,L L H H!- -,- - - -!A A,. . . .,. A . A!
4!- H - -,L H L L!- -,- - - -!A A,A . . A,. . . A!
 5!- H - -,L H L H!- -,- - -,- - -!A A,. A . .,. . . A!
6!- H - -,L H H L!- -,- - - -,- - -!A A,. A . .,A . . A!
 7!- H - -,L H H H!- -,- - - -,- - - -!A A,. . . A,. A A!
 8!- H - -,H L L!- -,- - - -,- - - -!A A,. . . .,A . . A!
 9!- H - -,H L L H!- -,- - - -,- - - -!A A,. . . .,. . A!
10!- L - -,- - - -!- -,- - - -!A A,. . . .,. . A!
11!- L - -,- - - -!- -,H - - -,- - - -!A A,A . . .,. . . !
12!- - -,- - -!- -,- - - -!A A,A A . . . . !
13!- L - -,- - -!- -,- H - -,- - - -!A A,A A . . . . !
14!- L - -,- - -!- -,- H - -,- - -!A A,A A . . . . . . !
15!- L - -,- - - -!- -,- - - H,- - - -!A A,. . . A,. . . .
16!- L - -,- - - -!- -,- - - -,L - - -!A A,. . . .,A . .
17!- L - -,- - - -!- -,- - - -,- H - -!A A,. . . .,. A . .!
18!- L - -,- - - -!- -,- - - -,- - H -!A A,. . . .,. . A .!
19:0 0 0 0,0 0 0 0:0 0,0 0 0 0,0 0 0 0:4 4,4 4 4 4,4 4 4
2010 0 0 0,0 0 0 010 0,0 0 0 0,0 0 0 014 4,4 4 4 4,4 4 4
2110 0 0 0,0 0 0 010 0,0 0 0 0,0 0 0 014 4,4 4 4 4,4 4 4
22!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
23!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
24!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
25!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
26!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
27!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
28!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
29!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
30!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
31!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
D9!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!
DB!O O O 0,O O O 0!O O,O O O 0,O O O !
D7!----,-
D6!----,----!--,-----!
D5!----!--,---!
D4!----,---!
D3!----,---!
D2!---,---!
D1!-----
   N / N N Z Y X W N N / / / / / 0 N N / / / / / 0
                   //SSSSSSSV//SSSSSSSV
   CECC
                   CCEEEEEERCCEEEEEER
                       6666666
                                          6666666
                       ĀBCDĒFG
                                          ABCDEFG
```

November 1986 9-46

AN10



9

AN10

Table 8. BCD-to-7 Segment Decoder Using Complement Array

820	153/153A PROGRAMMING TABLE DRAWING	ID: BCD TO 7586 DECOME REU
	IGNER: D.K. Walg DATE: 12/15/84	
DES	Tonen: D. K. WOLG UNIE: 1415/84	H. H. D. H. J. H. H. H. L. H. L.
_	AND	OR
	I B(I)	B(0)
	7:6:5:4 3:2:1:0 9:8 7:6:5:4 3:2:1:0	9:87:6:5:43:2:1.0
0		· · · · · · · · · A A
<u> </u>		· · A · · A A A A A
2		· · · · A · · A · A
3		· · · · · A A · A
5		· · A · · A A · · · A
6		· · · A · · · · · · · A
7		· · · · · · · · · · · · · · · · · · ·
8		A (+)
9		
10		
11		· · · A A · · · · · E FOL OURE-LANGE.
12		B(O)O AND TERM II
13		EDEM A COMPLEMENT
14		ARRAY.
15		
16		
17		
18	▊▗▘▗▘▗▘▗▘▗	
19	▊▗▘▗▘▋▗▘▐▗▘▊	
20	▊▗▗▗▗▗▗▗	▋ ૽૽ ▎ ┆┆┆┪┊┆ ┃
22	▊▗▘▗▘▗▘▗▘▗▘	
23	┠┆┆┆╏┊┆┆╏	
24	▊▗▘▘▊▐▕▐▐▐	
25		
26		
27		
28		
29		
30		
31		
09		(*) NOTICE THAT IN THIS PARTICULAR
D8		APPLICATION, THIS TORM NUMBER BE
07		PRESENT FOR THE COMPLEMENT
06		ALLAY TO FUNCTION MODERLY.
05		
D4 D3	 	
02	 	
01	;;===================================	
00		
N		
А		
и	o Exx n ja	4000000
Ε		

AN10

Table 9. Segments A and E with Latches

825	153/153A PROGRAMMI	NG TABLE DI	RHING	ID:			REU
DES	IGNER:				POLAR		
	,			\Box	H. W. W. W	L'H:H:L	
	· · · · · · · · · · · · · · · · · · ·	RHD B(1)		┣—	0R B(0)		
	7:6:5:4 3:2:1:0		1:0	9:8		3:2:1 0	
0	H L L L H		===		A		A= CE + W + X + Y + 3
1	H L H L L		-		4		+ 4 4 0 1 7 4 7 7 3
2	~; =;=;=;=;=;=				4		+ TB + A
3		ĬĬĬĬĬĬ			 	\vdash	
5	H L L L L	⊦⊹+⊹++		\vdash		4	F - 1 - 5 5 5 5 5 5
6	H L L H L		:::1	\vdash	+++	A	E= (E+ W+X+ Y+Z +6E+ W+X+Y+Z
7	4 L N N L					4	+4+ WEXEYE
8	4 H L L L					4	+LE+W4X+ ++=
9	H		- H			A	+ LE & OVR
10	4					4	+ CE + E
11		 		\vdash	\vdash		
13		 	⊹⊹- 	\vdash \vdash \vdash	+ + +	 	ONE = IF INDUTED-9
14		 		+	+++		
15					- 		
16							
17							
18				\Box			
19					$\rightarrow + +$		
20		 		\vdash	$\rightarrow + +$		
22		├┼┼┼┼		\vdash	+++		
23			++	\vdash	+++		
24							
25							
26							
27				Li			
28 29	▋ ┊┊┋┪┋	 		$\vdash \vdash$	$\vdash \vdash \vdash$	++++	
30	▋ ┊┊┊	ĬĬĬĬĬĬ	++1	\vdash	┝┷┿┿	 	
31		├┊╂╧┊┋ ┼			┝┿┿	++++	
09		 		سنسا			
DB				 			
07							
D6							
05			\Box				
D4			≟ ∔	<u> </u>			
D3		-:- -:-:- -:-		<u> </u>			
D2		 		├			
DO				\vdash			
×			_		: : :		
A	L	4 9					
H	A un > × 3	4 3	00/8		4	M X	
<u> </u>	<u> </u>		النند	<u></u>		۷٠٠٠	TB01191S

0

AN10

Table 10. H/L Table of BCD-to-7 Segment Decoder with Latches with Outputs Active-High

825	153/153A PROGRAMMING TABLE DRAWING	ID: BCD 7LM REU
DES	IGNER: D.K. WONG DATE: 12/26/84	POLARITY
_		: Z:L:ALL:ELL
	AND	OR
1	i B(i)	B(0)
	7:6:5:4 3:2:1:0 9:8 7:6:5:4 3:2:1:0	9:87:6:5:4 3:2:1 0
0	- H L L L L	· · · · · · A A D
1	- H L L L H	A A A A A /
2	- H L L H L	A A . A Z
3	- H L L H H	· · · · A A · A 3
4	- H L H L L	. A . A A 5
5	- H L H L H	· A · - A · · A 5
6	- H L H H L	. A - · · · A 5
7	- H L H H H	· · · A A A A A 7
8	- H H L L L	A B
9	- H H L L H	A A 9
10 11	┠ ┆┊┊╏┋┋┋┋┋	
12	- - - - - - - - - - - - - - - - - - -	· A A · · · · E (ERROR)
13		A SEG A LATCH
14		A SEG A LATCH
15		. A
16		
17		· · · · · · · · · · · · · · · · · · ·
18		
19		A G
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		
D9		DIL OUTOUT BOLDELTIES ARE INVESTED
D8		SO THAT AN "A" CANSAS A"LOW" CHTRA
07		A "." CAUSES A "HIGH" OUTPUT.
D6		
05		SINCE ALL OUTDUTS ALO INVESTED, THE
D4		FEEDBACK CIRCUITS FOR THE LATERS
D3		ALE ALSO INVERSED
D2		
D1		THE OVE QUIBUT CREATS THE "BRICK"
00		DISPLAY IE INPUT \$ (0 TO 9)
N		
A	K K K IN EU	1 8d
Ë		400000000000000000000000000000000000000

9

Signetics

AN11 PLD Programmable Retriggerable One-Shot

Application Note

Application Specific Products

Author: David Wong

FEATURES

- Programmable pulse-width/delay
- Maximum 256 clock cycles
- Asynchronous TRIGGER input
- Active-High and Active-Low outputs
- Asynchronous RESET
- 20-pin package

THEORY OF OPERATION


The one-shot consists of an FPLS PLS159 and an external clock which may be part of the system in which this one-shot is to work. As shown in Figure 1 and Table 1 the FPLS is configured to have a latch and an eight-bit binary up counter which is presettable by input data to any number less than 256. Since the input data is inverted before it is loaded into the registers, counting from the comple-

ments of the input to FF will give the correct number of counts as counting from the input down to 00.

Pulse-width/delay inputs may be the outputs of another device or switches. When /RESET goes Low, flip-flops are set to all 1's (terms PB and PA). At the rising edge of the next clock, data is latched into the registers (terms LB and LA). When /TRIG goes Low, it is latched into the input latch formed by term # 0, 1, 2 and 13. The output O1 of the latch goes High and O2 goes Low which enables the 8-bit counting cycle. The O1 and /O1 will maintain their output levels until the end of the counting cycle at which time the counter reaches the count FF, resets the latch by term # 13, and sets O2 High. At the rising edge of the next clock, terms LA and LB cause data to be loaded again into the registers, and the device is ready for another /TRIG input. The output wave-forms are illustrated in Figure 2.

If the /TRIG pulse-width is longer than the desired pulse-width of the one-shot, the device will react as mentioned above, and at the end of the count cycle new data will be loaded, another count cycle begins while the outputs remain set by the /TRIG input without changing throughout the change-over of one count cycle to another. O1a, on the other hand, will go Low for one clock period at the change-over. As long as the /TRIG is Low, O_{1a} will continue to pulse Low for one clock period at the change-over of one count cycle to another. The output O2 will pulse High for one clock cycle at the change-over. Figure 2 illustrates output wave-forms for both cases. The output wave-forms are as illustrated in Figure 2.

The one-shot is implemented by programming the PLS159 as shown in Table 1. The logic representation of the program is shown in Figure 3.



PLD Programmable Retriggerable One-Shot

AN11


Table 1. PLS159 FPLS Program Table

										С			FF N	IOD	E						E	LE			E,				POL			
alatana.										A	A	A	A	A	A	A	Α				_							L	L	н	Н	
T E	L,	_							ND	_								F	EMARK	<u>_</u>					(0	R)						REMARK
R	С	Ļ		-	_	Ļ	_	K(1)	1 -	-	Γ-	T =		(P)	Γ <u>-</u>	Γ.	r :	1		Ŀ	-	<u></u>	4	(N)	_		۰	٦	B(Τ-	
0	-	3 L	2	1	0	3	2	1	0	7	6	5	4	+-	2	1	-	LATCH		-	6	5	4	3	2	1	-	3 A	2	1	-	Bo = 53
1	-	=	=	_	=	Ē	H	=	=	Ē	1=	Ē	=	ᆖ	=	E	E	LAICA		-	-	-		_	_	_	=	A	•	•		00 - 03
2		_	-	-	-	н	-	=	=	-	-	=	-	1	-	-	Ë	"		-	-	-		\exists	_	-	=	•	A	•	_	
3			Н	\vdash	-	r	\vdash	 	1	t	1	 	_	 	1	1	\vdash	 	A transmission	†	М	\vdash	Н	\dashv				П	Ť		T	<u> </u>
4	-	-	-	I	-	-	н	-	-	-	-	-	-	-	-	-	-	COUNT	CYCLE	-	-	-	-	-	_	-	0	•	•	•	•	
5	-	E	-	×	=		н	_	_	Ŀ	E	_	Ŀ	Ŀ	-	E	н			E	-	-	Ξ		=	0	^	•	•	•	-	
6	-	Ξ	Ξ	Ŧ		E	H	E	E	E	E	=	E	E	Ξ	H	Н			E	E	Ξ	Ξ	-	0	Ξ	_	•	•	•	-	
7	느	-	_	I	=	=	н	_	1=	E	1=	=	=	1=	Н	н	H			-	=	_		0	_	_	-	•	•	•		
8	<u> </u>	<u> -</u>	-	H	=	-	H	1=	-	上	1=	=	<u> -</u>		14	14	H	ļ		1=	=	_	0	듸		_	=	•	•	•		
9	=	-	-	H	<u> </u>	1-	Н	-	1-	1=	-	-	H		#	H			}	1=	-	0	듸			_	-	•	•	•	-	
0	=	1	1=	H	=	-	H	1=	-	=	=	1	Н	14	H			ļ	L	=	0	-	H	-	=	_	\vdash	•	•	•	+	ļ
11	=	F	F	н	F	-	н	=	-	+	۱۳	14	٣	۳	17	14	н	 	<u> </u>	0	-	-	듸	\dashv	\exists	=	-	•	•	•	·	
13	 	 	_	-	=	-	-	=	-	14	1	ш	H	14	H	1	lu	LATCH	·	-	-		_			_	-		A	A	١.	
14	F	F	Ē	-	-	\vdash	Ē	-	+	۳	۳	۲"	 ``	۴	1	۳	宀	-7(104		F	\vdash	H	H	H	H	-	<u> </u>	Ė	-	۴	Ť	
15	\vdash	\vdash	 	 	\vdash	 	1	1	t	t	t	1	H	t^{-}	T	t	t			t^{-}			Н	\dashv			Н	М	\vdash	T	†	<u> </u>
16	Т	T		Г	Т	<u> </u>	Г	Т	T	T	T	\vdash	T	T	1	T	T	l		T	Г	П								T	1	<u> </u>
17										Ι						Γ				L											L	
18																		L													L	
19		匚		匚		L				匚	匚			匚	匚	Γ				匚										L	厂	
20	<u> </u>	L	_	<u> </u>	_	<u> </u>	<u> </u>	_	1	L	L	<u>_</u>	ļ	<u> </u>	<u> </u>	1	<u> </u>	ļ		1	<u> </u>	Ц	Ц	Ц	Щ		L	_	_	_	4_	
21	<u> </u>	1	-	<u> </u>	-	<u> </u>	<u> </u>	-	1	1	1	<u> </u>	_	ļ	1	↓_	 	 		1	<u> </u>		Ц	Ц	Ш		L		_	_	↓_	<u> </u>
22	├-	├-	-	<u> </u>	-		-	-	\vdash	+	₽-	-	-	-	 	1	1	 			├-		-	\dashv	\vdash			\vdash	-	-	+	ļ
23	-	-	⊢	<u> </u>	-	-	-	-	-	\vdash	╁	-	-	-	-	\vdash	├-	 		╀	-	-	-	Н	H	_		-	\vdash	-	+-	
25	\vdash	+-	╁	-	┢	-	-	-	+-	+	╁	+	┝	+-	+-	+	╁	 		\vdash	-	\vdash	Н	\vdash	\vdash	-	 	+-	├-	┝	╁╌	
26	1	 	\vdash	\vdash	-	+	\vdash	-	\vdash	t	+	1	 	+	\vdash	+	t		·	t	+	\vdash	Н	Н	-	-	├	 	-	-	†	
27	-	t	T	 -	-	\vdash	 	-	t	t	T	\vdash	\vdash	t	T	t	T			T	1	\vdash	Н	Н	H	H		H	_	1	\dagger	<u> </u>
28		T	T	<u> </u>		_	T		T	T	T	Т	T	T	T	T	T			T			Н	Н	П	П			╅	T	T	
29			Γ							Ι			Γ			Ι					Γ										I	
30																				L												
31										L					L					L								L				
Fc	L	L	L	_	_	L	L	_	L	L	L	L	L	_	L	L	L															
Pe	-	1-	<u> -</u>	L	_	_	=	-	1	ᄂ	 	느	二	-	1-	1-	1-	\$5T Q4	70 Q7 HIGH	1												
R _B	-	1	1	-	-	<u> </u>	-	-	-	 	1.	-	1	 	1	1	1		AT 11800 / L	1												
L _o	-	=	౼	L	=	=	=	E	=	14	۲,	-	1	1	-	+	+-		TO 625 HIGH	1												
R.	F	+	-	۲	 	-	-	-	一	广	一	╀	 	尸	+	F	+-	301 020	10 025 111077	1												
LA	-	1-	-	=	-	_	=	=	-	+	н	н	1+	н	Н	14	14	LARTO D	ATA AT NEXT UK	1												
D3	-	1=	-	-	=	-	_	-	-	 -	-	=	-	=	1-	Ë	†-	1		1												
D2	-	-	1-	-	-	-	=	_	-	1-	1-	-	-	1-	1-	1-	-			1												
D1	E	Ŀ	I-	_	E	-	_	-	-	E	E	_	-	-	-	E	-			1												
DO	E	E	=	_	E	E	E	_	-	_	E	Ŀ	E	_	_	Ŀ	-]												
PI	N	5	4	3	2	9	8	7	6	19	18	17	16	15	14	13	12]		_												
A B E) :	TRIG		RESET		ota	,01	20	ö																							

COMMENTS:
This one-shot will load data at the end of the count cycle. If TRIG pulse-width is longer than the count cycle, output B3 will go Low for one clock period and go High again for another count cycle. Outputs B2 and B3 stay Low and High respectively until TRIG goes High and count cycle is completed without interruption.

PLD Programmable Retriggerable One-Shot


AN11



9

PLD Programmable Retriggerable One-Shot

AN11



November 1986 9-54

Signetics

AN12 Low Cost Programmer for PLD 20-Pin Series

Application Note

Application Specific Products


INTRODUCTION

The Low Cost Programmer (LCP) is designed to provide the user with a low cost alternative to program Signetics' PLD 20-pin series programmable logic devices. This system is a peripheral device which is to be controlled by a computer running Signetics software, AMAZE, or by a terminal. The LCP is connected to the host computer via the RS232 interface and will accept ASCII codes. The data transfer rate can be either 9600 or 4800 baud. The LCP system clock is 4800 baud. The basic measure of time in the system is in units of 13 µs. After every fuse is programmed, the LCP will automatically perform a verification cycle and feed data back to the computer. The system can be set to TEST mode which causes the outputs to cycle through the fusing sequence in an endless loop.

THEORY OF OPERATION

A block diagram of the LCP is shown in Figure 1. U1 generates the 9600 baud clock for U3 (UART) and the 4800 baud clock for the rest of the system. When data is transferred into U3, it is put on the system bus. U1 generates IDAV which enables the rest of the system to react to the input. Since each device can decode the input instruction, very few controls are necessary.

Figure 2 shows the system instruction set. Each consists of seven bits with the upper 3 bits being the instruction code and the lower 4 bits being data or finer resolution of the instruction code. Figures 2 and 3 of Appendix 1 show the fuse address tables of PLS153 and PLS159, respectively. Note that the Variable Addresses have seven bits (3 upper bits and 4 lower bits), whereas the Term Addresses have six bits (2 upper bits and 4 lower bits). Therefore, it takes up to four nibbles to define a fuse address. Once an address is defined, the Variable Address generator will increment automatically to generate the subsequent fuse addresses for the same Term Address. Loading a Term Address in the Term Address generator will always reset the Variable Address generator. Therefore, the Term Address should be entered first and then the Variable Address. The last entry is the fusing data in a 4-bit nibble. The system will automatically increment the Variable Address generator to program four fuses. Once the 4-bit fusing data is loaded, the system goes into an internal mode until



C2 (D6)	C1 (D5)	C0 (D4)	D3	D2	D1	Do	FUNCTION
0	0	0	х	X	х	х	System internal use
0	0	1	х	х	Х	х	System internal use
		-					
0	1	0	0	0	0	0	System reset
0	1	0	0	0	0	1	Set system ON-LINE
0	1	0	0	0	1	0	Set system OFF-LINE
0	1	1		4-bit	data		Load fusing data
1	0	0		4-bit	data		Load 4-bit lower TERM ADD.
1	0	1	2-bit data			Load 2-bit upper TERM ADD.	
1	1	0	4-bit data			Load 4-bit upper VAR ADD.	
1	1	1	3-bit data			Load 3-bit upper VAR ADD.	

NOTE

The upper and lower VARIABLE ADDRESSES will be reset to zero if upper or lower TERM ADDRESS is loaded into the LCP.

Figure 2. LCP Instruction Set

the fusing cycle for the four fuses are completed.

The following illustrates the sequence of programming operation:

- 1. Switch LCP to ON-LINE
- 2. Input 010 0000 reset LCP
- 3. Input 010 0001 put LCP "ON-LINE"

AN12


- Input 100 – load 4-bit lower TERM ADDRESS
- Input 101 00--load 2-bit upper TERM ADDRESS
- Input 110---- load 4-bit lower VARIABLE ADDRESS
- Input 111 0— load 3-bit upper VARI-ABLE ADDRESS
- 8. Input 011— load 4-bit fusing data, a "1" causes a fuse to be blown
- 9. U6, the fusing sequencer, causes the system to go into INTERN mode
- 10. Fusing sequence starts. See Figures 3 and 4
- Fusing cycle completed. Input next address:
 - a. If next TERM ADDRESS is different from the previous one, go to (4)
 - b. If next address is in sequence with the previous VARIABLE ADDRESS and in the same TERM, go to (8)
 - c. The Variable Address generator will always reset to 0 if TERM ADDRESS is loaded.


Figure 3 shows the sequence of fusing operation while the system is in internal mode. Figure 4 shows the timing diagram and voltage waveform of the fusing sequence of four consecutive fuses.

Analog Drivers:

V_P — This signal is current limited to 325mA. It is 1.25V to 1.75V when not fusing (idle). During the fusing cycle it takes on a value of 14.25V to 14.75V for a short time. The leading edge is slew rate limited to about 10 us.

V_{CCP} — This signal is the programming power supply. It can source up to 1A. It has a value of 1.1V to 1.3V when not fusing (idle).





November 1986 9-56

AN12

During the fusing cycle it assumes a value of 8.25V to 8.75V for the duration of the entire cycle (four fusing pulses – See Figure 4).

V_P Driver Circultry — The V_P signal is toggled by the Fusing Sequencer, U6, Pin 15. This TTL signal is buffered up by the switching transistor, Q3, and its associated resistors, R6 and R9. Transistor Q4 inverts the signal to achieve the correct phase relationship. It also performs the following circuit functions:

- It clamps the base of the Darlington transistor, Q5, to near ground through the R10 resistor.
- 2. Transistor Q4 discharges the slew rate time constant capacitor, C1, through the resistor, R10, and shunts the current from the current source, VR2, to near ground. This prepares the circuit for the next controlled slew rate edge at the beginning of the next fuse blowing cycle.
- 3. It provides a current sinking path to pull current out of the fusing socket enable line, thus creating a rapidly falling V_{CCP} trailing edge. The diode, D2, provides sourcing isolation while the resistor, R11, limits inrush currents. A ferrite bead on the R11 lead slows down this path. This prevents large currents from flowing through transistor Q4 at the low level switching transition time.

The voltage regulator, VR1, forms the 325mA current limit circuit in conjunction with the voltage dropping resistor, R8.

The controlled slew rate of the leading edge and the final level of the enable high output voltage V_P are generated in the following manner:

- A 10mA current source is formed by the voltage regulator, VR2, and the dropping resistor, R7.
- 2. This current is shunted to ground through Q4 when the enable pulse is low.
- At the instant when Q4 turns off, the 10mA current is diverted into the slew rate control capacitor, C1. The capacitor, C1, will continue to charge linearly until the voltage across it reaches the value of the zener diode stack D1A and D1B.
- The current is then shunted down the zener diodes until Q4 is turned back on.
- 5. The base of the Darlington transistor, Q5, follows the voltage across the capacitor, C1, and draws very little current due to its very high current gain. Since the Q5 transistor is configured as an emitter follower, the voltage seen on the fusing socket enable line will be about 1V lower than the base of transistor Q5. Resistor R12 stabilizes the value of the V_{BE} on transistor Q5 by pulling a small amount of current early in the ramp.

V_{CCP} Driver Circuitry — V_{CCP} is toggled by the internal/external signal from the Fusing Sequencer, U6. Again, the signal is buffered and inverted twice by transistors Q1 and Q2 along with resistors R4 and R3.

Low Voltage (Idle)

Resistor R2 is shorted to ground through transistor Q2 in order to generate the 1.1V to 1.3V low output level. This is an intrinsic value generated by the internal reference of the voltage regulator.

High Voltage (V_{CCP})

When transistor $\overrightarrow{Q2}$ is turned off, the output voltage ramps to the 8.25V to 8.75V level. This value is determined by the ratio of resistors R1 and R2 in conjunction with the actual value of the voltage regulator's internal reference.

Power Supply Consideration

- The Low Cost Programmer circuitry draws about 1A.
- The Enable and V_{CCP} currents may reach about 1.4A.
- The Enable signal is about 15V and needs at least 5V of head room.
- 4. The RS232 drivers require ± 12V at about

In a bridge circuit, a rule of thumb says that the transformer's current rating should be from 1.2 to 1.6 times the load current. Using this rule, the secondary of the transformer that supplies $V_{\rm CC}$ and \pm 12V should be rated at 18V center tapped at about 1.6A.

9-57

The transformer that supplies the Enable and $V_{\rm CCP}$ circuits should have an 18V secondary at about 2.2A.

PROGRAMMING THE LCP

The addresses and fusing data can be generated by the host computer using AMAZE or a terminal nibble by nibble. The fuse address of each PLD 20-pin device is available in the Signetics PLD data manual. Copies of the fuse address tables of PLS153 and PLS159 are included in Appendix A Tables A-1 and A-2. These fuse addresses, together with the 3-bit instruction code, form a 7-bit instruction which can be represented by a single ASCII character. Table 1 is a table of ASCII characters


The following example illustrates the conversion of program table entries into fuse addresses and fusing data. Table 2 shows a simple entry in an PLS153 program table. To keep things simple, only four entries are made. The first entry is term 3, variable 17. The fuse of the non-inverting buffer is to remain intact, whereas the fuse to be blown is the inverting buffer, I7. For this entry, from Table A-1 of Appendix A, the Term Address is 03hex or 00 0011b, the Variable Addresses of the two buffers are 0Ehex or 000 1110b, and 0Fhex or 000 1111. The fusing data is 01. The second entry is Term 3, 16. The fuse of the inverting buffer is to be kept intact while that of the non-inverting buffer will be blown. The Term Address is the same as the previ-

Table 1. ASCII Character Table

		0000	0001	0010	0011	0100	0101	0110	0111
		0	1	2	3	4	5	6	7
0000	0	NUL	DLE	SP	0	•	Р	•	р
0001	1	SOH	DC1	1	1	Α	Q	а	q
0010	2	STX	DC2	:	2	В	R	b	r
0011	3	ETX	DC3	#	3	С	S	С	s
0100	4	EOT	DC4	\$	4	D	Т	d	t
0101	5	ENQ	NAK	%	5	E	U	е	u
0110	6	ACK	SYN	&	6	F	V	f	٧
0111	7	BEL	ETB	•	7	G	w	g	w
1000	8	BS	CAN	(8	Н	х	h	×
1001	9	HT	EM)	9	1	Y	i	у
1010	Α	LF	SUB	•	:	J	Z	j	z
1011	В	VT	ESC	+	;	К	[k	{
1100	C	FF	FS	,	<	L	^	1	:
1101	D	CR	GS	_	-	М	1	m	}
1110	Е	so	RS		>	N		n	~
1111	F	SI	US	1	?	0	÷	0	DEL

November 1986

Table 2. FPLA Program Table



AN12

ous entry; the Variable Addresses of the two buffers are 0Chex or 000 1100b and 0Dhex or 000 1101b. The fusing data is 10. The four fusing data can be combined into one nibble (0110) since the two entries are in sequence. Only the first address has to be loaded (Term Address 03hex and Variable Address 0F). The next two entries are in sequence with the first two, therefore only fusing data nibble 1111 has to be loaded.

The instruction and data nibbles can be loaded into the LCP in ASCII characters (see Table 1).

LCP CHECK OUT AND CALIBRATION

This section deals with the check out and calibration of the Low Cost Programmer.

The voltage regulator, VR4, dissipates a lot of heat. It should be mounted on a metal chassis with an isolation mount.

Notice that the fusing socket, P1, has three columns of pads. Use the left set if the socket is to be mounted on the component side of the PCB. Use the right set if the socket is to be placed on the blank side of the PCB. The LEDs may also be mounted on the blank side, allowing for very easy panel mounting of the finished LCP.

Power Supplies

- 1. $+10V_{DC}$ to $+14V_{DC}$ at the positive side of C4.
- 2. $-10V_{DC}$ to $-14V_{DC}$ at the negative side of C3.
- 4.75V_{DC} to +5.25V_{DC} at the +5V_{DC} input pad of the PCB.
 +20V_{DC} to +26V_{DC} at the positive side
- of C2.

Turn off the LCP and insert ICs U1 through U5, U7 and U8. Do not insert U6 yet.

Turn on the LCP and repeat steps 1 through 4 above.

Driver Calibration

The Fusing Sequencer, U6, must not be in the LCP for the following steps: $Measure \ 1.25V_{DC} \ to \ 1.75V_{DC} \ at \ Pin \ 18 \ of$

P1. (The fusing socket.)

- 2. Place a clip lead from the U6 Pin 15 end of resistor R6 to V_{CC} (+5 V_{DC}).
- 3. Measure 14.0V $_{\rm DC}$ to 15.0V $_{\rm DC}$ at Pin 18 of P1.
- 4. Momentarily place a 75Ω 3W resistor from Pin 18 of P1 to ground and observe the voltage to still read 14.0V_{DC} to 15.0V_{DC}.
- Disconnect the clip lead between R6 and V_{CC}.

- Measure the voltage at Pin 18 of P1 to once again be 1.25 to 1.75V_{DC}.
- 7. Place a jumper from the U6 Pin 19 side of resistor R4 to ground.
- Measure the voltage at Pin 20 of P1. It should be 1.10V_{DC} to 1.30V_{DC}.
- Place a jumper from the U6 Pin 19 side of resistor R4 to V_{CC}.
- The voltage should be from 8.25V_{DC} to 8.75V_{DC} at Pin 20 of P1.
- 11. Place a 30Ω 3W load resistor momentarily from Pin 20 of P1 to ground and measure the voltage. It should remain within the 8.25V_{DC} to 8.75V_{DC} range. The value of R2 may have to be selected in order to give the correct voltage reading.
- 12. Reconnect the jumper from R4 to ground.
- 13. The voltage at Pin 20 of P1 should be 1.10V_{DC} to 1.30V_{DC}.
- Turn off power and insert U6 into its socket.

Baud Rate Generation

- Using an oscilloscope, look at the waveform on Pin 17 of the Baud Rate Generator, U1. This signal should swing from < 450mV to > 2.4V and have about a 50% duty cycle.
- The frequency at this pin should be 153.6kHz. This results in a period of 6.51us
- Repeat Steps 1 and 2 for Pin 18 of U1.
 The frequency should be 76.8kHz, resulting in a period of 13.0 µs.

Control Functions

Connect an ASCII RS232 terminal to the computer connector, C1, on the LCP. The set up should be:

- 1. 9600 baud.
- 2. 8 bits.
- 3. 1 Stop bit.
- 4. No parity.
- Terminal Tx to Pin 3 of the LCP C1 connector.
- 6. Terminal Rx to Pin 2 of the LCP C1 connector

The following steps send ASCII characters to the LCP, which it should interpret as instructions. It will not echo the characters sent, but it should perform the instructions. Refer to Figure 5 for the ASCII equivalent instruction characters.

- 1. Turn on the LCP.
- Set the ON-LINE/OFF-LINE switch to ON-LINE.
- 3. Type ".
- Type !. The ON-LINE LED should illuminate. If the ON-LINE LED does not light at this point, check for the correct inter-

- facing of Pins 2 and 3 on the RS232 terminal connector.
- Type ". The ON-LINE LED should go back off.

TERM ADDRESS GENERATION

The purpose of this section is to test the ability of the LCP to uniquely load the bits of the term address. This is done by sending ASCII characters to the LCP and then checking the term address pins of P1.

Send the following lines of characters and check the P1 pins after each.

CHAR	1	2	3	4	5	6			
1		On-Li							
		Pi	reviou	s Sta	te				
so	Н	Н	Η ′	Н	Н	Н			
space	L	L	L	L	L	L			
Α	L	L	L	L	L	L			
В	L	L	L	L	Н	Н			
D	L	L	L	Н	L	L			
Н	L	L	Н	L	L	L			
@Q	L	Н	L	L	L	L			
R	н	L	L	L	L	L			
so	Н	Н	Н	Н	Н	Н			
N	н	Н	Н	Н	Н	L			
М	Н	Н	н	Н	L	Н			
K	Н	Н	Н	L	Н	Н			
G	Н	Н	L	Н	Н	Н			
OR	Н	L	Н	Н	Н	Н			
Q	L	Н	н	Н	Н	Н			
S	Н	Н	Н	Н	Н	Н			
@ P	L	L	L	L	L	L			
		Off-Line Address							
			Not A	lterec	1				

VARIABLE ADDRESS GENERATION

The purpose of this section is to test the ability of the LCP to uniquely load and increment the bits of the Variable Address, This is done by sending the appropriate ASCII characters to the LCP and then checking the Term Address pins of P1.

Send each line of characters and check the specified P1 pins after each.

AN12

CHAR	7	8	9	12	13	14	15	
!	On	-Line	A	ddre	ss S	ame	as	
			P	revio	us			
wo	H	Н	Н	н	Н	Н	Н	
space	L	L	L	L	L	L	L	
a	L	Ĺ	L	L	L	L	Н	
b	L	L	L	L	L	Н	L	
d	L	L	L	L	Н	L	L	
h	L	L	L	Н	L	L	L	
space q	L	L	Н	L	L	L	L	
r	L	Н	L	L	L	L	L	
l t	Н	L	L	L	L	L	L	
ow	Н	Н	Н	Н	Н	Н	Н	
n	Н	Н	Н	Н	Н	Н	L	
m	н	Н	Н	Н	Н	L	Н	
k	Н	Н	Н	Н	L	Н	н	
g	Н	Н	Н	L	Н	Н	Н	
ov	н	Н	L	Н	Н	Н	н	
u	н	L	Н	Н	Н	Н	н	
s	L	Н	Н	Н	Н	Н	Н	
w	Н	Н	Н	Н	Н	Н	н	
A	L	L	L	L	L	L	L	
owQ	L	L	L	L	L	L	L	
1 1	L	L	L	L	Н	L	L	
1	L	L	L	Н	L	L	L	
2	L	L	L	Н	Н	L	L	
2	L	L	Н	L	L	L	L	
12	L	Н	L	L	L	L	L	
ls2	Н	L	L	L	L	L	L	
	Off-Line — Address							
			Not	Alte	red			

Fusing Cycle/Test Mode


Place a jumper from U1 Pin 3 to ground. This enables test mode. Send any data character and the LCP will continuously loop through the fusing sequence. Verify the voltages and timing per Figure 4.

Remove the jumper.

Pass Through

Turn the LCP ON-LINE/OFF-LINE switch to OFF-LINE.

Connect the Host Computer to the C1 connector of the LCP and the Terminal to T1 of the LCP. Make certain the Tx and Rx signals of both are associated with the correct LCP RS232 pins on the respective connectors.



Type on the terminal keyboard. The computer should behave normally – usually with an echo.

This completes the LCP calibration and checkout.

APPENDIX A

HOW TO PROGRAM PLD 20-PIN SERIES DEVICES

An PLD device is basically a group of logic functions interconnected to each other by fuses which can be blown to open a circuit, or left intact to make a connection. Each fuse can be identified by its own unique address which consists of a 7-bit Variable Address (ROW ADDRESS) and a 6-bit Term Address (COLUMN ADDRESS). The programming pin function is the same throughout the 20-pin series see Figure A-1). Tables A-1 and A-2 are fuse address tables of the PLS153 and PLS159, respectively.

The programming cycle can be separated into four stages:

Set-Up

1. Set Program Enable (VP) to GND

- Apply Column and Row Address to pins 1-6 and 7-9, 11-15
- 3. Set STROBE (STB) to VIH
- 4. Set PROGRAM/VERIFY (P/V) to VIL
- 5. Wait 1-50μs
- 6. Set V_{CCP} to 8.5V

To Blow a Fuse

- 1. Wait 1-10μs
- 2. Set P/V to VIH
- 3. Wait 1-50μs
- 4. Set V_P to 14.5V
- 5. Wait 1-5μs
- Pulse STB to V_{IL} for 10μs
- 7. Wait 1-5μs
- 8. Set Vp to GND
- 9. Wait 1-5μs
- 10. Set P/V to Vil.

To Verify

- 1. Wait 1-5μs
- 2. Pulse STB to V_{IL} for 1-10μs
- While STB is LOW, OUTPUT (F) will be V_{IL} for a fuse intact and 2-8.75V for a blown fuse (note: F is an open-collector, a pull-up circuit may be needed)

Go To Set-Up for Next Fuse

AN12

Table A-1. Program Cycle Row/Column Fuse Addressing

	OW DDRESS		CTED ABLE
1 ₆ 1 ₇ B ₀	B ₂ B ₃ B ₄ B ₅	VARI	ABLE
0	0		l _o
0	1		l ₀
0	2		11
	1		11
0	4 5		12
0	6		l ₂
Ö	7		13 13
0	8		14
0	9		- 1 ₄
0	A		15
0	В		15
0	C		<u>l6</u>
0	1		l ₆
0	E F		17
0			I ₇ B ₉
1	0		
1	2	AND	B ₉
i	3	Array	B ₈
1	4	-	B ₇
1	5	-	B ₇
1	6		B ₆
1	7		B ₆
1	8		B ₅
1	9		B ₅
1	A B		B ₄
	1		B ₄ B ₃
1	C		B ₃
1	1		B ₂
1	E F	٠	B ₂
1	0		B ₁
1	1 1		B ₁

PLS153

	OW ODRESS		CTED
I ₆ I ₇ B ₀	B ₂ B ₃ B ₄ B ₅	VAHI	ABLE
2	4 ▼		Address ace
3 3 3 3 3 3 3 3 3	0 1 2 3 4 5 6 7 8 9	OR Array	9 8 7 6 5 4 3 2 1
3	Α	Polarity	Enable
3	B ▼ F		Address ace

Term Select Table²

erm Sele	ct Table ²		
COL			CTED
1011	12131415	PRODUC	, I IERM
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F	Logic Terms	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
2 2 2 2 2 2 2 2 2 2 2	0 1 2 3 4 5 6 7 8	Control Terms	0 1 2 3 4 5 6 7 8
2 2 2 2 3 3 3 3	A B C D E F 0 1 2 3	Polarity Terms	0 1 2 3 4 5 6 1 8

NOTES:

^{1.} A row address identifies a particular variable coupled to all product terms.

2. With a variable selected by the row address the column address further selects a coupling fuse for each term.

AN12

Table A-2. Program Cycle Row/Column Fuse Addressing (Continued)

Variable Select Table 1

Variable S	elect Tal	ole ¹	
RO HEX AD			CTED ABLE
B ₁ B ₂ B ₃	F ₀ F ₁ F ₂ F ₃	VANI	ADLE
0	0		B̄ ₃
0	1		B ₃
0 0	2 3		B 2 B 2
0	4		B ₁
0	5		B ₁
0	6		B₀
0	7		B₀
0	8		Ĩ₃
0	9		I₃
0	A	!	Ī ₂
0	B		I ₂
0	C		Ī ₁
0	D		I ₁
0	E	AND	Ī _O
	F	Array	I _O
2	0		F ₀
2	1		F ₀
2 2	2 3		F ₁ F ₁
2	4		F ₂
2	5		F ₂
2	6 .	!	F₃
2	7		F₃
2	8		F ₄
2	9		F ₄
2	A		F ₅
2	B		F ₅
2	C		F ₆
2	D		F ₆
2 2	E		F ₇ F ₇
4	F		CN

PLS159

RC HEX AD			CTED	
B ₁ B ₂ B ₃	F ₀ F ₁ F ₂ F ₃	VARI	ABLE	
5 5	0		F ₇	J K
5 5	2 3		F ₆	J
5 5	4 5	Flip- flop	F ₅	J K
5 5	6 7	Control Terms	F ₄	J K
5 5	8 9		F ₃	J K
5 5	A B		F ₂	J K
5 5	C D		F ₁	J
5 5	E F		F ₀	J K
6 6 6 6 6 6	0 1 2 3 4 5 6 7	J-K/D Option	F ₇ F ₆ F ₅ F ₄ F ₃ F ₂ F ₁	
7 7 7 7	1 2 3 4	OR Array	B ₃ B ₂ B ₁ B ₀	
7	5	C-Array	C _N	
7	6	OE	EA	
7 7 7 7	8 A D F	Polarity Terms	B ₀ B ₁ B ₂ B ₃	

Term Select Table²


Term Sel	ect Table	.	
COL		SELE TF	CTED RM
CLKI ₀	I ₁ I ₂ I ₃ B ₀		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F	Transition Term	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
2 2 2 2 2 2 2	1 2 3 4 5 6 7	Con- trol Term	PA PB RA RB LA LB FC
2 2 2	8 9 C	Out- put	. EA EB
2	A	Enable	A EA EB
2	D		Polarity
2 2 3 3	E F 0 1	Direc- tion Con- trol	D ₀ D ₁ D ₂ D ₃
2 3	0 2		Test Col. 2 Test Col. 1

1. A row address identifies a particular variable coupled to all product terms.

2. With a variable selected by the row address the column address further selects a coupling fuse for each term.

Signetics Application Specific Products

9



AN12

Table B-1. Baud Rate Generation and UART Control PLD U1 Revision "B" Adds Test Mode

	_		_							_		_	_					·	_				_			-	-		_			
CC	DE	NC).		U.	1				L		_	FM		-		_		L		В		L	_ <u>E</u>	A	_		OL/				
Ļ	,				_	_				Ŀ	Ŀ	٠	•	•	٠	٠	٠		L		•		L		<u>.</u>		н	Н	4	L	l	
Į	\vdash					_		-	INC	_									_					(C	R)		_					
ERM	c	Ļ			_	Ļ	B		Τ.	Ļ	_	_	Q		_		_	REMARKS	Ļ		-		(N)		-		Ļ		(O)	-	REMA	RKS
	⊢	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	_		7	6	5	4	3	2	1	0	3	2	1	0	 	
1	ŀ	1-	F	-	-	=	ᆖ	٥	⊨	F	=	۴	-	Н	=	Ŀ	-		1	ᆖ	┝	F	F	=	Ę	٥	·	ŀ	Ŀ	٠	 	
2	三	۴	-	<u> </u>	Ĕ-	F	F	-	-	F	=	-	=	H	=	=	H		╞	⊨	1=	=	F	0	٥	H	•	•	Ŀ	٠	GEN. B	AUD
3	E	E	=	=	_	F	=	-	F	-	-	F	-	Н	ī	# :	H		F	┝	⊨	Ŀ	Ļ	М	_	H	_		٠	•		AUD IG
4	E	F	-	F	F	F	F	F	F	F	-	_		7	#	II	H		F	=	=	=	٥	-	-	-	•	٠	•	•		-
5	E	F	-	-		F	=	=	干	F	=	I	F	7	#	1	4		F	۲	D	0	F	E	_		÷	:	÷	:	 	.
6	A	=	Ė	Ē	H	-	=	=	E	E	=	#	4	F.	-	-	۳		E	6	0	0	F	-			·	•	Ė	:	-	
17	0	0	0	0	٥	0	0	0	0	0	0	6	0	0	٥	0	6		0	0	6	0	0	0	0	0	A	A	A	A	-	-
8	<u> -</u>	H	ř	H	ř	Ľ	H	-	Ĕ	#	_	H	4	-	Ľ	L	٢		Ľ	-	-	Ļ	Ľ	-	٠	-	÷	•	•	-	-	
9	-	† =	=	-		L	-	-	-	ű	H	u	11	L	L	L	L		H	Ť	-	-	Ė	-	-	-	·		•	•	SET I DA	(evr)
10	-	1-	-	-		ī	-	=	-	Ē	<u> </u>	<u> </u>	Ϊ-	Ħ		=	É		Ë	-	-	-			-			Ť	•	A	RESET IT	
11	0	0	٥	0	ь	٥	٥	ō	0	٥	٥	٥	0	0	0	0	0		6	0	٥	٥	0	0	٥	٥	_	A	A	A	<u> </u>	
12	Ĭ	1-	-	-	L	14	-	Ē	Ī-	H	Н	H	H	L	L	ī	J	7	L	Ĭ-	<u>-</u>	-	Ė	-	_		•	•	•	٠	GEN IO	W (INT.)
13	-	I -	-	-	H	H	-	-	-	ī	Н	H	u	L	L	L	L		H	-	-	-	=	-	-	=	•	•	•		Reser In	W (INT)
14	-	-	-	-	H	11	-	-	-	-	-	-	-	F	=	Ē	É		-	-	-	-	-	-	_	-	•	•	A			
15	0	0	٥	0	0	0	0	0	0	0	0	٥	0	0	٥	0	0		0	0	0	٥	0	0	0	0	A	A	A	4	TEST N	100E
16	E	[-	_	ب	-	L	H	_	-	#	H	H	Ħ	J	L	د	L		ī	-	I-	E	E	-	-	_	•	•	•	•		
17	0	0	0	٥	0	0	0	0	0	0	٥	0	0	0	0	0	0		0	0	0	0	0	0	0	0	A	A	A	A		
18	0	0	0	0	٥	0	0	0	0	0	0	0	0	٥	٥	0	٥		0	0	0	٥	0	0	٥	ø		A	A	A		
19	0	0	٥	0	0	0	0	0	0	0	٥	0	0	0	0	0	σ		0	٥		0	0	0	0	0	A	A	A	A		
20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	٥	0		0	0	0	٥	0	0	Ø	0	٩	A	A	А		
21	0	0	0	0	0	0	0	0	0	٥	0	0	٥	0	٥	0	0		O	0	0	0	0	0	0	0	A		A	A	ļ	
22	0	0	0	0	٥	0	0	0	0	0	0	٥	0	0	0	0	٥		0	0	0	٥	0	ō	٥	0	4	A	A	A		
23	0	0	0	0	0	0	٥	0	٥	0	٥	0	0	O	0	٥	6		0	0	0	0	٥	0	0		A	A	A	9		
24	0	0	0	0	٥	0	0	0	0	٥	0	٥	0	٥	٥	0	٥		0	0	0	0	٥	0	0	0	Á	A	A	A		
25	0	0	0	Ø	٥	0	0	0	0	0	٥	0	0	0	٥	٥	0		0	٥	0	0	٥	0	0		4		4	a		
26	0	0	0	٥	0	0	0	0	0	0	0	0	0	0	0	٥			0	0	0	0	٥	0	٥	0	4	A	4	9		
27	0	0	0	0	٥	0	0	0	0	٥	0	٥	0	9	00	٥	0		0	10	0	0	Š	0	0	0	R	A	A	A	 	
28 29	0	0	0	0	0	0	0	0	0	00	00	00	0	0	0	0	0		00	0	00	0	0	0	0	0	44	A	A	A		
30	0	0		0	_	0	0	0	-	_	_	_	_	0	_	0	0		0	0	-	0	0		0	0		A	A	_	-	
31	0	00	0	00	0	0	٥	0	٥	0	00	0	٥	0	0	0	_		6	-	0	0	0	0	0	00	A	A	A	A	├	
FC	00	0	0	0	00	90	00	00	0	00	0	0 0	00	0	0	00	0		۲	0	10	۲	Ľ	٧	U	۳	4	۲	C	\	<u> </u>	
PB	•	0	0	0	0	0	0	0	0	0	o	0	90	0	O	0	0		•			ľ	.]			ī	T	!T	Ί.	Ι.	i	
RB	•	0	0	0	0	0	0	0	0	0	0	0	0	0	9	0	0		١	1]	1	1	1						!	!	
LB	•	0	0	0	0	0	0	٥	0	0	0	0	0	0	٥	0	6									. !	! '		!	!		
PA	•	0	0	0	0	6	0	0	0	0	0	0	0	0	٥	0	0			1	!					. !	1		!	!		
RA	•	0	0	o	0	0	0	0	0	ŏ	0	0	0	6	ō	0	0		!	1	!	!	١	<u> </u>			!	1	!			
LA	•	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6	7		1	1	1		1		1	!	1	!	1		
D3	•	ō	0	٥	0	0	0	0	0	0	0	0	0	0	0	0	0		!	!	!	!	!	1	1		Ľ	- 1	!	!	i i	
D2	•	o	0	٥	0	0	٥	0	0	0	0	0	0	0	0	0	0	<u> </u>		!	1	<u>'</u>	1 .	'	-	1	·		!		I .	
D1	_	Ť	Ť	-	Ī	Ė	_	<u> </u>	Ĭ	Ė	-	Ė		Ħ	Ξ	٦	-		<u> </u>	1	1	<u> </u>	1	<u> </u>	<u> </u>		-	<u>'</u>	Ų	1	!	
DO	-		_	-				-	_	L		Т	_	Ξ	_	-	-		1	<u>'</u>	-	<u>'</u>	-	· -	_	_	<u>'</u>	<u>. </u>	· -	Ļ	i 1	•
P	N	5	4	3	2	9	8	7	6	19	18	17	16	15	14	13	12		19	18	17	16	15	14	13	12	9	8	7	6	1	5
			Ħ	Ħ				Ť	Ť		ğ	Ė	Ť	H	Ť	Γ	Ť		Ť	Γ	Ť	Ť	Ť	Ť	r	Ť	Г	Ť		Т	1	¥
070440	444			ST		INT/EXT	LΨ		18	€	4800 SYS C	8	32	و	ø	4	7															PLS159
	Ĭ -	Ž		TEST	8	ž	TBMT	B	RDAV	IDAV	460	9600	78 ÷	91 ÷	·ŀ	٠,	٠١٠															•

TB01660S

AN12

Table B-2. Low Cost Programmer PLD #U4 Variable Address Generator

C	OD	E	NO) <u>.</u>						-	Г		FI	FN	100	Œ				Г	E	В		Γ	E	Α		PC)L/	RI	TY	1	
					l	14	-					•	•	•			•	•		Г		-		_		•			Н			1	
7	Т	_							7	NE	<u>, </u>						_	۰.		┢				Щ.	10	R)		۰۰۰					
ERM	t		Г		ī		Г	В	(1)		Г			Q	(P)		-		REMARKS	Н			Q	(N)		~ 7		Γ	В	(0)		REM/	ARKS
M	19		3	2	1	0	3	_	1	0	7	6	5	4		2	1	0		7	6	5	4	3	2	1	0	3	2	1	0	1	
0	T.	-	H	L	L	-	-	H	-	-	Н	-	_	_	-	-	-	-		-	-	-		-	-	-	0	•	•	•	•	INT MOD	E COUNT
1	۲.	_	H	ī	Ĺ	-	1=	H	_	-	H	-	-	-	-	-	-	L		_	_	-	-	=	_	0	-	•	•	•		-	
2	٦.	-	H	L	L	-	-	H	-	-	Н	-	-	-	-	-	L	L		-	-	-	-	-	0	_	-	A	•	•	•	-	•
3	T.		H	L	L	-	1-	H	-	-	H	-	_	_	_	L	1	L			_	-	-	0	-	-	-	•	•	•	•	~	•
4	۲.	7	H	ī	L	-	1-	H	-	1_	H	_	-	-	L	L	L	L		-	-	-	0	-		_	-	•	•	•			•
5	T.	7	H	L	L	_	-	H	-	-	H	-	_	L	ī	ī	L	L		-	-	٥	•	_	-	-	-	•	•	•	•	"	*
6	١.	. 1	H	ī	Ĺ	_	=	14	-	-	H	-	L	L	ī.	Ī	ī	7		-	0	-	-	-	-	-	-	•	•			-	•
7	۲.	_	Ħ	Ī	Ī	_	-	ü	_	-	H	L	ī	L	L	ī	ī	L		-	_	-	-	-	1	1			•		A	TERM	COUNT
8	10	5	0	0	ō	0	0	O	0	0	Ö	0	0	0	o	0	0	0		0	0	0	0	0	0	0	0	A	A	A	A		
9	1-		H	H	H	L	-	-	-	H	H	-	÷	Ě	Ě	-	_	-		Ė	_	-	Ť	Ė	-	-	L	Ť	٠	٠	•	LOADR	SUST J/K
10	1.	7	Н	H	н	ī	 =	t -	#	۳	H	-		-	-	-	-	_		-	_	J	_	Ι_	Ħ	L		÷	•	•	•	-	,,
11	_	:1	H	Н	ü	ī	-	H	-	-	Н	-	_	-	-	-	-	_		-	-	-	-	-	ᆸ	-		Ť	•	•	•	-	*
12		7	H	H	H	ī	4	Ë	-	-	H	-	-	-	-	-	-	-		-	-	-	-	匸	Ē	-	-	•	•	•	•	"	~
13	_		Ħ	H	H	H	Ë	1	_	н	H	_	-	-	-	-	-	-		-	_	_	ī	-	-	-		•	•	-		-	
14	_	7	H	H	H	H	1	-	H	٦	H	_	_	-	1-	-	-	-		F	-	Г	=	-		_	_	٠	•	•	•		,
15	-	7	H	H	H	#	1-	H	Ë	-	H	-	-	-	Ĺ	-	_	=		-	L	F	-	-	-	-		•		•	•		-
16	_	51	o	Ö	Ö	Ö	0	_	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	A	•	A	A	<u> </u>	
17	-		Ц	Ľ	H	t	ī	L	ī	H	۲	-	-	-	Ĕ	-	_	-		Ħ	-	-	-	Ť		-	-	•	·	•	•	ONLI	NE
18	_	_	H	ī	H	L	Ĺ	L	H	L	-	-		-	-	-	-	-		L	_	-	-	-	-	Ι-		•		•	•	OFFL	
18	-		Ö	0	ō	o	ō	0	o	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	Ā	A	A	A		
20	_		ᆔ	H	H	Ľ	Ŀ	-	-	L	н	-	-	-	Ľ	-	-	_		Ė	÷	•	Ė	ŀ.	Ė	-	Н	÷	÷	•	•	LOADS	T 3/K
21	-		H	H	H	Ē	-	1-	ī	=	H	-	-	-	-	-	-	-		-	-	_	-	-	-	H	-	•				,	,,
22	_	-	H	H	Н	L	-	L	=	-	н	-	-	-	-	-	-	_		-	-	-	-	-	Н	-		•		•	•	-	,,
23	_	7	H	н	11	ī	1	=		-	H	-	-	-	-	-	-	-		_	-	-	-	Н	-	-	-	•					
24	1-	_	H	H	Н	H	=	-	-	L	ü	-	-	-	-	-	=	-		-	_	-	H	-	_			•				-	
25	_		H	H	H	H	=	-	1	_	H	-	-		1	_	Η	-		-	-	н	Ϊ	-	_	_	_	•		•		"	4
26	-		H	H	H	#	-	L	-	-	H	_	-		_	-	_	-		_	Н	-	_	-	_	-	_		•		•	-	.,
27	-		ö	Ö	0	Ö	0	0	0	0	o	٥	0	0	0	0	0	0		0	0	٥	D	0	0	0	0	A	A	A	A		
28	_		_	H	L	Ĺ	Ť	-	-	_	H	-	Ī	Ē	-	Ť	_	-		Ť	H	H	H	H	H	H	H	٠	•	•	•	TERM C	LR.LOWER
29	-		H	H	1_	H	-	-	-	_	H	-	_	_	-	=	-	-		-	H	H	H	H	H	н	H	•	•	•		теем а	R. UPPER
30	-		ö	Ö	0	Ö	0	0	0	0	٥	0	0	0	0	0	0	0		0	0	0	0	٥	0	0	0	A	A	A	A		
31	۲	-	H	L	H	Ť	ř	1	Ť	L	H	_	_	Ě	Ė		Ť	-		Ě	н	Н	H	н	H	H	H	·				SYNC.	DECET
FC	17		0	5	0	0	0	0	0	0	6	0	0	0	0	0	0	0						•			۲	V	Ú	Ý	Ψ		
PE		_	Ö	0	0	0	0	0	0	0	o	0	0	0	0	ō	0	0	\	i	,			, 1			1 1					:	
RE	-	-	ō	ō	0	0	0	o	0	0	0	o	0	ō	ō	0	0	0]	· -								. .					
LE	-	.1	ō	٥	0	0	ō	0	0	o	o	٥	0	0	0	0	0	0	7	•		I) 									
PA	1	-	0	0	ō	0	ō	0	ō	0	0	0	0	0	0	0	ō	0			!									- 1			
R/	١,	.†	0	0	0	0	ō	0	0	0	ō	٥	0	0	0	0	o	o				_	·		_	ļ			1	- 1			
LA		-	ō	ō	0	0	0	o	0	0	o	0	0	0	0	0	0	0	,) 	; 1		•	! 		! !	 	1		1		: :	
D3	1-		H	L	ī	_	-	-	-	-	H	-	-	-	-	-	-	-		<u>. </u>		_	_		<u> </u>	_			- 1				
D2	-		ö	0	0	٥	0	0	0	٥	0	٥	0	0	0	0	0	0		_	· 	· 		· -		_			Ц	-			
DI	-		0	0	0	0	0	0	0	0	0	0	0	o	0	0	0	0		_	' 	_	_	<u> </u>	_	<u> </u>	1		-	Ή.	1	! !	
DO	-		H	L	L	_	-	-	-		H		_	-	-		_	Ī				' 	<u>'</u>	· -		<u>-</u>	_		_	_	Ή.	! !	
-	IN	†	5	4	3	2	9	8	7	6		18	17	16	15	14	13	12		19	18	17	16	15	14	13	12	9	8	7	6	1	2
$\overline{}$		1						WAR		3							Ė	Ė			Ė		Ť	Г	Г				Γ		Γ		-
	REMARKS		¥Δ				1-85C	D2 INC W		DU-TERMU	ON/OFF LIN	و	2	VA4	VA3	VA2	_	VAO															PLS159
	Ä	-	뒤	S	บ	C	D3-	2	۵	2	ð	VAG	VAS	A	>	Y	≶	>															٥

AN12

Table B-3. Low Cost Programmer PLD #U4 Variable Address Generator

co	DE	NO).	_						Г		FI	F M	OD	E				Γ	E	В			Ε	A		PC)L/	ARI	TY		
1				(J5	•				١.	•	•	•	•	•	•	•		Г		•				•		H	H	H	H	1	
T								-	NE	_	-						_		Г					(0	R)					-	1	
E R M				1		Г	В	(1)					Q(P)				REMARKS				Q	(N)					В	(0)		RE	MARKS
M	С	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0	3	2	1	0		
0	-	H	1	L	-		-	-	H	H	-	-	-	١	-	-	-		Ŀ	-	-	•	1	-	1	٥	•	•	•	•	72.	MODE CAIT.
1	-	H	٢	L	-	1	-	-	-	H	_	-	1	1	١	-	٦		-	-	-	-	1	-	-	-	٠	•	•	•	705	USED
2	-	H	L	L	-	-	-	-	-	Н	-	-	1	1	1	٦	١		_	-	-	-	-	-	-	-	•	•	•	٠	•	*
3	=	H	L	L	-	Ŀ	_	-	<u>-</u>	Н	-	-	_	-	٦	ㄴ	ᆫ		Ŀ	_	-	-	-	_	-	-	•	•	٠	·		•
4	-	H	L	L	-	-	_	-	_	H	-	-	_	۷	ᆫ	ᆫ	ᆫ		Ŀ	Ŀ	-	_	Ŀ	_	_		•	•	٠	·		•
5	-	H	L	ᆫ	-	Ŀ	-	-	<u> -</u>	Н	-	_	느	L	L	L	٢		Ŀ	-	-	_	_	-	-	_	•	٠	٠	Ŀ	"	
6	٥	0	0	٥	0	٥	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	A	A	A	A		
7	_	H	H	L	느	=	-	=	H	Н	-	-	_	٠.	-	Ŀ	-		Ŀ	-	-	-	\perp	_	_	4	•	٠	٠	Ŀ	LOAD	SET
8	-	H	7	ᆚ	L	느	=	H	-	H	-	-	-	_	-	Ŀ	-		Ŀ.	-	-	_	٥	-	۲	느	·	٠	٠	Ŀ		•
9	-	H	H	L	L	_	H	-	-	H	-	上	_	-	-	Ŀ	_		느	<u>-</u>	-	_	_	L	-	-	•	٠	٠	Ŀ	-	•
10	=	H	H	느	L	#	-	-	-	H	-	-	=	-	Ŀ	_	=		Ŀ	-	-	_	٦	_	-	듸	٠	٠	•	Ŀ	<u> </u>	-
11	_	H	4	느	H	=	=	-	Н	H	-	-	<u>-</u>	느	-	Ŀ	-		=	-	-	느	L	-	-	듸	٠	٠	٠	Ŀ	<u> </u>	•
12	-	H	u	L	H	Ŀ	1	H	-	H	느	=	-	느	-	느	=		느	-	۲	=	Ŀ	=	=		٠	•	÷	٠	Ŀ	
13	0	0	0	0	٥	0	0	0	0	0	٥	0	0	0	0	0	0		0	0	0	0	٥	0	0	0	A	A	A	A	<u> </u>	
14	-	H	L	4	느	٦	L	L	H	1	-	-	=	=	=	Ŀ	-		H	=	-	-	-	-	-	片	٠	٠	٠	·		LINE
15	=	H	١	7	L	٢	L	H	느	<u> -</u>	-	-	-	-	=	=	=		느	-	-	-	-	-	-	-	٠	٠	٠	٠	OFF	LINE
16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	٥	0	0	0	A	Ą	A	A	<u> </u>	
17	=	H	H	Ŀ	1	ш	=	-	느	н	-	-	-	_	-	1	-		느	_	-	-	_	-	=	н	٠	•	٠	·		RESET
18	-	H	#	L	1	Ľ	-	1	ᆖ	H	-	-	_	-	-	-	=		F	<u> </u>	=	-	-	-	H	-	٠	•	•	ŀ	- "	-
19	-	H	H	L	L	-	L	=	-	<u>H</u>	-	-	-	_	-	=	-		F	-	-	Ε.	-	+1	-	-	·	٠	•	ŀ		
20	-	4	##	۴	느	۲	_	=	-	H	-	-	-	F	-	=	=		F	-	=	-	Н	_	_	=	٠	•	·	٠		
21	-	##		<u>_</u>	4	-	-	-	L	#	-	-	-	=	-	-	-		F	=	H	Н	-	-	_	=	•	٠	٠	٠	"	•
23	0	10	#0	0	4	0	0	0	0	40	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	A	·	A	A	-	•
24	۲	H	L	L	۲	2	0	0	H	H	۲	10	-	۲	0	۲	L	 	۲	-	10	۲	10	٥	0	0	•	-	-	•	IAIT I	ADDE COUNT
25		H	L	느	F	-	F	-	H	교	-	-	-	H	=	T	는		-	=	F	-	F	0	۲	-	•	•	•		*	
26		H	١	-	-	-	=	E	H	H		=	=	-	L	L	L	 	1	-	=		ō	_			÷	÷	÷	·	 	-:-
27		ï	٦	Ē	Е	Ē	-	Ē	H	뉴	-	-	=	ī	L	L	L		E	=	=	٥	۲		-	-	÷	÷	•	•	-	
28	_	H	L	ī			-	_	H	H	-	_	ī	-	L	t	L			-	0	٦	Ē			_	•	•		Ė	-	,
29	0	0	0	0	D	0	0	0	0	0	0	0	0	0	0	0	0		0	0	ō	0	0	0	0	0	A	A	A	A		
30	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	· · · · · · · · · · · · · · · · · · ·	0	ō	0	0	0	0	ō	Ö	A	A	A	A		
31		Ŧ	L	H	Ť	Ī	ī	ī	L	H	Ľ	٥	Ť	Ľ	۰	Ĕ	Ľ	 	Ĺ	H	Н	Н	H	H	Н	Н	•	•	•	•	SYM	. RESET
FC	0	6	50	0	0	0	0	0	0	0	0	0	0	0	0	0	0	 	4		Ė	_	•					¥			- 17	
PB	•	Ö	o	0	ō	0	0	0	0	0	0	0	0	0	0	0	0	\					1 ⁻			1	П			ΙΤ.		
RB	•	0	0	ō	0	0	ō	0	0	ō	0	0	0	o	0	0	0	S	'	<u>' </u>	ļ				1	. !				1		į
LB	•	0	0	0	Ö	0	0	o	o	o	0	o	0	0	0	0		7					! !				П	1	1	1		1
PA	•	0	o	0	o	0	0	o	0	0	0	0	0	ō	0	٥	0	`	1			•	1		l				1	:	, ,	
RA		0	0	0	٥	0	0	0	ō	ō	0	0	0	0	0	0	0		<u>'</u>	<u>. </u>	<u>'</u>	<u>'</u>	· -	_	ļ				1		1	
LA	•	Ó	0	o	0	0	0	0	0	0	0	0	0	0	0	0	0	7				1			i				1			
D3	•	0	o	0	0	o	0	0	0	0	0	0	0	0	0	0	0) ——	<u>'</u>	<u>-</u>	<u>'</u>	_	<u>'</u>	_	· 	-	_	1			!	
D2	•	0	0	0	0	0	0	ō	0	0	0	0	0	0	0	0	0		·		<u>.</u>	<u>. </u>	· -	—	· -	· ·					, I	
D1	•	0	0	0	0	0	0	0	0	0	o	0	o	0	0	0	0) ——	<u>-</u>	'	.	-	·	_	<u>. </u>	<u>' </u>		_	- 1	1	i I	
DO	•	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) ——	, T	· 1	.	T	<u>.</u>	· -	-	—	_			H	I	
PI	N	5	4	3	2	9	8	7	6				_	15	14	13	12		19	18	17	16	15	14	13	12	9	8	7	6	1	PLS159
					Г	Г	Г	Γ				Г			Ī	Ė	T		Г	Γ		Г	Γ		Г	Γ		Γ	Γ	Π	1	~
DEWADKS	É								DØ TERMON!	3							1			1		1							1			S
\$	E	1DAV	2	_	٦		۱,		P	SAIOR	4	S	4	100	10	=	0					1										الج
l a		2	C 2	\bar{c}	ರ	25	2	Ā	8	夏	A/N	TA5	TA4	٤	TA2	TA	THO		1													Q .
		نـــا			Ц			Ь						<u> </u>	Ь	Щ.		L				Щ		Ь	Ь		Ь					

TB01680

AN12

Table B-4. Low Cost Programmer PLD #U2B Revision "3" Data Register

СО	ĐE	NO).	_		_		-	-	Г		F	F M	100)E				Г	Ε	В	_	Г	E	Α		P)L/	ARI	TY	T	
				U	2	3				A	A	A	A	A	A	A	A		Г		<u>, </u>		Т	-				H			İ	
T	Г			_	_	_		7	INC				_	<u> </u>	-	_	_		Н						R)			_	_		f	
ĒR		Ė		ì		Г	В	_		Г		,	Q	P)				REMARKS	H			Q	(N)	7-		_	Г	В	(0)		REMA	RKS
ũ	С	3	2	1	0	3	_	1	0	7	6	5	4		2	1	0		7	6	5	4	3	2	1	0	3	2	1	0		
0	-	-	-	-	-	-	-	-	-	-	-	-	_	L	-	_	-		-	-	-	-	-	-	-	-	•	•	•	A	81+Ø	דטס
1	٥	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	A	A	A	A		•
2	1	Ŧ	L	L	•	-	-	H	-	-	H	1	-	-	-	-	-		H	-	-	-	-	-	-	-	•	•	•	•	SHIFT	DQ071
3	1	Ŧ	L	٦	•	-	-	H	-	-	-	H	-	-	-	-	-		-	H	-	-	-	-	-	-	•	•	•	•	"	
4	-	Ŧ	L	L	-	-	-	H	-	•	1	1	H	-	-	-	-		-	-	Ŧ	-	-	1	-	-	٠	•	•	•	"	4
5	1	Ξ	L	L	1	-	-	H	-	H	-	-	-	-	-	-	-		-	-	-	Н	-	-	-	-	•	•	•	•	. "	"
6	1	Ŧ	L	L	ı	-	-	H	_	1	П	ı	-	-	Ŧ	-	_		-	-	-	-	H	ŀ	-	-	٠	•	•	•	٠	٠
7	1	Ξ	L	J	1	_	-	H	-	1	1	ı	_	-	١	H	-		1	-	_	-	-	Ŧ	-	J	•	•	•	•	"	
8	-	7	٦	٦	-	-	-	H	-	-	ŀ	ŀ	_	-		-	н		-	-	-	Ŀ	-	ı	H	-	٠	•	•	•		4
9	-	H	L	٢	Ŀ	Ŀ	-	H	-	_	_	-	_	H	-	_	_		_	_	_	Ŀ	_	_	_	H	•	٠	•	•	"	4
10	0	٥	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		٥	0	0	0	0	0	0	0	A	A	A	A	•	*
11	=	H	L	L	=	H	H	L	-	Ŀ	-	-	-	Ŀ	=	=	=		ᆫ	-	-	E	Ŀ	-	Ŀ	Ш	٠	•	•	٠	VARIFY	
12	-	#	L	L	=	4	H	<u>_</u>	-	-	-	Ŀ	=	Ŀ	上	-	-		H	=	=	=	Ŀ	-	=	_	٠	Ŀ	٠	٠	" .	*
13	٥	0	0	0	0	0	0	0	0	٥	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	A	A	A	A	L	
14	A	н	L	L	=	1=	=	Н	-	느	느	느	=	느	=	<u> -</u>	-		=	=	=	-	-		-	느	٠	•	ŀ	٠	SHIFTE	MBLE
15	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	Α	A	A	A	ļ	
16	0	0	0	0	0	0	0	0	0	0	0	٥	0	0	0	0	0		0	0	0	0	0	0	0	0	A	A	A	4		
17	0	0	0	٥	٥	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	٥	Α	A	A	A		
18	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		٥	0	0	0	0	0	0	0	A	A	A	A		
19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	A	A	A	A		
20	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	A	A	0	_	 	
21	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	Ą	A	A	A	 	
22	0	0	0	0	0	0	0	0	٥	0	0	00	0	0	0	0	0		00	0	0	0	0	0	0	0	A	A	A	A		
23 24	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0		0	0	0	0	0	00	0	00	A	A	A	A	 	
25	0	0	9	0	00	00	0	0	0	00	0	00	0	00	0	0	0		0	0	0	6	0	0	0	0	A	A	A	A	}	
26	0	0	0	0	90	6	0	0	0	0	0	0	0	0	0	6	0		6	0	0	6	6	0	0	0	A	A	Ã	A	 	
27	5	0	6	ö	0	6	0	0	٥	٥	0	0	0	0	0	6	0		0	0	6	0	6	0	0	0	A	A	A	A	 	
28	0	0	0	0	9	0	0	0	0	0	0	0	0	0	0	0	0		0	0	6	0	0	0	0	٥	A	A	A	A		
29	6	0	6	9	5	0	0	0	6	0	0	0	0	0	6	6	0		6	0	0	0	6	0	0	0	Ä	A	A	7	 	
30	8	0	0	0	٥	6	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	6	0	A	A	A	A	 	
31	러	#	ĭ	H	ĭ	۲	-	_	-	-	_	Ĕ	Ĕ	۲	_	-	_		1	Ħ	H	H	H	Ħ	#	Ħ	٠		•	•	SYNE R	GLET
FC	-	-	-	끡	=	E	-	-	E	Ē	Ξ	-	Ē	Ē	-	Ē	=		4	n	Ε,	۳	Ч	-	"		Ú	Ú	÷	٠	J.NE K	
PB	ij	0	0	D	٥	0	0	0	0	0	0	0	0	o	0	0	0		1			1				i	1		1			
RB	•	0	_	3	0	0	0	0	0	0	0	0	0	0	0	0	0		<u> </u>	<u> </u>	ļ						. 1	! !			1	
LB	•	0	ö	님	ă	ő	0	0	0	0	0	0	o	0	0	0	6	7	•			•				•	. 1		١.	١.		
PA	\exists	0	0	히	ō	ŏ	ō	olo	٥	0	0	٥	0	٥	0	0	٥		1			1	l 				1	1	!	۱.	1	
RA	-	ŏ	ö	ŏ	ŏ	0	0	0	0	0	0	0	0	0	0	0	0		'	'				_	ļ	. !					,	
LA		H	뉩	H	H	<u> </u>	Ť	-	-		_	_	_	Ē	_	Ĕ	_			i I	•	1	i :		•	 			1	1	1	
D3	•	ö	o	ö	Ö	0	0	0	0	0	0	0	0	0	0	0	2		<u> </u>	<u>'</u>	_	<u>'</u>	1		<u> </u>					11.	1	
D2	•	ŏ	ō	0	ō	Ò	0	0	0	ō	ō	0	ō	0	0	0	0	<u> </u>	-	-	-	<u>. </u>			_			H	1	1	' '	
D1	•	0	0	ō	ō	0	0	0	o	0	0	0	o	0	0	0	0		<u> </u>	<u>'</u>	_	_	<u> </u>	_	· 			_	Ľ		i	
D0		Н	Ĺ	깁		-	-	-	-	-	-	-	-	Í	Ė	É	-		, -	-	· -			-				· -		Ή.	i	•
PI	N	-	4	3	2	9	8	7	6	19	18	17	16	15	14	13	12		19	18	17	16	15	14	13	12	9	8	7	6		മ്
	_	7	7				П	П	П								Ť		Г		Г	Γ	Г		Г			Г	Г			7
REMARKS		ļ	ļ	1															l					1								PLS159
\$		ı	-	ļ	- 1																		1									_
E		- 1	-																							1						D
			_				_	_						ш						L									L		L	

TB01690S

AN12

Table B-5. Low Cost Programmer PLD #U6 Revision "B" Results in New Timing Figures

CO	DE	NO).	-					_	Г		FI	F M	00	Œ			T	r	E	_			E	_	-	P		\RI	TY	<u> </u>
"				U	•					Ι-		Ö		_	•	•		1	┢	_	<u>-</u>		┢		<u>^</u>	-	Ħ	_	ī	_	
T	Τ-	~						_	ND	Ľ	_			ت	_	Ľ	_		H		_		<u> </u>	_	PR)		"	_		느	(
Ė	\vdash	Т		·		Г	B	_		<u>_</u>			Q	P)				REMARKS	┝			Q	(N)	10	<u>'n,</u>	_	_	R	(0)	-	REMARKS
R	C	3	2	1	0	3	2	ń	0	7	6	5	4	जि	2	1	0	TEMATICS	7	6	5	4	3	2	1	0	3		-	0	"LIMANICO"
0	-	H	L	Ė	Ť	Ė	Ē	Н	#	H	H	H	L	H	H	#	H		Ė	Ť	-	Ė	Ė	=	Ė	Ť	Ť	•	Ť	·	SET INT. MODE
1	-	-	L	_		 -	-	-	-	۳	Ë	-	Ē	Ë	Ë	Ë	Ë		٥		-		-		-			A	Ā	·	SEND INT MD.
2	-	-	Ē	_	-	F	-	-	-	L	Н	Н	L	Ŧ	H	H	Н		-	-	-	-	-	-	L	-	•	÷	•	•	DELAY
3	-	H	-	-	н	=	-	-	_	ī	н	Н	Ē	H	H	L	H		Ι-	-	L	_	-	-	H	-	·		•	•	SET PRO. MO.
4	-	ľ-	ī		-	-	_		_	t	н	1	ī	ī	H	H	н			-		_	1		=		•				VSP ON
5	=	-	L	_	-		-	-	_	ī	H	L	ī	L	H	н	14		t	Ι-	-	-	Ē	_	-		•	•	•	•	DELAY
6	=	-	L	_	-	_	_	-		L	н	ī	Ē	ī	н	H	Ë		E	-	-	Н	-	L	-	H	•		-		STROBE ON
7	_	-	Ī	_	-	=	_	_	_	1	Н	Ē	Н	Ē	ï	H	4	<u> </u>	-	-	-	L	-	-	=	-	•				STROBE OFF
8	=	-	Ī.	-	-	-	Ξ	_	=	۴	ü	ī	ï	Ē	L	H	1		<u> </u>	-	-	=	H	_	-	-		•	•	•	VP OFF
9	0	0	0	0	0	0	0	0	0	6	0	0	0	0	0	6	0		0	0	0	0	6	0	0	0	Я	A	A	A	
10	ť-	Ě	Ť	Ě		Ě	Ĕ	Ě	÷	Ľ	H	L	L	H	L	H	#		ᆣ	Ľ	H	ĭ	Ĕ	ľ	٦	ď	~	•	-		SET VERICY
11	-	Ŀ	ᆫ			=	-	-	-	亡	H	#	ī	ü	ī	H	H		Ē	E	-	H	Ē	-		Ē	÷		·	٠	STROBE ON
12	-	t =	5		=	=	-	٥	_	t	H	H	1	11	L	H	1		Ē	F	-	-	-	-	=		÷	÷	÷	٠	INT. STROBE ON
13			۲		-	-		E	_	t	Ŀ	н	#	규	L	H	4		F	뉴	F	_			-		ŀ	•	÷		INT. STROBE OFF
14		Ē	亡			Ē	=	Ē		亡	14	H	뉴	믑	는	L	4	 	E	-	٦	ŕ	Ē	Ē	-	H	÷	•	÷	i.	STROBE OFF
15		-	L				-		_	亡	H	4	;	-	۴	-	#	 	F	-	Ε	-	-	H	H	H	Ā	·	÷	·	INCR VAR (BEC)
16	0	0	0	0	0	0	0	0	0	6	0	0	6	0	0	0	0		5	0	0	0	6	0	0	0	7	-	À	A	
17	=	Ě	Ľ	Н	-	۲	-	-	_	۲	14	#	E	H	L	Ľ	H		뜬	۲	-	-	Ľ	H	٥	Ľ	A	-	-	-	BAIL OUT
18	A		ī	-			_	-		는	H	끄	٦	끕	#	L	7		E	+-	-		-	-	H	-	-	•	ŀ.	·	SEND CYCLE COMP
19	-		Ĺ		-	-	_			ī	H	4	L	H	H	H	1		Н	-	-	_	-		-			•	÷		CLEAR INT. MODE
20	_		L			<u> </u>		_	-	H	и	H	L	H	H	H	ī		1	+	-	-			F	H	•	•		•	WATE (EYT. MODE)
21	0	0	•	0	0	0	0	0	0	6	0	0	0	0	6	_	0		0	0	0	0	6	0	0	0	A	A	A	A	
22	Ľ	H	ī	۲	ř	Ĕ	_	-	_	Ľ	H	H	L	#	4	L	Н	 	Ľ	۲	=	뜯	Ľ	ľ	H	9	"		ï	•	SET VFY (ZAP)
23	0	6	0	0	٥	0	0	0	0	0	6	0	0	0	0	0	6		0	0	o	0	0	0	0	6	A	A	A	A	
24		Ľ	ī	Ě		Ě	_	_	_	į,	-	-	-	Ĕ	=	Ë	=	 	۲	۲	۲	۲	۲Ľ	1	-	Ľ	-	١.	•	A	SEND INT MO(CO)
25	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	 	0	0	0	0	0	0	0	0	A	A	A	4	
26	0	0	0	0	٥	o	٥	0	0	0	0	0	0	0	0	0	0		٥	0	0	6	6	6	-	0	A	<u></u>	A	A	†
27	0	0	0	0	ò	0	0	o	0	0	0	0	0	ō	6	0	0	 	0	0	0		٥	ō	6	0	Ā	A	-	A	t
28	0	0	0	0	0	0	0	0	0	ō	0	ŏ	0	0	0	0	0	<u> </u>	0	0	0	٥	0	0	0	6	A	A	A	A	<u> </u>
29	Ľ	Ė	Н	Ĕ	ž	ř	Ě	_	Ŀ	Ĕ	Ě	Ė	-	Ŀ	Ĕ	_	-	 	H	#	#	-	ㅠ	H	H	H			ï	•	OFFLINE INITIAL
30	-	H	<u></u>		-	-	L	Н	L	Ē		-		F	-	-	-		-	H	4	L	H	H	H	H	ŀ.	•	·	ŀ.	COMPUTER INITIAL
31	_	-	=	-	-	Н	Н	-	-	ī	٦	L	L	ī	ī	ī			H	4	4	۱-	14	H	H	H	ŀ.			•	PINR UP INMAL
FC	0	0	0	0	0	0	0	0	0	0	6	0	6	6	5	0	6	 	Ľ	5	4	٥	•	5	17	۳	Ú	Ġ	÷	÷	
PB	٠	0	0	0	0	6	0	0	0	6	٥	0	6	ō	0	0	6	1	!	,	Γ	•			Γ		1	1	: [1	!
RB	÷	0	0	6	0	ŏ	0	0	0	6	0	0	6	0	0	0	O	1	!	1	j	1			1		!	- 1		!	! -
LB	•	0	0	0	ō	0	0	0	0	0	0	0	0	0	0	0	6	7				!						·	!	!	!
PA		0	0	0	0	0	0	o	0	ō	0	0	0	0	0	0	0	•	1			!	•					- 1	!	!	!
RA	:	0	0	0	0	0	0	0	0	0	0	0	0	6	0	0	0	1	1	1	1	<u> </u>	1	!			П	- 1	١.	!	<u>'</u>
LA	·	6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7	!	1	1	1	1	(!	1	- 1	٠,	!	!
D3	Ė	Ľ	Ť	Ť	Ĭ	É	Ť	۲		E	Ť	É	Ļ	ř	٥	-			_	1	<u> </u>	!	!	1	!	1	_	- 1	1	!	<u> </u>
D2		Ē	Ξ			Ē	F	Ē	H	는	Ē	Ē	Ē	Ē	-		-		1	1	1	1	1	_	1	1	!		1	!	<u> </u>
DI	-	-	Ī			Ē	Ē	Ē	-	t	F	=	=	-	=	=	=		!	1	1	1	!	ı	!	<u> </u>	<u> </u>	1	IJ	!	!
D0	-		_	-		Ĕ	H			E	Ē	-	-		-	-	-		_	1	1	<u> </u>	1	!	1	!	!	1	1	Ľ	
P	N	5	4	3	2	9	8	7	6	_	18	17	16	15	10	12	12		10	18	17	16	15	14	13	12	9	8	7	6	
		۲	-	Ť	÷	-	ř	۲	۲	۲	۳	\vdash	۳	۳	۳	۳	۳		۳	۳	ť	۳	۳	1	1.3	۳	۲	ť	۲	۱Ť	
DENABLE		YAQ.	DNUME	D3-85C	D1-2F	DZ INC.VAR.	25	ับ	ક	INT / EXT	VEY S B	MODE P/V	温	VFSP	UP- DOWN	191	100														PLS159

TB01700S

AN12


Table B-6. Low Cost Programmer Parts List


REF. DES.	QUANT.	DESCRIPTION	RADIO SHACK#
Resistors			
R1	1	100Ω 1/4W 5%	
R2	1	620Ω 1/4W 5%	
R3, R5	2	1KΩ 1/4W 5%	271-1421
R14, R15	2	270Ω 1/4W 5%	
R4, R6	2	1.8KΩ 1/4W 5%	271-1324
R7	1	39Ω 1/4W 5%	
R8	1 1	3.3Ω 1/4W 5%	
R9	1	120Ω 1/4W 5%	
R10	1	75Ω 1/4W 5%	
R11	1	47Ω 1/4W 5%	271-1307
R12*	1	1KΩ 1/4W 5%	271-023
R13	1	10KΩ 1/4W 5%	
RN1	1	10KΩ 1/4W 5% 8-Pin SIP	
Capacitors			
C1	1 1	0.047µF	
C2, C4	2	4700μF Elec. 35V Axial	272-1022
C3	1	220µF Elec. 35V Axial	272-1017
C6, C7	2	470µF	
C5, C8 – C13	7	0.01µF	
Diodes			
D1A	1	6.2V Zener 1N4735	276-561
D1B	i	9.1V Zener 1N4739	276-563
D2		1N4001	276-1101
D3, D4	2	10mA Red LED	276-041
DB1, DB2	2	1.4A Full-Wave Bridge	276-1151
Voltage regulators		1.4A Tull-vvave Bridge	270-1131
VR1 - VR3	3	LM317 TO-220	276-1778
VR4	1	7805 TO-3	210-1110
Integrated circuits		7,000 10-0	
U1, U2,	1 -	DI OLEONEI COLLON DOLLO	
U4 – U6	5	PLS159IFL — Codes Req'd	070.470.
U3	1	AY-3-1015 UART	276-1794
Transformers			
T1, T2	2	18.0VAC CT, 2A	273-1515
FB1	1	Ferrite Bead FB-75B-01	
		Amidon Associates	
Transistors			
Q1 – Q4	4	2N2222 Transistors	276-2009

Low Cost Programmer for PLD 20-Pin Series

AN12

APPENDIX C





0

Signetics

AN13 Oscillator With PLS159

Application Note

Application Specific Products

INTRODUCTION

The Field-Programmable Logic Sequencer PLS159 may be a self-contained system except that it requires a system clock which is generally provided by an external source. Using a simple R-C network, two bidirectional I/O pins, one can make a simple oscillator which can provide a clock frequency up to 7MHz (typical) with a pulse width of about 75ns. The frequency of oscillation is set by adjusting the RC network, or by adjusting a reference voltage, V. The circuit is shown in Figure 1. This circuit may be used to clock the flip flops on the same chip, or provide a clock for a bigger system. While this circuit uses only two AND-terms and one control term. the rest of the chip may be used for other circuits.

Initially, the capacitor has zero charge and thus is at zero volt. Output is also at a Low, which disables the tri-state buffer. As the capacitor is being charged up, its voltage increases. At about 1.6V, the non-inverting input buffer begins to turn on. One propagation delay later, the output goes High, which enables the tri-state buffer after another propagation delay. Since the tri-state buffer is unconditionally programmed to a Low, it be-

gins to discharge the capacitor at a fast rate. As the input voltage to the non-inverting buffer drops below 1.6V, the buffer begins to change state. One propagation delay later, output goes Low, which disables the tri-state buffer after another propagation delay. The R-C network is ready to start all over again.

To implement this circuit, we first choose B₁ to input voltage from the RC network and Bn to be the output pin. As shown in Table 1, we enable the output B(O)0 by "dashing out" the AND-term Do, make the output non-inverting by programming POLARITY "H" and connect it to term-0 by entering an A in column B(O)0 term-0. We then program an H in B(I)1, term-0 to connect the non-inverting input of B1 to term-0. Since we don't need the rest of the inputs and outputs, we "dash out" all other input entries and "dot out" all unused outputs in term-0. To create a Low output on B(O)1, we may either have a Low input on the OR and have the output non-inverted, or have a High on the input of OR and have the output inverted to produce a Low. We will arbitrarily use the second method. Here we dash out all inputs and outputs in term-1 except B(O)1 which is programmed an A. We then program the POLARITY of B(O)1 "L" to be inverting.

Finally we program an H in $B(I)_0$ and term- D_1 and dash out all unused inputs so that when $B(O)_0$ becomes High, D_1 will enable the output buffer $B(O)_1$. The program is further illustrated by Figure 2.

Since the High output pulsewidth is about two propagation delays of B₁ to B₀, it is wide enough to drive the clock input of the PLS159. If a square wave is desired, one of the flip flops may be programmed to toggle, as shown in Table 1, term-4, in which case the output frequency of the square wave is half that of B(O)₀.


The stability of the output frequency can be controlled by:

- 1. Making V a stable voltage source,
- making the charging current of the RC network much greater than the input current of B(I)₁ (see Figure 4 for input current characteristics).
- making the period of oscillation much greater than four times the internal propagation delay (typical t_{PD} = 35ns).

Recommendations:

- a) Use capacitance less than 500pf.
- b) Choose R such that $V/R >> I_{iL}$ (since $I_{iL} = -100 \mu A$, worst case, over temperature range, V/R may be 1mA, for example).

The recommendations above put a limit to the range of frequency which the PLS159 may operate in exchange for stable operating frequency. One may extend its range by reducing C to zero (remove the capacitor) and thus operate the circuit at its maximum frequency, or increase the resistance to infinite (remove the resistor), and let the external capacitor be charged by the input current I_{IL}, which gives a much lower frequency.



AN13


Table 1. PLS159 FPLS Program Table


CO	DE	NC	<u>, </u>					_		Г		F	FM	or	Œ			<u> </u>	Т	E	в	_	Г	E	_		PC	OL/	\RI	TY	
1										┢	Г	Ė		Ť	Ē	Г	Г	1	H		_		Т		_	_				Н	1
T	Г						_	7	NC	,	-	_	_	_	_	_	-		۲			_	-	(0	R)	_	_	_		_	
ERM		Г		1		Г	8	(1)		Г		_	Q	P)		_		REMARKS	Г			a	(N)				Г	В	(0)		REMARKS
Ñ	С	3	2	1	0	3	2		0	7	6	5	4		2	1	0		7	6	5	4	3	2	1	0	3	2	1	0	
0	-	-	-	-	-	Ε	-	H	-	-	-	-	-	1	-	-	-		F	-	-	-	-	Ξ	-		٠	•	•	A	
1	1	_	1	=	Ξ	Ш	-	Ξ	-	-	_	-	-	Ш	Е	_			Ŀ	_	-	-	Ξ	Ξ	-	-	٠	٠	A	·	B107-1 = LOW
2				L															L	L					L				L	L	
3		L	L			L	L			L				Ш		L			L	L	L	L	L	L	L			L	L	L	
4	-	上	-	_	Ξ	Ŀ	-	-	-	Ξ	-	=	-	-	-	-	-		Ŀ	L	Ŀ	_	Ŀ	-	三	0	·	·	Ŀ		SQUARE WAVE
5	L,	L	L	L	L,	L	L	L	L	L	L	L		L	L	L			L	L	L	L	L	L	L	Ц		L	L	_	SEE COMMENT # 2
6		L		L	L	L	L	L	L	L	L	L	Ц	L	L	L			L	L	L	L	L	L	L	Ц		L	L	L	
7	Ш.	L	_	L	L	L	L	L	L	L	L	L	L	L	L	L		ļ	L	_	\vdash	L	L	L	L	Ц	Щ	L	L	L	
8	L.,	<u>_</u>	_	L	L	L	ļ	L	L	L	L	_	L	L	L	L			↓_	⊢	┡	ļ.,	L	L	Ŀ	Ш	Н	<u> </u>	<u> </u>	L	
9	_	1	-	<u> </u>	<u> </u>	-	<u> </u>	_	-	-	L	-		L	ļ	<u> </u>			₽-	1	1	<u>_</u>	┡	H	<u> </u>		L	L	L	┞-	
10	<u> </u>	⊢	<u> </u>	-	Η-	\vdash	-	H	-	H	-	-	-	⊢	-	-	Н		╀	-	+	-	\vdash	-	-	Н	\vdash	-	⊢	\vdash	ļi
11	-	-	-	-	-	⊢	⊢	-	-	\vdash	-	-	H	⊢	-	-	H		╀	⊢	+	-	\vdash	-	-	Н	H	-	-	-	
13	-	┝	-	-	-	⊢	\vdash	⊢	-	⊢	⊢	-	Н	⊢	-	\vdash	Н	<u> </u>	+	-	\vdash	-	-	⊢	-	Н	\vdash	-	-	⊢	ļ
14	-	\vdash	-	├	Н	\vdash	-	⊢	-	⊢	\vdash	-	Н	⊢	-	-	H		+	+	+	-	\vdash	-	-	-	Н	\vdash	├-	⊢	
15	-	\vdash	-	\vdash	\vdash	\vdash	\vdash	-	\vdash	⊢	-	-	-	⊢	\vdash	-	-	<u> </u>	╁	-	+	-	\vdash	-	-	Н	\vdash	-	-	-	
16	-	⊢	\vdash	-	H	⊢	-	\vdash	-	┥	-	-	Н	⊢	⊢	-	Н		╁	+	╁	-	⊢	⊢	⊢	Н	Н	-	\vdash	-	
17	-	⊢	-	┝	-	⊢	\vdash	-	-	⊢	⊢	-	\vdash	⊢	-	\vdash	-		╁	+-	\vdash	-	-	-	-	H	\vdash	-	-	+	
18	-	-	-	-		⊢	-	\vdash	-	\vdash	-	-	H	H	-	\vdash			H	+	+	\vdash	1	-	\vdash		Н	\vdash	-	-	
19		-	\vdash	-		\vdash	-	1	-	\vdash	-	\vdash		H	-				t	1	+	\vdash	\vdash	-	Η-		H	1	-	-	t
20		Н	-	-		H	1	-	-	\vdash	\vdash	-	Н	H	-	-	-		t	1	+	+	\vdash	-	-		Н	\vdash	-	\vdash	l
21	-	1	Η-	1		-	_	-		-	-	H		H	-				t	-	+		H	-	Н		┢	\vdash	1	1	
22			\vdash	-		_	Т	H		Т	Т	_		Т		Т			†		1		_	Т			_	1	-		
23				-		Г				Г		_		Г		Г			Г					Т	Г		Г		Г	Т	
24				Т		_	_	Г	_	Г	Т	Г		Г		Г			1				Г	Г				Г			
25				Г		Γ				Г	Г			Г	Г				T		Г	Г						Г			
26						Ш													Γ												
27																			L												
28																			L			L						L	L		
29				L		L	L	Ŀ	L	L	L					L	L		L	L	L	L	L		_	L	L	L	L	L	
30		L	L	_		L	_	L	L	L	L	L	L	L.	L	L	L		L	L	L	L	L	L	L	L	_	L	L	1	
31		L		L		L	L	L		L	L	L		L	L	L	L		L	L	L	L	L		L	L	L	L	L	L	
FC		L	Ľ	L		L	_	L	L	L	L	L	L	L	L	1	L		7	-	٢		_	-			۲	۲	۲	ÎΥ	
PB	_	<u>_</u>	L	<u>_</u>	Щ	L	L	L	Ļ.	L	L	_	L	L.	L	_	L	a	ı	1		ı	1	1		1	H	1	ı	ı	1
RB		-	_	-		├-	-	H	-	┡	1	<u> </u>	-	⊢	-	-	-		1	1	i	ı	1	ı		ı	1	1	1	1	1
LB	-	-	⊢	-	Н	\vdash	-	H	-	\vdash	-	-	-	⊢	-	-	\vdash	(ı	ı	I	ı		ı		F	,	- 1	1	1	۱
PA RA	-	-	-	-	H	\vdash	-	-	-	\vdash	-	-	-	\vdash	-	-	-	.	ı	1	1	1	1	1		1	- 1	- 1	. [1	1
	Η,	\vdash	-	⊢	H	⊢	\vdash	⊢	-	⊢	-	-	-	⊢	Η-	+	\vdash	•	1	ī	1	1	Г	Г	1			- 1		1	١
LA D3	\vdash	-	├	-	Н	⊢	⊢	-	-	+	-	-	-	⊢	-	+	+	.	1	1	ı	1	ı			1			. 1	ч	1
D2	-	⊢	┝	-	Н	⊢	⊢	+-	-	⊢	-	⊢	-	┝	-	⊢	-		1	_	Γ	1	1	<u> </u>	_		Γ		- 1	'	ı
D1	_	+	-	-	Ŀ	-	-	-	н	┢	-	-	-	-	-	-	-		<u>. </u>	<u>.</u>	٠		<u>' </u>	<u>'</u>		_	_			!	!
D0	_	-	-	-		H	-	-	 	-	-	-	-	-	-	-	-	<u> </u>	T			_	1	1		_	_	_	-	IJ	
PI	N	5	4	3	2	6	8	7	6	19	18	17	16	15	14	13	12	F	10	18	17	16	15	14	13	12	9	8	7	6	23
DEMADIC							Ľ																						SEE		PLS159


COMMENTS:


- 1. D₁ is controlled by B(1)₀, which enables B(0)₁ when B(0)₀ outputs a High.
 2. Q(N)₋₀ is programmed as J-K flip-flop, and will toggle automatically at each rising-edge of the clock.
- 1. In order for the flip-flop to work the clock out (B_O) must be externally connected to pin 1.

N ------ 4000









Signetics

AN14 Latches and Flip-Flops With PLS153

Application Note

Application Specific Products

DESCRIPTION

Using the simple AND, OR and INVERT logic functions of the PLS153, memory functions such as latches and edge-triggered flip-flops may be implemented with a relatively small part of the chip and without external wiring. In this application note, we will discuss the implementation of two R-S latches, a D-latch, an edge-triggered R-S flip-flop, and an edge-triggered D flip-flop.

INTRODUCTION TO PLS153

To implement this function, let's first take a look at the PLS153 logic diagram and its programming table as shown in Appendices A and B. On the left side of the logic diagram (Appendix A) are eight dedicated inputs, Io to la. each of which has a true and a complement output. Each output is connected to the inputs of 32 AND functions (we will call them AND-terms from now on), the outputs of which are, in turn, connected to the inputs of ten OR functions. The output of each OR function is connected to one input of an Exclusive-OR function, which is in turn connected to a non-inverting output buffer. The function of the XOR is to control the output polarity. The output, in its virgin state, is noninverting, since one side of the XOR is

connected to ground by the fuse X_n , where n=0, 1, 3...9. To have the output inverted, one needs only to blow fuse X_n open so that the X_n input is unconditionally High. The output buffers are all three-state buffers which may be enabled or disabled by their corresponding AND gates. The output buffers are disabled in their virgin state. All pins labeled "B" are bidirectional. Input buffers of the "B" pins are identical to those of the "I" pins.

The programming table shown in Appendix B emulates a truth table. All the inputs to the device are positioned on the left side, and all the outputs are on the right side. Each row in the table corresponds to an 18-input ANDterm with up to ten outputs. On the left side, or the input side of the table, each column represents an input. The 18 columns represent input buffers Io to I7, Bo to B9. To distinguish between inputs and outputs of the bidirectional pin, B(I) is used for input and B(O) is used for outputs as shown in the programming table. On the right side of the table, each column represents an output circuit (B(O)0-9) which consists of an OR gate, an XOR, and a non-inverting three-state buffer. The output buffers are controlled by AND-terms Do to Do, the inputs of which may be connected to any number of the 18 inputs.

The polarity of the outputs is defined by the POLARITY entries which are on the upper right corner of the programming table.

To program the inputs to the AND-terms, an "H" will cause the fuse of the inverting input buffer to be blown, leaving the non-inverting buffer connected to the AND-term; an "L" will do the opposite. A " – " will cause both fuses to be blown, and therefore the programmed input is a "Don't care". A "O", the virgin state of the device, has both fuses intact, which causes the output of the AND-term to be unconditionally Low.

To program the outputs, a "." causes the fuse that connects the output of AND-term to the input of an OR to be blown and thus renders the output inactive. An "A" causes the fuse to remain intact and thus the output is active.

The output polarity of each output buffer may be programmed by entering an "H" or an "L" in the POLARITY section. An "L" causes the XOR to blow its grounding fuse and become inverted, whereas an "H" leaves the fuse intact and the output is non-inverted.


To AND several inputs, we put them in a row; to OR several inputs, we put them in different rows, as shown in illustrations in Appendix B.


AN14

SIMPLE R-S LATCH

A simple R-S latch may be formed by cross-coupling two NAND functions together as shown in Figure 1.

As an illustration, let's assign the input R to Io of the PLS153, input S to I1, output Q to B0, and output Q to B1. As shown in Table 1, to form the NAND gates we need to program the POLARITY Low on B(O)0 and B(O)1. To unconditionally enable the output buffers, we "dash" out all inputs to Do and D1. As for the inputs, we put an "H" on Io, term-0 for the input R, non-inverted; another "H" on B(I)1, term-0 for the feedback from Q. In the same manner, we program I1, term-1 and B(O)0 "H". The POLARITY, rows 0, 1, Do and D1, forms a "truth table" with which one can analyze his own or someone else's design. The program in Table 1 may be illustrated as shown in Figure 2.





AN14

Table 1. PLS153/153A Programming Table

CO	DE	N	o.	iones V	er yestone																		PC	L	R	ΤY	_	_		
ŦI			W.				-	A	TK			_			_			_		L	L		L	Ļ	Ļ	L	_	L	L	
EXX	_	-		-	_			Ar	۳	-		-	D/	1/	_		-	-		\vdash				O B(<u>W</u>	-			-	
B	71	8	5	4	12	2	1	Λ	6	R	7	R	듬	1	3	7	1	n	REMARKS	a	R	7	6	5	H	3	2	11	10	REMARKS
0	-	-	Ť	-	ř	Ê	-	Н	Ĕ	Ë	Ė	Ē	-	7	÷	٠	Н	-	NEWARKS	ě	·	Ė	•	٠	•	ř	•		Ă	Q=/(R·Q)
Ť		-	-		Ę	E	H	-	-	=	H	=	-	H	Ė	-	۳	H		•	•	÷	•	•	•	٠	•	A	6	$\overline{Q} = /(s \cdot Q)$
2	Н		H	Н	<u> </u>	H	iii -	Н	r	H	H	۲	H	Н	Н	_	H	,		H	H	H	\vdash	_	Н	-	H	۲	Н	9-76- 92
3	Н		Г		H	T	Т	П	r		H	T		М	H	Т	_	П			П					-	Г		П	
4			Г		H	Т	Т	П	Г		H	Г		П		Г											Г		П	
5								П				Г																		
6												Γ																		
7										Г																		L		
8																														
9					L							Ŀ																	Ц	
10	Ц	L	<u> </u>	<u>_</u>	i-	L	L	L	L	L	L	L	_	Ц	_	<u> </u>	L	L		L	L	H	Щ	Щ	Ц	<u>_</u>	L	_	Ц	
11	Ц	L	 _	<u> </u>	Ĭ-	1	L	L	L	L	Ŀ	<u> </u>	<u> </u>	Ц	-	<u> </u>	L	Ц		L	Ц	\vdash	Н	Щ	Ц	<u>_</u>	<u> </u>	L	Ц	
12	Н	 	<u> </u>	<u> </u>	<u>i</u>	1	<u> </u>	1	!	H	i H	L	<u> </u>	H	<u> </u>	_	L	Н		H	H	Н	Ш	-	H	<u> </u>	<u> </u>	<u> </u>	Н	
13	Н	L	<u> </u>	L	j-	┞	L	L	L	L	Ŀ	L	<u>_</u>	H	<u> </u>	L	L	Н		_	H	Н			H	i–	L	L	Н	
14 15	-	_	-	-	-	┝	H	-	┝	\vdash	H	L	┝	Н	-	├-	<u> </u>	Н		-	Н	Н	Н	_	Н	-	┝	-	Н	
16	Н	┝	┝	┝	-	╁	┝	-	┝	\vdash	\vdash	┝	┝	Н	\vdash	┝	\vdash	Н		Н	Н	Н	Н	_	Н	⊢	\vdash	┝	Н	
17	Н	-	┝	⊢	-	┝	\vdash	1	┝	\vdash	⊢	⊢	┝	Н	Η	⊢	\vdash	\vdash		\vdash	Н	Н	Н	-	Н	—	┝	-	Н	
18	Н		-	\vdash	<u> </u>	╁	┝	\vdash	H		⊢	┢	-	Н	-	┝	H	Н			Н	Н	-	_	Н	<u> </u>	\vdash	-	Н	
19		-	┝	H	<u> </u>	╁	H	\vdash	┢		┝	┢	\vdash	Н	H	H	┝	Н	<u> </u>	Н	Н	Н	Н	_	Н	-	\vdash		Н	
20		一	<u> </u>	H	<u> </u>	H	┢	\vdash	H		H	H	 -	H		┢	┢	H			Н		Н		Н	<u> </u>	\vdash	┢	Н	
21	П	_	_	_	⊢	T	Г		T	Η	H	T	┪	Н		_	1	П			П	\vdash		_		<u> </u>			H	
22			Т	Г	_	Г	Г	Г			_	Г	Г	П			Г									<u> </u>			П	
23						Γ																						Г	П	
24						L																								
25		L				L																				L				
26			L		L	L																								
27	Ц	_	_	_	<u> </u>	L	L		L	L	Ŀ	L	L	L	_	L	L	L				L				L	L	L	Ц	
28	Ш	L	<u> </u>	_	-	L	L		L	L	_	L	L	Н	_	L	L	Ц		Щ			Ц		Ц	<u> </u>	_	L	Ц	
29	Н	L	L	L	i-	L	L		_	L	H	L	_	Н		L	L	Ц		_	L	\vdash	Щ	_	Н	Ĺ	L	L	Ц	
30 31	Н	├-	-	-	<u> </u>	⊢	-	L	ļ-	Н	<u> </u>	ļ.,	<u> </u>	Н	-	<u> </u>	L	H		_	H	i	Н	_	Н	<u> </u>	_	L	Н	
D9	Н	Η	⊢	\vdash	 	┝	H	H	┝	Н	\vdash	\vdash	\vdash	Н	Н	-	H	Н		-	V	¥	¥	V	₩	₩	W	ų.	V	L
D8	Н	-	\vdash	\vdash	—	-	\vdash	Н	 		\vdash	\vdash	\vdash	Н	\vdash	 	\vdash	Н		_	Ш						1	1	1	ı [
D7	H		\vdash	-	<u> </u>	\vdash	-	H	H	\vdash	<u> </u> -	┝	┢	Н	-	┝	┝	H							- 1		1		1	
D6	Н	Н	\vdash	\vdash	<u> </u>	H	-	\vdash	H	\vdash	H	 	\vdash	Н	Н	\vdash	\vdash	Н					_		1		!	: 1	!	!
D5	H		H	H	 	T	\vdash		H			\vdash	\vdash	Н		\vdash	┢	Н	<u> </u>		_						!	!	!	!
D4	П		Г	Г	_	Γ	Г	Г	Г	Г	r	Г	\vdash	H	H	 	Т	Н	<u> </u>						_	1	!	!	!	!
D3						Г		Г			_	Г	Т			Т	Т	П	<u> </u>	<u> </u>	<u></u>	<u> </u>		L.	_	_	!	!	!	
D2										Γ												<u> </u>	_		_		Ц		!	
D1	-	Ξ	Ξ	E	Ξ	-	-	-	Ŀ	-	Ξ	Ŀ	-	-	Ξ	Ξ	-	-			·	-	_				1	-		
D0	-	Ŀ	-	-	Ξ	_	Ξ	-	E	E	Ξ	Ε	-	-	Ξ	Ξ	-	-)	<u> </u>	_		_	-				_	<u>၂</u>	် က
PN	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9	I	19	18	17	16	15	14	13	12	11	9	(S)
ဖွ																					[_						Γ			PLS153
Ě			ľ	1							l									1		1		Ì				é	3	၂ ကျ
Ş]		1							le	١š	الج ا
REMARKS							_	١.,									l.	١.		1								8(0)4	8(0)0 (00)	
		L	L	L	L		a	ø	Ŀ		L	L	L	L	L	L	ဇ်	ဇ်		L	L	L		L			L	ã	ĕ	

TB00880S

AN14


ANOTHER SIMPLE R-S LATCH


Another way to implement a simple latch is shown in Figure 3, in which two NOR functions are cross-coupled to form a latch.


As with the previous example, we first define the input and output pins. For this example, we use l_2 for the R input, l_3 for the S input, B_2 for the Q output, and B_3 for the \overline{Q} output. We program B_2 and B_3 to have inverted outputs by programming POLARITY of B_2 and B_3 Low, as shown in Table 2. Terms 6 and 7 are ORed together by $B(O)_2$, rows 6 and 7. In the same manner $B(O)_3$ ORs Terms 8 and 9. The programmed table of this design may be represented as shown in Figure 4.

Since each AND-term of the PLS153 can accommodate up to 18 inputs (true or inverting inputs of eight from I_0 to I_7 and ten from B_0 to B_9), and each OR circuit can be connected to up to thirty-two AND-terms, we can add additional features such as those shown in Figure 5.

The programming of this design is left to the reader as an exercise.







AN14

Table 2. PLS153/153A Programming Table

CO	DE	N	0.																	Γ			PC	L	۱RI	ΤY	,			
		-	-											_					-							L	L	L	L	
ERM	L		_		_	_		Al	ΔD			_		***						L				0	R					
R	Ļ	l e	E	4	3	12	14	0	-	8	17	6	B(V	To	2	1	0	REMARKS	L	ı o	17	6	B(앉	12	2	14	ī	REMARKS
0			3	4	3	2		Н	9	0	<u>'</u>		3	4	3	-			R: Q	-	•	ť	•	2	-	0			A	
H	Е					-	Й		E		۳	-		E	۳	Ē	E	Й	5·Q	t.	÷	٠.		÷	÷	8	•	Z	Ö	Q=/(S·Q)
2					-				r		۳				•				- u	Т		•								9-/(- 9/
3	Г				<u> </u>		1		r		!-	T	Т	T	!	T	T			T		<u> </u>	Т	Т		_	T	Г	Г	
4	Г	Г			-		Г		Г		!				!		Т			Г		-					Г			
5						L						oxdot					L										L	L		
6	-	-	<u>-</u>	-	느	Н	<u> </u>	Ŀ	Ŀ	<u> -</u>	ᆫ	<u> -</u>	<u> -</u>	<u> -</u>	ᇆ	<u> -</u>	-	-	12	ŀ	•	Ŀ	٠	Ŀ	٠	٠	A	•	•	Q=/(R+Q)
7	Ŀ	<u> -</u>	-	Ŀ	Ŀ	-	<u> -</u>	<u> -</u>	Ŀ	<u> -</u>	느	<u> -</u>	Ŀ	Ŀ	Н	-	-	Ŀ	PO	ŀ	•	ŀ	•	٠	•	$oldsymbol{\cdot}$	A	•	-	Q=/(R+Q)
8	Ŀ	Ŀ	-	느	Ŀ	-	-	-	Ŀ	-	ᆮ	느	<u>-</u>	-	Ŀ	н	Ŀ	E	8	Ŀ	•	Ŀ	٠	٠	•	Á	•	•	٠	@=/(Q+S)
9	۴	-	-	F	Н	1=	⊨	-	Ŀ	F	i٠	-	F	-	į٠	-	-	ᅣ	5	ŀ	·	·	•	Ŀ	•	Δ	•	•	•	Q=/(Q+5)
10 11	\vdash	-	\vdash	┝	-	┝	⊢	\vdash	\vdash	┝	-	╁	⊢	╁	+	⊢	\vdash	\vdash		╀	-	-	Н	⊢	Н	\vdash	\vdash	-	Н	
12	┝	\vdash	\vdash	-	H	\vdash	\vdash	╁	┢	\vdash	-	\vdash	\vdash	+	-	\vdash	+	\vdash		╁	\vdash	-	Н	\vdash	\vdash	-	\vdash	\vdash	Н	
13	H	t	\vdash	\vdash	⊢	t	\vdash	\vdash	H	H	<u> </u>	\vdash	\vdash	\vdash	-	\vdash	\vdash	\vdash		H	1	<u> </u>	Н	Η.	H	 		\vdash	Н	
14	H	┢	\vdash	H	<u> </u>	t	T	1	H	H	<u> </u>	T	H	H	H	H				┪		<u> </u>				<u> </u>	H	H	Н	
15									Г			Τ														_				
16																														
17							L	L	L		Ξ																			
18	_	L	L	L	L	L	L	L	L	L	<u> </u>	L	L	L	L	L.	L	L		L	L	Ļ			L	L	_	L	Ц	
19	L	1	_	L	i–	-	L	L	L	L	i	L	_	<u> </u>	i-	L	┞			┞-		i-			L	<u>_</u>	_	<u> </u>	Н	
20	-	├-	-	-	H	├	⊢	⊢	┞	⊢	⊢	┝	┞	⊢	Ì-	┞	┝	-		╂—	H	i-	Н	_	Н	<u> </u>	-	┝	Н	
21 22	-	┝	-	Н	 	├	⊢	⊢	H	┝	-	┝	┝	├	-	├	╀	\vdash	ļ	┢	Н	-	Н	Н	Н	-	┝	⊦	Н	
23	┢	╁	-	-	<u> </u>	╁	-	╁	┝	╁	 	╁	-	\vdash	 	⊢	╁	\vdash		┢	H	-	Н	-	Н	-	┝	┝	Н	
24	┢	t	_		<u> </u>	T	\vdash	\vdash	┢	t	H	H		H	 	H	\vdash			t		H				-	-	\vdash	Н	
25	Г	1			-	Τ	Т		Г	T	-			1	!-	Г	\vdash			T		!-				-			Н	
26						Π	Г	Г	Г	Г	_	Г	Г	Г	!	Г	T	П		1	Г	_	П			_			П	
27		L																												
28	L	L	L		_	L	L	L	L	L	_			L	Ļ		L					_								
29	L	1	L		<u></u>	L	L	Ļ	L	L	Ŀ	_	L	L	<u> </u>	L	L	Ц		<u> </u>		i_	Ц		L	Ĺ.	L	L	Ц	
30 31	-	┞	-		<u> </u>	⊢	-	⊢	L	<u> </u>	i-	-	-	Ļ	i-	⊢	H	Н		⊢		<u>i </u>	Н	_	Н	<u> </u>	L	<u> </u>	Н	
D9	┝	┝	-	Н	├-	⊢	-	├	H	⊢	-	H	-	┝	+	⊢	├	Н		—	Ų	÷	Ų	Ų	Y	¥	Ļ	Ļ	Ų	
D8	H	\vdash	\vdash	Н	-	\vdash	-	\vdash	┢	-	<u> </u>		-	\vdash	1	-	┢	Н				1				1	1	П	1	l
D7	H		\vdash	Н	 	\vdash	-	\vdash	H	\vdash	H		\vdash	\vdash	<u> </u>	\vdash	+	Н		1		Ц				!		!	!	
D6	H	T	Н	Н	\vdash	Г	\vdash	T	T	1	 		Т		<u> </u>	1	\vdash	H				<u> </u>	_	- 1	- 1		!	!	!	
D 5						Г		Г	T	Г	-	П	Г	Г	<u> </u>	Г		П	<u> </u>	<u> </u>	_			_			!	!		1
D4																					<u> </u> 	-		_	ו	. 1	!	!	:1	! !
D3																			}	!_	 _	<u> </u>				_		:	1) [
D2											_								}	-	<u>! </u>	<u>. </u>					_		11	
DI	=	ļ-	ļ-	-	 - -	Ξ	F	-	=	F	-	Ŀ	-	E	F	1	F	-		<u> </u>	·	<u>:</u>				_		_	П	
DO	-	-	-	-	7		-	-	*	-	-	- 10				40	-	Ę	7	<u>-</u>	<u> </u>	<u> </u>							_	<u> </u>
PN	۴	+	۴	3	4	3	2	1	119	18	μ/	16	15	114	113	12	П	9		19	18	17	16	15	14	13	12	11	9	5
KS															1					1	l									က်
AR																				1	l			l		<u>۔</u>	-			ائے
REMARKS															1											B3 (B1)	B2 (Q.)			PLS153
Œ					s	ď	s	4							0	0	le	0								8	8	8	ů	
					<u> </u>				<u>ļ </u>	L				Ц_	_				L		<u></u>		ш	<u> </u>		Ĺ	<u> </u>			

TB00870S

9

Latches and Flip-Flops With PLS153


AN14

D-LATCH

A simple D-latch can be constructed with an PLS153 as shown in Figure 6.


This circuit may be easily programmed into the PLS153 as shown in Table 3. The program may, in turn, be represented as shown in Figure 7.


This circuit may be expanded to have multiple D-latches using the same latch enable (LE).



R-S FLIP-FLOP

Two R-S latches may be combined to form a master-save flip-flop that is triggered at the rising-edge of the clock (or the falling-edge of the clock, if the designer so desires). Figure 8 shows a combination of two sets of cross-coupled NOR gates concatenated to form the flip-flop. The implementation of this circuit using PLS153 is as illustrated in Table 4 and Figure 9.








Table 3. PLS153/153A Programming Table

co	DE	N	o.					_																	PC							
TI								ΑÑ	ıĸ	_	_	_	_			_		_	1			┡	<u> </u>	L_	L	Ļ		L	L	L	L	
Ē	-		-	-	·	-		Ar	۳		-		В(n				-				┝				B					_	
ERZ	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	RE	M	ARKS	9	8	7	6	5	4	3	2	1	0	REMARKS
0								M									M		ġ.				۰		٠			Ø				/(R·@)
1												-	•				-	6	ø	(*)		9								A		/(s·Q)
2	Ц		Ц		L	L	L	Ц	_	L	L	L	L		Ŀ	L	L		_			L	┞	i-	L	L	L	Ŀ	L	-	L	
3	Н	Н		H	Ŀ	L	_	Н	-		i–	L	ļ_	Н	j-	-	⊢	L	-			┞	-	i	┡	┝	H	j_	⊢	H	-	
4 5	Н	_	-	-	i–	┝	-	Н	┝	H	-	┞	├	H	H	┝	⊢	Н	-			╀	┝	+	┝	-	┝	!	┝	-		
6						П					b								R			F				٠	•		Ā			/(R+Q)
7	Ħ	Ä				Ë	-			-		Ι.	-			-	Γ	-	ō			F	•	•	•	٠	٠				٠	7
8						-	-		-	-		-	-			H	-	F	Q			1.	٠		•		۰			O	O)/(Q+5)
6					0		-			-		-	ŀ					-	9								٠		۰		•	
10	Н	Ļ	L	L	i	L	<u> </u>	Н	L	L	Ŀ	1	1	L	i-	-	<u> </u>	H	<u> </u>			L	L	i-	-	-	-	i-	Ļ	Ļ	L	0.00
11 12	H	H	H	-	Ē	E	는	-	=	늗	<u> </u>	-	=	-	F	-	=	-	냳			ŀ	•	÷	•	•	A	÷	•	•	•	(LE·D+
13	H	۲	F	F	Ļ	F	F	F	F	F	Ē	F	宀	H	F	宀	⊢	F	ᄩ	-	ч	ŀ	ا	۰	ř	ř	۴	Ļ	ř	ř	۴	<i>γ υε - ψ γ</i>
14	H	\vdash	H	\vdash	<u> </u>	H	H	H	-	H	<u> </u>	T	t	<u> </u>	H	\vdash	t		-			t	+	H	T		Н	-	\vdash	<u> </u>		
15								Г												_				_								
16																																
17					-	L	L		L	L	L	L	L		L	L	L	L				L	L	Ŀ	L	L	L	L	L	_		
18 19	Н	L	<u> </u>	L	i H	-	 	L	┡	┞	i–	┡	L	L	i-	-	┞	┞	<u> </u>			┞	├-	i	L	_	1	i	-	-	L	
20	Н	┝	-	┝	-	⊢	┝	H	┝	┝	-	┝	╁	┝	-	┝	⊢	Ͱ	┢	_		╁	╁	+	┝	\vdash	┝	-	├	⊢	┝	
21	Н	┝	\vdash	┝	 	┢	┢	H	-	H	<u> </u>	H	\vdash	<u> </u>	H	╁	H	┢	\vdash			t	H	<u>ا</u>	┢	┝	┢	 	H	-	H	
22			Г		<u> </u>	1			Г	T	<u> </u>	1	T	\vdash	<u> </u>	Τ		T	l -			T	t	!-	\vdash	Т	1	!-	1	Т	T	
23																																
24	Ш	L	L	L	L	L	L	L	L	L	<u> </u>	L	L	L	<u> </u>	L	L	L				L	L	i_	L	L	L	<u> </u>	L	L	L	
25	H	_	<u> </u>	<u> </u>	i-	1	<u> </u>	L	L	┡	İ–	L	L	L	i —	L	L	┞-	<u> </u>			L	┡	i	┡	L	L	i-	L	L	┞	
26 27	\vdash	-	┝	-	-	┞	╀	┝	⊢	┞	i–	\vdash	-	┞	-	┝	-	-	<u> </u>			╀	╀	┪	┝	-	┞	-	┝	┝	╀	<u> </u>
28	Н	-	-	-	<u> </u>	┝	-	┝	┝	┢	 	┝	┢	┝	-	┢	┝	┢	-			┢	╁	۰	┝	┝	┢	<u> </u>	┝	┝	┝	
29	Н	H	H	H	 	t	H		H	\vdash	<u> </u>	1	\vdash	H	<u> </u>	\vdash	T	1	\vdash			t	t	 	T	\vdash	1	Ļ	1	t	H	
30										L										_				<u> </u>						T		
31			L			L	L			L			L	L	-	L	L					L						L				
D9	Н	_	L	L	i-	1	-	-	L	1	i	1	┡	\vdash	i		L	1	2			7	iΤ	iΤ	iΤ	iΤ	iΤ	iΤ	iΤ	ıT	ıT	1
D8 D7	Ι-,	-	H	\vdash	-	+	┝	⊢	\vdash	\vdash	<u>i</u>	\vdash	-	-	Ĭ–	╀	╀	\vdash		_		_	亡		il	ı	١Į	1		: 1	il	1
D6	Н	-	\vdash	-	-	H	╁	┢	\vdash	\vdash	<u> </u>	\vdash	\vdash	+	-	╁	+	\vdash		_			1	_	_	٠.	- 1		٠.	!	!	1
D5	Н	\vdash	\vdash		۲	T	T	t	H	t	<u> </u>	\vdash	t	t	Ļ	1	t	t	5_			!	!	<u> </u>	<u> </u>	Ц	٠,		!	!	!	1
D4		-	-		-	-	-	F	-	F		-	-	-	-	F	1-	-	5-			+	!	<u>+</u>	<u> </u>	<u> </u>	Ÿ		!	:1	!	1
D3			-		-	-	Ŀ	-	-	Ŀ		E	E	E		E	E	-)			+	+	+	+	 	-	_	!	11	11	1
D2	-	-	Ŀ		Ė	Ŀ	Ŀ	-	-	Ŀ	Ŀ	Ŀ	Ŀ	Ŀ	Ŀ	ļ-	1-	-				÷	÷	÷	<u> </u>	-		_		11	il	i
젌		F	F	H	+=	۲	F	۴	F	1	۳	1-	F	F	۳	۲	F	-	2			÷	÷	<u> </u>	<u> </u>	_	i		_	ï	- 1	i
D0 PN	R	7	6	5	4	3	2	1	10	10	17	16	15	14	112	112	144	-				10	18	117	116	115	11/	112	112	144	<u>_</u>	
	۴	۲	۲	۲			É	Ė	۳	100	۳	۳	1	۳	12	12		13				۳	+	۳	۳	۳	+		12		13	7
REMARKS		J.	۵		s)	R	\$	8						e	IC.	e e	10	e									8.	1	i d	1	i d	PLS153

AN14

Table 4. PLS153/153A Programming Table

СО	DE	N	0.																			_	PC	LA	R	ΤY	_	_	_	
 	_	_		_	_			A	īK					_				_	ī	L			L	Ų	Ļ	L	L	L	L	1
E	-	_		-	_	-	_	Ar	۳	_	_	_	B('n		-	-	-		H				O B(<u>8</u>					•
ĒRM	7	6	5	4	3	2	1	0	9	8	7	6	15	4	3	2	1	0	REMARKS	9	8	7	6	5		3	2	1	ĪŌ	REMARKS
0		-	-	=	-	L	-	H	-	-	-	Ē	-	-	Ξ	-	-	-	ČK.R	·	•	•	•	•	•	•	•		A	/(R.CK+BU
1	•	ı	ı	-	Ŀ	-	Ξ	-	-	-	Ξ	-	-	-	Ξ	-	Н	-	B ₁	Ŀ	•	$oldsymbol{\cdot}$	•	•	•	$oldsymbol{\cdot}$	•	_	IA	
2	·	-	-	•	Ξ	Ŀ	Ŀ	-	-	Ŀ	Ŀ	Ŀ	-	Ŀ	Ŀ	Ŀ	Ŀ	H	Во	Ŀ	•	\cdot	•	٠	•	٠	•	_		1/(5· OK + 30)
3	Ц	Ŀ	-	Ŀ	Ŀ	ᆫ	H	<u>-</u>	Ŀ	上	냗	Ŀ	Ŀ	-	Ŀ	느	느	Ŀ	CK.S	Ŀ	•	Ŀ	٠	٠	•	Ŀ	·	A	ŀ	V
4	Ц	Щ	Н		Ŀ	ļ.,	┡	_	L	Ļ	i-	L	_	H	Ŀ	L	_	L		L	L	<u> </u>	_	_		i-	ŀ.	+	Ļ	(62 - 011 - 03)
5	H	F	F	H	F	H	F	٦	E	F	Ë	=	=		Ē	=	E	H	CK.Bo	ŀ	•	÷	•	•	•	÷	A		•	/(Bo · CK+B2)
6	Н	E	-	-	ᆫ	Ε	+	=	F	E	F	E	E	Η	1	Н	=	=	B ₃	ŀ	•	÷	•	-	•	Å	4	-		}/(81 · CK+82)
8	Н	=	E	-	F	H	든	-	E	E	F	E	=	-	Ė	-	H	E	Bz CK+B1	ŀ.	•	٠.	•	•	•	뜼	•	١.	ŀ	F/(61-CX 1 62)
9	H	F	F	-	一	٩	F	-	F	F	一	F	F	H	F	F	۳	F	CK PI	۲	۳	Ľ	Ŀ	Ě	۴	۳	۴	۴	۲	f
10	Н	H			<u> </u>	┢	t	Н	H	t	<u> </u>	1	┪	Н	H	H	H	H		T	1	-		Т	-	<u> </u>	H	t	t	
#	Н	Г	П	Г	<u> </u>	Г	T		Г	T	!	Г	Г		-	Г	Г	Г		T	T	_		Г	Г	_	T		T	
12	П		П		-	Г	Г	Г	Г	T	-	Г	Г	П	-	Г	Г	Г		Г							Г	T	T	
.13	П	Γ				Γ		Γ	Г	Γ		Γ						Γ		Γ								Γ	Γ	
14										Γ	Ε	Γ									Γ							Γ	Γ	
15							L		L	L										L	L						L	L	L	
16		L	L		L	L	L	L	L	L	L	L	L		L	L	L	L		L	L	L	L		L	L	L	L	L	
17	Ш	L		L	Ļ	L	<u> </u>	Ŀ	L	┺	i.	L	_		Ŀ	L	L	L		L	L	<u>i </u>	L		L	Ŀ	L	L	L	
18	Н	L	L	H	i H	L	L	L	L	╀	i	L	<u> </u>	H	i-	_	L	L		_	┞-	i	_		_	i–	┞	╀	┞	
19	Н	L	<u> </u>	H	İ.	L	┡	<u> </u>	L	╀	i–	L	-	H	i–	┞-	<u> </u>	 -		┞	┡	H	_	H	L	İ–	┞	╄	┡	
20 21	Н	H	Н	Н	—	⊢	┢	┝	┞	╁	-	⊢	⊢	Н	-	⊢	⊢	├	<u> </u>	╀	┝	-	Η-	H	H	\vdash	┝	┢	╀	
22	Н	-	H	Н	\vdash	┝	┝	⊢	H	╁	⊢	┝	⊢	Н	\vdash	\vdash	╁	⊢		╂	┝	-	-	├-	┝	-	╁	╁	╁	
23	Н	H	H	Н	-	┝	╁	┝	┢	╁	+-	┝	┝	Н	-	\vdash	┝	┝		┢	╁	-	-	\vdash	\vdash	<u> </u>	╁	╁	╁	
24	Н	-	Н	Н	<u> </u>	⊢	┢	┝	H	十	ا	┢	\vdash		<u> </u>	┝	1	┢		┢	┢	<u> </u>	\vdash	-	┝	H	┢	+	t	1
25	Н	_	H	-	┝	H	t	\vdash	H	t	ļ	H		Н	<u> </u>	┢	H	1		t	t	!-	-	1	\vdash	<u> </u>	H	t	t	
26		Г	П	Н	-	Г	T		r	t	!-	T		Н	<u> </u>	H	Т	T		t	T	 	H		Г	<u> </u>	\vdash	t	T	
27									Г	T	!	Г			_	Г		Г		T		-	Г		Г	_	Г	T	T	
28									Г	Ι												1						Ι	Γ	
29							L										L									L		L	L	
30					_		L			L	<u> </u>		L		_					L	L	-				L	L	L	L	
31	Ц	L	L		Ŀ	L	L	L	L	1	i_	L	_		i_	L	L	L		L	L	_	L	L	L	Ŀ	L	L	L	<u> </u>
D9	Н	_	Ш	H	<u> </u>	L	1	-	L	╀	Ì-	L	-	L	i-	L	₽	-	T	7	ıT	ıΤ	ıT	ıT	ıT	ıT	ıT	ıΤ	iΤ	, 1
D8	Н	L	Н	H	ļ_	L	\vdash	L	L	╀-	i-	L	L	-	i-	L	┞	-		·	_				il	i	il	il	1	i
D7	Н	\vdash	\vdash	H	-	-	⊢	⊢	L	╀	-	-	1	H	-	H	-	-		_		_		۱ [1	1	il	1	il	1
<u>D6</u> D5	Н	\vdash	\vdash	\vdash	⊢-	-	-	\vdash	⊢	╀	-	\vdash	-	H	-	\vdash	⊢	\vdash		ı	Ī	Π		. ∐	ı	1	ı	1	1	1
100 104	Н	\vdash	Н	Н	<u> </u>	H	┢	\vdash	H	╁	-	⊢	\vdash	Н	-	\vdash	\vdash	-		Ī	1	1	_	匚		1	1	1	!	!]
D3	H	-	-	-	Ŀ	Ι-	 -	=	-	 	! -	-	-	-	<u> </u>	-	+	 -	<u> </u>	1	1	_	_	_	•	Ц	Ц	Ц	!	!
D2	-	-	-	-	<u> </u>	-	1-	 -	1-	1-	!-	 	-	-	<u> </u>	 	† -	Ι-	<u> </u>	<u></u>	<u> </u>	<u></u>	<u> </u>	_	<u> </u>	_	Ц	!	!	! !
DI	-	-	-	-	-	-	-	-	T -	1-	!=	-	-	-	<u>; </u>	-	-	1=	5	<u> </u>	·	<u>_</u>	<u> </u>	_	_		<u>!</u>	Ц	!	! !
D0	-	-	-	Ξ	Ξ	-	<u>-</u>	E	Ŀ	E	Ξ	-	-	-	Ξ	E	<u> </u>	E)	_					<u> </u>	_	1		Ц	က
PN	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9]	19	18	17	16	15	14	13	12	2 11	9] 10
S				Γ	Γ	Γ	Γ	Г	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Γ	Γ	1	Γ	Γ	Γ	Γ	Γ		Γ	Γ	Γ	Γ	PLS153
¥							1			1				-	1		1	1					I		1	1				\(\mathcal{Q}_{i} \)
1							1	١	ĺ	1	1	1	1		١.	١.,	1	1	1				1		1	1	ic			
REMARKS						농		١.,	1	1	1		1		100	0 = B2	١.	١,	1			1			1	Ba = Q	8. = /	1.	١.	
		L	Ш	L	L	ء	5	ď	L	L	L	L	L	L	0	10	ě	å	<u> </u>	L	L	L	L	L	L	مه	a	6	6	


TB00840

AN14

D FLIP-FLOP

An edge-triggered master-slave D flip-flop may be constructed with two D-latches in the manner shown in Figure 10.

An PLS153 may be programmed as shown in Figure 11 to implement the D flip-flop which is equivalent to the circuit shown in Table 5 in the PLS153 logic representation.






Table 5. PLS153/153A Programming Table


СО	DE	N	0.				_														_		PO							
-				_			_	-								_					L	L	Ш		н	L	L	L	L	
Ē	-			_	_		_	Al	<u> 100</u>		_		D/	W.				_		H				O B(_				
ERZ	7	6	5	A	3	12	11	lo	9	Tρ	17	6	B(<u>"</u>	13	2	14	ī	REMARKS	1	ĪĀ	T 7	6			3	12	11	To	REMARKS
0			Ž		Ž	5	Ė	Й	Ĕ	Ë	ť	Ë	ě	Ž	Ě	-	ť	Ě	RIEK	Ť	ť	ť		Š		ŏ	ī	t		
Ť		-	-			Ë	-	Ë	t	†=	+_	-	-	-	-	-	н	1000000	Bi	t.	T.	ţ,	•	•		7	۲,	t.		1
2		-	-	-		-	1-	-	F	†-	۲.	t-	-	-		-	-	н		r	Т	•			Г	_	Т	Ā	T	
3	-	-	-	-		L	н	-	T-	T	۲-	-	-	-		-	-	-	S.EK		Г							A	П	
4									Г	Τ																				
5	÷	-	-	-		Н	-	-	1-	-	-	-	-	-		٠	-	Н	CK . B.								Α			((Bo·CK+Q)
6	-	Ŀ	Ŀ	Ŀ		-	Ŀ	Ŀ	Ŀ	Ŀ	Ŀ	Ŀ	Ŀ	Ŀ	H	-	Ŀ	Ŀ	a	L	L	1					Α	L	1	/
7	-	-	Ŀ	-	-	Ŀ	Ŀ	Ŀ	Ŀ	1-	<u>:</u> -	Ŀ	-	-	1	H	Ŀ	-	B ₂	L	L	i.				Δ	L	L		/(B1 · CK+B2)
8	•	Ŀ	-	-	-	Н	-	-	ŀ	1-	Ľ	-	-	Ŀ	Ė	-	H	-	Birck		1					Α	L	L		/
9	_	┞	⊢	L	i	┡	H	┞	┡	╀	i-	ŀ	-	-	i	_	-	L		┡	┡	i-	Н	_		H	-	┞	\vdash	
10	Ŀ	+	+	 .	۱.,	+	+	 	+	+	t-	+	H	+	+	-	+	+		⊢	╁	+-	Н	_		-	-	+	\vdash	VAV. D+AV.
11 12	-	든	=	H	۲	E	=	ΙΞ	-	+=	+-	E	ᄐ	Н	Ė	=	=	=	CK.B.	\vdash	+	+	Н	-	A	-	\vdash	+	Н	(CK · D+CK ·
13	Ē	Ē	Ē	드	Ē	1=	+=	+=	1-	+-	+	+=	-	뜮	Ē	Ē	1-	-	CK . D4	H	+	+	Н	-	A	\vdash	\vdash	+	+) B ₄ >
14	-	+	=	Н	-	-	+-	+	1-	1-	+	+	-	Н	+	-	-	-	CK.B4	H	+	 	Н	A	H	<u> </u>	\vdash	t	T	(CK. B. + CK.
15	-	 -	-	Ĺ	<u> </u>	t-	 -	1-	t-	1-	!-	-	н	 	<u> </u>	-	1-	-	CK · G	t	\vdash	+	Н	Â	Н	-		T	T	(6)
16	Г	Т			<u> </u>	T	T		T	T	!	T	Ť		<u> </u>		T		353	Г	T	!	П			_		T		
17		Г	Г	Т	-	Т	Т		t	†	+		Г	Г	!-	Г	T			Г	Т	 			Г		Т	Τ		
18												L																		
19		L		L	L			L	L	L	L	L		L	_							L								
20	L	L	L	L	<u> </u>	L	L	L	L	Ļ	Ļ	L	L	L	<u> </u>	L	L	L		L	L	┶	Ш			<u>_</u>	L	L	\perp	
21	L	1	L	1	Ŀ	_	L	L	L	╀	i-	L	L	L	Ŀ	_	L	L		L	L	i-	Н		L	Ŀ	L	L	\sqcup	
22	┝	┞	⊢	L	i–	┡	⊢	┡	┡	╀	i-	┞	<u> </u>	⊢	i	L	├-	L		┡	┡	j.	Н			<u> </u>	_	-		
23 24	┝	╀	⊢	┝	-	⊢	├-	├	╀	╀	1	├	⊢	⊢	<u> </u>	⊢	╀	┞	ļ	⊢	┝	+	Н	_	Н	-	├	+	\vdash	
25	┝	┝	⊢	\vdash	\vdash	┝	┝	┝	╁	╁	+	┝	┝	⊢	1	┝	╁	\vdash		Ͱ	╁	+	Н	-	Н	⊢	⊢	┝	\vdash	
26	-	╁	┢	┝	\vdash	+	╁	╁	╁	+	╁	╁	┝	H	+	┝	+			\vdash	╁	+-	Н		Н	 	┝	-	\vdash	
27	-	H	\vdash		 	\vdash	┢	┢	H	$^{+}$	 	H	\vdash		 -	-	H			\vdash	\vdash	 	Н	_		┝	┢	H	\vdash	
28	Г	\vdash	Г	Г	<u> </u>	T	T		1	1	! -	T	Т		-	_			·		T	 	П			-	-			
29		Γ		Г	-	Г		Г	Г	Τ	!		Г		!			Г		Г	Τ	-			П	╚	Г	T		
30										Ι																				
31		L					L	L		\perp	-	L	L	L	_															
D9	L	L	L	_	_	1	_	L	L	1	i-	L	L	_	<u> </u>	L	L		}	7	ĭĬ	ĭĬ	ıTı	T	ĭ	٦	Ĭ	ıΤ	ĭĬ	1
D6	_	L	L	L	<u>.</u>	L	L	L	L	1	Ĺ	_	_	L	Ŀ	L	L	Ц		<u> </u>	_		Hi		il	i١	i۱	il	il	i
D7	<u>.</u>	1	 	_	į.	↓_	_	1	┡	+	i-	\vdash	<u> </u>	<u> </u>	i-	<u> </u>	\vdash	L	7			_	i li		i i		il	il	il	i
<u>D6</u>	H	L	-	-	-	-	_	1	L	╀	į.	-	├-	L	H	<u> </u>	1	H	<u> </u>	ī			71		ı		1	ı	1	ı
D5 D4	-	٥	-	1	Ė	F	는	1=	1	냔	+	=	=	E	Ę	-	1=	=		1	ī	ı	1 1		<u>J</u>	1	1	١Ì	1	l
D4	Ē	Ė	Ē		Ē	Ē	Ē	E	E	F	Ę	Ē	_	Ē	Ē	Ē	Ē	_			Ξ	匸			匸	Ц	1	ı	1	
D2		Ħ	F	F		-	1	E	t	ŧ	۳	E	-		۳	=	E	-		Ĺ	_	1			_	_	╝		1	
Dī		F	-	-		1	-	F	t-	†-	+=	-	-	-		-	t	-		<u>'</u>	1	Į	1		1		_	_	1	l
DO	F	7	-	-		F	-	F	F	Ħ	1=	-	F	-	F		F	-		<u> </u>	_	_	<u> </u>		<u> </u>	<u></u>	<u> </u>	1	Ш	['] က
PN	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9		19	18	17	16	15	14	13	12	11	9	ີ ທ
	Ť	Ė		Ė	Ė	Ī			Π	٢	Ė	Ť	Ť	Γ			Ė	Ť		۲	Ť	Ť	П	Ť	r	Ĺ		T	Ť	7
REMARKS						 							(a)		83	. B.								9						PLS153
æ	L	L		ర	۵	3	n	œ		L			35	7 g	Q= 83	ő	8	86				L		Š	å	83	8	8	8	

TB00830

9-85

AN14

APPENDIX A



AN14

Appendix B. PLS153/153A Programming Table


СО	DE	N	Ō.																							ΤY				
71	_		_	_				ΑN	IK						_		_	_		H	Н	н	Н			L	н	Н	Н	
Ē	-		-	-	_	_	_	Ar	۳		_	_	B(7/		-	_	_		┝				O B(-	
Ė R M	7	6	5	4	3	2	1	0	9	8	7	6	15	4	3	2	1	0	REMARKS	9	8	7	6			3	2	1	10	REMARKS
		Н				Ξ	È	÷	Ť	Ē	Ė	Ē	Ē	Ė	-	-	Ė	÷	A.B. C. D	Ā	•	·	•	A	•	Ť	•	•	•	X = A . B . C . D
1		Ė		H	-		Г		Г		-		Г	Г						r			П			╴		Г	П	(T=/(A.B.C.D)
2																														
3																													Ц	
4	٦	4	٦	L	Ξ	E	Ŀ	-	_	-	Ξ	-	-	Ŀ	Ξ	-	-	-	A.B.C.D	Ŀ	Δ	ullet	٠	•	Δ	Ŀ	٠	٠	Ŀ	Y=A·B·C·D
5	Ц	L	L		L	L	L	Ц	L	┖	<u> </u>	L	L	L		L	Ŀ	Ш		L	H	Ŀ	Ц	_	Н	i-	L	L	Ц	(u=/(A·B·C·D)
6	H	<u> </u>	L	_	Ŀ	ļ.,	L	H	L	⊢	i-	L	L	L	H	L	L	H		┞-	Н	<u> </u>	Н	<u> </u>	Н	<u> </u>	<u> </u>	ļ.,	Н	
7	H	<u> </u>	_	H	<u> </u>	┞	┡	H	┡	⊢	H	┞	┡	┞	H	-	⊢	Н		Ŀ	Н	Н	Н	_	Н	\vdash	┝	H	Н	
9	Ŀ	<u>ا</u>	-	_	H	Ŀ	Ŀ	L	Ŀ	-	<u> </u>	-	L	-	-	L	-	H	B•£	Ļ	Н	Ļ		_	Н	!	Ļ	-	Н	12-12 11 234
10	-	XX		Ē	<u> </u>	=	=	E	=	ᆖ	Ē	=	=	E	Ė	=	-	H	B.D	÷	•	Ą	•	•		A	÷	•	•	\ Z=(B·Č+B·D1 (- ē·D)
Ħ	-	-	L	ī	Ι-	-	-	-	-	+	١_	-	┢	-	-	-	-	-	ē. D	ŀ	_	A	•	•		A	•	•	•	
12	H	\vdash	F	۴	<u> </u>	\vdash	H	H	H	t	<u> </u>	\vdash			-	-	\vdash	\vdash		Ė	H	۳	H	ŕ	H	۴	Ė	ŕ	H	+ E.D)
13		Т		Г	H	H	\vdash	H	┢	T	<u> </u>	Т	Г	H	<u> </u>		T			H	Н					-	Т	T	Н	
14			Г		-	Г	Г	П	Г	T	-		Г		_			Н		Г	П				Н	H	Г		П	
15										Γ	_																			
16																														
17																														
18	L	L	L	L	<u> </u>	L	L	L	L	L	L	L	L	L	_	_	L	Ш		L	L					_	L	L	Ц	
19	L	L	L	L	<u>.</u>	L	L	Ц	L	L	Ŀ	L	L	L	i_	L	L	Ц		_	L				Н	_			Ц	
20	L	L	L	L	<u>.</u>	<u> </u>	L	H	L	1	i-	L	L	L	i	L	L	Н		┡	H	\vdash	Н	_	H	-	L	L	Н	
21	H		H			-	-		L	┝	H	-	┝	L	H	-	H	Н		⊢	H	Н	H		H	j_	L	H	Н	
22 23	-	┝	-		<u> </u>	\vdash	-	\vdash	┝	├	H	-	┝	H	-	<u> </u>	H	Н		┝	Н	Н	Н	_	H	-	<u> </u>	Н	Н	
24	⊢	\vdash	\vdash	-	-	H	┝	Н	┝	┝	-	-	┝	-	-	-	-	Н		\vdash	Н	Н	Н	-	Н	-	-	H	Н	
25	-	\vdash	H	Н	-	H	-	Н	┢	┢	┞	-	-	-	-	-	\vdash	Н		┢	Н	Н	\dashv	_	Н	H	┝	\vdash	Н	
26	Н	\vdash			-	Н	<u> </u>	H	H	┢	 	1	┢	┢	-	-		Н		\vdash	Н	Н		-	Н	-	-		Н	
27	Т	Н	Н		-		_		H	\vdash	<u> </u>	-	H	-		<u> </u>	Н	Н		Н	Н	-	\neg		Н	Н	\vdash		Н	
28	Г					Г			Г		_							П		Г						_			П	
29							Г		Г	Γ																			П	V.
30																														
31	Ш	L			_		L	L	L	L	L	L	L	L																
D9	=	느	Ŀ	-	i-	Ŀ	<u> -</u>	느	Ŀ	먇	Ŀ	<u> -</u>	<u> -</u>	느	Ŀ	느	=		}	•	ĭ	T	Ti	T	T	Τ	T	T	T	,5 97 5 97
D8	-	-	느	-	j-	-	느	-	Ŀ	느	Ŀ	느	<u> -</u>	느	-	-	-	늬		<u>. </u>	_	ili			H	П	ili	il	i۱	j l
D7	드	Ξ	니	H	<u> </u>	-	ᆖ	H	F	=	F	느	-	<u> -</u>	F	-	-	-			_	7	Hi		H		H	П		ı
D6	Н		Н	H	-	\vdash	-	Н	 -	-	—	├-	┝	-	H	<u> </u>	Н	Н	<u> </u>	ı	1	1	<u> </u>		H			ı	H	ı
D5 D4	Н	Ē	-	-	E	-	=		E		Ē	F	=	1	-	=	=	-		1					IJ	1	П	1	П	l l
D3	-	-	H	H	Ē	E	Ε	H	Ē	Ē	E	E	1	-	Ŀ	 =	Ξ	Η								╝	П	1	Ш	
D2	H		Н	\vdash	-	\vdash	Ē	H	F	F	H	H	H	-	F	F		H		1								1	1	
D	П	П	Н		-	Н	Т	H	T		-	\vdash	\vdash	Н		\vdash	Н	Н		_	_						_	_	!	
DO																		Н	<u> </u>	_	<u></u>									' ന
PN	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9		19	18	17	16	15	14	13	12	11	9) io
			П									Г	Г							Г										PLS153
REMARKS														ļ																(လ
\$									l											1										
	ارا	8		a					l,		ارا		I. I	 _								١,					1			
Ш		1	0	_	L	Ш			Ľ	_	2		1	n	>					×	>	2		1	n	>			L	

9-87

November 1986

AN14

APPENDIX C



Signetics

AN15 PLS159 Primer

Application Note

Application Specific Products

INTRODUCTION

The PLS159 is a field programmable logic sequencer which consists of four dedicated inputs, four bidirectional I/O's, eight flip-flops, thirty two 16-input AND gates, twenty 32-input OR gates, and a complement array. Each flip-flop has a bidirectional I/O and may be individually programmed as J-K or D flip-flop, or switch between the two types dynamically. The flip-flops will accept data from the internal logic array or from the bidirectional I/O, or they may be set or reset asynchronously from the AND array. The output polarity of the four bidirection is controlled by the AND array. Figure 1 is the logic diagram of PLS159.

PROGRAMMING THE PLS159

The programming table is shown in Table 1 where there is a place for everything that is

shown in Figure 1. The program table is basically divided into two main sections. The left hand side of the table, section A, represents the input side of the AND gates, while the right hand side, section B, represents the OR gates sections which includes the flipflops and the combinatorial outputs B(0) to B(3). The flip-flops modes are defined in section C and the output polarities of the combinatorial outputs are defined in section E. The programming symbols are detailed in Figure 2.

As shown in Table 1, the programming table is very similar to a truth table. Each column in section A represents an input to the 32 AND gates, and each row represents an AND gate connecting to 17 inputs. Columns I₀ to I₃ represent the 4 dedicated inputs, I₀ to I₃. Columns B(I)₀ to B(I)₃ represent the inputs of the 4 bidirectional I/O, B₀ to B₃. Columns

Q(P)₀ to Q(P)₇ represent the feedback, F₀ to F₇, from the flip-flops (the present state). Column "C" represents the complement array

As shown in Figure 1, the outputs of the AND gates are connected to an array of OR gates which, in turn, are connected to either flipflops or output circuits. Columns $Q(N)_0$ to $Q(N)_7$ represent the next state which the flipflops will be in. Columns $B(O)_0$ to $B(O)_3$ represent the combinatorial outputs B_0 to B_3 .

Each row represents an AND gate with 17 inputs each of which may be true and/or complement and is, therefore, a perfect decoder. Referring to the programming symbols in Figure 2, to implement the equation

all one has to do is to enter one line as shown in Table 2, term-0.

9

PLS159 Primer AN15





Table 1. FPLS Program Table



PLS159 Primer

AN15

The FPLS can be programmed by means of Logic Programming equipment.

With Logic programming, the AND/OR-EX-OR input connections necessary to imple-

ment the desired logic function are coded directly from the State Diagram using the Program Tables on the following pages. In these Tables, the logic state or action of all I/O, control, and state variables is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:





Figure 2



NOTES:


- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates.
- 2. Any gate (T, Fc, L, P, R, D)n will be unconditionally inhibited if any one of the I, B, or Q link pairs is left intact.
- 3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n, F_C.

 4. E_n = O and E_n = are logically equivalent states, since both cause F_n outputs to be unconditionally enabled.
- 5. These states are not allowed for control gates (L, P, R, D)_n due to their lack of "OR" array links.

Figure 2 (continued)

PLS159 Primer

Table 2. FPLS Program Table



PLS159 Primer AN15

Notice that only I_0 to I_3 on the left hand side and $B(O)_4$ on the right hand side have entries to implement the equation. All unused columns are dashed out or dotted out.

To implement the equation

enter one line as shown in Table 2, term-2 where the entry "H" represents the noninverting input buffer while the entry "L" represents the inverting buffer. To have the AND gate to be unconditionally "High", dash out all the inputs of that particular AND gate as shown in Table 2, term-4. The virgin condition of the device, as shipped from the factory, has all connections intact, which means that the inverting and the non-inverting buffers of the same inputs are connected together. Such connection will cause the AND gate to be unconditionally "Low" as shown in Table 2, terms 6 and 7. The unconditional High and Low states are normally useful only internally and seldom brought out to the output pins.

To implement the equation

$$W = A * /B + C * /D$$

enter one line for A * /B and another line for C * /D as shown in Table 2, terms 9 and 10. Use one line to AND something together; use different lines to OR something together — one line per item to be OR'ed.

All the pins which are labelled B's are bidirectional I/O pins. Their input buffers are represented by the B(I) columns on the left hand side of the programming table. An "H" entry represents the non-inverting buffer and an "L" entry represents the inverting buffer. Their output buffers are represented by the B(O) columns on the right hand side of the table. An "A" entry means that the output is active (connected to the AND gates); a "."

entry means that the output is inactive (not connected). The outputs may be programmed to be inverting or noninverting. The polarity of each output is determined by its exclusive OR gate (Figure 1 and Figure 2). To have a noninverting output, enter an "H" in the section labelled "POLARITY" (Table 1, Section E). To have an inverting output, enter an "L". For example, Table 3, terms—0 and—2 implement the equation

$$Z = /(A * B)$$
 and $Y = A * B$

respectively. The above two equations may also be implement by term-4 which uses the same AND gate to drive two OR gates.

Besides being able to have programmable Active-High or Active-Low output, the programmable output polarity feature also low output, the programmable output polarity feature also allows the user to minimize his AND term utilization by converting his logic equation into other forms such as conversion by De Morgan Theorem.

For example, the equation

$$X = A + B + C + D$$

takes four AND terms to implement as shown in Table 3, terms 6 to 9. By using De Morgan Theorem, the same equation is changed to

$$/W = /A * /B * /C * /D$$

The result is as shown in term 11-a saving of three AND terms. The output buffers are disabled in their virgin states so that they all behave as inputs. The buffers are enabled or disabled by their corresponding Control AND terms D_0 to D_3 (see Figure 1). The Control AND terms are represented in the programming table on the last four rows on the left hand side. Dashing out all the inputs will

cause the output buffer to be unconditionally enabled, whereas a "O" (zero) will cause the buffer to be unconditionally disabled. The buffers may also be controlled by a logical condition, e.g. A * /B * /C, etc.


There are eight flip-flops on the chip each of which may be programmed as a J/K or a D flip-flop, or they may be programmed to switch dynamically. As shown in Figure 1, each flip-flop is a J/K to begin with. A tri-state inverter is connected in between the J and K inputs of each flip-flop, which when enabled by the AND gate F_C, will cause the flip-flop to function as a D flip-flop. The inverters are enabled by FC through fuses Mo to M7. A "." in the F/F Mode entry of the programming table means that particular fuse is to be disconnected and that particular flip-flop is to be J/K. An "A" entry will leave the M fuses intact, which allow the flip-flop to be D or J/K as controlled by the output of FC (see Figure 2. "OR" ARRAY - (MODE)). The inputs to the flip-flops are represented by the programming table as the next state, Q(N)_{0 to 7} since their inputs are from the OR array. The outputs of these registers are connected to their respective tri-state inverting output buffers, four of which are controlled by EA and the other four by EB. A "." in EA will enable outputs Fo to Fa, whereas a "-" will disable them. An "A" will allow the output buffers to be controlled by /OE, pin 11. Table 4, terms 0, 1 and 3 represent the following equations

$$Q_0: J = A * C + /B * /E$$
 eq. 1
 $Q_0: K = A * /C$ eq. 2

Notice that the J input in equation 1 is represented by the "H" entry in terms-0 and 1, column $Q(N)_0$ while the K input in equation 2 is represented by the "L" entry in term-3, column $Q(N)_0$. An undefined input, J or K, is considered "Low".

PLS159 Primer

Table 3. FPLS Program Table



PLS159 Primer

AN15

Table 4. FPLS Program Table

7	=	NC	٠.									L		-	_	M	OD				1		L		В		L		EA	_		۳	<u>Or</u>	AF	RITY	1	
	_					_						٠	ŀ	1	1				A]		L		_		L		_			L	L	L	L	1	
_	7			-		_	_	_			NC	_				~					4	DE111 DY0	L			_	/**		(OI	3)		_				4	DEMARKS
C	1	3	2	†	I	٦	3		4		0	١,	16	T		Q(4		2	1	0		REMARKS	╞	6	5		N T		21	11	٥	3		10	0		REMARKS
_		Ħ	-			-	-	-	+	Ⅎ	_	Ė	Ť	_		_	=	÷	†÷	=		A*C	Ė	-	Ĕ	1	Ť	1	1		Н	۲	+	+	+		J=A#C
	1	_	2	1-			_	-	†.		_	†-	.†-	†-	-	=	_	-	-	-		/8*/E	_	-	-	-	1-	:	-		H	T	1	+	T	17	+/B*/E
	1			Ī	Ť				T				T	T	1						1						T	T	1					T	T	T	
	\cdot	Н	1	L	ŀ	-	_	E	ŀ	-	-	E	Ε	E	-1	-	-	-	E	Ŀ	Ι	A*/C		-	-	E	I-	ŀ	-[-	L			I	I	I	K=A*/C
	_			L	I				I			L	Ι	I	I						I					L	L	I	I			L		L	\perp	l	
	4	L	٢	4		_	_	Ŀ	1	_	_	Ŀ	1	ŀ	4	_	_	二	上	E		/A*/B*/C	٠	•						A	•	L	L	1	1)=/A*/B*/C
	4	_	Е	1-	-10	1	=	F	4	=	=	Ŀ	1-	4	4	=	_	_	-	느	1	E	Ŀ		•		Ľ	4	4	A	•	L	1	1	+	4	+E
_	1		Ļ	1.	+	4	_	┡	+	_	-	╀	╀	1	4	_	_	L	L	1	4	10 m 10 m 10	L.	_	L	┞	╀	+	4	,	_	L	╀	+	+	+	D 11 + 10 + 10
-	ł	_	1	4	+	+	=	۴	+	긕	_	F	+	+	+	4	=	-	-	1-		IA*/B*/C E	F	F	=	F	F	+		H	=	-	+	╁	+	+	D=1A*/B*/C
_	ł	=	F	+	+	4	Ξ	۲	+	٦	_	F	+	+	+	=	-	F	F	F	+		F	-	F	F	F	+	+	4	=	\vdash	+	+	+	₩	+E
	+	_	-	+	$^{+}$	\exists	_	+	+	\dashv	_	+	+	+	+	-		Η-	-	-	+		\vdash	-	C	-	+	+	+	-	_	1	╁	+	+	+	
-	1	Ξ	E	+	+		Ξ	t	+	=	Ξ	E	+	1	+	=	Ξ	Ε	E	E	1		Ε	0	E	=	+	+	7	=	Ξ	\vdash	+	+	+	†	T=I
	1	_	=	†-	.†.		=	F	†	_	_	1	t	+		\exists	Ξ	=	=	-	†	-	0	<u>-</u>	=	=	1	+	-		_	t	+	+	+		T= Q5
-	1	_	-	t	†	٦	-	T	†	٦	_	t	Ť	Ť	†		-	┢	t	1	t		۲	_	Т	†	t	†	+	1	_	H	t	+	+		T=Q5*Q6
	١		\vdash	T	†		Г	T	†	7	_	T	T	Ť	†	ᅥ		Г	T	T	†		Г	Т		\vdash	t	†	+			T	T	+	1	1	<u> </u>
_	۱			T	†			T	†	٦		T	Ť	Ť	†				T	1	t		Г	Г	1	1	t	T	+	7	_	T	T	+	T	t	
	ı			T	1			T	Ť			T	T	Ť	1				T	T	1		Г	T	Г	T	T	T	1			T	T	1	\top	1	
7		_	Г	T	Ť		Г	T	T			T	T	T	7			Г	Т	Г	T		Г		Г		T	T	7	7		Г	T	T	1	T	
1				I	I				I				Τ	Ι	T					Γ	T		Г				Т	Τ	T				Τ	Τ	T	T	
Ι				Ι	I			L	Ι				I	Ι	I						I						Ι	Ι						Ι	I	I	
1		_		I	Ι			L	Ι			L	I	I	\perp				L	L	I					L	Ι	Ι	\perp			L	L	I	\perp	I	
_	l		L	L	1			L	1			L	L	1	1				L	L	1		L	L	L	L	L	1	1			L	L	L	\perp	1	
_	1		L	L	1		_	L	1			L	┸	1	4	_		L	L	L	1		L	L	L	L	L	1	1	_	_	L	L	\perp	\perp	1	
	4		L.	L	1	_	_	L	4	_		L	╀	1	4			L	_	L	4		L	_	L	L	L	1	1	_	L.	L	1	1	4	1	
4			L	1	4	4	_	┡	+	_	_	Ļ	╀	+	4	4	L.,	ļ.,	L	├-	4		L	ļ.,	1	Ļ	╀	+	+	4	_	L	╀	+	+	+	
_	ł		\vdash	╀	+	4	<u>_</u>	1	+	4	-	1	╀	+	+	-	-	┞-	⊢	₽	+		\vdash	-	-	H	╀	+	+	4	<u> </u>	1	+	+	+	+	
4	١		┝	+	+	\dashv	_	+	+	4	_	Ͱ	+	+	+	\dashv	_	\vdash	\vdash	+	+		\vdash	⊢	+	+	+	+	+	4	_	⊦	+-	+	+	+	
_	ł		-	+	+	\dashv	_	+	+	4	_	Ͱ	+	+	+	\dashv		\vdash	╁	+	+		\vdash	+	+	╁	╀	+	+	-	-	\vdash	╀	+	+	+	
-	ł		H	t	+	4	-	+	+	\dashv	-	H	+	+	+	-	-	\vdash	╁	╁	+		\vdash	+	\vdash	+	+	+	+	-		H	╁	+	+	+	
+		_	-	+	+	ᅥ	-	+	$^{+}$	-		H	+	+	+	\dashv	-	\vdash	+	t	t		\vdash	\vdash	-	t	t	+	+	\dashv	-	H	+	+	+	+	
+	i	_	E	+	+	=	_	+	+	_	_	╘	+	+	+	-	_	-	=	+	+		4	Ļ	١	þ	Ļ	Ļ	٠			Ļ	Ļ.	×		1	
1	ĺ		۲	t	+	ᅥ	_	1	+	\dashv		H	$^{+}$	+	+	\dashv		H	T		١	N			Γ	1	1	1	Т	7		Ί.	!]			1	
1	ĺ		Т	t	†	٦	_	T	†	7		t	T	†	†	\neg		┪	T	1	1	-		<u> </u>	,	i i	i	1	1	1		!	1	1		1	
7	١		Т	T	†	٦		Γ	Ť		_	T	T	T	†			Г	T	Г	1	,					;	ï	-			1	П			;	
	ĺ	_		Γ	Ī			Γ	Ι		_	Γ	Γ	Ι	I				L	L	1					i	i	ï	-			1	1			i	
	ı			Γ	Ι				Ι			L	Γ	Ι	I				L							÷	÷	÷	ᆛ	i		1	П			i	
	ĺ	_		Γ	Ι]		Γ	Ι			L	Ι	Ι	I					Ĺ	J	7	•			•		•				. 1				1	
	I	_		L	Ι			L	Ι			L	Γ	Γ	I			L	L	L	J					÷	÷	÷	Ť	_	·			i	i	i	
_	1			L	I			L	I			L	L	I	I			Ľ		Ĺ	J					Ť	Ť	Ť	Ť	7	_	· T	Ť	i	lil	i	
	1		L	L	1	_		L	1	\Box		L	L	1	1			L	L	L						Ť	Ť	Ť				T	Ť	Ť	'i	i	•
	1	-	L	L	1			L	1			L	L	L	1			L	L	L	J			_	Τ.	Т	T	Т	_	_	ī		Т	I	T	1	5
_	ļ	5	4	13	4	2	9	8	1	7	6	15	11	1	7	6	15	14	13	12	4		19	18	17	10	1	5 1	4	13	12	9	8	47	6	Ц	2
		A	В	c	1																													-			PLS159

9

PLS159 Primer AN15

A D flip-flop may be implemented by first entering an "A" in F/F MODE. Then enter "0" in the row F_C, which will unconditionally enable the tri-state inverter between the J and K inputs. The following logic equation may be implemented as shown in Table 4, term 5.

$$Q_1: D = /A * /B * /C + E.$$

Notice that the entries in term 5, columns Q(N)_{0 to 7} are "A" and "." instead of "H" and "L" as in the case of J/K flip-flops. The entry "A" will cause the fuse connecting to the "K" input to be disconnected and the "J" fuse to be intact. Whereas the entry "." will cause both fuses to be disconnected. This feature enables the user to quickly recognize the mode in which the flip-flops are operating without having to go through the control terms. Some commercially available device programmers in the market may not have the software capability to implement this feature, in which case an "H" and a "-" may be used in place of "A" and "." respectively as shown in Table 4, terms 8 and 9.


Of course, the term F_C may have inputs instead of zeros and dashes, in which case the flip-flop modes are controlled dynamically.

When both the J and K inputs are "1's", the flip-flop will toggle. A simple 3-bit counter may be implemented using only AND terms as shown in Table 4 terms 11, 12 and 13. The logic equations for the three flip-flops are as the following:

$$\begin{array}{lll} Q_5\colon T=1; & (Q_5 \text{ toggles unconditionally})\\ Q_6\colon T=Q_5; & (Q_6 \text{ toggles when } Q_5=1)\\ Q_7\colon T=Q_5^*Q_6; & (Q_7 \text{ toggles when } Q_5 * \\ & Q_6=1) \end{array}$$

The above equations represent an octal upcounter. However, since the outputs of the flip-flops are inverted, the counting sequence of the outputs is that of a down-counter.

The flip-flops may be asynchronously set and reset by the Control AND terms ${\sf PA/PB}$ and



RA/RB respectively. As shown in Figure 1, PA and RA controls flip-flops F_0 to F_3 , while PB and RB control F_4 to F_7 .

In order to save the number of input pins, the eight flip-flops may be synchronously loaded directly from their own output pins. To use this feature, EA and/or EB must be programmed "A" or "-" so that the output buffers may be disabled before loading. As shown in Figure 1, every flip-flop has an OR/ NOR gate the input of which is directly connected to the output pin and the outputs of the OR/NOR are connected to the K and J inputs respectively. This OR/NOR gate inverts the input and feeds it to the flip-flop in a "wire-OR" fashion. Therefore, when loading data directly into the flip-flops from the output pins, caution must be exercised to insure that the inputs from the OR array does not interfere with the data being loaded. For example, if the data being loaded is a "1" on the output pin, the J input will be a "0" and the K input will be a "1". If, at the same time, a "1" is present at the J-input from the OR array, the flip-flop will see "1's" in both J and K inputs. It will toggle as a result. The OR/NOR gates are enabled by the Control AND terms LA and LB. LA controls flip-flops F_0 to F_3 and LB controls F_4 to F_7 .

All Control AND terms function and are programmed in the same manner as the other AND terms. The only difference is that the Control AND terms are not connected to the OR array.

The outputs of the flip-flops may be fed back into the AND array as the present state, Q(P). The output of the AND array into the OR array and the inputs to the flip-flops is the next state, Q(N). As an example, Figure 3 is a state machine implemented in a PLS159 as shown in Table 5, terms 0 to 6.

PLS159 Primer

Table 5. FPLS Program Table

CC	DE	NC).							L				100		_			L		В		┺		EA		1P	<u>or</u>	AR	ŢΥ	1
				_							•	٠	•	•	•	ŀ	•		L	_	•		L		•		H	H	H	Н	1
TERM	L	_							NC				_	-					L						OR		_				
Ř	c	Ļ	_	_		Ļ		(1)	T =	L	_	_	ď		-	_	1	REMARKS	Ļ		-	Ę.	(N)	T .	14	T.	Ļ	-8	(0)	-	REMARKS
0	⊢	ઝ≢	2	۲.	10	3	2	1	0			٦ ا			2 L			 	Ľ	6 L	?	1	13	1	+	- #	ť	-	+	Ä	
1	=	=	-	H	는	₽	-	F	-		L	7 7	٦,	느	1	1	L	 	L	1	۲	1	L	15	+	- 	ŀ		<u>:</u>	1.	
2	는	Ξ	=	=	1	E	E	=	+=		L	1	H	1	-	E	Н	ļ	۴	L	1:	17	H	1;	12	- 17	١;			ŀ	
3	F	F	F	F	-	F	F	┞	+=	۲	-	_	+1	۴	۴	۴	11		۲	-	۳	۲	+-	۲	+	+	F	+	†	ŀ	
4	_	#			-	\vdash	-	-	+	L	L	L	L	L		-	L	<u> </u>	1	L	L	1	L	+	10	1	†:	١.	A	١.	ŧ
5	ᆮ	-	Ξ	H	E	E	=	+=						L	_	Н	L			L				1	17	H	+			١.	
6	 	=	=	H	1	1=	=	-	=	Ē	L		L	٦	L	H	ī		F		E	L	L	1	L		t.		A		1
7	1	-	┢	۳	-	t	-	\vdash	1	F	Ŧ	Е	_	۳	۳	۳	-	 	F	+=	F	1	۲	-	15	+,,	Ť	†	Ť	\vdash	†
8	1	┢	<u> </u>	1	1	t	\vdash		1	-	Н	П		1	┢	Н	t		┢	\vdash	H	t	t	+	+	$^{+}$	t	t	t	T	<u>† </u>
9					1	T								T		Т			T		Т	1	t	T	T	T	t	T	T	T	1
10	Г	Г	П	Г	Π	T		Г		П	П			Г	Г	Τ			Г	Г	Г	T	T	T	1	T	T	T	T	T	1
11		Г	Г	Г		Г			T		П				\vdash	Г					Г	T	T	T	T	T	T	T	T	Γ	1
12						Γ	L		L													L	Γ	Ι	Ι	Ι	I	L	Ι	L	
13	L			Г		L	L		L											Γ		L	Γ	L	Ι	Ι	Ι	Γ			
14						L													L					L	I	Γ	Γ	L	Γ	Γ	
15	Ĺ	Ĺ		Ĺ	L	L	Ĺ	L	L					Ĺ	L	Ĺ	Ĺ		Ĺ	Ĺ	L	L	L	L	\perp	L	L	L		L	1
16	L	L		L	L	L	L	L	L	L				L	L	L	L		L	L	L	L	L	L	L	\perp	L	L	L	L	<u> </u>
17	_	L	L	L	L	L	L	L	L	Ц		L		L	L	L	1		L	L	L	L	L	L	L	┸	L	L	1	L	<u> </u>
18	L	L	L	L	┖	L	L	L	L		Ш	_		L	_	L	L		L	_	_	╙	┖	╀	╀	1	L	L	L	┖	ļ
19	┞	L	L	<u> </u>	-	┞	L	L	↓		Н	Щ	_	L	L	1	1		L	↓_	1	↓	╀	╀	4	+	╀	╀	╀	↓	ļ
20	├-	L	<u> </u>	_	-	┞	┡	-	₩		Н	_	_	┡	-	┡	-	ļ	L	╄-	┡	╄	╀	╀	+	╀	╀	╀-	+	╀	
21 22	├	H	⊢	H	-	┞	┞	┝	⊢	_	_	_		⊢	H	┝	├		┡	╀	₽	╀	╀	╀	+	+	╀	╁	╀	╀	ļ
23	├	⊢	-	-	╀	⊦	┝	-	╁	Н	Н	-		⊢	-	┝	╁	 	⊢	╀	┝	╁	╀	╁	+	╁	╀	+	+	╀	
24	╁┈	┝	-	┝	-	╁	╁	╁	╁╴	\vdash		Н	-	⊢	┝	╁	╁	 	Ͱ	╁	┝	╁	╁	╁	╁	+	╁	╁	+	╁	
25	-	⊢	-	H	-	╁	┢	-	╁	Н	Н	Н	-	⊢	-	┢	╁╴	 	⊢	╁	┢	+	╁	╁	+	+	t	╁	+	╁	†
26	\vdash	┢	_	H	┢	t	1	┢	+	\vdash	Н	_	_	┪	-	┢	-		┢	╁	┢	+	+	+	+	+	t	+	+	╁	
27	1	H		1	1	t	T	1	t	Н			_	<u></u>	-	t	T		H	t	T	†	t	t	✝	+	t	†	T	t	<u> </u>
28	1	T				T	T	Т	T		П		_	T		Τ	T		T	1			T	1	t	†	t		T	T	
29		Т	Т	Т		T			T	П			_	1		1	T		T	T	T	T	T	T	T	T	t	1	T	T	1
30						Г	Г										Г		Г	Γ		Γ	Γ	Τ	T	T	T	T		Τ	
31		Г				Γ										Г	Γ		Γ	Γ		Γ	Г	Γ	Τ	Γ	Γ	Γ	Γ	Γ	1, 1, 1
FC																				-		7		F	Ŧ	Ŧ	1	1	1	1	ĺ.
PB	Ŀ	L		L	L	L	1	1	1	Ц	Ц	Ш		L	_	L	1	1	ı	ı			ı		1	1				1	1
RB	_	<u> </u>	L	<u> </u>	<u> </u>	L	1	↓_	1	L	Ц	Щ	L	L	_	1	L	1	ı	Т	į	į.	ı	ı		ı	1	1	1	ı	1
LB	_	<u> </u>	_	<u> </u>	L	1	├-	-	ļ_	H	Н	Н		1	 	-	╀-	₹	ì	1	ı	١	1	i		ı	1	1	1	1	ı
PA	-	\vdash		-	+	-	-	-	├-	-	Н	-	<u> </u>	-	-	1	╀-	ł	ì	ı	1	ı	ı	1		ŧ	1	J	1	1	ı
RA	-	\vdash	-	-	-	1	+	-	╀	\vdash	Н	Н	<u> </u>	-	-	+	╀	-	1			ı		T	1	ı	1	- 1	ł	- 1	ı
LA D3	-	⊢	-	-	-	\vdash	-	-	+	Н	Н	-	-	\vdash	\vdash	+	+	{	1	ı			ŧ		ì	1	1	- 1			1
D3	F	H	=	-	F	F	-	-	+=	H	_	_	=	-	-	┝	-		1	Т	1	T	Т	1	T	7	Т	Ш		- 1	1
D1	E	E			E	E	=	E	E	Н	-	Ξ	=	E	=	E	E					·			1	Τ.	Т				!
00	E	E	=	E	E	E	Ε	Ε	E	Ē	Ξ	Ξ	=	E	E	E	E		1	-	1	1	1	1	1	1	T	T	T	IJ	!
P	IN.	5	4	3	2	-		7	6	10	18	17	16	15	14	13	12	/	10	18	17	116	115	11	4 1	2 1	, ,	8	7	6	1 12
						Ī	Ī		Ī				·		Γ	Ī	Γ		Γ	Γ	Γ	T	T	T	T	T	Ť	ľ	T	Ī	Si
		A	В	C	0																						L	/ ×		z	PLS159

Signetics

AN16 PLS159 As Modulo Counters

Application Note

Application Specific Products

DESCRIPTION

The field-programmable logic sequencer (FPLS) PLS159 has eight edge-triggered flipflops which may be individually programmed to be J/K, D, or toggle flip-flops. The detail logic diagram of the device is shown in Figure 2.

A counter may be constructed by having individual flip-flops toggle when they are at certain states. Implementing such counters requires one toggle flip-flop per bit and an associating AND gate as a decoder for each flip-flop. Such a method allows the PLS159 to be a counter from modulo 2 to 256 or from one bit to 8 bits.

MODULO-8 UP/DOWN COUNTER

The Up-Counter

The PLS159 has an inverting output buffer for each flip-flop. Therefore the counting sequence of the flip-flops is from 7 to 0 so that the outputs will count from 0 to 7. Table 1 is

the truth table of the internal counting sequence.

Table 1

COUNT	Q ₂	Q ₁	Q_0
0	1	1	1
1	1	1 1	0
2	1	0	1
3	. 1	0	0
4	0	1	1
5	0	1	0
6	0	0	1
7	0	0	0

From Table 1, logic equations for the flip-flops may be generated as the following:

 $\begin{array}{lll} Q_0\colon T=1; & (Q_0 \text{ unconditionally} \\ & \text{toggles}) \\ Q_1\colon T=/Q_0; & (Q_1 \text{ toggles if} \\ Q_0=0) \\ Q_2\colon T=/Q_0 */Q_1; & (Q_2 \text{ toggles if both} \end{array}$

 Q_0 and $Q_1 = 0$

The equations are implemented as shown in Table 2, terms 0, 1, and 2. E_A is enabled, and the mode for the three flip-flops is set to J/K. All unused flip-flops and outputs (the B(0)'s) associating to AND-terms are "dashed" or "dotted" out. The event to be counted is connected to the clock input, pin 1 of the device.

The Down-Counter

The down-counter is constructed in the same manner as the up-counter except that the counting sequence is reversed. The down-counter is implemented in Table 2, terms 4 to 6 with the corresponding flip-flop mode set to J/K and E_B enabled.

Modulo-16 Counter

Expanding the modulo-8 counter to 4-bit, the counter becomes modulo-16, Table 3, terms 0 to 3 and the associating F/F MODE and E_A implement a modulo-16 up-counter, while terms 5 to 8 and the associating F/F MODE and E_B implement the modulo-16 down-counter.

AN16

PLS159 As Modulo Counters


Table 2

C	DDE	N).							L						DE					L	E	В		┸	_	EA			P	ᅆ	AR	<u>IIT</u>	Υ	
L	,										•	•	٠	٠		Ŀ	1	L	٠		L		•		L		•			L	L	L	l	4	
Ē	\vdash			-					AN	1D	_			_		_			4		L	_		_			OF	3)	_	_	_			4	REMARKS
TERM	C	٦		1	0	١,		B(1)		+	71	6	-		(P)		I		┥	REMARKS	7	6	16	IA	(N)	Ή.		7	_	3	2	(0	+	ᅱ	HEMARKS
0	+-	Ë	É	<u> </u>	Ë		+			+		-	i	=	۲		+		_		<u>-</u>	-	Ë	=	Ĭ	+	+	=	ŏ	ř	÷	t:		H	
1	t^{-}	t=	1=	-	-	‡	: -	-	#	-1	_	=	_	=	†=	1-		-11	L		=	=	=	=	-	: -			_	•		١.	_	•	
2		-	-	-	-	Ē	·		-1:	-1	=	-	_	-	ŀ	-	١.				H	-	-	E	E	- ()		-	ŀ	٠	1.	I	\cdot	
3				Γ	L	L	Ι	Ι	Ι	I	\Box				L	L	Ι	Ι						L	Γ	Ι	I					L	I		
4	L	-	-	-	=	E	-	- -	-	- [-	=	_	=	Ŀ	Ŀ	-[-		-		-	=	=			_	-1-	=	_	Ŀ	Ŀ	ŀ	_	٠	
5	1	=	E	F	=	F	#	-	-	_			_	H	Ŀ	₽	։ -	_	=		Ŀ	=	0					=	=	Ŀ	٠	-	_	٠	
6	+	=	=	=	1=	#	#	- -	#	4	=	=	Н	H	F	#	#	#	=		느	0	=	-	Ŀ	1	‡	-	=	Ŀ	ŀ	ŀ	+	•	
7	╁	╀	├	╀	╀	╀	╀	+	+	+	+	-	_	┝	╀	╀	+	+	-		⊢	-	⊢	╀	╀	╁	+	+	-	<u> </u>	⊢	╁	+	-	
9	+	┝	\vdash	╁	╁	╁	+	+	+	+	+	\dashv	-	┝	╁	╁	+	+	-		┝		\vdash	╁	t	+	+	+	-	H	\vdash	۲	t	┪	
10	+	H	1	╁	t	t	+	$^{+}$	+	+	+	\dashv	-	\vdash	t	+	+	+	-		┢		-	H	t	+	+	7	_	H	┢	t	†	1	
11	_	t	Τ	T	T	T	+	T	†	†	+	7		Г	t	+	T	†	٦		\vdash		Г	\vdash	T	\dagger	+	1		Г	Т	T	†	7	
12			Г	I	I	Ι	Ι	İ	İ	1					Ι	Ι	I	İ							Ī	Ī	I	╛				Ι	İ	╛	
13					L	Γ	Ι	Ι	Ι	I	I					I	Ι	I							Γ	Ι	Ι						Ι		
14		L	L	L	L	L	L	Ţ	1	1	1			L	L	L	Ţ	1						L	L	I	Ţ	_			L	L	1	Ц	
15		1	L	<u> </u>	1	\bot	4	4	4	4	4	_		L	L	1	4	+	4		_	L	_	L	L	+	4	4	_	L	L	1	+	4	
16		┡	L	╄	╀	╀	+	+	+	+	4	4	_	┡	┞	+	+	+	_		L		L	1	╀	+	+	4	_	_	<u> </u>	╀	+	-	
17		┞	┝	╀	╄	╀	+	+	+	+	+	4	_	H	H	╀	+	+	4		-	H	H	ŀ	╀	+	+	+	_	ļ.	⊢	╀	+	4	
19		Ͱ	╁	╁	╁	╁	+	+	+	+	+	\dashv	-	┝	┞	╁	+	+	-		┝	-	-	┝	╁	╁	+	┪	-	┝	┝	╁	+	\dashv	
20		┢	┢	t	╁	t	$^{+}$	+	+	+	+	+	_	-	H	$^{+}$	$^{+}$	+	-		-		┢	╁	t	+	+	+	-	-	\vdash	t	t	1	
21			H	1	t	t	t	+	+	+	+			Т	t	†	+	†			\vdash		_	1	t	+	+	7	7	Т	\vdash	t	t	┪	
22							T	T	T	T	1					I	T	T							Τ	T	T	1					T		
23				L	L	L	Ι	Ι	Ι	Ι	\Box					Γ	Ι	Ι							L	Ι	Ι	\Box				L	Ι		
24		L	L	L	L	L	╀	1	1	4	4	_	_	_	L	L	1	1	_		L		L	L	L	┸	1	4		_	L	L	1	4	
25		L	L	L	Ļ	Ļ	4	+	4	4	4	4	_	L	L	1	+	+	_		L	_	L	L	L	4	4	4	_	_	L	L	4	4	
26 27		⊢	⊢	├	⊦	╀	╁	+	+	+	+	\dashv	-	-	┞	╀	+	+	-		-		-	╀	╀	+	+	+	-	⊢	┝	╀	+	4	
28		┝	┝	╁	╁	╁	+	+	+	+	+	\dashv	-	-	┢	╁	+	+	+		-		⊢	H	╁	+	+	+	-	-	⊢	+	+	┪	
29		H	-	\vdash	+	t	$^{+}$	+	$^{+}$	$^{+}$	+	+	-	_	┢	t	+	$^{+}$	٦		Н		-	╁	t	$^{+}$	+	+	┪	-	\vdash	t	t	+	
30		T				T	t	+	+	†	7	7			Г	T	†	T	┪					T	T	t	Ť	7			Т	T	Ť	7	
31	Т	Г		Г	Γ	Γ	T	T	T	T	1	1			Γ	T	T	T			Г			Г	Γ	T	T	7			Г	Τ	T	٦	
FC						L	Ι	I	I	I	I					L	I	I	J		_			-	$\overline{}$	÷	ŧ	÷		Y	Y	h	木	۲	
PB		L	L	L	L	L	L	T	I	1	1	_			L	L	1	\perp			1			ı				1				- 1	i	li	
RB		L	L	-	1	╀	Ļ	+	+	+	4	4	_	_	L	1	+	+	4		_	-	1	ı	ı	1		i	1		ı	1	١	1	
LB PA		\vdash	-	-	-	╀	+	+	+	+	+	+	4	_	Ͱ	╀	+	+	_	A		1			ı			١		- 1	- 1	r	ı	1	
RA		\vdash	-	+	+	╁	+	+	+	+	+	+	\dashv	-	\vdash	+	+	+	-		·		_	ı	ı			1				1	!	!	
LA	+	\vdash	-	-	+	t	+	+	+	+	+	+	-	-	H	+	+	+	4						[T	٦.	1			- 1	!	1	1	
D3	T	Т	\vdash	T	T	T	t	\dagger	t	+	+	+	\dashv		T	t	t	\dagger	┪							1	+	1		- 1		- 1	1	ľ	
D2						T	T	T	T	t	†				Γ	İ	T	1	_							T	÷	7		_				1;	
D1						L	Ι	I	I	I	I					Γ	Ι	I								+	÷	+					i	li	
D0							Γ	I	I	Ι	Ι	I			Ĺ		Γ	Ι						L		T	T	\exists			_	Г	Т	,	0
P	IN	5	4	3	2	9	8	17	4	3 1	9	18	17	16	15	14	1:	3 1	2		19	18	17	16	15	1	4 1	3	12	9	8	7	1	6	T.
	HEMARKS																																-		PLS159

PLS159 As Modulo Counters

AN16

Table 3



9-102

DECADE COUNTER

The Decade Up-Counter


The truth table of a decade counter is as shown in Table 4.

Table 4

COUNT	Q ₃	Q ₂	Q ₁	Q ₀
0	1	1	1	1
1	1	1	1	0
2	1	1	0	1
3	1	1	0	0
4	1	0	1	1
5	1	0	1	0
6	1	0	0	. 1
7	1	0	0	0
8	0	1	1	1
9	0	1	1	0
0	1	1	1	1

Logic equations may be generated from Table 4 as the following:

$$\begin{array}{lll} Q_0; T=1; & & \\ Q_1; T=/Q_0 & * & Q_3; & \\ Q_2; T=/Q_0 & */Q_1 & * & Q_3; & \\ Q_3; T=/Q_0 & */Q_1 & */Q_2 & * & Q_3 + \\ & & & & & & & & & & & & & & & & \\ & & & & & & & & & & & & & \\ & & & & & & & & & & & & & & \\ & & & & & & & & & & & & & & \\ \end{array}$$



The equations are implemented as shown in Table 5, terms 0 to 4 and the associating flip-flop mode and E_A settings.

Decade Down-Counter

The decade down-counter is similar to the decade up-counter except that the counting sequence is reversed from 0 to 9 as shown in Table 5, terms 6 to 11 with the associating F/F MODE set to J/K and $\rm E_B$ to ENABLE.

Decade Down Counter

COUNT	Q ₇	Q ₆	Q_5	Q ₄
9	0	1	1	0
8	0	1	1	1
7	1	0	0	0
6	1	0	0	1
5	1	0	1	0
4	1	0	1	1
3	1	1	0	0
2	1	1	0	1
1	1	1	1	0
0	1	1	1	1
9	0	1	1	0

$$\begin{array}{l} Q_4\colon T=1;\\ Q_5\colon T=Q_4\ ^* \quad Q_5\ ^* \quad Q_6\ ^* \quad /Q_7\ +\\ Q_4\ ^* \quad /Q_5\ ^* \quad /Q_6\ ^* \quad Q_7\ +\\ Q_4\ ^* \quad Q_5\ ^* \quad /Q_6\ ^* \quad Q_7\ +\\ Q_4\ ^* \quad /Q_5\ ^* \quad Q_6\ ^* \quad Q_7\ +\\ Q_6\colon T=Q_4\ ^* \quad Q_5\ ^* \quad Q_6\ ^* \quad Q_7\ ;\\ Q_7\colon T=Q_4\ ^* \quad Q_5\ ^* \quad Q_6\ ^* \quad Q_7\ ;\\ Q_7\colon T=Q_4\ ^* \quad Q_5\ ^* \quad Q_6\ ^* \quad Q_7\ ;\\ \end{array}$$

DIVIDE-BY-N COUNTER

This counter, shown in Figure 1 and Table 6, takes an input (maximum = 8 bits for each device), complements it, and counts until all flip-flops become 1, then a terminal count is sent out at B(O) $_0$ (divide-by-N). At the end of the count, where all flip-flops are 1's, terms LA and LB are activated which causes the flip-flops to load data from F $_0$ to F $_7$, and the cycle starts again. Since there are 8 flip-flops, the maximum count is 256.

PLS159 As Modulo Counters

Table 5

CC	DE	NO).							L	_	F	F	10	DΕ	_	_	4		L	Ε	В		1		E		4	P)L	ARI	T	<u> </u>	
Ļ	_			-			_		NE		•	•	•	ŀ	•	ŀ	1	4		H	_	•		L		(0)	3 \			_	L_	L	4	
TERM		_	_	1		T	В	(1)	riat	ŕ			<u>a</u>	(P)	,			1	REMARKS	┝			-	N)		(0	7)	7		В	(0)		٦,	REMARKS
ü	С	3	2	1	0	3		1	0	7	6	5	4			Ti	To	7		7	6	5	4	Ŀ	Ī	2	1		3	2	1	1		
0	-	•	1	E	=	=	E	E	E	E	E	=	E	Ŀ	-	Ŀ		_		ш	Ε	E	E	Ŀ	ŀ	- -	-14	의	٠	·	·	Ŀ		
1	=	-	=	=	=	-	1=	丰	=	F	╞	-	1	Н		1=	·			۲	=	F	#	#	1:		9	4	•	·	·	Ŀ	_	
3	=	Н	-	=	F	1	F	+	=	F	F	-	╄	ŀ	1-					=	=	F	#	1		2	-	4	:	•	·	1:		
4				E	Ξ	E	Ε		Ε	E	Ε	E	=	1	L	ŀ				Е	Ε	E	\pm	t	∜.	+	= [∃	•	•	·	١.	_	
5	F	Н	_	Г	┢	1	F	+		-	✝	t	+	۲	٣	۳	۳	۲		_	1	t	+	۲	7	+	+	1		-	H	t	+	
6	-	-	-	-	-	-	1-	-	-	-	-	-	-	1-	-	1	: -	-		Ξ	-	-	-IC	1-	- -	-1.	-1	-1	•	•	•	ţ,	•	
7	=	ı	Ш	Ε	Ξ	E	E	-	-	L	H	Н	H	Ŀ	E	E	-	-		0	0	C) -		ŀ	-1	=]:	=	•	•	·	Ŀ		
8	=	-	=	E	=	느	-	- -	E	H	L	L	H	Ŀ	+	1-	: -	-[Ę	C	<u> </u>	<u>-</u> -	ŀ	4:	= :	=	٠	٠	Ŀ	Ŀ		
9	-	H	1	F	=	1=	1=	#	=	牌	L	H	H	۴	+	‡	#	4		=	0		! =	#	#	4	= :	=	٠	Ŀ	Ŀ	ŀ		
10	=	F	E	E	E	F	Ε	+	-	卢	恺	۲.	H	F	+	-	+	4		0	Ξ	C		+	+	+	=1	=	•	•	•		_	····
12	F	F	F	F	F	厂	۲	F	F	尸	۳	P	15	╀	۲	۲	+	4		۲	一	F	+	f	Ŧ	+	7	7	÷	·	F	۴	+	
13	\vdash	Н	\vdash	Т	1	+	T	t	t	\vdash	t	t	t	t	†	t	†	1		\vdash		t	+	1	t	+	+	1		-	T	T	+	
14						Γ	Γ	I	L		I	I	T	I	I	I	I	1					I	Ι	I	I	I					I		
15		П	匚	匚				L	L		L	Г	L	Γ	I	I	I	1					I	I	I	I	I				Ĺ	L		
16	<u> </u>	Ц	L	L	L	╀	L	\perp	L	L	L	L	↓	╀	1	1	4	4		L	L	L	1	1	+	4	4	4	_	_	L	L	1	
17 18	⊢	Н	┝	-	-	╀	╀	+	╀	┞	╀	╀	╀	╀	+	╀	+	4		H	┞	┞	+	+	+	+	+	4		-	┞	╀	+	
19	H	Н	┝	╁	⊢	+	╁	╁	╁	╁	╁	╁	╁	╁	+	+	+	+		H	╁	H	+	+	+	+	+	+	-	├-	┝	╁	+	
20	1		┢	\vdash	┢	t	t	+	t	\vdash	t	+	t	t	$^{+}$	\dagger	+	1		\vdash	\vdash	t	$^{+}$	+	†	+	+	7		H	\vdash	t	+	
21								T	T				T	İ	T	T	T					Ī		1	Ī	1							T	
22							L	L			L	L	L	L	I	Ι	I					L	I	I	I	I	I					I		
23	L	Ш	L	L	L	L	Ļ	╀	L	L	╀	╀	1	╀	╀	╀	+	4		L	L	L	+	1	4	4	4	4		L	L	L	\bot	
24 25	\vdash	Н	H	⊢	⊢	╀	╀	╀	╀	┞	+	╀	╀	╀	╁	╀	+	4		-	╀	╀	+	╀	+	+	+	-	_	-	╀	╀	+	
26	├	Н	\vdash	\vdash	⊢	╁	╁	+	╁	╁	╁	╁	╁	t	+	t	+	1		┝	\vdash	╁	+	+	$^{+}$	+	+	+	-	-	╁	╁	+	
27	1	H	H	\vdash	\vdash	t	✝	t	t	\vdash	t	t	t	t	T	t	†	٦		H	t	t	†	+	†	+	+	1		H	t	t	+	
28						Γ	Γ	I			Ι	I	Ι	I	Ι	Ι	Ι					Γ	Ι	I	Ι	T								
29				L	L	L	L	L	L	L	L	L	L	L	I	I	I				L	I	I	I	Į	1	1	_		L	L	I		
30	L	Н	L	L	L	L	1	╀	1	\vdash	╀	\perp	1	╀	4	1	+	4		L	↓_	1	+	+	+	4	4	4		L	┞	1	+	
31 FC	-	Н	\vdash	-	-	\vdash	╀	+	-	1	╀	+	+	+	+	+	+	4		Ļ	L	L	L	Ļ	J			إ	_	L	Ļ	L	L	
PB	\vdash	Н	\vdash	\vdash	-	+	+	+	+	+	+	+	+	+	+	+	+	-	\			Γ	1	1	7	T	1	١,	T	۱'	Ι.	!]	[
RB		П					T	\perp	T		T	T	T	1	†	1	†	7				ļ	1	1	;	-	i			1	11		;	
LB							L	I	L		L	L	I	I	I	I	I		•			ï	i	i	i	1	i				П	i	li	
PA	L		L	\perp	L	L	L	L	L	L	1	1	Ļ	1	+	1	4	_				ŧ				١	i			1	il	ı	i	
RA	-	Н	-	1	1	-	+	+	+	1	╀	+	+	╀	+	+	+	4		1		Т	1	T	T		- 1	ı		- 1	ı	۱	1	
LA D3	\vdash	Н	-	╁	+	╁	╀	+	╁	\vdash	╁	╁	+	╀	+	+	+	4		1		١	1	1	١	١		_		- 1	!	1	!	
D2	1	Н	\vdash	\vdash	\vdash	+	+	+	+	+	+	+	+	+	+	$^{+}$	+	-		-	-	T	Ţ	Ţ	_	1	1					1	!!	
DI	T	Н		T	-	t	t	T	1	T	T	t	T	t	T	t	+	1		<u>'</u>	-	+	+	+	÷	-	-			_		-		
DO						L	Ι	I			L	I	I	Ι	I	Ι	I			Ė	İ	İ	İ	Ť	Т	-	_	_	_	_	I	I	'.	တ
P	IN	5	4	3	2	9	8	7	6	19	18	117	116	1	5 14	1	3 1	2		19	18	1	71	6 1	5	14	13	12	9	8	7	Į	6	5
	HEMAKAS																																	PLS159
					-				-									_	L	_										_				TB00

PLS159 As Modulo Counters

AN16


Table 6

C	DE	N	0.										F	F	MO	DE	E .				Γ	E	В		Τ		E	١.		P	OI	AI	RI	TY	
											•	•						•	•	1			_		Ι		_	_	_		Ι	Ι		H]
Ţ	L	_	_	_	_	_	_		_	N	2	_	_	_	_	_	_	_]				_		(OR)					_		_]
TERM	c	L	_	1	_				(1)		L	_	_		KP.			_		REMARKS					(N					L		3(C			REMARKS
	L	₽3	1	7			3	2	1	0	17	16	5	4					0		17	6	5	4	F	4	2	1	0	3			:	0	ļ
1	ì	Ε	+	+		님	_	_	Ε	L	F	▐	-	-	1	+	-		-	ļ	┞	=	F	+	+	+	_	-	0	 	+	_	:	÷	}
-	-	E	+	\pm	-		=	=	Е	-	Ε	Ε	Ε	+	Ŧ	+			H	-	⊨	=	-	=	+	+	-	-	=	ŀ	+-	-	\vdots	÷	ļ
3	┢	E	+		-		Ξ	Ξ	Ε	L	Æ	Ε	Ε		+		1	5	믑	 	E	Ε	Ε	=	6		4	=	Ξ	ŀ	Ť.	_		•	
4	T	Ė	1.		1		Ξ	Ξ	Ε	L	E			1.			1			<u> </u>	_	_	_	0		1.		_	_		t.	+		•	t
5	1	1-	-			_	_	=	_	L	-	=	=		İ	H	i	H	H		=	=	0	-	-	-	=1	_	-	١.	Ť,	٦.		•	
6		-	-		-1	d	_	-	_	L	-	-	H	H							-	0	-	-	1-	-	=	_	-	·	1	1	•	•	
7		-	-	-[-	-1	L	-	ı	-	L	-	H									0	-	-	-	Ŀ	-[-	-	_	ı	·	Ŀ	$\cdot \mathbb{I}$	•	٠	
8		-	-	• •	• [1	-	=	-	H	H	H	Н	H	I	H	H	H		-	-	-	-	E	• •	-	-	-	ŀ	·	Ŀ	•	A	
9	L	L	L	1	1	_		L	L	L	L	L	L	L	L	l	1	┙			L		L	L	L	1	1			L	L	\perp			<u> </u>
10	1	1	1	4	4	4	_	<u> </u>	1	L	┡	┞	L	+	4	1	4	4	_	ļ	1	1	1	\perp	1	+	4	_	_	L	Ľ	4	4	-	
11	1	╀	+	+	+	4	_	<u> </u>	1	1	1	\vdash	1	+	+	+	4	4			<u> </u>	<u> </u>	1	1	╀	+	4	_	_	L	4	+	4	_	ļ
12 13	\vdash	╀	+	+	+	4	_	\vdash	-	+	1	+	+	+	+	+	+	4		 	\vdash	-	+	╀	+	+	+	-	_	\vdash	+	+	-	-	
14	+	╁	+	+	+	4	-	\vdash	\vdash	╁	\vdash	╁	╁	+	+	+	+	\dashv	_	 	\vdash	-	+	+	╀	+	+	-	-	\vdash	╀	+	-	-	
15	+	╁	+	+	+	+	-	\vdash	\vdash	+	+	+	+	+	+	+	+	+	_	 	1	-	\vdash	+	$^{+}$	+	+	-	-	H	t	+	\dashv	_	
16	+	╁┈	+	+	+	┪	-	┢	┪	┢	H	+	✝	+	+	+	+	+	-	 	┢	-	╁	t	t	+	+	-	_	H	t	+	7	_	†
17	T	t	+	\dagger	+	1	_	H	\vdash	T	t	†	+	t	t	+	+	7	_	·	H	\vdash	✝	t	t	+	+	_	_	H	t	+		_	†
18	Г	T	T	T	T	7			Г		Τ	Τ	1	T	T	1	1	1			Г	Г	1	T	T	1	1			Г	T	T		_	
19		I	I	Ι									Ι	Ι	Ι	Ι	I							L	Ι	Ι	I				Ι	Ι			
20	L	L	L	\perp	1				L		L		L	L	I	I	1				L			L	L	1	1			L	L	l			
21	L	L	╀	1	4	4	_	L	L	L	L	L	L	L	1	1	4	_			L	_	L	L	Ŀ	4	4		_	L	Ļ	1		_	ļ
22	┞-	╀	+	+	4	4	_	<u> </u>	_	┞-	L	┡	╀	+	+	+	4	4	_		L	L	1	+	╀	+	4	_	_	L	╀	+	_	_	
23 24	┝	╀	╀	+	+	4	-	<u> </u>	H	⊢	⊢	╀	╀	+	+	+	+	-	_		H	⊢	┡	╀	╀	+	+		_	⊢	╀	+	-	_	
24 25	-	╀	╁	+	+	+	-	-	⊢	┝	╀	╀	╀	+	╁	+	+	\dashv	-	 	┝	-	╁	╁	╁	+	+	-	_	\vdash	╁	+	-	-	
26	\vdash	t	+	+	+	+	-	-	-	┢	H	1	+	+	+	+	+	+		 	┢	\vdash	╁	+	t	+	+	-	-	┢	t	+	1	_	
27	T	t	t	+	+	1	Н	_	\vdash		H	┢	†	t	t	+	+	7			┢	H	t	t	t	+	+	-		H	t	+			
28		T	T	T	Ť	7		_		Г	Τ		1	T	T	T	1	7			T		T	T	T	1	1			T	T	1		_	
29		I	Ι	I	1	1								I	T	I	1								L	I					I	I			
30		Г	L	I	I	I			匚				L	Γ	I	I	I	_			L				L	I	I				I	I			
31	L	L	L	\perp	1	1			L	L	L	L	L	L	L	1	\perp				Ĺ		L	L	L	1				L	L				
FC	_	L	1	+	4	4	_	_	<u> </u>	-	Ŀ	L	1	1	+	+	4	4	_		7			1	ì	-	٦			١	î	î	Ti	7	í
PB RB	-	╀	+	+	+	4	-	_	-	⊢	⊢	\vdash	+	+	+	+	+	4			i		1	1				-		1	١	ı	1		I Total
LB	-	+	L	+	+	+	_	_	-	_	H	u	L	1.	1	+	٠.	,	_	•		1	ī	1	1	1		1			1	1	1	-	1
PA	F	۴	f	f	Ť	Ŧ	-	_	F	F	۳	П	П	+	۳	4	4	4	_	l	•	•	•		!	1		- 1		١.	!	1	ľ	1	1
RA	\vdash	t	t	†	†	7		\vdash	_	\vdash	H	\vdash	t	$^{+}$	t	$^{+}$	+	+	-	1				1			إ	1		. !	1	!	ľ	1	1
LA	-	-	-		+	-1	=	_	-	_	н	н	н	Н	H	1	1	4	н	7	•	•		!	1	1	1	1		1	i i	1	1	- 1	1
D3	Г	T	T	T	Ť	1		Г		Г	۲	۳	۲	1	ľ	۲	Ť	۲	••)	-	-	1	1	+	+	+	_			1	1	1	- 1	1
D2		Γ	Ι	Ι	I	J							Γ	Ι	Ι	Ι	I) ——	.	-	<u>.</u>	÷	÷	÷	÷	_	_	_	÷	ï	ľ	1	1
D1		L		T	Ţ	1	\Box					L		\perp	I	I	I								÷	÷					Ė	Ť	۱,	1	i
D0			E					-	-	=	E	=					<u>-</u>	_	=		1	_	1	1	Т	Т	7	-	_	_	T	T	_	٦,	•
-	N	5	4	T:	4	2	9	8	7	6	19	18	17	116	1	5 1	4 1	3	12		19	18	17	16	115	5 1	14	13	12	9	1	4	7	6	, ic
						ENABLE																													PI S159

November 1986 9-105

PLS159 As Modulo Counters

AN16



9-106

Signetics

AN17 Electronic Combination Lock

Application Note

Application Specific Products

INTRODUCTION

A combination lock may be opened by entering the correct numbers which match the preset security code that may be of any number of digits. Using a PLS157, an electronic combination lock with user settable security code may be constructed. The security code may be one to five hexadecimal digits that can be preset by the user. The lock takes a 4-bit binary input as the "combination" and a "Data Valid" input, which means that the combination may be five digits long and each digit may be from 0 to F. If the input matches the preset digit of the security code. the lock will wait for the next digit. If the input does not match the corresponding digit of the security code, the lock will reset itself to the first digit position again. The user may use as many as five digits for the combination which may be set by using five DIP switches or other means. The lock may be used in conjunction with a 4-bit binary encoded rotary switch, or an encoded push button key pad, or an optical card reader, or a magnetic strip reader. The design takes advantage of the six JK flip-flops of the PLS157, the bidirectional I/O's, the complement array, and the general architecture of common product terms.

DESCRIPTION

Figure 1 shows an example of an electronic lock which uses five DIP switches to set the security code (hexadecimal 0 to E, F is reserved for reset), a 4-bit binary encoded rotary switch to enter the combination at I₀ to I₃, and a single pole double throw push button switch, "Data Valid", as the clock which is debounced by the associated circuitry of pin B₅. The security code is set with five DIP switches which are connected to a four line

input (B(I)0 to B(I)3). The five DIP switches are multiplexed by the outputs of the flip-flops, Fo to F4. In normal operation, one of the F/F outputs is Low (the content of the register being a "1") while the other five are High. The operation is actually a shift register with a zero bit shifting through five one's. Therefore only one DIP switch is pulled Low (selected) at any one time while the rest is deselected. The pin named "MATCH", B(O)4, is an I/O which outputs a High if the input matches the corresponding digit of the security code, otherwise it outputs a Low. A High output of B(O)₄ enables the shift register to shift one position while a Low causes the shift register to reset to the starting position which is a "1" in F/F₀ (flip-flop 0) (F₀ is Low due the output inverter) and "0's" in the other five (F1 to F₅ = High). The state diagram of the design is as shown in Figure 2 where the state numbers are expressed in two hexadecimal digits. The least significant digit consists of F3, F2, F₁, and F₀; whereas the most significant digit consists of F5, and F4. At the top of the state diagram, the power-up and reset state is 00 hex. When the outputs have more than one Low, as sometimes happens during powerup, the circuit automatically resets the registers to 00 hex which causes all outputs to be High in order to prevent more than one DIP switch being enabled. After power-up or reset, pushing the "Data Valid" button will initialize the circuit to have the first digit of the security code enabled. Subsequently, any false entry will cause the circuit to go back to the initialized state of 01 hex. When the first digit is correctly set and the "Data Valid" button pressed, the circuit goes to 02 hex and the second DIP switch is enabled while the first DIP switch is disabled. The circuit is now ready for the second digit. By repeating the process, the circuit keeps shifting the "1" in the shift register until it reaches F/F₅ at which time the Low output may be used to trigger a solenoid. If at any time of the sequence, an incorrect digit is entered, the circuit reverts back to the initialized state of 01 hex.

Notice that any of the five outputs from F₁ to F₅ may be used as an output. Therefore, if, for example, a two digit security code is used, only two DIP switches are needed and the output is taken from F2 to trigger a solenoid. After the last digit has been entered, all DIP switches are deselected and the inputs B(I)0 to B(I)3 become 1111 binary, or F hex. Therefore, the hex number F is not used as a valid code but as an initialization input entered at Io to I3. When the hex number F is entered, the circuit initializes itself to the 01 hex state. After the last digit of the security code has been entered, if the "Data Valid" button is pressed again, the circuit sees a false entry and reinitializes itself.


The design is implemented using a PLS157 as shown in Table 1, H/L Programming Table of Electronic Lock. P-terms 0 to 14 are programmed as decoders. If an input matches the corresponding digit of the security code, one of the p-terms will be active which causes B(O)4 to output a High which, in turn, enables the registers to shift to the next digit by terms 16 to 20. In the event that an incorrect input is entered, B(O)4 outputs a Low which, in turn, causes the registers to be set 000001 binary by term 21. If an input of F is entered, term 15 causes the registers to be 000001. Terms 22 to 29 and RB ensure that no more than one register is "1" at a time. Terms 22 to 28 are connected to the complement array, which in turn, drives terms 29 and RB to set the registers to 000000 when terms 22 to 28 are inactive.


9

November 1986 9-107

Electronic Combination Lock

AN17





Electronic Combination Lock

AN17

Table 1. PLS157 H/L Programming Table

							F MOC				EA :	Ē	В	1			ARI			
	_					\cdots	• •		REMA	DI/O				1_		4:6	CH.	ИH		MARKS
	⊢			AN					HETH	HKS	L			_ 0					HE.	TIMBKS
T*	L	20 1	. - -	B(I			Q(P)		l			Q(N)		P:			(<u>0)</u>	410	ł	
_	μ.	3 2 1 (:3	211.0						5 4	3,2	_	_	_	_	_			
<u>o</u>	F	LLL	-	- <i>-</i> -	L.L.L	=:=		<u>;=:=</u>	0					-		4:	-	• 10	B4 = 1	
1 2	F	LILL		 :	<u>L'L</u> H	- <u>:</u> -	==		<u> </u>		+-;-	7		- :	44	4	++;	<u> </u>		MATCHE
3	E	LLH	_	_	LH L	==			2		1			7:	++-	4		-;-	SECUL	THE CORE:
4	E	LLHI	_		<u> </u>			<u>=;=</u>	3		-:-	-;-			<u></u>	_	+ -	-, -	<u> </u>	
	E	LHL	.7	~~	H. F. F	15		_	4		 -: -	=-		- ::		÷	• •	-;-	 	
<u>5</u> 6	⇇	7 H. H.	_	=+	4 H H	-			5		==	-		- :	_	4	÷	- -	 	
7	t	LHHI			H H H				-		+==		; -	- :	_	4	; ;	÷		
8	t-	HLLL	_		LILL				2		1	-		_	_	<u> </u>	÷	 -		
9	t =	HLL	_	-,,	-	-			9		15.			:	_	-	\div	_		
0	1-	HLHL			LWL				1		-:-			_	_	_	-			
1	1=	HLHA			LHH	-:-			3					- 1 - :	_		•			
2	F	W.H.L'		7	V'L'L				6		1-:-		-,	_	_	_		- -		
3	1-	HHL	_			-:-	5		3		13.	-1-		-1.:				-;		†
4	F	H.H.H	_	_	H.H.L		<u> </u>	7	E		-:-	-	-, -'	- 0:	_	_		-		
5	-	HHH	1-	-;		-;-		-1-	E		14.7	4.7		_		• :	•	-	WITIALIZE	To people!
6	1-		-1/	1:-		L'L	4.4	LH	1		_		· H'		_	_	•	•	SHIFT	
7	1-		-1-7	7:			L'L		7		_	4.7				• :		-		1
8	-			7:-	-, -' -		LH		}			_	٠٠	4	• • •	• ;	, ,	,		
9	E	-1-'-	-1-7	7:	-:-:-		H'L				LH	4.4	- 4.			•:	, ,			
0	-		-1/	y:			LIL)		H.L	~	- 6	L 0		• ;	, ,	•		J
1	I -		-1-7	_:_	-:	==			By= 0, FALS	E =ures	T .	1.1		4 .		-:		7	MITTAL	D.E.
2	A		1=:	==		LL	4.7	4.4			1-:-					.:		,		
3	A		:	-:	=;=		LL				-:-	J.		-1.		• ;	•			
4	A			-:-;			LIL					_		40		• ;	-			
25	A		-1-:	-;-		L.L	LH	1.7	>		 - :-			 :		• :	•			
26	A			-:-:	_'_'_	UL	H·L	LL				-,	:	- · :		• :		-		
?7	0		∃ =:	-:-		L.H	LL	16.6			1-:-		-:-	-10:	$\cdot \cdot \cdot$	• ;	,	,		
8	1			-:-		H'L	4.6	LL	7 V			-		- •	• •	•				
9	ŀ		-1-1	_; _		-; -			/C = 1		<u> </u>	_'		-1.	A .	• :	•	-,	LEGAT !	o-F3
0			1		• :						T -		•	T :	; ,	- :	; ;	:		
1	I-	-1-1-1-	H	- :- '		_;-	ΞΞ	,-'-			<u> </u>			- •	· 1	•	•	•	"DV" DEL	BOUNGE
C	L				• ;						VII	1/1	111	12/1	W	12	111	111	ALL FIF	
В			\Box								$I\!I\!I$	ZZ		W	ZXZ	77.	III	///		
<u>B</u>	Ŀ				_'_'_	-:-	-'-	<u>'</u>	/c = 1		1	**/	$\gamma \gamma \gamma$	1	M	77	111	77		
В	L										IIII	"		N	ZZZ			777		
A	L		<u>.</u>				<u> </u>	<u>' </u>			$V\!\!\!/\!\!\!/\!\!\!/$	77)	"	777.	W	77.			L	
5	Ŀ		<u> </u>	===	<u> </u>				ENAME &	0)5	1,1,1	11.		/V/	////	///	1111	777		
4	느	===	1=	===		-:-			EVARLE &	(o)4	1777	17.	11.	11/7/	11/17	17.7	"	""	<u> </u>	
3	L	1	1	<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>		1///	111	!!!!	W	777.	17.	717	777		
2	L	نننا	↓ :			Ŀ	<u> </u>		<u> </u>			11.	1.1.1.	W.	XX.	///	1.1.1	777		
1	L	-	1		<u> </u>	<u> </u>		<u> </u>			1///	///	1,1,1	W	W	///		וגוי		
0	1	-	1						<u> </u>		1777	777	777	177	W,	77	111	777		
IN	۴.	5 4 3 2	(19)	2.9	8 .7 '6	18 <u>:17</u>	16,15	<u>14:13</u>	l		18,17	16:1	<u> 2,141</u>	<u>3//,</u>	7110	12 9	1 8,	<u>7:6</u>	l	
	ı		1:	1	1	:		: :			1:	1	; ;	1/3	3 :		: :		l	
	1		1:		: :	1:		; ;	l		1		: :	1/2	21 :		; ;	;	l	
	1	1::	1:	1:		;			1		1.:		; ;	1/3	1 : 1		: :	i	l	
1	١	100	1.	m	ماليام	1:	:	; ;	I		16. 4	47.5	ا ج	W.	N	*	;	:	l	
	ı	3 7 3	8 %.	У	888	1			l		13.3	3	€.∤	1//	$^{\prime\prime}$	HALLIN	; ;	•	l	
	1	1 4 6 0	11		-/, Vp V		' 1	<u>' </u>	L		17, 7		•	W/	\sim	2.	سند		L	

Signetics

AN18 Schmitt Trigger Using PLS153 and PLS159

Application Note

Application Specific Products

INTRODUCTION

One of the many features of the PLS153 to 159 series is the availability of individually controlled Tri-state I/O pins. Taking advantage of this feature, a Schmitt trigger may be constructed using one input pin, two bidirectional I/O pins and additional components of three resistors. The two threshold voltages. as well as the hysterisis, are determined by the values of the three resistors and the parameters of the PLS153/159 device, which are 1) input threshold voltage, VTH, 2) High output voltage, VOH, and 3) Low output voltage, Vol. The circuit may be simplified if Schmitt function is needed only on Low going High or High going Low, and if the hysterisis and threshold voltages are not important.

DESCRIPTION

A simplified block diagram of a non-inverting Schmitt trigger is shown in Figure 1 where R_1 , R_2 , and R_1 , R_3 , form two pairs of voltage dividers one of which get into action at input voltage direction of High going Low and the other Low going High. Assuming that input voltage starts at zero volt, the output voltage is therefore at V_{OL} which causes Q_2 to pull R_3 towards ground. As the input voltage increases, only a fraction of the voltage is

impressed upon the input buffer due to the dividing network R_1 and R_3 . As soon as the input voltage reaches a point where $V_1=V_{TH}$ ($V_{TH}=1.38V$ typical), the output switches to V_{OH} which, in turn, turns off Q_2 and turns on Q_1 . V_1 will jump to a value greater than V_{TH} and Q_1 then pulls the input pin, through R_2 towards V_{OH} , which in turn locks the output to a High state even if the input voltage fluctuates, as long as it does not fluctuate outside of the designed hysterisis. When the input voltage goes from a High to a Low, the Schmitt function repeats itself except that Q_1 and Q_2 reverse their roles.


The triggering voltages, V_H (Low going High) and V_L (High going Low) are: V_H = V_{TH} [(R₁ + R₃)/R₃] – V_{OL} (R₁/R₃); V_L = V_{TH} [(R₁ + R₂)/R₂] – V_{OH} (R₁/R₂); where, at room temperature, V_{CC} = 5.0V, I_{OH}/I_{OL} < 1mA. V_{TH} is the threshold voltage of the device, typically 1.38V; V_{OL} is the output Low voltage of the device, typically 0.36V at | I_{OL} | < 1mA; V_{OH} is the output High voltage of the device, typically 3.8V at | I_{OH} | < 1mA.

The implementation of Figure 1 using PLS153/153A is as shown in Table 1, and Figure 2a. A scope photo of the operation of the circuit is shown in the Appendix. The

implementation using PLS159 is shown in Table 2 and Figure 2b. In Tables 1 & 2, V_1 is the input pin, V_0 is the output pin, V_2 is the output which pulls down V_1 and V_3 is the output pin that pulls up V_1 . The Schmitt output is available at pin B_0 for external use, and is available internally at the input buffers of I_0 and $B(I)_0$. However, there is a propagation delay between the two signals from the I_0 buffer and the $B(I)_0$ buffer.

An inverting Schmitt triggered buffer may be constructed using the same principle. A simple block diagram of such inverter is shown in Figure 3a. The circuit is implemented using H/L programming table as shown in Table 3 for PLS153 and Table 4 for PLS159. Table 3 is also represented in logic symbols in Figure 3b. If the voltage levels (V_L and V_H) and the hysterisis are not critical, one I/O pin may be used to pull the input pin High and Low. Therefore one I/O pin and a resistor may be saved. The drawback is that the range of V_H and V_L is quite limited. The circuit is as shown in Figure 4.

If Schmitt function is needed only in one direction, one of the resistor/output circuit may be eliminated. The circuit is as shown in Figure 5.



AN18

Table 1. PLS153/153A Programming Table

СО	DE	N	0.																				PO		RI			_		
-	_	_			-		_	Ā	ND			_			-		_	_		L	L		Ш		H	L	H	H	H	
E	┝	-		-	_	_	_	Ar	שו				B(1\	-		_	-		┡				O B(R.				_	1
ECM	-	9	E	4	2	2	14	10	•	0	7	6	듬	'/ -	2	2	14	1	REMARKS	١	6	7		몯	껆	7	2	14	1	REMARKS
10	ŕ	ř	ř	-	۳	ŕ	H	×	۴	۳	۲	۳	ř	H	ř	-	۲	۲	NEMARKS	۴	P	H	۰	ĭ	7	۲	٠		A	HOM-INV. BUFFE
H	0	6	6	٥	<u>ا</u>	0	0	IO	6	0	5	0	0	Ę	٥	0	0	0		┢	Н	Н	Н		Н	\vdash	ŀ	Ä	î	DUTPUT YOL
12	Ľ	Ľ	Ľ	۲	۳	Ľ	<u> </u>	Ľ	Ľ	۲	Ľ	۲	<u> </u>	۲	۲	۲	Ľ	۲		┢	Н	Н	Н	-	Н	Н	۱	١.	i	OUTPUT VOH
3	-	H	\vdash		H	Н	H	\vdash	H	H	H	-		-	F	F	F	-		H		Н	Н		Н	-	۴	Ė	H	001701 184
4	_	Н	1		H	Т	Н		H	┪	!		\vdash	1	<u> </u>	Н	T	Г		t	Н		Н	_	Н	H	H	┪	Н	
5		Т	Г		┝	Т	_	\vdash	r	T			T	Г	-	Г	T	T		1					Н		Г	T	П	
6	٥	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	0		Г				A	A			Г	П	SAME AS
7		Г	Г						Г	Ī	<u> </u>	Г			r	Ť	Ī	Ť							Н			Г	П	TERMS 1 + 2
8		Г	Г		_				Г	Г	1			Г		Г	Γ								П			Г	П	WITH
9						Г		П	Г	T	ļ-	_		Т		Г	Г	Г		Г					П		Г	Т	П	8(0)4 = V2
10																														B(0)5=V2
11										Γ	L					Γ														
12											L																			
13					L				Ĺ	Ĺ	_	Ĺ	Ĺ	Ĺ		Ĺ	Ĺ	Ĺ		Ĺ										
14					Ĺ		L	L	Ĺ		Ĺ						L	Ĺ		Ĺ								匚		
15			L		Ŀ		L	L	L	L	L	L		L	<u>_</u>	L	L	L		L							L	L	Ц	
16		L			<u> </u>		L	L	L	L	<u>. </u>	L	L	L	<u> </u>	L	L	L		L	L				Li			L	Ц	
17				L	<u>_</u>		L	L	L	L	Ŀ	L	Ŀ	L	Ļ	L	L	L		L					Li			L	Ц	
18	L	L		Ц	i_		<u> </u>	Ш	L	L	⊢		_	L	<u>_</u>	L	L			L			Ш		Li	Ŀ	L	L	Ц	
19	L	L		Ц	i_		<u> </u>		L	L	<u>i </u>	_	L	_	<u> </u>	L	<u> </u>	L		_		Н			H	_	_	L	Ц	
20	<u> </u>	_	_		<u> </u>		<u> </u>	_	<u> </u>		_	<u> </u>	<u> </u>	<u> </u>	i–	L	L	L		L	-		Щ	Ш	H	<u> </u>	L	┡	L	
21		Н	L	H	i–		┡-	_	!	_	<u> </u>	<u> </u>	-	_	i–	<u> </u>	┡	L		L			Н		H	<u> </u>	L	├-	Н	
22 23	_	L	_	Н	<u> </u>	Н	<u> </u>	_	_	L	i_	┡	┡	_	ļ.	-	L	L		L	-	-	Н	Щ	H	i–	L	┡	L	
24	H	-	_	_	-	H	<u> </u>	-	-	H	-	┝	├-	-	-	⊢	┝	⊢		-	-	-	Н	Н	Н	-	-	⊢	\vdash	
25	\vdash	-	Н	Н	-	-	<u> </u>	\vdash	-	-	-	┝	├-	-	├-	⊢	┞	┝		⊢	├-	-	\vdash	-	Н	\vdash	H	⊢	\vdash	
26	-	Н	H	Η	⊢	Н	-	\vdash		Н	-	┝	⊢	-	⊢	⊢	┝	⊢		Ͱ	\vdash	\vdash	\vdash	-	Н	├-	┝	⊢	Н	
27	Н	\vdash	H	Н	-	H	H	Н	-	Н	-	┝	┝	┝	 	┝	Ͱ	┝		┢	┝	\vdash	\vdash		Н	\vdash	┝	╀	\vdash	
28	\vdash	H	Н	Н	Η-	Н	_	Н	-	Н	⊢	\vdash	┝	┝	 	┢╌	┢	H		┢	╁	_	Н	-	Н	H	⊢	⊢	Н	
29	-	Н	-	Н	-	Н	-	Н	┝	Н	\vdash	H	┝	┝	├	┝	┝			H	┢	-	Н	Н	Н	⊢	⊢	┢	\vdash	
30	Н	\vdash	_	Н	 		-	Н	-	-	-	-	┝	┝	Η-	┝	┝	\vdash		┢	╁	Н	Н	Н	Н	-	┝	┝	Н	
31	H	\vdash	Н	Н	<u> </u>	H	\vdash	Н	 	\vdash	<u> </u>	1	┢	\vdash	H	\vdash	H	\vdash		H	\vdash	-	Н	H	Н	<u> </u>	\vdash	+-	Н	
D9	Н	Н	H	Н	<u> </u>	H	\vdash	Н	Н			\vdash	\vdash	\vdash	 	\vdash	 	H		y	Ψ	Y	Ψ	Y	Ψ.	Y	Ψ	Ψ.	Ψ.	
D8	П	П	П	Н	 	H	Т	Н	Г				Т		<u> </u>		T	Т		-	_						!	!	!	! .
D7	Н	Н	Н	Н	-	H	Н	Н	_	Н	-	\vdash	\vdash	H	┝	H	\vdash	T		<u> </u>	_	_			! !		!	!	!	1
D6	Н	П	П	Н		H	Т	Н	Г				\vdash	_	<u> </u>	\vdash						-	ַוַע		! !		!	!	!!	: 1
D5	П	П	П			Н	М	П		П		П	Т	Г	<u> </u>	Т	Г		<u> </u>	<u>!</u>	<u> </u>		<u> </u>		֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	!	:	۱;	!!	: 1
D4	П	П	П	П		П	Г	П	Г							Г	Г	Г		<u>!</u>	<u>!</u>		<u> </u>	_	Ц	!	:	!	:1	!
D3		П	П					П				П			-		Γ	Г		<u>!</u>	<u> </u>	! . 	<u> </u>	_	_	Ц	:	!	!	!!!
D2	П		_		-	П	_	-	<u> </u>	-	Ξ	=	\vdash	_	Ξ	_	_	н		<u> </u>	!	1 1		-	_		Ц		!	: 1
D1	Ξ		_		_	_	_	-	=	_	Ξ	-	_	-	Ξ	_	-	L		<u>-</u>	-	<u>. </u>					<u>!</u>	_		!
D0	-	=	=	-	_	-	_	-	Ξ	Ε	Ξ	_	Ξ	Ξ	Ξ	=	-	Ξ)	<u> </u>	·	-	_	_		_	<u> </u>	·		<u>.</u>
PN	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9		19	18	17	16	15	14	13	12	11	9] ගු
											П		Г	Г	Γ	Γ	Γ	Γ		Γ	Γ				Г	Γ		Γ	Γ	PLS153
1%		H								١.								l			1			ı			۔ ا	۔ ا	۱.	<u>, </u>
3	H							>						1							1						5	5	۶	
REMARKS									l						ı	ĺ									1				1	ו ב
۱۳									l	ı												I						1		
			_						L				L				<u> </u>	ــــــــــــــــــــــــــــــــــــــ	L	ــــــــــــــــــــــــــــــــــــــ								1_	ــــــــــــــــــــــــــــــــــــــ	

NOTE:

Schmitt trigger output may be obtained from both 10 and B(1)0 to drive the AND-ARRAY.

TB01730S

AN18





Table 2. PLS159 FPLS Programming Table

CO	ΟE	NC).									F	FN	Ю	E					E	В			E	A		P	OL	ARI	ΤY	
L																L		1	L									H	н	н	
Ţ								_	N)								1						(0	R)						
ĖRM	С	L	ا	_		L	В	(1)		L			Q	P)	_	_		REMARKS	L			Q	(N)		1				(O)		REMARKS
	Ľ	3	2	1	0	3	2	1	10	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0	3		1	0	
0	=	느	느	느	H	느	느	느	느	느	三	=	느	=	Ξ	느	_	<u> </u>	느	_	E	=	三	_	<u>_</u>		•	•		A	MON-INV. BUFR
1	٥	٥	0	٥	0	٥	0	0	0	٥	0	٥	0	٥	0	٥	0		느	=	=	=	느	_	_	느	٠	٠	Δ	•	OUTPUT YOL
2	=	느	=	=	=	느	=	느	느	느	=	三	느	Ξ	_	느	느		느	=	=	=	느	드	_	_	•	A	•	۰	OUTPUT VOH
3	_	L	<u> </u>	_	_	L	_	╄	╄	1_	L	L	L		L	L	_		L	_	_	L	L	_			_	L	L	_	
4	_	L	<u> </u>	L	_	L	L	┺	_	L	L	_	<u> </u>	L	L	L	1		L	_	L_	L	L		_		_	_	L		
5	_	 	L	L	<u> </u>	L	<u> </u>	↓_		1	<u> </u>	L	<u> </u>	L	_	┡	_		L		ļ	_	L	_	<u> </u>	_	L	_	<u> </u>		
6	-	L	┡	L	<u> </u>	L	⊢	╄	┼	┡	_	_	┞-	L	_	┡	├-	ļ	┞	_	<u> </u>	_	L	L	<u> </u>	\vdash	<u> </u>	<u> </u>	<u> </u>	<u></u>	
7	⊢-	L	┝	-	-	H	⊢	╀	┼	╄	L	<u> </u>	┞-	-	ļ	⊢	├-	ļ	L	_	-	-	L	-	ļ	H	<u> </u>	-	⊢		
8	_	H	├-	┝	<u> </u>	⊢	-	╀	⊢	┞-	-	-	⊢	H	_	-	⊢		L	_	-	H	⊢	-	ļ	\vdash	H	⊢	-	├-	
9	-	┞	├-	-	-	┝	-	╀	╀	╀	-	-	-	H	⊢	┝	-	ļ	H	-	┝	┝	⊢	-	├-	\vdash	-	-	-	-	
10	├-	┝	-	-	-	⊢	⊢	╁	╁	\vdash	-	\vdash	-	-	-	╁	+	 	⊢	\vdash	-	-	-	-	<u> </u>	-	\vdash	-	-	├	
12	\vdash	⊢	\vdash	┝	-	\vdash	⊢	╁	\vdash	┢	-	\vdash	-	\vdash	┝	\vdash	+	 	H	Н	├-	├-	-	-	 	\vdash	Η-	⊢	-	\vdash	
13	H	H	-	\vdash	-	\vdash	+	+	+	t	\vdash	-	-	-	-	╁	╁		1	\vdash	-	┢	H	Н	├-	Н	\vdash	-	H	-	
14	-	H	\vdash	-	Н	\vdash	┢	+	+	\vdash	H	-	-	Н	-	\vdash	\vdash	l	\vdash	-	<u> </u>	\vdash	\vdash	\vdash	-	\vdash	\vdash	-	-	-	
15	H	H	\vdash	-		1	\vdash	t	H	T	H	\vdash		Н	-	\vdash	\vdash	 	H	\vdash	\vdash	H	\vdash	H	<u> </u>	Н	Н	\vdash	-	\vdash	
16	-	Т	\vdash		Т	t	H	T	\vdash	H		<u></u>	-	H	┢	\vdash	t		H	\vdash	\vdash	┢	Н	Н	H	Н	Н	1	H	\vdash	
17	\vdash	T	1	┪	Ι-	1	1	+	T	t	\vdash	\vdash	1	H	\vdash	\vdash	+		H	Н	1	\vdash	H	\vdash	_	H	\vdash	H	\vdash	 	
18		T	\vdash			T	T	T	T	t		\vdash	T	Г	┪	T	T		T		┪	T	H		\vdash	Н	Н	T	<u> </u>	T	
19		Г	Т		Г	Г	T	T	1	T		Т	T		Т	T		T	T				Г		<u> </u>	Н	Т		_	<u> </u>	
20		Г				Г	Г	Г	Π	Г		Г	Г			T	T		Г		Г		Г		Г	П	Г	Γ		Г	
21		Г				Г	Г	Τ	Π	T		Г	Г	Г	Т	Τ			Г							П	Г				
22								Γ	Γ	Γ							Γ		Γ												
23								Γ								L															
24								Γ									L														
25								L																							
26						L			L	L		L				L	L		L		L	L	L				L	L	L	L	
27		L	L.	L		L	L	L	L	L	L	L	L	L		L	L		L		L	L	L	L	L	Ш	L	L	_	_	
28		L	L	Ш	Щ	L	L	L	L	L	L	L		L	Ĺ	L	L		L	L	L	_	L	L	_	Ц	L	L		<u> </u>	
29		L	L		Ц	L	L	L	L	L	L	L	L	L	L	L	L		L	L	<u> </u>	_	L	<u> </u>	<u> </u>	Ц	L	L	_	<u> </u>	
30		L	_		Щ	_	L	L	<u> </u>	L	L	L	L	Щ	L	\vdash	1		<u>_</u>	Н	<u> </u>	<u> </u>	L	L	<u> </u>	Ц	<u> </u>	_	_	<u> </u>	
31		L			L	L	_	L	L	L	L	L	L	L	L	L	L		L				لــا		L					L	
FC		L			Ц	<u> </u>	<u> </u>	1	1	L	_	<u> </u>	_	L	<u> </u>	ـ	1	L						,			1	۱	۲	7	ı i i i
PB		\vdash	Щ		Н	<u> </u>	_	1	-	1	H	<u> </u>	_	L	<u> </u>	<u> </u>	1	a	ı	ı		ı	i	i	l	1	Ш	۱	1	1	l v
RB		H	Щ		Н	<u> </u>	<u> </u>	┡	-	 	H	-	-	H	<u> </u>	\vdash	-		1		i	ı	ı	ł		1 . 1	Т	1	1	1	ı
LB	Щ	⊢	_	Н	Н	<u> </u>	-	⊢	├-	⊢	Н	-	H	Н	-	⊢	-	ľ	1	1	ł	ı	i	-	1	1		- 1	1	۱	ı
PA	\vdash	Н	Н	Н	Н	-	\vdash	\vdash	\vdash	\vdash	Н	\vdash	H	Н	\vdash	-	+	1	1		1	l	1	I	•	1			۱		1
RA	\dashv	Н	Н	-	Н	⊢	├-	-	-	H	-	-	-	Н	-	-	-		ı		1	1			•	i	- 1		۱	1	ı
LA D3	\dashv	H	щ	-	Н	┝	-	+	╁	1	-	-	-	\vdash	-	H	+		1	1	1	1	1_	l		1		ı	1	1	
D3	_	\vdash	_		Н	\vdash	_	-	 	\vdash	\vdash		_	\vdash	<u> </u>	┢	-		1		1	1	1				_	- 1	1	1	
D1	\exists	E	Ξ	=	H	E	-	E	H	E		E		Н	E	E	E							_				1	Ц	!	
D0	=	F	_	=	H	E	=	E	-	E		=		Е	트	E	E		1	_	1	1		1			_	ı	1	ַנ	
PI	-	_	4	3	2	9	8	7		19	12	17	16	듩	17	12	12		10	18	17	16	15	14	13	12	9	8	7	6	ුල්
		-	-	-	-	ř	r	 '	⊦°	٠,٩	!	H+	10		۳	۳	۲		۳	۳	۳	۳	۳	۳	۳	۴	ř	۲Ť	۲	Ť	77
REMARKS					٧,		8 ^	γ,	۶	-																					PLS159

TB01740S


AN18



9-114

AN18

Table 3. PLS153/153A Programming Table



TB015808


AN18

Table 4. PLS159 FPLS Program Table

co	DE	NO).		-	-				L		F	FM	OE	E					E	В			E	<u>A</u>		P	טע	\RI	ΤY	Γ			
	-		na ana	-				-	_	L	L			L	L	L	L		L	_			L			-		н	H	L	1			
TERM						_		-	M	_									L			_		(0	R)		_		_		_			
Ř	C	Ļ	2	_	-	3		(1)	-	Ļ	Te	5	Q		-	-	_	REMARKS		T	E	Q	(N)	2	-	0	3		(0)	0		EM	ARI	KS
0	_	1	-	1	H	13	12	1	۳	7	0	P	4	Ľ	2	μ.	۳		۲	P	-	4	ľ	-	-	۳	•	•	:	A		-	-	FER
1	0	6	-	0	0	-	5	0	0	6	0	6	0	6	0	0	0		E	=	Ξ	E	E	Ε	=		·	÷	À	1:			T V	
2	Ť	Ľ	Ĕ	=	_	Ľ	_	-	1	Ľ	-	Ľ	-	Ľ	_	_	_		E	Ξ	=	Ξ	Ξ	=	Ξ		•	Ā	۳	•	0	πPi	ידע	Vau
3						Т	T	\vdash		t	T	1	П	H	_	-			T	Т		Г	H			Г		Ť	Т	Ė	1			
4		Г	T			Г	Г	Г	Π	T	T	T		Г		Г	_		T	Г		Г	Г	П		П		Г		Т	T	*******		
5										T						Г																		
6																																		
7									L	L									L															
8			L	L		L	L	L	L	L	L	L		L		L	L		L	L	L	L	L						L	L	L			
9			_	L		_	L	L	L	L	1	<u> </u>		L	L	_	_		L	L	L	L	L							_	<u> </u>			
10	_	L	<u> </u>	L	L	L	<u> </u>	L	1	L	<u> </u>	ļ.,	_	<u> </u>	_	<u> </u>	_		Ļ	_	<u>_</u>	_	<u> </u>	_	_	_	<u> </u>	_	L	-	<u> </u>			
11	-	H	-	-	-	-	+	-	+	+	+	+	-	-	\vdash	-	-		\vdash	-	-	-	-	-	_	\vdash	\vdash	\vdash	<u> </u>	┝	╀			-
13	-	H	-	-	\vdash	<u> </u>	+-	-	+	╁	+	+	-	\vdash		-	+-		+	\vdash	-	Η-	⊢	\vdash	-	Н	Н	\vdash	┝	\vdash	\vdash			
14		H	-	-	-	\vdash	+-	-	+	╁	+	╁	-	+	\vdash	-	H		H	 	-	\vdash	H	\vdash	-	Н	\vdash	Н	├-	+-	+-			
15	_		_	H	-	H	t	\vdash	+	t	+	+	-	1	-	1	1		H	-	<u> </u>	 	H		-	Н	Н	-	<u> </u>	+	t			
16		H	-	-		H	1	T	1	T	T	t^{-}	\vdash	T	 	-	H		t	Ι-	Т	H	1	Н		Н	Н	\vdash	\vdash	T	t			
17				_		Т	T	T		t	1	1		T			1		t	H	-	T	H						_		T			
18		Г				Г	1	Τ	Τ	T	Г			Г					T			Г							Г	Π	Г			
19											Π																						-	
20												L		L																				
21			L			L	L	L	L	L	L	_		L	L		L		L	L	L	L	L				L		L	L	L			
22	_	L		_		L	L	_	L	L	1	L	_	L	L	L	<u> </u>		1	1	L	_	L	_		L	L	L	L	L	L			
23		L	<u> </u>	_	_	L	 	<u> </u>	┞	╀	╀	┞-	ļ.	L	├-	_	├-		╀-	┡	┡	-	ļ_		_	_	<u> </u>	_	<u> </u>	-	╀			
24 25	-	H	-	_	-	H	├	┞	-	╀	-	 −	-	H	-	-	-		\vdash	├-	┞	┝	┞	-		-	┡	-	-	┞	⊢			
26	-	┝	-	H	Н	┝	┝	⊢	╁	╁	╁	┝	-	┝	-	-	╁	 	\vdash	├-	┝	╁	⊢	┝	-	-	┝	┝	┝	╁	╁			
27		\vdash	-	-	-	H	┢	┝	╁	╁	╁	\vdash	-	┝	╁	┝	╁╌	 	+	╁	╁	╁	┝	-	-	-	┝	┝	┢	╁	╁			
28	_	H	-	-		H	-	╁	+	1	\vdash	1	-	H	1	┢	1		t	+	1	1	\vdash	_	-	-	-	<u> </u>	H	1	† –			
29	. 5	H	-	-		H	†	T	1	t	十	-	1	H	┪	H	 		T	\vdash	\vdash	\vdash	H	-	_		H	T	-	t	T			
30		П			П	Г	T	Г	1	T	T	1	Г	T	Π	T			T		Γ		Γ		Г		Γ				Γ	_		
31		П		Г		Г	Г		Π	T	Γ	T	Γ	Г	Γ	Γ	Γ		Т	Γ	Γ	Γ	Г	Γ		Γ		Γ	Γ	Τ	T			
FC								I		T	L				L		L	l -	1			-					Y	1	Y	17	1			
PB																				i				1					i		i			
RB									L	L	L		L	L	L	L	L		T	ī	1	ı	1	i		15,		ı		ı	ı			
LB		L	L	<u> </u>	Ц	L	_	L	1	L	L	L	<u> </u>	L	1	L	1	7	ı	١,	ı	ı	ı	١.		ı į	il	ı	ı [1	1			
PA		L	<u> </u>	<u> </u>	Ц	<u> </u>	-	ـ	1	1	1	Ļ	<u> </u>	1	-	Ŀ	-	A	ì	i	ŀ	ŧ,	ı	1		ı	ı	ı١	۱	1	L			
RA		_	-		H	L	-	├-	1	1	+	Ĺ	-	1	-	┞	+	•	ı	Т	ī	1	T	П			- 1		١.	1	i			
LA		Н	├-	-	Н	┝	+	+	+	╀	+	\vdash	-	Ͱ	+	+-	╁	<u> </u>	١	١	١	1	ı	l	1	1				11	1			
D3 D2	_	-	-	_		L	+	+	+	┢	+	_	-	+	-	1	-		T	Г				1			_		1	!	İ			
D1	_	Ε	E	E	Ε	E	E	든	H	E	E	E	E	E	E	E	E	<u> </u>	_	1	_	1	1	1	1-	1	1	_	Ļ	!	1			
D0	_	Ē			Ξ	Ē	E	E	1	t=	E	Ē	E	Ē	Ē	E	E	5	1	<u> </u>	1	<u> </u>	1	1	1	1	1	1	1	¥	1			
PI	N	5	4	3	2	9	8	7	6	19	18	17	16	15	14	13	12		19	18	17	16	15	14	13	12	9	8	7	6	1			က္က
DEMADKS	-	•	-		*		, e,	Γ	3	Γ																					Ţ			PLS159

TB01590

AN18



a. High Going Low Direction

INPUT

R₁

INPUT

OUTPUT


OUTPUT

TOD 1910S

b. Low Going High Direction

Figure 5. Schmitt Trigger

APPENDIX A



9

Signetics

AN19 Electronic Dice

Application Note

Application Specific Products

DESCRIPTION

A PLS159 is used to implement a pair of dice. Each die is represented by a series of six different state transitions. Two push button switches are used to "roll" the dice; in other words start/stop the state transitions. Each push button controls one die. When the switches are held low, the state transitions take place for each die and the result is displayed when a push button is released.

Each die is made up of seven LED's which are connected to the outputs of the PLS159. The system also contains its own oscillator which generates the clock cycle necessary for the state transitions.

The random release of the push button provides a random output. The high frequency of the internal oscillator and the fact that the switches are not debounced, add more "randomness" to each event.


The overall system configuration is shown in Figure 3.

LOGIC IMPLEMENTATION

The configuration of each die is shown in Figure 1, with each letter representing an LED.

To represent the numbers one through six the LED's are turned on as shown in Figure 2.

Table 1 is the truth table generated from Figure 2.



D A B F G

C E A B C E F G

AFD1720S

Figure 2. Number Representation

Table 1. Truth Table for Dice

	A	В	С	D	E	F	G
One	0	0	0	- 1	0	0	0
Two	0	0	1	0	1	0	0
Three	0	0	1	1	1	0	0
Four	1	1	0	0	0	1	1
Five	1	1	0	1	0	1	1
Six	1	1	1	0	1	1	1

The result of Table 1 is the following logic equations:

A = Four + Five + Six; B = Four + Five + Six; C = Two + Three + Six; D = One + Three + Five; E = Two + Three + Six; F = Four + Five + Six; G = Four + Five + Six;

As can be seen from the above logic equations:

A≡B≡F≡G;

Table 2 is the result of Table 1 and the above common terms.

Table 2. Truth Table for PLS159 Outputs

outputo			
	A, B, F, G	C, E	D
One	0	0	1
Two	0	1	0
Three	0	1	1
Four	1	0	0
Five	1	0	1
Six	1	1	0

For each die, three outputs of the PLS159 are needed to implement the logic in Table 2. These outputs are connected to the LED's as follows:


F0: A, B, F, G; F1: C, E; F2: D:

Similarly for the second die:

F3: A', B', F', G'; F4: C', E';

F5: D':

Electronic Dice AN19



Electronic Dice AN19

STATE TRANSITIONS

Figure 4 shows two arbitrary state transition sequences which are used to implement each dia

These state transitions are implemented in the program table of the PLS159.

INTERNAL OSCILLATOR

An internal oscillator is also implemented for the system. The internal configuration of the oscillator is shown in Figure 5. For a detailed explanation of the implementation of this oscillator see AN13: Oscillator with the PLS159. B0 is connected externally to the clock input of the PLS159.

EXPLANATION OF PROGRAM

TABLE

The program table for the two dice is shown in Table 3.

Terms 0-5 and 7-12 represent the state transitions for each die.

Terms 14 – 15 and 17 – 18 reset the flip-flops to HLL and HLH if undefined states occur, such as during power up.


Terms 20 and 21 and output controls terms D1 and D2 are used to implement the internal oscillator (see AN13).


Inputs 10 and I1 are connected to the two push button switches which roll the dice. These inputs are programmed to be Active-Low. When the push button is closed the state transitions take place, and upon release of the push button, the current states are displayed on the outputs.

The outputs of the PLS159 are inverted and this must be taken into consideration when assigning ''H'' and ''L''s to the F0, F1, F2, F3, F4, and F5. These assignments are shown in Table 4. All the flip-flops are set to be of the J-K type.

Table 4. H And L Assignment

	F2, F5	F1, F4	F0, F3
One	н	L	L
Two	L	Н	L
Three	н	н	L
Four	L	L	Н
Five	н	L	Н
Six	L	Н	Н





November 1986 9-120

Electronic Dice

AN19

Table 3. Program Table for 2 Dice

	_	-	_	_		_		-			_				_					_				_		_		_		_		
la	ODE	E N	Ю.	•							L	_	_	FN	_	_	_	,		L	-	₽		L	E	_					TY	1
L	_			_							A	A	Ŀ	٠	•	•	٠	٠		L		_		L	_	•		L	L	H	L	1 1
ERM	L	_					_			ME	_									L			_		<u>(c</u>)R)						
١ā	c	Ŀ		_	_	-	Ļ		<u>(1)</u>	-	Ļ	-		-	P) 3	_	-	-	REMARKS	┡		-		<u>N</u> 3		-		Ļ		(0)	0	REMARKS
10	╁	ť	3	2	1	0	3	2	1	0	۲	6	5	1-	۴	H	1	0	404 . 104	₽	8	3	4	P	2 H	_	0	3	-	-	+	
۲	+=	Ŧ	7	=	-	는	F	F	F	干	F	F	F	F	┝	_	٠	<u>-</u>	100 -> 101	F	⊨	=	=	=	H	1	H	÷	•	:	:	
1 2	干	+	7	=	=	는	E	E	믄	┢	E	۲	믄	든	⊢	H	H	4	101 → 110 110 → 011	E	E	=	=	=	L	H	H	ŀ	÷	•	•	
3	ŧΞ	1			Ξ	Ē	巳	Ξ	巨	臣	믄	E	믄	E	H	1	H	H	011 -010	E	Ε		Ε	Ε	-	H	L	•	•	ŀ	•	DIE 1
4	†=	†	_	_		Ē	t		1_				1		H	ī	H	_	010-001		E				L	Ë	H	•	•	•	•	H
1 5	†=		_		_	Ē	t	1_			t	_			H	ī	L	H	001 - 100						H	ī	7	·	•		i.	
6	十	T	7		_	Ť	T	T	T	T	Г	T			Г	Ē	Ť	۳	00 700	r	\vdash		Н	Т	-	Ť	Ī	Ť	Ť	Ť	Ť	
7	1=	.†	_†	_	L	_	1=	1_	-	=	t =	E	H	L	Н	_	_		101-100	=		H		L				•		١.		/
8	1_	1-	-1	_	L	_	Ι-	_	1=	_	-	_	H	L	L	_	_	_	100-110	=	=			L	_	-	_	•	•		•	
9	T-	-[-	-1	_	L	_	I -	_	-	_	-	-	H	H	ı	=	_	-	110 -011	_	_	L	H	H		Ξ	-	•	•	•	•	DIE 2
10	I-	ŀ	-	_	L	_	E	-	-	-	<u> </u>	-	L	H	H	-	_	_	011 -001	_	_	L	2	×	_	_	-	•	•	•		\mathcal{L}
11		Ι-	_[_	L	_	L	_	Ŀ	_	_	E	L	ı	×	_	_		001-010	L	_	L	H	J	_	_	_	•	•	•	•	
12	_	·I	-]	_	L	=	E	_	-	=	E	E	L	H	L	_	_	_	010-101	_	_	H	L	H	_	_	_	•	•	•	•	/
13		I	I				L		L																							
14	_	<u>-</u>	=	_	=	=	E	=	=	1=	E	1=	=	E	E	L	2	ب	Underlined of the	E	=			_	H	L	L	•	•	•	•	Go to 100
15		ĿĿ	<u>-1</u> :	_	_	=	Ŀ	L	L	_	=	L	=	=	_	H	H	H	STATE FOR	<u>_</u>	=	-	-	_	H	L	L	•	•	•		
16	_	1	4	_	L	L	L	L	Ļ	L	L	L	L	L	L	L	L	L		L	L	Ц	Ш	Ш	Ш	L	L	L	L	L	L	
17		4:	4	=	=	=	느	느	느	-	E	=	<u> L</u>	L	L	=	=	_	Undefined States for	=	=	=	H	L	H	_	-	•	•	•	•	Go to 101
18	_	#	4	=	_	٥	E	ļ=	=	-	E	=	H	H	H	=	=	=	Malier In	느	=	느	н	L	H	۲	=	۰	·	·	•	
19		+	4	_	_	_	L	Ļ	Ļ	┡	_	┡	↓_	़		<u> </u>	_	<u> </u>		<u> </u>	_	Н	Ц	Ш	Щ	L	Щ	L	<u> </u>	Ļ	<u> </u>	
20	-	#	+	=	=	=	F	1=	╞	H	=	丰	=	=	H	=	=	=	Oseilleter	⊨	=	Ξ	-	П	=	Η		۰	·	A	÷	Bo = B1
21	_	#	+	=	=	=	⊨	늗	⊨	1=	F	=	=	=	=	=	=	=		F	=			_	_	1	H	٠	٠	·	A	B(0)4 = Low
23		╁	+	-	_	-	Ͱ	┝	┝	╁	┝	┝	⊢	-	-	H	-	-		┝	-	Н	Н	Н	Н	-	Н	Н	-	┝	┢	
24	_	+	+	-	_	┝	┝	╁	┝	-	┝	┢	┢	⊢	-	┝	┝	Н		┝	H	Н	H	Н	Н	_	Н	Н	┝	┝	╁	
25		+	+	\dashv	-	┝	╁	┪	┝	╁	H	╁	┢	┢	H	\vdash	\vdash	Н		H		Н	Н	Н	Н	_	Н	Н	┢	┢	⊢	
26	_	t	+	٦	_	-	t	r	\vdash	-	H	┢	-	-		H	H	Н		┢	-	H	Н	Н	Н	-	Н	\vdash	H	H	\vdash	
27	_	t	+	ᅥ	_	H	H	T	\vdash	T	H	1	\vdash	Ι-		\vdash	┢			H	-	\vdash	Н	Н	Н	_	Н	H	┢	┪	1	
28	_	t	+	ᅥ			T	T	1		H	T		\vdash			_	П		Г		Н	П	Т		Т	Н		Г	Г	✝	
29	_	t	+	٦		_	1	1	T		Г						<u> </u>			H		Н	П	П	П	_		Н		Н		
30	T	T	T				Г	Γ	Г	Г		Г			Г	Г				_	Г					Г				Γ	Π	
31	Τ	T	1	7		Г	Γ		Γ	Г	Г	Γ				П				Γ	Γ	П	П	П	П		П			Г	Г	
FC		I	I																					7	=			Y	Y	Ψ	Y	
P٩	_	Ι	Ι						\Box			L							\			ľ]		اا	ıl	П	- 1	i l
RB		I	Ι																P	_	_						 I I		il.		il	, ,
LB	Ĺ	T	Ţ			Ĺ	Ĺ	L	Ĺ		L	Ĺ					L		7	ı						1						
PA	L	1	1	_			L	_	L		L	L		L	Ш	Ш	L			ı	ı	ı	1	1	,	1	1	ı [i	1	1	ı	. 1
RA	4	1	4	4	_	L	L	L	L	L	L_	L	L	L		Щ	L	L		Г	1	1			П			ı	ı	ı	ı þ	1
LA	┺	1	4	4		L	L	_	_		L	_	L	L	Ц	L	_	Ц		ı	ı	ı	1	1	1	ı	1	1	ı	1	1	ı
D3	╀	1	4	4	_		L	L	L	L	ļ	1	L	L	Щ	Щ	<u> </u>	Щ		Г	_			П				۲,	ı	ı	H	ı
D2	+	╀	+	4	_	-	\vdash	-	-	H	_	⊢	L	H	L	H	<u> </u>	Н	Enable Baut	Т	ī					Г		П	٢	١	П	1
D1		F	‡	4	=	=	尸	=	=	=	F	=	=	F	۳	=	F	=	Enable 8600 for term 80	Т	1								1	Γ	١	
D0		+	#	듸	=	چ	Ę	٥	브	٥	Ę	=	=	=	Ξ	=	=	<u> </u>	for term 20	-	-	,-	-			10	-	Ę	8	7	6	<u>ත</u>
_	IN	5	+	4	3	2	9	8	7	٩	13	118	17	10	13	14	13	12		۾ ا	18	۳	۳	ᄪ		13	-	-	ا °	+	۴	<u> </u>
	MEMANAN																															PLS159

Signetics

AN20 Single Pin Debouncer Using 828153/159

Application Note

Application Specific Products

INTRODUCTION


The 82S159 is a field-programmable logic sequencer which is self-contained as a logic sequencer except for the need of a system clock and/or one or more debounced switches. Generally, most of the debouncers circuits utilize a cross-coupled NAND/NOR to form an RS-latch which takes two input pins. To economize the I/O pin consumption, a single I/O pin may be used to debounce a single pole double throw switch. This scheme is applicable to all Signetics PLD's (Programmable Logic Devices) that have non-registered bi-directional I/O's, including 82S153/153A, and 82S155.

DESCRIPTION

Figures 1a and 1b are logic diagrams of the circuit which utilizes one I/O pin of the 825153/153A and 82S159 respectively to form a debouncer. The single pole double throw switch is connected, at one terminal, to VCC, and, at another terminal, to ground. The blade of the switch is connected to B0. B0 is programmed as an output. The input buffer of B0 is programmed to drive a p-term which, in turn, drives the output B0. The circuit latches to whichever state it is in. As an example, assuming that the output B0 is connected to VCC through the switch, and its output is a """. When the switch is flipped from VCC to ground, B0 is momentarily short circuited to

ground. After one propagation delay (15-30ns), B0 is set to "0" and no more current will flow from B0. If the switch is flipped back to V_{CC} , B0 will be shorted to V_{CC} for one prop delay and will be set to a "1" and will stay a "1" until the switch is flipped again. The switch may bounce while the blade breaks from one terminal and bounce again while it makes contact with the other terminal. As long as the movement of the blade is smaller than the gap which separates the two terminals, the output will remain stable.

The circuit is implemented in an 82S159 using AMAZE as shown in Figures 2 & 3, and Table 1.



Single Pin Debouncer Using 82\$153/159

AN20

```
************** DEBOUNCE *************
** FNC **PIN ----- PIN** FNC **
N/C
           ** CK ** 1-!

** I ** 2-!

** I ** 3-!
                              1-20 ** +5V **VCC
1-19 ** B **N/C
N/C
N/C
                              !-18 ** B
                                          **N/C
           ** I
N/C
                 ** 4-1
                          8
                              1-17 ** B
                                          **N/C
N/C
                    5-1
                              1-16 ** B
                                          **N/C
SWITCH
           ** 0
                 ** 6-1
                              !-15 ** O
                                          **INPUT_LATCH
N/C
           ** /B **
N/C
          *** /B
                 **
                     8-1
                          5
                              1-13 ** B
                                          **N/C
N/C
           ** /B
                 ** 9-1
                              1-12 ** B
                                          **N/C
GND
           ** OV
                 ** 10-1
                              !-11 ** /DE **N/C
                    Figure 2. Pin List
```

```
******************* DEBOUNCE **************
@DEVICE TYPE
825159
eDRAWING
****** SINGLE PIN DEBOUNCER
@REVISION
****** RFU -
@DATE
******** xx/xx/xxxx
esymbol
***** DEBOUNCE
@COMPANY
********* SIGNETICS
@NAME
@DESCRIPTION
This circuit accepts a single pole double pole switch which switches between
Vcc and GROUND. Bo is used as input, but it is defined in AMAZE as output. Bo may be used to drive the rest of the logic circuit or it may be used in conjunction with one of the internal flip flops as registered input to
handle asynchronous input to a state machine. @COMMON PRODUCT TERM
<u>@COMPLEMENT ARRAY</u>
@I/O DIRECTION
@OUTPUT POLARITY
@FLIP FLOP CONTROL @OUTPUT ENABLE
@REGISTER LOAD
@ASYNCHRONOUS PRESET/RESET
@FLIP FLOP MODE
@LOGIC EQUATION
SWITCH = SWITCH ;
/INPUT_LATCH : D = SWITCH ;
                              Figure 3. Boolean Equation File
```

9

Single Pin Debouncer Using 82\$153/159

AN20

Table 1. Programming Table

Cust/ Date Rev/	Pro	je			** *	- 11 +	***	**1	•*	xx/: REV	ĸ × A		****	- - -	· #7	, # *	**		•				
B2S15	9						!			TYPE			! E			:				!			!
T !													A!					0			L: L		
R !										2(p)			!			Q	n)			!	B	٥)	!
!	!3	2_	1_	0!3	2	1	017	6	5	4_3	_2_	1_	0!7	_6_	.5.	.4_	3_	2_	1_	0!	3_2	_1	_0!
110	1:-	0	0	0!0	0	ō	010	0	ō	0,0	ō	ō	-!0 0!0	ö	ö	٥,	Ö	ö	ŏ	0!	4 A	A	A:
													010										
4!0	0:0	0	0	010	0	0	0:0	0	٥	0,0	0	0	0!0	0	0	٥,	0	0	0	0!	A A	Α	A!
5!0	010	0	<u>٠</u>	010	0	0	010	0	0	0,0	0	0	010	0	0	٥,	0	0	٥	0!	A A	A	A!
7!0	0!0	0	0	0:0	0	0	0:0	0	0	0,0	0	0	0!0	0	0	٥,	0	0	0	0!	A A	Α	A!
													0!0										
10!0	0!0	0	0	0!0	0	0	0:0	0	0	0,0	0	0	0!0	0	0	٥,	0	Ο.	0	0 !	A A	Α	A!
													010										
13!0	0!0	0	0	0:0	0	0	010	0	0	0,0	0	0	0!0	0	0	0,	0	0	٥	0!	A A	Α	A!
15:0	0:0	0	o	0:0	0	o	0:0	0	0	0,0	o	Ö	010	o	Ö	٥,	ö	ö	o	01	A A	A	A:
													010										
18!0	0!0	0	0	0:0	0	0	010	0	0	0,0	0	0	010	0	0	ο,	0	o	0	0!	A A	A	A!
													010										
21!0	0!0	0	0	010	0	o	010	0	0	0,0	0	0	010	0	0	ο,	o	0	0	0!	A A	Α	A!
22!0	010	0	0	010	0	0	010	0	0	0,0	0	0	010	0	0	0,	0	0	٥	01	A 6	A	A!
24!0	010	0	0	010	0	0	010	0	О	0,0	0	0	010	0	0	ο,	0	0	0	0 !	A A	A	A!
25!0	010	0	0	010	0	0	010	0	0	0,0	0	0	010	0	0	0,	0	0	0	0!	A 6	A	A!
27!0	0!0	0	0	0!0	0	0	0:0	0	0	0,0	0	0	0!0	0	0	٥,	0	0	0	0!	A A	Α	A!
													010										
30!0	0!0	0	o	010	0	0	010	0	О	0,0	Q.	0	0!0	0	0	0,	0	o	0	0 !	A A	A	A!
										0,0			0!0	O	o	ο,	O	o	O	0!	н н	A	Α;
Pb!																							•
Lb!	. 10	0	0	010	0	0	010	0	0	0,0	0	0	O!										:
Pa!. Ra!.																							•
La!	. ! 0	0	0	0:0	0	0	010	0	0	0,0	0	0	0!										:
D3!																							:
Di!.	. ! 0	0	0	0!0	0	0		0		0,0	О												•
יייטע:										-,-			·				_						
	1	/	/	11	/	1	W /	/	/	/ N	1	/	N N / /	/	/	/	Ν	/	/	/	/ /	′ /	W
	С	С	С	СС	С	C	I C	С	С	CP		С	СС	C	С	C	P	С	С	С	CC	C	I T
							ċ			T							T						Ċ
							H			Ē							Ē						н
										Α							Α						٠.
										T							T C						
										н							Н						

9-124^{-€}

0

Signetics

AN21 9-Bit Parity Generator/Checker With 82S153/153A

Application Note

Application Specific Products

INTRODUCTION

This application note presents the design of a parity generator using Signetics PLD, 82S153 or 82S153A, which enables the designers to customize their circuits in the form of "sum-of-products". The PLA architecture and the 10 bi-directional I/O's make it possible to implement the 9-bit parity generator/checker in one chip without any external wiring between pins. A logic diagram of the device is shown in Appendix A.

The parity of an 8-bit word is generated by counting the number of "1's" in the word. If the number is odd, the word has odd parity. If the number is even, the word has even parity. Thus, a parity generator designed for even parity, for example, will generate a "0" if the parity is even, or a "1" if parity is odd. Conversely, an odd parity generator will generate a "0" if the parity is even. This bit is then concatinated to the word making it 9-bits

long. When the word is used elsewhere, its parity may be checked for correctness.

FEATURES

- Generates even and odd parities (SUM_E and SUM_O)
- SUM_E = "1" for even parity, "0" for odd parity
- SUM_O = "1" for odd parity, "0" for even parity
- Generate parity or check for parity errors
- Cascaded to expand word length

DESCRIPTION


The most straight forward way of implementing the parity generator/checker is to take the 9-input truth table (8 inputs for the 8-bit word, and 1 input for cascading the previous stage) and put it in a 256 × 4 PROM. Since there are 29 combinations and half of them is odd,

the other half is even, the circuit will take 256 terms. An alternative is to divide the 9-hits into 3 groups of 3-bits as shown in Figure 1. If the sum of the 3-bits is odd, then the intermediate output SU1, or SU2, or SU3 equals 1. Otherwise it equals 0. The intermediate results are grouped together and SUMO becomes "1" if the sum is odd, otherwise SUMO equals "0". The circuit is implemented using AMAZE as shown in Figure 3. SU1 is an intermediate output for inputs Io, I1 and I2. In the same manner, SU2 and SU3 are intermediate outputs for I3, I4, I5 and I6, I7, I8. The design uses up 16 product terms and 5 control terms leaving 16 product terms and 4 bi-directional I/O's to implement other logic

The design is tested by using the logic simulator provided by AMAZE. The input test vector is chosen to exhaustively test for all 8 input combinations at all 4 sections of the circuit.

9-Bit Parity Generator/Checker With 82\$153/153A

AN21



l _o	11	l ₂	SU1
0	0	0	0
0	0	1	1
0	1	1	0
. 0	1	0	1
1	0	1	0
1	0	0	1
1	1	0	0
1	1	1	1

	lз	l ₄	15	SU2
	0	0	0	0
	0	1	1	0
	0	0	1	1
	0	1	0	1
	1	0	1	0
į	1	1	0	0
	1	0	0	1
	1	1	1	1

16	17	l ₈	SU3
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	0
0	0	1	1
0	1	0	1
1	0	0	1
1	1	1	1

SU1	SU2	SU3	SUMo	SUME
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1 1	0	0	1	0
1 1	0	1	0	1
1	1	0	0 .	1
1	1	1	1	0

Figure 1. Block Diagram of 9-Bit Parity Generator/Checker

```
****************** PARGEN ************
############ P I N
                           LABEL
                             -- PIN** FNC **
10
                     1-1
                              1-20 ** +5V **VCC
I 1
                              1-19 ** /O **SUME
12
                     3-1
                              1-18 ** 0
                                         **SUMO
13
                              1-17 ** B
                                         **N/C
14
                              1-16 ** B
                                         **N/C
15
                              !-15 ** B
                                         **N/C
                          1
5
3
                              I-14 ** B
           ** I
                                         **N/C
17
           ** I
                     8-1
                                         **SU3
18
           ** I
                     9-1
                              1-12 ** 0
                                         **SU2
GND
           ** OV
                                         **SU1
                     Figure 2. Pin List
```

November 1986 9-126

```
********** PARGEN ***********
@DEVICE TYPE
825153
@DRAW ING
@REVISION
ADATE
@SYMBOL
          ****** FILE ID: PARGEN
@COMPANY
****** SIGNETICS
BNAME
@DESCRIPTION
************************
    This circuit is a 9-bit parity generator/checker commonly used
   for error detection in high speed data transmission/retrieval. The odd parity output (SUMO) is high when the sum of the data bits is odd. Otherwise it is low.

The even parity output (SUME) is high when the sum of the data
   bits is even. It is low otherwise.
********
@COMMON PRODUCT TERM
@I/O DIRECTION
  SU1, SU2 and SU3 are outputs which are defined in the PIN LIST *
    and therefore they don't need to be defined here again.
COUTPUT POLARITY
***********
   The output polarities of different outputs are defined in the *
   PIN LIST. They don't have to be defined again here.
@LOGIC EQUATION
TRUTH TABLE
        INPUTS
                           OUTPUTS
   8113
         8112
               SUI
                       SUMO
                               SUME = /SUMO
    18
         17
               16
                       SU3
             - 10
                        SU1
                0
                          1
                0
SU1 = /I2 * /I1 * IO + /I2 *

I2 * /I1 * /IO + I2 *

SU2 = /I5 * /I4 * I3 + /I5 *
                            I1 * /IO +
      15 * /14 * /13 + 15 *
SU3 = /I8 * /I7 * I6 + /I8 * I7 * /I6 + I8 * /I7 * /I6 + I8 * I7 * I6;
SUMO = /SU1 * /SU2 * SU3 + /SU1 * SU2 * /SU3 +
       SU1 * /SU2 * /SU3 + SU1 * SU2 * SU3 ;
SUME = /(/SU1 * /SU2 * SU3 + /SU1 * SU2 * /SU3 + SU1 * /SU2 * /SU3 + SU1 * SU2 * SU3) ;
   Figure 3. AMAZE Implementation of the Parity Generator/Checker Circuit
```

9

9-Bit Parity Generator/Checker With 82\$153/153A

AN21

Table 1. Programming Table

```
****************** PARGEN ************
Cust/Project -
          Date
Rev/I. D.
          - ****** REV.
828153
                                     POLARITY
                                !L:H:H:H:H:H:H:H:H:H!
F (...
  !7_6_5_4_3_2_1_0!9_8_7_6_5_4_3_2_1_0!9_8_7_6_5_4_3_2_1_0!
 0!----,-LLH:--,------!..,AAAA,..AA!
 4!-- L L,H ---!--,---!. .,A A A A, A . A!
 5!- - L H,L - - -!- -,- - - -,- - - -!. .,A A A A,. A . A!
 6!- - H L,L - - -!- -,- - - -,- - - -!. .,A A A A,. A . A!
 7!- - H H,H - - -!- -,- - - -,- - - -!. .,A A A A,. A . A!
 8!L H - -,- - - -!- -,- - - -,- - - L!. .,A A A A,A . . A!
 9!H L - -,- - - -!- -,- - - -,- - - L!. .,A A A A,A . .
10!L L - -,- - - -!- -,- - - -,- - - H!. .,A A A A,A . . A!
11!H H - -,- - - -!- -,- - - -,- - - H!. .,A A A,A . . A!
12!---,----,---,H L L -!A A,A A A A,. . . A!
14!----,----,- L H -!A A,A A A A,. . . A!
15!----,----,----,H H H -!A A,A A A A...
16:0 0 0 0,0 0 0 0:0 0,0 0 0 0,0 0 0 0:A A,A A A A,A A A A
17:0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A
18:0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A
19!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
2010 0 0 0,0 0 0 010 0,0 0 0 0,0 0 0 014 4,4 4 4 4,4 4 4
21:0 0 0 0,0 0 0 0:0 0,0 0 0 0,0 0 0 0:4 4,4 4 4 4,4 4 4
2210 0 0 0,0 0 0 010 0,0 0 0 0,0 0 0 01A A,A A A A,A A A A
23!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
24!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
25!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
26!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A
27!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
28:0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A
29:0 0 0 0,0 0 0 0:0 0,0 0 0 0,0 0 0 0:A A,A A A A,A A A A
30!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
31!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!A A,A A A A,A A A A!
D9!---,---
D8!----!----!
D7!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!
D6:0 0 0 0,0 0 0 0:0 0,0 0 0 0,0 0 0 0:
D5:0 0 0 0,0 0 0 0:0 0,0 0 0 0,0 0 0 0!
D4!0 0 0 0,0 0 0 0!0 0,0 0 0 0,0 0 0 0!
D2!----,----!--,----!
D1!----,----!
DO!O O O O,O O O O!O O,O O O O,O O O!
   IIIIIIIISSNNNNSSSISSNNNNSSSI
  7654321000////000800////0008
                MMCCCC321 MMCCCC321
```

November 1986 9-1289

9-Bit Parity Generator/Checker With 82S153/153A

AN21

```
This is a test pattern for the 9-bit parity generator/checker
   circuit. The simulator will use this file as an input to
    simulate the logical function.
SS
                      EXPECTED
         UU
               SSS
                      OUTPUTS
"IIIIIII MMBBBBUUUI
                     - BBBBB
"76543210 E076543218
                       98321
 LLLLLLL //////L
                       "HLLLL
 HLHHLHLL ///////H
                      "LHLLH
 LHHLLHHL ///////
                      "LHLHL
 HHLHLLHL ///////L
                      "HLLHH
 LLHLHHLH ///////H
                      "LHHLL
                      "HLHLH
 HLLHHLLH ///////L
 LHLLHLHH ///////L
                      "HI HHI
 HHHHHHH //////H
                      "LHHHH
QUIT
                          a. Input Pattern PARGEN.TST
825153
        A:pargen.STD
 This file is the result of logic simulation of the parity generator/checker
 circuit. The inputs are read from input file PARGEN. TST
  INPUTS <=B(I/O)=>
                      TRACE TERMS
" 76543210 9876543210
 00000000 HL...LLLO ;
 10110100 LH....LLH1 ;
 01100110 LH....LHL1 ;
  11010010 HL....LHHO ;
 00101101 LH....HLL1 ;
 10011001 HL...HLHO ;
 01001011 HL...HHLO :
 11111111 LH....HHH1 ;
                     I/O CONTROL LINES
                    DESIGNATED I/O USAGE
          TOOUTTION
          1000111100
                      ACTUAL I/O USAGE
" PIN LIST...
" 08 07 06 05 04 03 02 01 19 18 17 16 15 14 13 12 11 09 ;
                         b. Output File From SIMULATOR
```


9

Figure 4. Test Vectors

9-Bit Parity Generator/Checker With 82\$153/153A

AN21

APPENDIX A




Signetics

AN22 PLS151 Toolkit

Application Note

Application Specific Products




9

```
******************* TK151-1 ************
@DEVICE TYPE
********** 82S151
******* FIGURE 1. BASIC SATE CONFIGURATIONS
GREVISION
*********** TK151-1 REV. 0
@DATE
*********** JULY 10, 1985
@SYMBOL.
********** TK151-1
ecompany
******* SIGNETICS
ENAME
 ********** DAVID K. WONG
@DESCRIPTION
This file contains the 6 basic logic gates: AND, NAND, OR, NOR, XOR and EQU. 

@COMMON PRODUCT TERM
@I/O DIRECTION
@OUTPUT POLARITY
@I/O STEERING
QLOGIC EQUATION
c. Boolean Equations of Basic Gate Configurations
                          Figure 1 (Continued)
```

Table 1. Program Table of Basic Gate Configurations



9

```
******************* TK151-2 *************
eDEVICE TYPE
82S151
BZ5151

GDRAWING

*************** FIGURE 2. BASIC LATCHES CONFIGURATION


GREVISION
********** TK151-2 REV. O
************ TK151-2
********* SIGNETICS
************ DAVID K. WONG
This files contains basic configurations of two RS-latches and a D-latch-

@COMMON PRODUCT TERM

@1/0 DIRECTION
QUITPUT POLARITY
QI/O STEERING
QLOGIC EQUATION
*******
  * CROSS-COUPLED NAND RS-LATCH *
    = /( /R1- + Q1 );
= /( /S1- + Q1- );
Q1
= RR2 * Q2 ;
= SS2 * Q2- ;
D_N_LE = DIN + LE-;
Q3_N_LE- = Q3 + /LE-;
Q3 = -/( /(D_N_LE) + /(Q3_N_LE-) );
            c. Boolean Equations of Basic Latches Configuration
                            Figure 2 (Continued)
```

Table 2. Program Table of Basic Latches

November 1986 9-134



9


```
***************** TK151-3 **************
 EDEVICE TYPE
 825151
 ODRAWING
 ******** FIGURE 3. 4 BIT D-LATCH
 eREVISION
 *********** TK151-3 REV O
 QDATE
 ****** JULY 10, 1985
 esymbol
 ********* TK151-3
 COMPANY
 ********** SIGNETICS
EURESCRIPTION

This file contains a 4-bit D-latch. External jumper is required for each latch between On and FBn. When LE- is HIGH, outputs QO, QI, QZ, and QS are active and outputs FBO, FBI, FBZ, and FBS are tri-stated. On, therefore, equals Dn when LE- is HIGH. When LE- becomes LOW, Q outputs are tri-stated, and FB outputs are active. Since FB outputs feedback to their own inputs, they are latched to whatever level the Q outputs were in when LE- goes from HIGH to LOW.

@COMMON PRODUCT TERM
 ODESCRIPTION
 eI/O DIRECTION
DO = /( /LE- )
D1 = /( LE- )
@OUTPUT POLARITY
@I/O STEERING
<b>QLOGIC EQUATION
         = DINO :
. 20
02 = DIN2
        = DIN3
FB0 = Q0
FB1 = Q1
FB2 = Q2
FB3 = Q3
                                          c. Boolean Equations of 4-Bit D-Latch
                                                          Figure 3 (Continued)
```

Table 3. Program Table of 4-Bit D-Latch

November 1986 9-136



9

```
******************* TK151-4 ***************
QDEVICE TYPE
825151
ODROWING
        **** PLS151 TOOLKIT FIGURE 4
GREVISION
********** tk151-4 REV. 0
QDATE
********** JULY 10, 1985
eSYMBOL
********** TK151-4
********* SIGNETICS
*********** DAVID K. WONS
This file contains a single pin debouncer and a pulse shaper. 

@COMMON PRODUCT TERM
01/0 DIRECTION
COUTPUT POLARITY
M OGIC FRIATION
  * DEBOUNCER -- This circuit uses one bidirectional pin to de-
  * bounce a single pole double throw switch. When 
* the switch is thrown to its opposit polarity, 
* it shorts the output to Vcc or ground. One pro-
* pagation delay later, the output is switched to 
* the same polarity as the switch.
       = IN1 ;
 TM1
 *******************************
IN2- = /( IN2 );
OUT2 = IN2- + IN2 :
                                                                       TB007208
          c. Boolean Equations of Single Pin and Pulse Shaper
                          Figure 4 (Continued)
```

Table 4. Program Table of Single Pin Debouncer and Shaper

November 1986 9-138 @

Signetics

AN23 PLS168/168A Primer

Application Note

Application Specific Products

INTRODUCTION

THE PLS168/168A is a bipolar Field-Programmable Logic Sequencer as shown in Figure 1, which consists of 12 inputs, a 48 product term PLA and 14 R/S flip-flops. Out of the 14 flip-flops, six are buried State Registers ($P_4 - P_9$), four Output Registers ($F_0 - F_9$), and four Dual-purpose Registers ($F_0 - P_9$), which may be used as Output or State Registers. All flip-flops are positive edge-triggered. They are preset to "1" at power-up, or may be asynchronously set to "1" by an optional PR/OE pin, which may be programmed either as a preset pin or as an Output Enable pin. Additional features includes the Complement Array and diagnostics features.

ARCHITECTURE

As shown in Figure 2, the device is organized as a decoding AND-OR network which drives a set of registers some of which, in turn, feedbacks to the AND/OR decoder while the rest serve as outputs. Outputs P₀ to P₃ may be programmed to feedback to the AND/OR decoder as State Registers and, at the same time, used as outputs. The user now can design a 10-bit state machine without external wiring. The AND/OR array is the classical PLA structure in which the outputs of all the AND gates can be programmed to drive all

the OR gates. The schematic diagram of the AND-OR array is shown in Figure 3. This structure provides the user a very structured design methodology which can be automated by CAD tools, such as Signetics AMAZE software package. The output of the PLA is in the form of sum-of-products which, together with the RS flip-flops, is the ideal structure for implementation of state machines. (Refer to Appendix A for a brief description of synchronous finite state machines.)

Design Tools


A direct approach to implement a design using the PLS168/168A is the H/L table supplied in the data sheet as shown in Table 1. The table is organized according to input and output of the PLA decoding network. The lefthand side of the table represent the inputs to the AND-array, which includes input from input pins and present state information from the feedback buffers which feedback the contents of the State Register. The righthand side of the table represents the output of the OR-array, which drives the State and Output Registers as the next state and output. Each column in the lefthand side of the table represents an input buffer, which may be inverting, non-inverting, disconnected or unprogrammed. Each column in the righthand side of the table represents a pair of outputs to the flip-flops, which may be set, reset,

disconnected, or unprogrammed. The programming symbols are H, L, -, and 0. (See Figure 4 for details.) For inputs buffers, "H" means that the non-inverting buffer is connected, "L" means that the inverting buffer is connected, "-" means that both inverting and non-inverting buffers are disconnected, and "0" means that both inverting and noninverting buffers are connected which causes that particular AND-term to be unconditionally Low. On the output side of the table. "H" means that the particular AND-term is connected to the OR-term on the "S" input of the particular flip-flop, "L" means that the ANDterm is connected to the "R" side. "-" means that the AND-term is not connected to the flip-flop at all, and "0" means that the AND-term is connected to both the "S" and "R" sides. More details of the symbols and their meanings are shown in Appendix B. Each row in the table represents an ANDterm. There are 48 AND-terms in the device. Therefore, there are 48 rows in the table. An example of implementing a transition from one state to another is shown in Figure 4a. The state diagram can be implemented by the PLS168 as shown in Figure 4b. The state diagram is translated into H/L format as shown in Figure 4c. The first column on the lefthand side of the table is for the Complement Array which will be discussed in detail in the next section.

9

November 1986 9-139


PLS168/168A Primer




PLS168/168A Primer


AN23

Table 1. PLS168/168A Programming Table




TB020309





AN23




7												AN	D															0	PTI		(P	R/C	<u>)E)</u>				Ц
Ė	L												_																	0	R						
Ř							INF	TU	•							PI	RES	SEN	IT S	TA	ΓE				NE	XT	ST/	\TE		<u> </u>					UT	PU	T
М	С	1	1	9	8	7	6	5	4	3	2	1	٥	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	٥	3	2	,	0
00	Ξ	Н	THE REAL PROPERTY.	-	-	_	-	Ē	=	Ė	_	-	-	-	-	Ξ	-	Н	L		_	_	-	-	-	-	-	L	Н		-	Ė	-	Н	-	-	-
01																																					
PI		1 8	1 9	2	2	2 2	2 3	2	3	4	5	6	7																	1 6	1 5	1 4	1 3		10	9	8
N A N E	À	INI	ING																															OUTØ			

TB02010

c. PLS168 Programming Table

Figure 4. Implementing State Machine With PLS168

AN23





Complement Array

An additional feature is the Complement Array, which is often used to provide escape vectors in case the state machines get into undefined states during power-up or a timing violation due to asynchronous inputs. A logic diagram of the Complement Array is shown in Figure 5. The output of the Complement Array is normally Low when one or more AND-terms are High. If all of the AND-terms are Low, then the output of the Complement

Array will be High. In this example, if each AND-term is a decoder for a particular state and input combination, and if the circuit gets into an undefined state, none of the AND-terms will be High. Therefore, the output /C will be High, which will then enable the AND-term S which in turn may be used to reset all registers to Low or High as predefined. The state machine thus escapes from being in an undefined state by using the Complement Array and one AND-term. Without the Complement Array an alternate way of escaping

from being in an undefined state is by defining all possible states which are not being defined. This method may require quite a few AND-terms depending on the design. Another application for the Complement Array is illustrated by the following example. As shown in Figure 6, when the machine is in state 23, if input vector equals 1001, it will go to next state 24. If the input is 1101, then go to state 25. But if the input is neither 1001 nor 1101. then go to state 03. It takes only two terms to implement the first two transition vectors. To implement the third vector "go to state 03 if input is neither 1001 nor 1101", the Complement Array accepts the outputs of the first two AND-terms as inputs. If the input vector is neither 1001 nor 1101, then both terms will be Low, which causes the output of the Complement Array (/C) to be High. A third AND-term is used to AND state 24 and /C together to set the registers to state 03. The State Diagram is translated into AMAZE syntex as shown in Figure 6b, where all vectors are in square brackets and the Complement Array is represented by the ELSE statement. The State diagram Figure 6a can also be expressed in the format of a program table as shown in Figure 6c. The complement array may be used to exit from different present states to different next states. It can be used many times in one state machine design as shown in Figures 7a, b, and c where the state diagram is implemented using the AMAZE state equation syntex and the H/L format.





a. State Diagram

WHILE [00]
IF [0000] THEN [01] WITH [OUT0]
IF [00001] THEN [02] WITH [OUT1]
ELSE: [3F] WITH [OUT5]
WHILE [01]
IF [0010] THEN [03] WITH [OUT2]
IF [0011] THEN [04] WITH [OUT3]
ELSE: [2F] WITH [OUT6]
WHILE [02]
WHILE [02]
HILE [02] THEN [05] WITH [OUT4]
IF [0100] THEN [05] WITH [OUT5]
ELSE: [2F] WITH [OUT7]


b. AMAZE State Equation


1	Γ		AND PRESENT STATE A															OPTION (PR/OÉ) OR																			
E																		NÈ	XT	ST/	TE		匚	_	_		0	Ut	PU	t							
M	С	1	10	9	8	,	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	,	6	5	4	3	2	1	0	3	2	,	0
00	A	L	L	L	L	-	_	_	_	-	-	-	_	L	L	L	L	L	L	-	_	-	-	L	L	L	L	L	Н	_	_	-	-	L	L	L	L
01	A	L	L	L	Н	-	-	-	-	_	<u> -</u>	-	-	L	L	L	L	L	L	-	F	-	1	L	L	L	L	H	L	-	_	_	-	L	L	L	Н
02	•	-	-	_	_	-	-	-	-	-	-	-	_	L	L	L	L	L	L	-	-	-	-	H	H	Н	Н	H	Н	-	-	-	-	Н	L	L	H
03										:																				_							
04	A	L	L	Н	L	-	-	-	-	-	Ι-	-	-	L	L	L	L	L	H	-	-	-	-1	L	L	L	L	Н	H	-	-	-	-	L	L	H	L
05	A	L	L	H	H	-	-	-	-	-	-	-	-	L	L	L	L	L	H	-	=	-	-	L	L	L	Н	L	L	-	-	-	-	L	L	H	H
06	•	-	-	-	-	-	-	-	_	-	-	-	-	L	L	L	L	L	Н	_	_	-	-	Н	L	Н	Н	H	H	-	_	-	-	٦	H	H	L
07																																					
80	A	L	Н	L	L	_	-	-	-	_	<u> </u> -	_	-	L	L	L	L	Н	L	-	-	-	1	L	L	L	Н	L	Н	-	-	-	-	L	Н	L	L
09	A	L	Н	L	Н	_	-	-	_	: -	-	_	-	L	L	L	L	Н	L	-	E	-	-	L	L	L	Н	Н	L	-	-	_	-	L	Н	L	H
10	٠	-	-	-	-	-	-	-	-	-	-	-	-	L	L	L	L	Н	L	-	1	-	-	Н	L	Н	H	Н	H	-	-	-	-	L	Н	H	H
11																														<u> </u>				L			
P	IN O.	18	19	2	2	2 2	23	2	3	4	5	6	7																	16	1 5	14	13	1	10	9	8
	749	IN3	INS	IN)	NØ																													£40	0P2	140	OPØ


TB01990S

c. PLS168 Programming Table

Figure 7. Applications of Complement Array







AN23

Optional Preset/Output Enable

The PR/OE pin provides the user with the option of either using that pin to control the Tri-state output buffers of the Output Registers, or have that pin to asynchronously preset all registers to High. The purpose of the preset function is to provide the system a way to set the PLS168 to a known state, all Highs. The output enable function are sometimes used where the state machine is connected to a bus which is shared by other output circuits. It is also used during power-up sequence to keep the PLS168 from sending power glitches to other circuits which it drives. By programming the PR/OE pin to control the Tri-state output buffers, the preset function is permanently disabled. By programming the PR/OE pin to control the asynchronous preset of the registers, the output buffers are permanently enabled. While using the preset function to asynchronously preset the register, if a rising edge of the clock occurs while the preset input is High, the registers will remain preset. Normal flip-flop operation will resume only after the preset input is Low and the rising edge of the next clock. Setting the registers to a predefined pattern other than all Highs may be accomplished by using a dedicated p-term, which is activated by an input pin which will also inhibit all other p-terms which are being used. The inhibiting of other p-terms eliminates the problem of undetermined state of an RS flip-flop caused by having Highs on both R and S inputs.

Diagnostic Features

In debugging a state machine, sometimes it is necessary to know what is the content of the state register. The buried State Register may be read by applying +10V on I_0 , which will cause the contents of register bits P_4 to P_5 . P_6 to P_9 to be displayed on output pins F_2 to F_3 and P_0 and P_3 respectively. While the device can handle the +10V on pin I_0 , prolonged and continuous use will cause the chip to heat up since more power is being dissipated at +10V. To facilitate more expedient functional tests, synchronous preset vectors as described above may be used to set the State Register to different states without having to go through the entire sequence.

Timing Requirements

Since the PLS168 is intended to be a synchronous finite state machine, the inputs are expected to be synchronous to the clock and set-up and hold time requirements are expected to be met. In general, the set-up time requirement is measured at its worst case as having the entire AND-array connected to the OR-term being measured and there is only one active AND-term to drive the entire line. The set-up time decreases from there as less p-terms are used. This is due to the capacitance of the unused AND-terms being removed from the line. Figure 8a shows the typical set-up time requirement of a PLS168A device. Figure 8b shows the normalized setup time as a percentage of the worst case,

which is with 48 terms connected. In a typical state machine design, some flip-flops will change states more frequently than others. Those that change more frequently will have more p-term loading on its OR gates than those that change states less frequently. The different loadings on the OR-terms cause different delay on the inputs of the flip-flops as shown in Figure 9. If an input fails to meet the set-up time specification, it is possible that the resultant of the input change gets to one set of flip-flops before the rising edge of the clock while it gets to other flip-flops during or after the clock's rising edge. The result is that some flip-flops have changed states and some have not, or some get into metastable condition as shown in Figure 10. The state machine is now either out of sequence or is in an undefined state. This problem often occurs with asynchronous inputs which is generated totally independent of the clock on the system. A common remedy for the problem of asynchronous inputs is to use latches or flipflops to catch the input and then synchronously feed it to the state machine. This minimizes the problem with the different propagation delays due to different p-term loading. But there is still a finite probability that the external latches or flip-flops will get into metastable condition, which may be propagated into the state machine. Nevertheless. the window for the flip-flops in state machine to get into undefined states or metastable condition is narrowed by a great extent.

November 1986

AN23

APPENDIX A


INTRODUCTION TO STATE


A state machine is a synchronous sequential circuit which interprets inputs and generates outputs in accordance with a predetermined logic sequence. It is analogous to running a computer program with a computer. The state machine, with its sequence coded in hard-

ware, can run much faster than a computer running the sequence in software. Therefore, it is often used in controller applications where speed is important.

Generally, state machines may be classified as Mealy or Moore machines as shown in Figures 1a and 1b. The fundamental difference of the two types are: the output of a Moore machine is a dependent of only the

state of the memory elements whereas the output of a Mealy machine is a dependent of both the state of the memory elements and the inputs to the state machine. The figures also show graphic representations of the logic sequence in the form of state diagram in which the bubbles represent state vectors, and the arrows represent transitions from present states to next states.





APPENDIX B


LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table on the following page.

In this table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term Tn, is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


PRESET/OE OPTION - (P/E)




PROGRAMMING:

The PLS168A has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (state and output register) at a logic high (H). When programming the device it is important to realize this is the initial state of the device. You must provide a next state jump if you do not wish to use all highs (H) as the present state.


"AND" ARRAY - (I), (P)



"OR" ARRAY - (N), (F)



"COMPLEMENT" ARRAY - (C)



- This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates T_n.

 Any gate T_n will be unconditionally inhibited if any one of its I or P link pairs is left intact.

 To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T_n (see flip-flop truth tables).

- To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn.

Sianetics

AN24 PLS173 as a 10-Bit Comparator, 74LS460

Application Note

Application Specific Products

DESCRIPTION


The PLS173 is a 24-pin PLA device which has 10 bidirectional outputs and 12 dedicated inputs. The output of the device is the sum of products of the inputs. The polarity of each output may be individually programmed as Active-High or Active-Low. A logic diagram of the device is shown in Appendix A. A 10-bit comparator similar to the 74LS460 compares two 10-bit data inputs to establish if EQUIVA-LENCE or NOT EQUIVALENCE exists. The output has True and Complement comparison status outputs. The logic diagram of the comparator is shown in Figure 1.

The truth table is as shown in Table 1 where vectors a and b are 10-bit inputs to A9 to A0 and B9 to B0. If the input to A9-A0 is bit-to-bit equivalent to the input to B9-B0, the two input vectors are considered EQUIVALENT, and output EQ goes High and NE goes Low. If the two input vectors are not bit-to-bit equivalent. then EQ goes Low and NE goes High. The circuit is implemented with AMAZE as shown in Figures 2a, 2b and 2c. The result of logic simulation of the circuit is shown in Figure 2d.

Notice that on the OR side of the program table in Figure 5, all the fuses in the OR-term are intact, which means that all the ANDterms are still connected to all the OR-terms. This feature provides for future modification. But if all the unused AND-terms are deleted, the device will run faster. There are also many unused AND-terms which will provide for future modification. But if they are deleted (both on the AND and OR side), it will amount to about 450 µA per term power saving. Figure 3 is the program table with all unused terms deleted.

Table 1. Function Table

A ₉ - A ₀	B ₉ - B ₀	EQ	NE
а	а	Н	L
b	b	н	L
а	b	L	н
b	а	L	Н




10-Bit Comparator

***** AN24 173 **** L I S T *************** ****** P I N LABEL PIN** FNC ** LABEL AO 1-24 ** +5V **VCC BO 1-23 ** **B9 A1 3-1 -22 ** **A9 B1 1-21 ** **88 A2 B2 ** 5-1 2 1-20 ** I **A8 1-19 ** O **NF A3 1-18 ** /0 **EQ B3 1-17 **B7 1-16 **A7 В4 1-15 **B6 A5 1-14 **A6 !-13 ** I **B5 TB017708 a. Pin List of 10-Bit Comparator Figure 2


```
****************** AN24_173 **************
QDEVICE TYPE
 825173
 ODRAWING
           ..... 10-BIT COMPARATOR USING PLS173
 @REVISION
      ..... REV-0
 QDATE
..... OCT-14-85
           ..... AN24_173
QCOMPANY
  ..... SIGNETICS
QNAME
               ..... DAVID WONG
ODESCRIPTION
This circuit compares two 10-bit inputs. If they are bit-to-bit equivalent, outputs EQ goes HIGH and NE goes LOW. If the inputs are not bit-to-bit equivalent to each other, outputs EQ goes LOW and NE goes HIGH. @COMMON PRODUCT TERM
     = /AO * BO ;
= A1 * /B1 ;
T2
T3
T4
T5
    = /A1 + B1;
= A2 + /B2;
     = /A2 * B2
    = A3 + /B3
     = /A3 + B3
T10 = A5 * /B5
T11 = /A5 * B5
T12 = /A6 * B6
T13 = A6 + /B6
T14 = A7 * /B7
T15 = /A7 * B7
T17 = /A8 + B8 ;
T18 = A9 * /B9;
T19 = /A9 + B9 ;
@I/O DIRECTION
QOUTPUT POLARITY
@LOGIC EQUATION
EQ = /(T0 + T1 + T2 + T3 + T4 + T5 + T6 + T7 + T8 + T9 + T10 + T11 + T12 + T13 + T14 + T15 + T16 + T17 + T18 + T19);
NE =
          T0 + T1 + T2 + T3 + T4 + T5 + T6 + T7 + T8 + T9 +
T10 + T11 + T12 + T13 + T14 + T15 + T16 + T17 + T18 + T19;
                                                                                                TR01780S
                           b. Boolean Equations of 10-Bit Comparator
                                       Figure 2 (Continued)
```

AN24




November 1986 9-154

```
825173 A: AN24_173.STD
   AMAZE FILE ID: AN24_173
LOGIC SIMULATION OF 10-BIT COMPARATOR
   <==INPUTS==> <=B(I/O)=>
                              TRACE TERMS
   109876543210 9876543210
   00000000000 0000LH0000
   01000000000 0000HL0000
   10000000000 0000HL0000
11000000000 0000LH0000
   000100000000 0000HL0000
   00100000000 0000HL0000
   001100000000 0000LH0000
   000001000000 0000HL0000
   000011000000 0000LH0000
   000000010000 0000HL0000
   000000100000 0000HL0000
   000000110000 0000LH0000
   00000000100 0000HL0000
   00000001000 0000HL0000
   00000001100 0000LH0000
   00000000001 0000HL0000
   00000000011 0000LH0000
00000000000 0100HL0000
   00000000000 1000HL0000
   00000000000 1100LH0000
   00000000000 0001HL0000
   00000000000 0010HL0000
   00000000000 0011LH0000
   00000000000 0000HL0100
   000000000000 0000LH1100
   00000000000 0000HL0001
   000000000000 0000HL0010
   000000000000 0000LH0011 ;
                              I/O CONTROL LINES
                IIIIOOIIII
                              DESIGNATED I/O USAGE
                IIIIOOIIII
                              ACTUAL I/O USAGE
  PINLIST...
   13 11 10 09 08 07 06 05 04 03 02 01
   23 22 21 20 19 18 17 16 15 14 ;
d. Test Vectors Generated by AMAZE After Logic Simulation
                 Figure 2 (Continued)
```



APPENDIX A

FPLA LOGIC DIAGRAM FOR PLS173



9-157

Signetics

AN25 A Simple Entry/Exit Metering Device

Application Note

Application Specific Products

DESCRIPTION

The following is the implementation of a counter/controller using a PLS157. This system counts and controls the number of entries to a certain media. For example, it can be used as a parking-lot controller to keep track of the number of cars entering a parking lot, and restricting any entries when the parking lot is full.

The design utilizes the six registers, six bidirectional I/O lines and the general architecture of the PLS157. In this design, the user can set the maximum number of entries using external switches. Since the six registers in the device are used as a six-bit counter, the maximum number that can be set is 2⁶. However, the design can be cascaded to increase the number of entries.

SYSTEM OPERATION


The basic system configuration is shown in Figure 1. As can be seen from this figure, the system can be expanded indefinitely. All the devices in cascade are identical to each other. Whenever there is a need for expanding the maximum number of counts, a device


can be programmed identical to the device(s) already in the system and added in cascade.

There are external switches connected to the bi-directional inputs of the flip-flops. The user sets the maximum count in binary with the switches and loads the value into the registers. If the maximum count necessary exceeds the number available in one device, then another device is cascaded to the existing device. For example, in a system with two devices, the maximum available increases to 2¹² or 4096.

When the maximum count is set, the control circuitry is used to keep track of the number of entries and exits. In the case of a parking lot, a pressure sensor can be used at the entrance and exit to generate a pulse which triggers the control circuitry. An alternative could be light beam sensors to generate the necessary pulses.

The operation of the system is such that each entry decreases the maximum count stored in the registers by one. When the count is zero. it means that the media is full and the control circuitry generates a signal to disable any further entries to the system. On the other hand, each exit increases the count by one. Since it is assumed that the media is empty when the maximum count is set, it is, therefore, impossible to physically count past the maximum set number. This is due to the fact that there cannot be more exits from the system than the actual number of objects residing in the system. If there are objects in the system when the maximum number is set, these objects should also be taken into consideration when setting the maximum count.






CONTROL SIGNALS

The following is the explanation of the control signals shown in Figure 1.

The /ENTRY and /EXIT inputs signify an entrance or exit to or from the respective media and are triggered from the sensors at the entrance and exit. Each entry causes a count-down from the maximum set number until all the flip-flops are low. This means that the system is full and the count-down should be disabled.

AN25



When all the flip-flops are low, the /FULL_N signal which is an Active-Low output is activated. The count-down is enabled by the /ENAB_DN input, which is connected externally to the /ENAB_CTRL line. The /ENAB_CTRL is a Tri-state output which is controlled by the /FULL_N signal. When all the flip-flops are low, the /FULL_N signal deactivates the /ENAB_CTRL output as shown in Figure 2.

All of the /ENAB_CTRL outputs are connected to the /ENAB_CTRL bus as shown in Figure 1. When the media is full, all the /ENAB_CTRL signals are deactivated which cause the count-down to be disabled.

An exit causes a count up. As mentioned before, the total number of exits from the system cannot exceed the total number of entries.

The /ALLHIGH_N signal is an Active-Low output which becomes low when all the flip-flops are high. Figure 3 shows the configuration of a single device.

The /FULL_N and /ALLHIGH_N signals are used to activate the /FULL_N-1 and /AL-LHIGH_N-1 of a cascaded device. These

signals will be explained in detail shortly. The /FULL_N signal is also used to trigger any control circuitry used to restrict any further entries to the system. In the case of a parking lot, the /FULL_N can be used to activate a light or close the entrance gate.

The EXOR output is used to clock the system and is externally connected to the CLK input of the device. The EXOR generates a clock pulse when either an exit or entry take place. This restricts the system from counting if a simultaneous entry and exit takes place.

To set the maximum count, the user can use switches connected to inputs F0-F5 of the device(s). Then by bringing the /LOAD input low and triggering the /ENTRY or /EXIT inputs to generate a clock pulse, the data from these switches can be latched into the registers.

CASCADE DEVICE EXAMPLE

This is an example of two cascaded devices. Figure 4 shows the cascade configuration of devices 'A' and 'B'. For the sake of simplicity, it is assumed that each device contains only two registers. This assumption gives clarity to the explanation, and can be extended to cover the six registers contained in each device.

As an example, it is assumed that the maximum count to be implemented in this example is 1001 in binary. In other words, the maximum number of entries is set to be 'ten'. F0A and F1A are the registers in device A, and F0B and F1B are the registers in device B and 01 is input sequence to device B and 01 is input sequence to device A.

The count-up and count-down sequences are shown in Table 1.




Table 1. An Up/Down Count Sequence Example





Table 2. Count Sequence



AN25

In the 1001 example, F0B is the MSB (Most Significant Bit) and F1A is the LSB (Least Significant Bit). As can be seen in Table 1, a count-down occurs in device 'B', when F0A and F1A are both low. When F0A and F1A are low, this means that the /FULL_N signal is active. The /FULL_N-1 input of device 'B' is connected to the FULL_N output of device 'A'. Therefore, a count down occurs in device 'B' only when the input to /FULL_N-1 goes low. In this manner, the count-down sequence in Table 1 can be implemented.

Similarly, for the count-up sequence, a countup occurs in device 'B' only when both F0A and F1A are high. At this point, the /ALL-HIGH_N signal becomes active. Therefore, a count-up occurs in device 'B' only when /ALLHIGH_N of device 'A' is active.

UP/DOWN COUNTERS

An up-down counter is implemented in each device to keep track of the number of entries and exits. To implement these counters the flip-flops are set in the toggle mode. Table 2 shows the count sequence.

The following conditions are true for the count-up sequence:


Table 3a


REGISTER	TRUE CONDITION FOR TOGGLE
F0	Unconditionally Toggle
F1	F0
F2	F0*F1
F3	F0*F1*F2
F4	F0*F1*F2*F3
F5	F0*F1*F2*F3*F4

Similarly, for the count-down sequence:

Table 3b

REGISTER	TRUE CONDITION FOR TOGGLE
F0	Unconditionally Toggle
F1	/F0
F2	/F0*/F1
F3	/F0*/F1*/F2*
F4	/F0*/F1*/F2*/F3
F5	/F0*/F1*/F2*/F3*/F4*





```
File Name : METER
Date: 10/31/1985
Time : 14:35:31
#################### P I N
                              LABEL
   LABEL
            ** FNC
                                   PIN## FNC ##
                                             **VCC
               CK
                       1-1
                                  (-20 ** +5V
/FULL_N-1
                                  1-19 ** /0
            **
                       2-1
                                             **/FULL N
/LOAD
                                  1-18 ** O
                                             **F5
/ENAB_DN
                                      ** 0
                       4-1
                                  1-17
                                              **F4
/ENTRY
                       5-1
                                  1-16
                                              **F3
/EXIT
               1
                                  1-15 ** 0
                                              **F2
/ALLHIGH N-
            **
                       7-!
                                  1-14 ** 0
                                              **F1
/ENAB_CTRL
               /B
                       8-:
                                  :-13 ** O
                                              **F0
EXOR
            ** O
                                  (-12 ** /O
                                             **/ALLHIGH N
                                  :-11 ** /DE **N/C
                                                         TR01920S
                          Figure 7
```

CONTROL SIGNALS

The following are the control signals used to control the operation of the devices:

The logic diagram for generating the 'CNT-UP' and 'CNT-DN' signals is shown in Figure 5.

As can be seen from this figure, a count-up occurs when the following is true:

- a) An exit takes place and,
- b) the system is not loading in any data and,c) the previous stage has generated the /ALLHIGH_N-1 signal.
- A count-down occurs when:
- a) An entry takes place and,
- b) the system is not loading in any data and, c) the previous stage has generated the
- /FULL_N-1 signal and, d) the media is not full, thus /ENAB_DN signal is low.

The system clock is generated using the CNT-UP and CNT-DN signals. The system is

to be clocked only when an exit or entry takes place. In order to prevent the system from being clocked when a simultaneous entry and exit takes place, these two signals are exclusive-OR'ed (Figure 6).

The equations shown in (Tables 3a and 3b) are generated using Signetics AMAZE software (Figures 7 and 8). The resulting program table is shown in Table 4.

```
@DEVICE TYPE
 ODRAWING
 @REYISION
 @DATE
 10-31-85
 @SYMBOL
 ENTR/EXIT METER
 @COMPANY
 SIGNETICS
 @NAME
ALI GHEISSARI
@DESCRIPTION

    * The following is the implementation of a Entry/Exit Meter. A
    * application of this device would be in controlling the number of

 * entries to a certain media. An example is a parking lot controller
* for restricting the number of cars entering the lot.
 * The maximum number is programmable and the design can be cacaded to *
* The maximum number of entries . *

* Accombdate an increase in the number of entries . *

* The system counts down from the maximum set number to zero . *

* The number of exits cannot exceed the maximum count set by the . *

* external switches, therefore the upper limit on the count will never .
* be exceeded.
@COMMON PRODUCT TERM
UPCNT = /LOAD * EXIT * ALLHIGH N-1;
                                                   "UPCNT is the signal generated for
                                                   "activating the count-up from the ENTRY"
"input and the ALLHIGH signal from any "
                                                    "connected devices
DNCNT = /LOAD * ENTRY * FULL_N-1;
                                                   "DNCNT is similar to UPCNT except it is "
                                                    "generated for the count down
ALL-HIGH = /F0 * /F1 * /F2 * /F3 * /F4 * /F5:
ALL-LOW = F0 * F1 * F2 * F3 * F4 * F5:
@COMPLEMENT ARRAY
/C = /(0);
@I/O DIRECTION
DO = 0;
                                          "/EXIT is an input
D1 = 0;
                                          "ALLHIGH_N-1 is an input
                                          "When maximum count is reached /FULL_N
"disables /ENAB-CTRL which in turn disables
D2 = /FULL_N;
                                          "the device(s) from counting down
"/ENAB-CTRL is connected to the ENAB_DN of the
" device(s)
                                          "EXOR is an output
                                          "/ALLHIGH_N is an output "/FULL_N is an output
                                                 Figure 8
```

AN25

```
@OUTPUT POLARITY
X2 = 0;
                                  "/ENAB_CTRL is active low
X3 = 1;
                                  "EXOR is active high
X4 = 0;
                                  "/ALLHIGH_N is active low
X5 = 0;
                                  "/FULL_N is active low
@FLIP FLOP CONTROL
FC = 1:
                                   "All flip flops are J-K
@OUTPUT ENABLE
"NOT USED"
@REGISTER LOAD
LA = LOAD;
LB = LOAD;
                                   "Load the registers with the number set
                                   "by the input switches
@ASYNCHRONOUS PRESET/RESET
"NOT USED"
@FLIP FLOP MODE
"NOT USED"
@LOGIC EQUATION
EXOR = UPCNT*/DNCNT + DNCNT*/UPCNT; "Output count pulse only if there is not
                                        "a simultaneous entry and exit
"indicates when maximum count is reached
/FULL N = /(ALL-LOW * /LOAD):
/ALLHIGH_N = /( ALL-HIGH * /LOAD);
/ENAB_CTRL = /(1);
                                        "shows when empty
                                        "puts low on the ENAB CTRL bus
/FO: T = (ENAB_DN * DNCNT) + UPCNT;
/F1: T = (ENAB_DN * F0 * DNCNT) + (/F0 * UPCNT);
/F2: T = (ENAB_DN * F0 * F1 * DNCNT) + (/F0 * /F1 * UPCNT);
/F3: T = (ENAB_DN * F0 * F1 * F2 * DNCNT) + (/F0 * /F1 * /F2 * UPCNT);
/F4: T = (ENAB_DN * F0 * F1 * F2 * F3 * DNCNT) + (/F0 * /F1 * /F2 * /F3 * UPCNT);
/F5: T = (ENAB_DN * F0 * F1 * F2 * F3 * F4 * DNCNT) + (/F0 * /F1 * /F2 * /F3 * /F4 * UPCNT);
                                                                                     TB01940S
                                   Figure 8 (Continued)
```

November 1986 9-162

AN25

Table 4. Program Table for Entry/Exit Meter

```
Cust/Project - ALI GHEISSARI
Date - 10-31-85
Rev/I. D. -
PLx 157
                              ! F/F TYPE !EB ! EA !
                                                                ! FOLARITY !
                                                                'L:L:H:L:L:L'
R!! I! B(i) !!
Q(p)
                                                          (PIR)
                                                  \Theta(n)
22:0:0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:A:A:A A,A A A
221010 0 0 010 0,0 0 0 010 0,0 0 0 010 0,0 0 0 0111414 A,A A A A 1231010 0 0 010 0,0 0 0 014141 A,A A A A 1241010 0 0 0 010 0,0 0 0 010 0,0 0 0 014141 A,A A A A 4 4251010 0 0 010 0,0 0 0 010 0,0 0 0 010 0,0 0 0 014141 A,A A A A 4 4251010 0 0 010 0,0 0 0 010 0,0 0 0 010 0,0 0 0 014141 A,A A A A A 241010 0 0 010 0,0 0 0 010 0,0 0 0 014141 A,A A A A A
27:0:0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:14:14 A.A A A A A 28:0:0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:14:14 A,A A A A A A
29:0:0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:A:A:A A,A A A A:
30:0:0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:0 0,0 0 0 0:A:A:A A,A A A A:
Pb! . !0 0 0 0!0 0,0 0 0 0!0 0,0 0 0 0!
D3!-!- - - -!- -,- - - - -,- - - - -
D2!-!- - - -!H -,- - - -!- -,- - - -
/E////
LXEAFA
UONLUL
ARALLL
                                                                    BH
                    I I
                    TH
                                                                     T H
                                                                            н
```

9

Signetics

AN26 PLHS18P8A Primer

Application Note

Application Specific Products

FEATURES

- 100% functional replacement for all 20-pin PALs
- I/O propagation delay: 15ns (max)
- Security fuse lock
- 10 inputs
- 8 bidirectional I/O lines
- Tri-state outputs have programmable polarity
- Architecture: 8 groups of nine AND gates. Total of 72 product terms
- Software support on Signetics AMAZE
- Complete TTL compatibility
- Each bidirectional I/O has individually controllable output enable

ARCHITECTURE

The PLHS18P8A is an oxide-isolated, bipolar field-programmable logic array. This device is configured as a decoding two-level AND-OR (sum of products) structure. The PLHS18P8A block diagram is shown in Figure 1. All the AND gates are linked to ten inputs (In - In) and eight bidirectional I/O lines $(B_{(0)} - B_{(7)})$. These links can be made via the on-chip true/complement buffers. The 72 AND gates are configured in 8 groups which contain 9 AND gates each. In every group, eight AND gates are used for user-defined logic functions and the ninth AND gate is used as a tristate output enable control. This gives the user capability to control the output enable by means of a product term. The outputs of the eight logical product terms are ORed together (see Figure 1). The output polarity of each OR gate is individually programmable via an Exclusive-OR gate. The user has a choice of Active-Low or Active-High on each of the eight outputs. Figure 2 shows the logic diagram of the PLHS18P8A.

HOW A DEVICE IS PROGRAMMED

There are three main programmable sections on the PLHS18P8A:

- A. The AND array.
- B. The output polarity.
- C. The security fuse.

A. The AND array — The AND array fuses are back-to-back diode pairs which act as open connections in a virgin device. These open connections are configured as "Don't

Cares' (' - ') in an unprogrammed device. The open connections are pulled to a logic high ('1') (see Figure 3). Consequently, all unprogrammed AND locations are pulled to a logic high ('1') state. This means that in an unprogrammed device, all the product terms are active. During fusing, current is avalanched across individual diode pairs. This essentially short circuits the diode and provides a connection for the associated product term. Figure 3 shows how a typical connection is made to the AND array (see Appendix B for a description of the vertical fuses).

The inputs to the AND array consist of 10 dedicated inputs (I0 - I9) and 8 bidirectional I/Os (B(0) - B(7)). Initially, all these inputs are configured as 'Don't Cares' ('-'). These inputs can be connected to the AND array through an inverting or non-inverting buffer. The AND gate can be connected to the inverting buffer by programming the inverting fuse. Similarly, a connection can be made to the non-inverting buffer by programming the non-inverting fuse. Disabling an AND term is achieved by implementing a logical low ('0') on the output of the specified AND gate. At least one pair of fuses must be programmed for one input to disable the product term. When both fuses are programmed, both the inverting and non-inverting buffers are connected to the inputs of the AND gate. This will in turn create a logical Low ('0') on the output.

In each block of nine AND gates, one gate is used as an output enable control for the tristate output. The remaining eight gates are connected to a fixed OR gate. Since in the unprogrammed state the outputs of all the AND gates are at logic High ('1'), the output of the OR gate also acquires a logic High state. Therefore the user is responsible for deactivating any unwanted product terms. This is done by creating a logic Low ('0') on the outputs of the unwanted product terms as previously explained. Moreover, the output buffer is always enabled since the product term controlling the tri-state output buffer also has a logic High state. If any of the bidirectional pins are to be defined as inputs, the product term controlling the specified bidirectional pin must be disabled. The bidirectional pin can also be configured as a dynamic I/O by defining the required logic for the outputenable-control product term.

B. The Output Polarity — In an unprogrammed device, all the output polarities are configured as inverting buffers. The outputs of the PLHS18P8A are configured as tri-state buffers. The two inputs of each Ex-OR gate

are connected as follows: one input is connected to the output of the fixed OR gate. The second input is a connection to ground (logic low) through a fusible link. Figure 4 shows how an Ex-OR gate is used to define the output polarity.

As mentioned earlier, an unprogrammed fuse acts as an open connection which is pulled to a logic high. Therefore the output of the ExOR gate acts as an inverting buffer. When the fuse is programmed, there is a connection between ground (logic Low) and the input of the Ex-OR gate. This will cause the Ex-OR gate to act as a non-inverting buffer.

C. The Security Fuse — Programming equipment used to program the PLHS18P8A are capable of determining the logic pattern stored in this device (see Appendix A). The security fuse can be blown to disable the programmer from reading the pattern in a programmed device. This feature adds a measure of protection for proprietary designs.

The procedure for programming this fuse depends on the programmer manufacturer and is explained in the manufacturer's operations manual.

DESIGN TOOLS FOR THE PLHS18P8A

Many CAD tools such as Signetics' AMAZE software¹ are available to implement designs using the PLHS18P8A. The AMAZE software enables the user to enter the design in the form of Boolean equations or via the program table shown in Table 1. This program table is a one-to-one map of all the programmable links of Figure 2. The following explains the implementation of designs using the program table. Also, an example on using the Boolean Logic Entry program of the AMAZE software is given.

Using PTE (Program Table Entry) — Assume that Z is a typical logic function with the following equation:

Z = P0 + P1


Where P0 and P1 are product terms with the following equations:

P0 = A * /B * C

P1 = /A * B * /D

NOTE:


 Refer to Signetics Programmable Logic Data Manual for a complete description of the AMAZE programmable logic development software.



9


November 1986 9-165

AN26



9-166

AN26






Figure 4. How the Output Polarity is Defined

The program table in Table 1 is used to implement this equation. Table 2 shows the implementation of the logic function using the PTE. The first group of AND terms is used to implement this function. B(7) is used for the output, 10, 11, and 12 as inputs.

- Term 0 is the direction control term. It is the tri-state output enable control term. Since Z is configured as an output, leaving Term 0 in its unprogrammed state causes the output to be unconditionally enabled.
- Term 1 is the P-term labeled P0, where A*/B*C is designated by HLH in columns I0, I1, and I2.

- Term 2 is the P-term labeled P1, where /A*B*/D is designated by LHL in columns I0. I1. and I2.
- Terms 3, 4, 5, 6, 7. At least one input (or all the inputs) must be set to zero to disconnect these terms from the OR gate.
- The output polarity for B(7) is H, and this is entered in the 'Polarity' section.

Using BLAST (Boolean Logic And State Transfer) — The BLAST module in AMAZE can be used to implement the above equation. Figures 5 and 6 show the pin list and logic equation format. Table 3 is the program table generated from these equations.

APPENDIX A

Programmers

The PLHS18P8A can be programmed by means of logic programming equipment. With Logic Programming, the AND/Ex-OR gate input connections necessary to implement the desired logic are coded directly from the logic equations using the program table shown in Table 1.

The symbols used in the program table correspond to the fusing pattern of the corresponding link pairs, defined in Figure 6.

To program the device, the address of every fuse to be programmed must be entered in the programmer. This is a tedious and errorprone method of implementing the required logic pattern. Using CAD software, such as Signetics' AMAZE software, enables users to go directly from program table or logic equations to a fuse plot. The fuse plot can be downloaded to a programmer through a serial port.

APPENDIX B


The vertical fuse is the latest in programmable logic technology. It combines reliability, low capacitance and testability in an incredibly small space.

The vertical fuse takes advantage of the properties of silicon and aluminum. The virgin fuse is a three-layer device: a shallow layer of N-type silicon on top, a layer of P-type silicon in the middle, and a layer of N-type silicon on the bottom. This forms a pair of PN diodes, back-to-back, which will not allow current to pass under normal circumstances.

There is a cap of aluminum on top of this structure. During programming, high current conditions (50 to 100 times what is seen during normal operation) is induced by avalanche breakdown of the reverse-biased diode. The aluminum will "spike" through the shallow N-type layer. Once the aluminum has spiked through, the top diode in the pair is shorted out. The whole vertical fuse will then look like a pure PN diode. Before programming, the fuse is an excellent blocking element, having current leakages in the order of nanoamps. After programming, the fuse is set as a small, well-defined diode.

QUALITY

Besides the AC and C parametrics, each and every fuse goes through three tests for forward characteristics, reverse characteristics, and programmability. Extensive on-chip test circuitry ensures full AC parametric testing before and after the part is programmed. This insures that the customer receives the highest possible fusing yield which is made possible by vertical fuses. Vertical fuses also offer the smallest and fastest array structure together with the highest reliability possible.



P0 = A.(/B).C P1 = (/A).B.(/D)PLH618P8 POLARITY Table 2. Implementation of the Function "Z" Using PTE VARIABLE !LiLiLiLiLiLiLiLiL! IDEBA B(i) Table 2. Implementation of the Function "Z" Using PTE

<u> 7</u>

AN26

```
File Name : 18PRIMER
Date : 5/22/1986
Time : 13:53:59
ODEVICE TYPE
PLHB18P8A
GDRAWING
..... PLHS18PBA PRIMER
GREVISION
..... PLHS19PSA REV '-'
..... May 1986
GBYMBOL
..... PLHS18P8A
COMPANY
..... SIGNETICS
CHAME
..... Ali Sheissari
GDESCRIPTION
This is an example of implementing equations for a the PLHSISPEA using ANAZE
QI/O DIRECTION
                            " Defines B7 to be an output "
" Defines B6 to be an output "
" Defines B5 to be an input "
" B4 an output when A is true otherwise an input "
" B3 an output when B is true otherwise an input "
D7 = 1;
D6 = 1;
D5 = 0;
D4 = A;
D3 = B;
COUTPUT POLARITY

    Documents the output polarity as active high
    Documents the output polarity as active high
    Documents the output polarity as active high
    Documents the output polarity as active high

X7 = 0;
X6 = 1;
X3 = 1:
GLOBIC EQUATION
                            "Examples of some simple equations
Z = P0 + P1;
INVERT = /( INPUT ):
BIDIR - /BDIR + B ;
/BDIR = /( A + C + D + /Z + INVERT + INPUT + BIDIR ):
                             Figure 6. Boolean Equation File
```

November 1986 9-170

9

Signetics

AN27 PLHS473 Primer

Application Note

Application Specific Products

INTRODUCTION

The PLHS473 is a 24-pin field- programmable logic array (FPLA) which has 11 dedicated inputs, 2 dedicated outputs and 9 bidirectional I/Os. The logic array consists of 24 programmable product terms which are connected to 22 programmable OR terms in the classical PLA architecture. A functional diagram is shown in Figure 1. The shaded areas represent programmable interconnects between vertical and horizontal lines. Eleven dedicated inputs, Io to I10, are located on the upper lefthand corner of the diagram, and the 9 bidirectional I/Os, Bo to Ba are located on the lower righthand corner. All inputs to the AND array have true and inverting input buffers. The output portion of the 9 bidirectional I/Os and 2 outputs may be programmed to be Active-High or Active-Low by altering fuses X₀ to X₈, X_A and X_B which are connected to one leg of the Exclusive-OR gates. Each output is connected to two ORterms, one of which provides the logic function OR to the output while the other provides the ENABLE function for the tri-state output buffer. Alternatively, each output may be configured to emulate an open-collector output by programming the output to an unconditional LOW and apply the logic function on the tri-state controlling OR-term as shown in Figure 2. In addition, the PLHS473 has a security fuse which may be programmed to lock out unauthorized access to the fuse map of the design

This device is fabricated with an oxide-isolation process for the best speed/power performance. The programmable element is a "vertical fuse" which is actually two PN diodes connected back-to-back (anode-to-anode stacked on top of one another) as shown in the insets of Figure 1. The fuses are normally open-circuited. To program a fuse, a sufficiently high voltage is applied across the two diodes such that one diode breaks down which induces metal migration across the PN junction of the avalanched diode. This technology allows smaller chip size and faster speed performance. The guaranteed propagation delay may be tested by using the two factory-programmed test columns and a test row as a test vehicle for speed testing. These test columns are to be deleted automatically in the process of programming.

The vertical fuses of an unprogrammed device, being normally open-circuited, set all AND terms to a High state and disconnected to all OR terms. The OR terms are normally Low when they are not connected to the AND terms. Once an AND term is programmed to make connections with the OR array, it cannot be disconnected. However, AND terms may be disabled by having the true and inverting input buffers (e.g., A * /A, B * /B, etc.) of all inputs connected to the AND term which is to be disabled.


While even a single input, (A * /A), will hold the AND term to a Low, glitches may develop if the input voltage changes state. Therefore, it is recommended that the complementary buffers of all inputs in the disabled AND term be connected.

Programming the PLHS473

The programming table and symbols of the PLHS473 are shown in Table 1 where there is a place for every function that is shown in Figure 1. The table is divided into two main

sections. The left side of the table, sections A and B. represents the input side of the AND array (section A has all dedicated inputs In to Inc. section B has inputs from the bidirectional I/Os Bo to Ba), whereas the right side, sections C, D, and E, represents the outputs of the OR array. Section C represents the OR array which controls the tri-state output buffers of the bidirectional I/Os Bo to Ba and outputs OA and OB, while section D represents the OR array which drives the outputs. Section E controls the output polarity of each output. As shown in Table 1, the program table is very similar to a truth table. Each row represents one of the 24 product terms, while each column in sections A and B represents an input to the 24 product terms and in sections C and D. each column represents an output. The intersection of a column and a row in sections A and B represents four possible fuse configurations, namely, 1) both inverting and non-inverting input buffers are connected to the AND term, 2) only the inverting buffer is connected, 3) only the noninverting input buffer is connected, and 4) both inverting and non-inverting buffers are disconnected. These four configurations are represented as "0", "L", "H", and "-", respectively. Each intersection of a row and a column in sections C and D involves only two fuse configurations, either connected or disconnected. Therefore, the entry there is either "A" or "-", respectively. In the polarity control section (section E), each square represents the configuration of the fuse connected to the Exclusive-OR, which is connected to a particular output pin. An "H" represents an Active-High or non-inverting output, an "L" represents an Active-Low or inverting output. See Table 1 for further details.


PLHS473 Primer AN27



9

PLHS473 Primer


AN27



Notice that as shown in Figure 1, all fuses in their unprogrammed state are normally opencircuited. This means that all product terms are initially disconnected to the OR array, all

OR gates are initially at a logic LOW, and all output pins are initially in High-Z state. Therefore, if anys of the outputs are to be enabled, its controlling OR term must be set to a logic


HIGH. An example is shown in Table 2, term 0 where pins O_A , O_B B(O)₈ are programmed as dedicated outputs. The input section of term 0 is entirely "dashed out" (this is actually its unprogrammed state) which causes the AND term to be unconditionally HIGH. OR terms E_A , E_B , and D_8 are connected to product term 0 by the "A" entries in their respective squares. The rest of the D section and the B(O) section are "dotted out" (left unconnected) since we are not concerned with them for the moment. If more outputs are needed later on, their corresponding squares may be changed to "As" from "dots" as the need arises.




PLHS473 Primer

AN27


OUTPUT POLARITY — (0, B)



AND ARRAY — (I, B)




OR ARRAY - (O, B)



NOTES

- 1. This is the initial unprogrammed state of all link pairs.
- Any gate P_n will be unconditionally inhibited if any one of its (I, B) link pairs is programmed for a connection.



VIRGIN STATE

A factor shipped virgin device contains all fusible links.

- 1. All output at "L" polarity.
- 2. All P_n terms are enable.
- 3. All Pn terms are active on all outputs.

PLHS473 Primer

AN27

Once we have determined the outputs, we can proceed with defining the logic functions. As an example, the logic function

is shown in Table 2, term #2 where in the column labeled "INPUT-1", an "H" is entered to represent a connection of the non-inverting input buffer of INPUT-1 and the AND term 2. In the column labelled "INPUT-2", an "L" is entered to represent the connection of the inverting input buffer of INPUT-1 and the AND term 2. On the output side of the table, O_B in term 0 is programmed "A" to make a connection between term 2 and the OR term which is connected to the output pin O_B : The output polarity of O_B is arbitrarily set to Active-High by programming an "H" in the O_B column of the polarity section.

A sum of several product terms (AND-OR) is implemented by connecting multiple AND terms to the same OR term. An example is shown in Table 2, terms 4 and 5, which implement the logic function

The logic function

is shown in terms 9 and 10. The output is Active-Low as programmed "L" in the polarity section of OUT-2. As a rule, the AND function is implemented in a row, whereas the OR function is implemented in a column. Since the AND portions of terms 2 and 4 are the same, they may be combined as shown in term 7, which saves a duplicated term.

Table 2 terms 12 and 13 together emulate an open-collector output as an example. The logic equation

is implemented by first programming O-C Active-High in the polarity section. Terms 12 and 13 implement the sum of product function. Notice that the B(O) of O-C is programmed as a "dot" in both terms 12 and 13, which, together with the polarity control, causes it to be unconditionally Low, since a disconnected OR term is unconditionally Low. The intersections of column D₇ and terms 12 and 13 are programmed "A" so that the tristate output buffer of B(O)₇ is enabled at input conditions (INPUT-1 * INPUT-2) = 1 or (INPUT-3 * INPUT-4) = 1. Terms 10 and 11 may be represented as shown in Figure 3.

Signetics produces a software package, AMAZE, as a design tool which assists implementation of logic design and documentation. For further information on AMAZE software, refer to the AMAZE User's Manual. Two simple circuits shown as examples are implemented using AMAZE. The first circuit is a simple cross-coupled RS latch. The second circuit is a multiplexer/demultiplexer which multiplexes four inputs to one output or demultiplexes one input into four outputs. Both circuits are put into the same PLHS473 device

Table 2. Examples of Programming PLHS473

						_																	AN	10		_			_ 0	R													
1 -	UST																			-						i	17	ACTIV	/E	TA	1												
									_											-	[#	NACT	NVE	10	7	Ì	1	NAC	TIVE	١.	B(C	"											
1		NETICS DEVICE #														l.	В		1,	1	i																						
C	UST	ON.	IER	SY	MB	IOL.	ΙZΕ	DF	ΆR	T#	_									-	1	B		+	1,8	(I)		. (CONT	ROL													
T	ATC	LN	UM	BE	RC)F I	PAF	ITS												_	- 12		CAF	-	3	i	_		_	1	1												
P	ROC	3R/	M.	TAE	3LE	#.				F	REV				TAC	E				_	Ľ	-	-	-	J	١	—	IGH		H	(PO	L)					PO	LARI	TY				\neg
1																				- 1						1	L	ow		1-				H	L						\Box		\neg
T	Т								_	A	ND																					_	R						_				
E	Г			-		1						Т				B (I)	_			\neg	Ĕ		E	_				D					-	,					B (O)		_		
M	10	9	8	7	6	5	4	3	2	1	0	8	7	6	5	4	3	2	1	0	M	В	A	8	7	6	5	4	3	2	1	0	В	٨	8	7	6	5	4	3	2	1	0
0	=	Ξ	Ξ		=	Ξ	=	Ξ	Ξ	Ξ		L	Ξ	Ξ	Ξ	Ξ	Ξ	-	-	-	0	A	A	A	•	•	•	٠	•	٠	•	•	٠	•	٠	٠	•	٠	•	٠	•	•	٠
1 2	-	7	_	_	-	+	-	Η_	-	╁	-	+=	+	 	 	-	-	_	_	_	1 2	١.							•		•	-	1			•					-		Н
3	-	_				E		Ē					=								3	Ť		Ť		Ì		Ť	Ĺ	Ė	Ť	Ť		Ť	Ť	Ì	Ě	Ě	Ť	Ť	Ì	Ť	Č
4		1-	=	-	=	=	=	=	Ξ	=	-	E	=	Ξ	=	=	=	-	-	=	4	•	•	•	•	٠	٠	•	•	•	٠	•			•	•	•	٠	•	•	•	٠	•
5	=	=	H	M	-	=	=	=	=	+-	-	-	-	-	=	-	-	-	-	-	6	۰	•	•	٠	•	٠	•	٠	•	•	•	٠	^	٠	•	٠	•	۰	٠	•	٠	•
7	H	4	=	Ξ	Ξ	Ξ	Ξ	Ξ	Ξ	ΙΞ	Ξ	İΞ	-	Ξ	=	Ξ	-	-	-	7	7	•	•	•	•	•	•	•	•	•	•	•	A	A	•	•	•	•	•	•	•	•	٠
8	١.,	H	_		_	<u> </u>	Ŀ	<u> </u>	<u> </u>	1	_	L	-	_	_	_					8	_	L		•	_	_			Ļ			_		_	_	_	<u> </u>		_			
10	-	=	H	-	=	=	=	=	Ξ	늗	듣	믐	=	ᆖ	ᆖ	=	=	=	=	=	10	÷	÷	•	÷	•	•	:	•	÷	•	•	•	•	A	÷	÷	÷	÷	•	:	•	:
11																					11																						
13	1	H	7	=	=	=	늘	=	=	ᄩ	=	 =	౼	늘	늗	=	=	=	=	=	12	ı:	÷		A	•	÷	:	÷	÷	÷	÷	÷	•	•	÷	:	÷	÷	÷	÷	÷	÷
14	+		-	-	F	干	干	 =	┝	† =	┝═	 =	一	 =	干	F	⊢	-	F	=	14	۱÷	۱Ť	Ť	-	Ť	Ť	٠	١٠	ř	١٠	Ť	÷	Ť	ř	۰	۰	ř	۲	۱÷	١	ř	١٠
15						\sqsubset				I											15																						
16	╁		├-	├	-	⊢	Ͱ	├	⊢	╁	-	╁	╌	⊢	Ͱ	⊢	-	-	Н		16	⊢	├-	\vdash	-	-	-	-	├	-	├-	Н	-	┝	<u> </u>	├	├	-	-	⊢	Н	⊢	├-
18	上									t	t										18	\vdash																		\vdash		\vdash	\vdash
19		_	_	_	_					_		L	_	_		_					19	L													Ш								
20	+-	├-	├-	-	├	⊢	┝	┝	⊢	┿	⊢	╁	╁	-	-	┝		-	Н	-	20	╀	⊢	-	<u> </u>	⊢	⊢	⊢	-	┝	-	-	├-	⊢	⊢	⊢	╁	╀	-	╀	\vdash	⊢	⊢
22												İ		L							22		T													E	L		\vdash			亡	L
23	_	_	_	_	_		L					L									23																						
PIN	11	10	9	8	1	6	5	4	3	2	11	23	22	21	20	17	16	15	14	13		L	L		L_	L	L		_		L	L	19	18	23	22	21	20	17	16	15	14	13
VARIABLE	PAPET-1.	INPLT-2	INPUT-3	INPUT-4																	3.	The Unus Don' All P virgi	FPLA sed i 't Car 'term n arm	and I e () is are ly.	B bits in the	in t	he Al gin si on al	ND a tate. I out	puts	(B, C		the	Our-	Our-1	OUT-2	0-c							

TB03100

PLHS473 Primer AN27

```
File Name : 473PRIME
Date : 9/4/1986
Time : 15:53:28
.. FNC ..PIN ----- PINES FNC ..
/S
           ** | ** 1-;
                            1-24 ** +5V **VCC
/R
           ** I ** 2-1
                             :-23 ++ /0 ++Q
           ** 1 ** 3-1 P 1-22 ** /0 **QMOT
N/C
N/C
           ** I ** 4-1 L 1-21 ** /B **N/C
          ## 1 ## 5-1 H :-20 ## 8 ##F

## 1 ## 5-1 S :-19 ## 0 ###/C

## 1 ## 7-1 4 !-18 ## 0 ###/C

## 1 ## 7-1 4 !-18 ## 0 ###/C
N/C
N/C
N/C
N/C
           ** 1 ** 9-: 3 :-16 ** B **D
80
SI
           ee [ ee 10-;
                              1-15 ++ B ++C
DIR
           ** I ** 11-1
                             1-14 ee B eeB
           ** OV ** 12-1
                             :-13 ** B **A
               Figure 4. Pin List
```

```
File Name : 473PRINE
Date : 9/4/1986
Time : 15:54:14
EDEVICE TYPE
PLHS473
eDRAWING
erevision
SDATE
ESYMBOL
       File name = 473PRIME
ecompany
EDESCRIPTION
ECONHON PRODUCT TERM
el/O DIRECTION
  "The 1/0 DIRECTION definition is optional, and may be defaulted
  to the PIN LIST unless it is bidirectional and is controlled by
  D8 = 1; " Each output must be defined seperately by its own
               logic equation. "
  B3 = DIR; * When DIR = 1, B3, B2, B1, B0 become outputs. Data flows
               from F to A, B, C, D.
   D2 = DIR ;
   D1 = DIR ;
   DO = DIR ;
    D5 = /DIR; " When DIR = 0, B5 becomes an output, output buffers
               of 80 to 83 are disabled. Data flows from A. B. C.
               D to F. '
              Figure 5. Boolean Equations
```

PLHS473 Primer AN27

COUTPUT POLARITY * The definition of output polarity is optional and may be defaulted the PIN LIST. " * ******* POLARITY DEFINITION FOR R/S LATCH ********** * 18, X7 = 1 : .* Outputs with the same polarity may be defined in the same equation. Since the outputs Q and QNOT are defined as active LOW, this equation causes the XOR to function as an inverter. " * ****** POLARITY DEFINITION FOR MUX/DEMUX CIRCUIT ********* " X5, X3, X2, X1, X0 = 0; * Outputs B0, B1, B2, B3, B5 are active HIGH. . **QLOGIC EQUATION** " *********** EQUATIONS FOR R/S LATCH ***************** * = /(/S + QNOT); * The equation must used the format output = /(.....); since output Q is defined as active LOW. * QNOT = /(/R + Q); F = (A * /SO * /S1) + (B * SO * /S1) + (C + /SO + S1) + (D * SO * S1) : A = (F * /SO * /S1) : B = (F + SO + /S1) ; C = (F * /SO * SI) ; D = (F * SO * S1); TR03190S Figure 5. Boolean Equations (Continued)

the first the second second second second second second second second second second second second second second

PLHS473 Primer AN27

```
File Mame : 473PRIME
Date : 9/4/1986
Time : 15:56:24
Cust/Project -
Date
Rev/I. D.
PLHS473
                        ! POLARITY !
1 !
                        !LLLLLHLHHHH!
R!
    1 ! B(i) !E D !O B(o)
M !19876543210:876543210:BA876543210:BA876543210:
0!-----H!-H-----!AA..A.A....!AAA.A.A....!
 1!-----H-!H------!AA..A.A....!AA.AA.A...!
 2!-LL------H:AA.,A.A....!AA.,AAA....!
 3!-LH-----!----H-!AA..A.A...!AA..AAA...!
 5!-NH-----!---!AA..A.A...!AA..AAA...!
 6!-LL-----!---!AA..A.A...!AA..A.A....!
 7:-LH-----!---!AA..A.A...!AA..A.A...!
 8!-HL----!---!AA..A.A...!AA..A.A.A..!
 9!-HH-----!--H----!AA..A.A...!AA..A.AA...!
 10!-----!AAAAA.A...!AA..A.A...!
 11!H-----!----!AA..A.AAAA!AA..A.A...!
 12!L-----!AA..AAA...!AA..A.A...!
 13!-----!----!
 14!-----!----!.,,,,,,,!,,,,,,!
 15!-----!----!.....!...!
 16!-----!----!.....!....!
 18!-----!----!
 20!----!---!
 21!-----!----!----!
 22!-----!----!
 23!-----!----!
                         NNOQNENDCBA
   DSSMMNNN// QQRFNDCBA
   110/////RS N/ /
                         // W/ /
   R CCCCCC
           0C C
                         CC 0C C
                           Ť
       Figure 6. Program Table
```

Signetics

AN28 High-Speed 12-Bit Tracking A/D Converter Using PLS179

Application Note

Application Specific Products

INTRODUCTION

The general technique underlying the operation of this A/D converter is illustrated by the fuctional block diagram in Figure 1. The system consists of a D/A converter, a comparator circuit, and digital logic circuitry. The digital logic circuitry outputs a digital vaue which is converted to analog by the D/A converter.

The comparator senses when the output is greater or less than the input and causes the digital circuit to decrement or increment its digital output respectively. The initial conversion is completed in 13 clock cycles. If tracking mode is used, the A/D converter then tracks the input voltage as it changes by incrementing or decrementing 1-LSB per clock. The tracking function makes it possible to make an A/D conversion in one clock cycle if the input changes less than the value of 1-LSB per clock period. The conversion may be halted and the digital output, as well as the converted analog output from DAC, will hold their output constant indefinitely. This feature works well as sample-and-hold since its output voltage will not decay over time whereas the output of an analog sample/hold will decay due to charge leakages.

In order to avoid the violation of setup time by the output of the comparator, its output is latched. There is a built-in 2-phase clock in U2 which may be used to drive the logic circuitry and the latch of the comparator (see Signetics NE5105 data sheet for details on output latches of voltage comparators).

The analog input voltage may be sampled and held by an analog sample/hold circuit to

keep the input to the ADC from changing. The DONE output may be used to control the sample-and-hold if needed.


This paper discusses only the digital circuit which contains the SAR and the Up/Down Counter. The analog circuits are not within the scope of this paper.

SAR

Two PLS179s are connected together to form a 12-bit shift register and up/down counter. The schematic diagram of the A/D converter is shown in Figure 2. U2 contains bits 0 to 4 and U1 contains Bits 5 to 11. Interconnects are made as shown in the diagram. The digital output to the DAC is in natural binary format (e.g. 0000 0000 0000 equal zero, and 1111 1111 1111 is full scale or 4095). After the/ST input becomes 0, at the rising edge of the next clock, the SAR is initialized to halfscale (1000 0000 0000) and the DONE flipflop is reset to output 0 which causes the open-collector output /DONE OC to become high impedance. The digital output is converted by the DAC and is compared to the analog input voltage by the comparator. If the digital output is greater than the analog input, the SAR shifts the 1 to next MSB on the right. The content of the SAR becomes (0100 0000 0000). If the digital output is still greater than the input, the SAR shifts right one bit again. The content of the SAR then becomes (0010 0000 0000). The shifting of 1 to the next MSB in equivalent to reducing by half the value of the bit under consideration. If the output is still too large, the SAR reduces it by half again by shifting to the right one more time. The SAR keeps shifting to the right until the digital output is less than the input. When the output is less than the input, the SAR adds one bit to the next MSB while keeping all the higher order bits unchanged. For example, if the current output is 0001 0000 0000 and the output is less than the input, the SAR adds one bit to the right at the next clock. The output becomes 0001 1000 0000. The output is again compared to the input. If the addition of that one bit is too much, it will be shifted to the right until the output becomes less than the input. When that happens, that SAR will again add one bit to the right. The algorithm of the SAR may be summarized as the following: If the output is greater than the input, shift to the right; otherwise add one bit to the right. This process continues until all 12 bits have been operated on. The last bit (Bit 0) is always changed from 0 to 1, which is used as the condition to set DONE to 1 which, in turn, sets open-collector output, /DONE_OC, to 0.


UP/DOWN COUNTER

After DONE becomes 1, if /ST and /HOLD are 1 and /TRACK is 0, the SAR turns into a 12-bit up/down counter. If the analog input voltage increases, the counter will increment by 1 at every clock until it matches the input. If the input decreases, the counter will decrement by 1. When /HOLD becomes 0, the counter is inhibited and the output is held indefinitely. The counters consist of 12 toggle flip-flops and 2 p-terms per flip-flop for directional control. The counter will operate only



9-180

AN28



AN28

after the approximation cycle is completed and DONE is 1.

Since the /ST and /HOLD inputs may be asynchronous with the clock, in order to minimize the possibilities of having a metastable condition from happening, these inputs close-up are latched by flip-flops /START of U1 and /HLD of U2 respectively. Once they are latched, subsequent operation begins at the rising-edge of the next clock. The output of the comparator may be latched to prevent setup time violation. (Signetics NE5105 is a high-speed comparator with an output latch. External latch may be used with other comparators.)

CLOCKS

U2 generates an optional 2-phase clock which may be used to control the latch of the comparator. The two clocks are basically 180° out of phase and CLOCK2 has an additional 25ns propagation delay behind CLOCK1. CLOCK2 is used to drive the clockinputs of the PLS179 devices.

The clock frequency is controlled by R and C. Those who want to use the built-in clock

should experiment with RC time constants for the best value. It is recommended that the capacitance should be less than 1000pF for best results (see Ap Note AN13 for more detail).

DONE AND /DONE_OC

The output DONE is reset to 0 when /ST is 0. It remains 0 until the approximation cycle is completed. After the least significant bit becomes 1, the DONE bit becomes 1 at the next clock. It remains 1 until it is reset again by input /ST.

The /DONE_OC output is configured to emulate an open-collector output. The output is programmed to have a logic 0. When DONE is 0, the Tri-state output buffer is set to Hi-Z condition. As soon as DONE equals 1, the Tristate buffer is enabled and /DONE_OC becomes 0.

In the initial phase of A/D conversion, 13 clock cycles are required. It is essential that the input voltage to the comparator remains unchanged while the SAR is converting. It may be necessary to have a sample/hold at


the front end. The DONE output may be used to control the analog sample/hold circuit.

INPUT LATCHES

Flip-flop /START and 2 p-terms in U1 are configured as a non-inverting D flip-flop. The input, /ST, and the output /START have the same polarities. Flip-flop /HLD and 2 p-terms in U2 also form a non-inverting D flip-flop. The output /HLD and the input /HOLD have the same polarities.

AMAZE INPLEMENTATION

The implementation of the logic circuit using AMAZE is as shown in the appendices. The SAR circuit is first designed as a state machine (file name: ADCS.SEE). It is then partitioned into two PLS179s after proper pin assignments are made. Then the up/down counter, input latches, 2-phase clocks and the open-collector output, are implemented by using Boolean equations in their respective .BEE files (file names: ADCB1.BEE and ADCB2.BEE) in AMAZE. The files are then assembled to produce the fuse-maps of PLS179 (ADCB1.STD and ADCB2.STD).



AN28

APPENDIX A: STATE EQUATIONS OF SAR

```
File Name : ADCS
Date : 10/21/1986
Time : 11:2:14
@DEVICE SELECTION
ADCB2/PLS179
estate vectors
[ /START, BIT11, BIT10, BIT9, BIT8, BIT7, BIT6, BIT5, BIT4, BIT3, BIT2, BIT1, BIT0, DONE ]
"START CONVERSION PROCESS"
                                                     "SET SAR TO HALF SCALE"

"PRESENT STATE = 2048 (HALF SCALE)"
               = - -1-- --- - b;
= - --1- --- - b;
= - --1 --- - b;
= - --- 1--- - b;
AD1024
                                                     "ADD 1 BIT TO THE RIGHT"
AD512
AD256
AD128
               = - ---- - b
               = - ---- - b
= - ---- - b
ΔD32
AD16
               AD8
AD4
AD2
AD1
SH1024
               = - 01-- --- - b ;
                                                     "SHIFT ONE BIT TO THE RIGHT"
               = --01 ---- - b;
= ---01 ---- - b;
= ---0 1--- - b;
SH512
SH256
               = - ---- 01-- --- ь
SHA4
               = - --- 01-- --- b
= - ---- -01 ---- b
= - ---- 01 --- b
= - ---- 01 --- b
= - --- -01 - b
= - --- -01 - b
SH16
SH8
SH4
SH2
               = - ---- --- 0 1 b
SHO
@INPUT VECTORS
@IMPUT VECTORS

[ COMPARE ]

GREATER = 1 b ; "IF DIGITAL OUTPUT IS GREATER THAN ANALOG INPUT, ..."

LESS = 0 b ; "IF DIGITAL OUTPUT IS LESS THAN ANALOG INPUT, ..."
COUTPUT VECTORS
```

AN28

APPENDIX A: STATE EQUATIONS OF SAR (Continued)

```
#TRANSITIONS
#HILE [ INIT]
#HILE [ INIT]
#HILE [ ST2048 ]
#HILE [ ST2048 ]
#HILE [ ST2048 ]
#HILE [ ST2048 ]
#HILE [ ST2048 ]
#HILE [ ST2048 ]
#HILE [ ST2048 ]
#HILE [ ST3024 ]
#HILE [ ST3024 ]
#HILE [ ST3024 ]
#HILE [ ST3024 ]
#HILE [ ST3024 ]
#HILE [ ST3024 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST202 ]
#HILE [ ST202 ]
#HILE [ ST202 ]
#HILE [ ST202 ]
#HILE [ ST202 ]
#HILE [ ST202 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [ ST302 ]
#HILE [
```

November 1986 9-184

AN28

APPENDIX B: PIN LISTS

```
File Name : ADCB2
Date : 10/21/1986
Time : 10:58:26
                                                                         L I S T #####################
******************** P I N
       LABEL
                             ** FNC **PIN --
** CK ** 1-1
** I ** 2-1
** I ** 3-1
** I ** 5-1
** I ** 6-1
** I ** 8-1
** I ** 9-1
** I ** 10-1
** I ** 11-1
** O ** 11-1
                              ** FNC **PIN --
                                                                                    - PIN** FNC **
                                                                                   -- PIN** FNC ** LABEL
|-24 ** +5V **VCC
|-23 ** /B **/DONE_OC
|-22 ** B **N/C
|-21 ** 0 **HLD
|-10 ** 0 **BIT4
|-10 ** 0 **BIT5
CLOCK
                             ** CK
** I
** I
** I
** I
** I
** OV
 /START
COMPARE
 /HOLD
/TRACK
N/C
N/C
                                                                                   |-17 ** 0
|-18 ** 0
|-17 ** 0
|-16 ** 0
|-15 ** 0
                                                                                                                  **BIT2
                                                                                                                  **BITO
CLOCK1
GND
                                                                                   I-14 ** /O **CLOCK2
I-13 ** /OE **N/C
```

```
File Name : ADCB1
Date : 10/21/1986
Time : 10:53:7
PIN** FNC **
CLOCK
                                    COMPARE
                                    |-22 ## 0
|-21 ## 0
|-20 ## 0
|-19 ## 0
|-18 ## 0
|-17 ## 0
|-16 ## 0
|-15 ## 0
/HLD
/TRACK
BIT4
                                PLS179
                                                  **BITE
BIT2
                                                  **BIT6
BITO
                                                  **BITS
DONE
                                    1-14 ** /B **N/C
GND
```

AN28

APPENDIX C: BOOLEAN EQUATIONS OF UP/DOWN COUNTER AND INPUT LATCH

```
File Name : ADCB1
Date : 10/21/1986
Time : 10:54:48
EDEVICE TYPE
PLS179
ODRAHING
@REVISION
SPATE
esymbol
     FILE NAME : ADCB1
COMPANY
eDESCRIPTION
<u><u>@COMMON PRODUCT TERM</u></u>
ACOMPLEMENT ARRAY
01/0 DIRECTION
<u><b>QOUTPUT POLARITY</u></u>
@FLIP FLOP CONTROL
                                   "SET ALL FLIP FLOP TO BE J/K"
<u><u>@OUTPUT</u> ENABLE</u>
GREGISTER LOAD
@ASYNCHRONOUS PRESET/RESET
@FLIP FLOP MODE
eLOGIC EQUATION
  "NON-INVERTING INPUT LATCH: /START = /ST "
  START : J =
                J = ST ;
K = /ST ;
  "UP/DOWN COUNTER ROUTINE"
  /BIT5 : T = /START * TRACK * DONE * /HLD * COMPARE * /BIT0 * /BIT1 * /BIT2 * /BIT3 * /BIT4 + / START * TRACK * DONE * /HLD * /COMPARE * BIT0 * BIT1 * HIT2 * BIT3 * BIT4 ;

/BIT6 : T = /START * TRACK * DONE * /HLD * COMPARE * /BIT0 * /BIT1 *
                        /BIT2 * /BIT3 * /BIT4 * /BIT5 +
                        /START * TRACK * DONE * /HLD * /COMPARE * BITO * BIT1 *
   BIT2 * BIT3 * BIT4 * BIT5 ;
/BIT7 : T = /START * TRACK * DONE * /HLD * COMPARE *
  /BITO * /BIT1 * /BIT2 * /BIT3 * /BIT4 * /BIT5 * /BIT6 + /START * TRACK * DONE * /HLD * /COMPARE * BIT0 * /BIT1 * BIT2 * BIT3 * BIT4 * BIT5 * BIT6 ;

/BIT8 : T = /START * TRACK * DONE * /HLD * COMPARE * BIT5 * BIT6 ;

/BIT8 : T = /START * TRACK * DONE * /HLD * COMPARE * /BIT0 * /BIT1 * /BIT2 * /BIT3 * /BIT4 * /BIT5 * /PIT6 * /BIT7 +
                        /START * TRACK * DONE * /HLD * /COMPARE * BITO *
  BIT2 * BIT3 * BIT4 * BIT5 * BIT6 * 9177 ;

/BIT9 : T = /START * TRACK * DONE * /HLD * COMPARE * /BIT0 * /BIT1 * /BIT2 * /BIT3 * /BIT4 * /BIT5 * /BIT6 * /BIT7 * /BIT8 +
                        /START * TRACK * DONE * /HLD * /COMPARE * BITO * BIT1 *
   BIT2 * BIT3 * BIT4 * BIT5 * BIT6 * BIT7 * BIT8 ;
/BIT10 : T = /START * TRACK * DONE * /HLD * COMPARE * /BIT0 * /BIT1 *
/BIT2 * /BIT3 * /BIT4 * /BIT5 * /BIT6 * /BIT7 * /BIT8 *
                        /START * TRACK * DONE * /HLD * /COMPARE * BITO * BIT1 *
                         BIT2 * BIT3 * BIT4 * BIT5 * BIT6 * BIT7 * BIT8 *
                         BIT9 ;
  /BIT11 : T = /START * TRACK * DONE * /HLD * COMPARE * /BIT0 * /BIT1 * /BIT2 * /BIT3 * /BIT4 * /BIT5 * /BIT6 * /BIT7 * /BIT8 *
                        /BIT9 *
                        /BIT10 +
                        /START * TRACK * DONE * /HLD * /COMPARE * BITO * BIT1 *
                         BIT2 * BIT3 * BIT4 * BIT5 * BIT6 * BIT7 * BIT8 *
                         BIT9 * BIT10 ;
```

November 1986 9-186

APPENDIX C: BOOLEAN EQUATIONS OF UP/DOWN COUNTER AND INPUT LATCH (Continued)

```
File Name : ADCB2
          Date : 10/21/1986
Time : 10:58:56
          eDEVICE TYPE
          PLS179
@DRAWING
          QREVISION
          BDATE
            FILE NAME : ADCB2
          ecompany
          EDESCRIPTION
          ecommon product term
ecomplement array
          @I/O DIRECTION
          DO = RC;
D3 = DONE;
QUITPUT POLARITY
QFLIP FLOP CONTROL
                                              "RC OSCILLATOR"
                                             "ENABLE /DONE_OC TO OUTPUT A LOGIC LOW."
          FC = 1 ;
          eREGISTER LOAD
          @ASYNCHRONOUS PRESET/RESET
          "MO, M1, M2, M3, M4, M5 = 1 ; SET FO - F5 TO J/K FLIP FLOPS."
          eLOGIC EQUATION
             'NON-INVERTING INPUT LATCH : /HLD = /HOLD "
                    : J = HOLD ;
K = /HOLD ;
           "UP/DOWN COUNTER ROUTINE"

/BITO : T = /START * TRACK * DONE * /HLD ;

/BIT1 : T = /START * TRACK * DONE * /HLD * /COMPARE * BITO *

/START * TRACK * DONE * /HLD * /COMPARE * /BITO ;


/BIT2 : T = /START * TRACK * DONE * /HLD * /COMPARE * BITO *

/START * TRACK * DONE * /HLD * /COMPARE * BITO * /BIT1 *

/START * TRACK * DONE * /HLD * /COMPARE * BITO * /BIT1 ;
            "UP/DOWN COUNTER ROUTINE"
BIT2 +
                               /START * TRACK * DONE * /HLD * COMPARE * /BITO * /BIT1 * /
BIT2;
            /BIT4 : T = /START * TRACK * DONE * /HLD * /COMPARE * BIT0 * BIT1 *
BIT2 *
                               /START * TRACK * DONE * /HLD * COMPARE * /BITO * /BIT1 * /
BIT2 *
            /DONE_OC = /(1);
            "RC OSCILLATOR"
                           = /(1) ;
= RC ;
= /( CLOCK1 ) ;
             CLOCKI
             CLOCK2
                                                            "BUILT-IN DELAY OF 1 tPD"
```

AN28

APPENDIX D: U1 ADCB1 FUSE MAP



9

High-Speed 12-Bit Tracking A/D Converter Using PLS179

AN28

APPENDIX D: U2 ADCB2 FUSE MAP (Continued)

```
File Name : ADCB2
Date : 10/21/1986
Time : 11:0:7
Cust/Project -
Rev/I. D.
PLS179
                               ! F/F TYPE
                                                ! E(b) = !E(a) = !POLARTY!
                               ! B(i) !
                                     Q(p)
                                                        Q(n)
                                                                  1 B(a)
 M !C!--
 1!4!7_6_5_4_3_2_1_0!3_2_1_0!7_6_5_4_3_2_1_0!7_6_5_4_3_2_1_0!3_2_1_0!

0!A!----,-L--!---!---,----!0 H--,----!. . . !

1!A!----,-H--!---!---,----!0 L--,----!. . . !
27:0:0 0 0 0,0 0 0 0:0 0 0 0:0 0 0 0,0 0 0 0:0 0 0 0,0 0 0 0:A A
28:0!0 0 0 0,0 0 0 0!0 0 0 0!0 0 0 0,0 0 0 0!0 0 0 0,0 0 0 0!A A A A!
29:0:0 0 0 0,0 0 0 0:0 0 0 0:0 0 0 0,0 0 0 0:0 0 0 0,0 0 0 0:A A A A
30!0!0 0 0 0,0 0 0 0!0 0 0 0!0 0 0 0,0 0 0 0!0 0 0 0,0 0
31!0!0 0 0 0,0 0 0 0!0 0 0 0!0 0 0 0,0 0 0 0!0 0 0,0 0 0 0!A A A
Fc!A!~
Ph! . !0 0 0 0,0 0 0 0!0 0 0 0!0 0 0 0,0 0 0 0!
Rb! - 10 0 0 0,0 0 0 010 0 0 010 0 0 0,0 0 0 0!
Lb!.!0 0 0 0,0 0 0 0!0 0 0 0!0 0 0 0,0 0
Pa!.!0 0 0 0,0 0 0 0!0 0 0 0!0 0 0 0,0
Ra!.!0 0 0 0,0 0 0 0!0 0 0 0!0 0 0 0,0 0 0 0!
La!.!0 0 0 0,0 0 0 0!0 0 0 0!0 0 0 0,0 0 0 0!
D3!-!----!---!----!
D2!-!-----
DO!-!- -
                /C//CCRN/BBBBBDN/BBBBBD/
     NNNB//C//CCRN/BBBBBDN/BBBBBD/

///ITHOSDLLC/HIIIIIO/HIIIIIO

CCCTROMTOOO CLTTTTTTNCLTTTTTNO

5ALPANCC D43210E D43210EN

CDAREKK

K RT 21
                                                                  ō
                                                                         TB03350S
```

November 1986 9-189

Signetics

AN29 PLHS501 Programmable Macro Logic Primer

Application Note

Application Specific Products

SUMMARY

The evolution of Programmable Logic Devices (PLD's) has led to the birth of a new generation of programmable devices designated as PML (Programmable Macro Logic). The immense versatility of these devices brings them closer as plausible alternatives to semicustom design approaches in low-to-medium ranges of applications. The following paper begins with a background on PML and a brief description of the PML basic architecture (See Reference 1.) Next, the first PML devices are introduced with a detailed discus-

sion of the PLHS501. The implementation of PML in the AMAZE software package is presented. A system level example intends to demonstrate the capabilities of PML as an eloquent and efficient design alternative.

THE EMERGENCE OF THE THIRD GENERATION PLD ARCHITECTURE

PML was introduced at WESCON '85 by Signetics Corporation. The unique architecture of PML breaks away into a new era of programmable logic devices. The purpose of the PML architecture is to overcome the two level AND-OR bottleneck and provide the user with a higher level of logic integration. Current PLD's rely on two levels of logic transformation to implement combinational logic in Sum-Of-Products (SOP) form. In addition various PLD's make use of higher level macros such as flip-flops to form sequential logic functions. These macros connect the AND-OR chain to dedicated I/O pins.

Figure 1 show the basic architecture of one of the most recent PALTM devices. It is clear that this architecture is inefficient in making full use of the available on-chip resources. This is due to the fact that an unused I/O macro will be wasted and remains futile.


For example, if an I/O pin is used as an input, the output macros are all wasted. Obviously, such an architecture cannot provide the user with an increase in the levels of logic integration. The PML device takes advantage of the fundamental architecture shown in Figure 2 to overcome these deficiencies and waste of on-chip resources. As shown in Figure 2, PML incorporates the NAND-NAND gate equivalence to break the AND-OR bottleneck.

The core of the PML is the programmable NAND-NAND network which connects the input and output macros to each other. Thus the inputs, outputs, and function macros are all connected by a single array.

At the present, two devices are under development which employ the above architecture. Both devices are fabricated by the Signetics state-of-the-art oxide isolation process and are packaged in 52-pin PLCC.

The first device available will be the PLHS501. The seemingly simple structure of this device can implement every logic function furnished by the current PALTM/PLA devices. Although the PLHS501 is principally a combinational logic device, its unique architecture makes it an ideal tool for applications involving asynchronous state machines (See Reference 2.)


The PLHS502 is a sequential logic device. It supplements the PLHS501 features with sixteen edge-triggered flip-flops. The device can provide diverse applications encompassing synchronous and asynchronous state machine designs.



AN29

Table 1. Functional Description of PLHS501 I/O Pins

PIN NO.	IDENTIFIER	FUNCTION
41-45, 47-52, 1-7, 9-14	10-123	Dedicated inputs
37-40	/B0-/B3	Fuse-programmable bidirectional I/Os with Active-Low outputs. Can be configured as open-collector outputs.
15-18	B4-B7	Logic controlled bidirectional I/Os with Active-High Tri-state outputs.
28-29 30-31 32-33 35-36	X0-X1 X2-X3 X4-X5 X6-X7	Pairs of Tri-state Exclusive-OR outputs that have common Output Enable.
19, 21 22-23	00-01 02-03	Pairs of dedicated Active-Low Tri-state output buffers. Each pair has common Output Enable control.
24-25 26-27	O4-O5 O6-O7	Pairs of dedicated Active-High Tri-state output buffers. Each pair has common Output Enable control.



AN29


THE PLHS501 PML

The PLHS501 architecture in Figure 3 exhibits an exquisite logic tool. The device provides a combination of 72 NAND terms, 24 dedicated inputs (I0-I23), eight bidirectional I/O's (B0-B7), eight exclusive-OR outputs (X0-X7),

and eight dedicated outputs (O0-O7). Figure 4 shows the PLHS501 logic diagram and Table 1 illustrates the functional breakdown of the PLHS501 I/O pins.

Since the output of each NAND term feeds back to the inputs of the NAND array, intri-

cate logic functions can be implemented without wasting valuable I/O pins. For example, in order to implement an internal 'RS' latch in a combinational PALTM/PLD, at least two inputs and two outputs are required. The same internal latch can be configured by the PLHS501 without using any I/O pins.



AN29





Figure 5 illustrates how 'RS' and 'D' latches are implemented in the PLHS501.


Another eminent application of the PLHS501 is in generating asynchronous state machines.

The blend of internal feedback paths together with the abundant number of gates makes this device suitable for designing asynchronous state machines which employ propagation delays of feedback paths as memory elements as shown in Figure 6. (See Reference 2.)



.

AN29



PML DEVELOPMENT SOFTWARE

Programmable logic development software has become an integral part of the PLD design process. Without software tools PLDs become perplexing devices which are inconvenient to use. Development software enables the user to take full advantage of the programmable logic's resources. The complexity of the PML devices makes software an indispensable element in the design process.

The AMAZE PLD design software, as noted in Reference 3, has been developed for Signetics programmable logic devices. PML design and development will be fully supported by AMAZE. Figure 7 shows the AMAZE configuration for supporting PML. The structure of the software is based on the following modules:

.BLAST (Boolean Logic And State Transfer entry)

.DPI (Device Programmer Interface) .SIM (PLD functional SIMulator)

.PI (PML Integrator)

The foundation for the above modules is an AMAZE standard fuse file (STD). The STD file is the common means of communication between all the modules. The following para-

graphs briefly explain the implementation of PML in the AMAZE structure.

BLAST

The basic elements of BLAST are:


- 1. Boolean Equation Entry (BEE).
- 2. State Equation Entry (SEE).
- 3. Schematic To Boolean Converter (STBC).
- BEE accepts user defined logic in the form of boolean equations and produces an AMAZE standard fuse file. The boolean notation in BEE will account for the following PML features.
- a. The single array architecture provides an option to specify the number of logic (gate) levels that accommodate a specified function. The number of gate levels dictate the delay between the inputs and outputs. The number of logic levels for each function can be specified using the following notation:

LABEL [number of logic levels] = equation; where LABEL is the user designated name of the output pin.

 Some outputs have more than one gate associated with them (for example registered or EXOR outputs). The input SIDE of these outputs can be specifically defined. For example:

Pin Label: R = eqn; S = eqn:

- c. User definable CLOCK Logic (e.g. as in the PLHS502) can be specified.
- d. For PML devices the Sum-of-Products (SOP) can be defined as common terms.



9-194

9

PLH\$501 Programmable Macro Logic Primer

AN29

- SEE accepts state machine definitions and produces the AMAZE standard fuse file. Particularly, SEE will include asynchronous state machine implementations utilizing the PLHS501.
- STBC converst schematic netlists produced by CAD systems such as FuturenetTM,
 Daisy, and Mentor into an AMAZE BEE file.
 STBC will fully embody the PML in the following manner:
- a. De Morgan's theorem is applied to produce equations in SOP form. All the functions in SOP form are then converted into their NAND- NAND equivalent.
- The converter will determine the polarity and the number of levels in each equation and will automatically determine the correct output polarity.

DPI

Device Programmer Interface provides the interface between the AMAZE standard fuse file and a commercial programmer. It allows the transmission of data to and from the device programmer.

SIM

The functional simulator uses the AMAZE standard fuse file in the following manner:

- a. An event driven simulator will assess the delays within the PML in order to properly simulate the pattern.
- b. Automatically generates test vectors for the pattern simulation.

Р

The PML Integrator is a conversion that transforms various PALTM or PLD circuits into a PML device. It will automatically fit multiple PALTM/PLD devices into a single PML. It is capable of automatically receiving patterns from a commercial device programmer and downloading it back to the programmer after the PML transformation. The implementation of an 'Integrator' will allow the automatic conversion of numerous PALTM/PLDs into a single PML device.

AMAZE will not be the total extent of development software available for the PML devices. The task of implementing PML design software is already underway by a number of different vendors of CAD software.

PLHS501 DESIGN EXAMPLE

The following example intends to manifest the capabilities of the PLHS501. Figure 8 shows a system formed with TTL logic. The system requirements make it imperative only to use discrete asynchronous latches. Thus, none of the 7 latches in the system can be directly replaced by registers. The system diagram is drafted using FuturenetTM DASH-2 Schematic Designer. The system is partitioned into two PLS173s and one PLS153. In order to convert the system into its targeted PLD's, the PINLIST (see Figures 9a-9c) has to be defined. Using the AMAZE PIN-LIST editor, the specified PLD's are labeled with the same labels as those on the system schematic (Figure 8). After the declaration of labels, AMAZE automatically converts the system to the designated PLDs. The AMAZE


generated boolean equation files are shown in Figures 9a, 9b, and 9c. Figure 10 shows the overall system implemented with PLDs. The logic condensation capabilities of PML makes it feasible to replace the whole system by a single PLHS501 (Figure 11). The PLHS501 in this design will still have ample space for any future additions.

The above example demonstrates only part of the PLHS501 capabilities. The introduction of PML devices and their immense logic power will pave the way for a new generation of efficient and elegant systems.

REFERENCES

- Cavlan, Napoleone 1985. "Third Generation PLD Architecture Breaks AND-OR Bottleneck", WESCON 1985 Conference Proceedings.
- 2. Wong, David K. "Third Generation PLS Architecture and its Applications", Electro 1986 Conference Proceedings.
- 3. "1986 PLD Data Manual", Signetics Corporation

AN29




AN29

```
File Name : PART1
Date: 12/10/1986
Time: 18:25:54
** FNC **PIN ----- PIN** FNC **
                                                   LABEL
INIA
            ** I
                   **
                      1-1
                                 1-24 ** +5V **VCC
INIB
                       2-1
            ** I
                   **
                                 1-23 ** 0
                                             **OUT1I
OT3G
            ** I
                   **
                       3-1
                                 1-22 ** 0
                                             **OUT1H
                                 1-21 ** 0
INID
            ** 1
                      4-1
                   **
                                             **OUT1G
INIE
            ** I
                   **
                      5-1
                                 1-20 ** O
                                             **OT1F
OT3AIN1F
                       6-1
                                 1-19 ** 0
                                             **OT1EIN3B
                   **
IN16
            ** 1
                       7-1
                             1
                                 1-18 ** O
                                             **OUT1D
                       8-1
INIH
            ** I
                             7
                                 1-17 ** 0
                   **
                                             **OT1C
IN1I
            ** I
                       9-1
                             3
                                 1-16 ** 0
                                             **OT1BIN3A
INIJ
            ** I
                   ** 10~1
                                 1-15 ** D
                                             **OUT1A
OT3EIN1K
            ** I
                   ** 11-1
                                 |-14 ** I
                                             **OT2CIN1M
            ** OV
GND
                   ** 12-1
                                 1-13 ** I
                                             **IN1L
File Name : PART1
Date: 12/10/1986
Time: 18:26:56
@DEVICE TYPE
 PLS173
@DRAWING
GREVISION
@DATE
 @SYMBOL
@COMPANY
@NAME
 PART1
 @DESCRIPTION
@I/O DIRECTION
 @LOGIC EQUATION
      OUTIA =/IN1A*/IN1B*(IN1J+/OT3AIN1F);
      OTIBIN3A =/INIB*IN1I:
     OTIC =/IN1H+OT2CIN1M+/IN1D*/OT3AIN1F+OT3EIN1K;
      OUTID = INIB+/INIJ:
      OTIEIN3B =/IN1B*IN1J+OT2CIN1M+/OT3G*IN1A+/IN1A*/IN1G;
      OTIF =OT2CIN1M*/IN1G*/IN1L;
      OUT16 =OT2CIN1M+/IN1G*IN1E+IN1B+/OT3G*IN1A;
      OUTIH =/IN1H*(IN1E)+OT3AIN1F+/IN1A+IN1B+IN1D;
      OUT1I = (/IN1E) *OT3G;
                                                         TR03410S
```

9-197

Figure 9a. Part 1: PLS173

AN29




AN29

```
File Name : PART2
   Date: 12/10/1986
   Time: 18:30:42
   ******************************
      LABEL
               ** FNC **PIN ----- PIN** FNC **
                                                     LABEL.
   INIA
                      ** 1-:
                                   1-24 ** +5V **VCC
   IN2B
                         2-1
                                   1-23 ** B
                                               **N/C
   IN2C
               ** I
                         3-1
                                    1-22 ** B
                      **
                                               **N/C
                      ** 4-! P !-21 ** 0
** 5-! L !-20 ** 0
   INIG
               ** I
                                               **OT2GIN3E
   IN1I
                                             **/OT2FIN3D
   INIJ
               ** I
                      ** 6-1 S 1-19 ** O
                                             **OT2CINIM
   IN1B
                     ** 7-! 1 !-18 ** 0 **OUT2E
               ** I
   OUT 1G
               ** I
                      ** 8--1 7
                                   (-17 ** O
                                               **OUT2D
                     ** 9-1 3 1-16 ** 0 **OUT2C
   OUT1H
               ** I
   OTIC
               ** I
                      ** 10-1
                                   1-15 ** 0
                                               **OUT2B
   OT3AIN1F
               ** I
                                   1-14 ** /O **/OUT2A
                      ** 11-1
   GND
               ** OV ** 12-1
                                   1-13 ** I **OT3G
File Name : PART2
Date: 12/10/1986
Time : 18:31:49
@DEVICE TYPE
PLS173
@DRAWING
@REVISION
@DATE
@SYMBOL.
@COMPANY
@NAME
PART2
@DESCRIPTION
@I/O DIRECTION
@LOGIC EQUATION
    /OUT2A =/((OUT2B*/OUT1G));
    OUT2B =OUT1H+OUT2A;
    OUT2C =OT2CIN1M+/IN1G+OT2FIN3D:
    OUT2D =OT3AIN1F*/IN1G+(/OT3AIN1F*((IN1B+/IN1J)*/IN1I))*IN1B
             +(OT2FIN3D*/OT3G*/IN1A)*((/IN1A*/IN1B*(IN1J+/OT3AIN1F))
             *(/IN1B*IN1J))+/OT2GIN3E;
    OUT2E =/OT2CIN1M*/IN2C;
    OT2CIN1M = IN1G*/OUT2E;
    /OT2FIN3D =/((OUT2C*(IN2B)));
    OT2GIN3E =/OUT2D+OT1C:
```

9-199

Figure 9b. Part 2: PLS173

AN29




AN29

```
File Name : PARIS
Date: 12/10/1986
Time: 18:35:38
** FNC **PIN ------ PIN** FNC **
  LABEL
               OTIBIN3A
OTIEIN3B
          ** 1
INBC
          ** 1
OT2IN3D
          ** [
               ** 4-1 L 1-17 ** 0
                                      **0T3H
          ** ]
OT2GIN3E
               ** 5-1 S !--16 ** /O **/OT3G
OTIF
          ** 1
               ** 6-1 1
                           :-15 ** 0
                                      **OUT3F
                ** 7-1 5 1-14 ** 0
INIL
          ** I
                                     **OT3EIN1K
               ** 8-1 3 1-13 ** 0
INIH
          ** I
                                      **OUT3D
         ** /0 ** 9-1
/OT3AIN1F
                            1-12 ***0
                                     **OUT3C
GND
          ** OV
               ** 10---!
                           (---|| ** I
                                      **IM1G
                File Name : PART3
                Date : 12/10/1986
                Time: 18:36:18
                @DEVICE TYPE
                PLS153
                @DRAWING
                @REVISION
                @DATE
                @SYMBOL
                @COMPANY
                @NAME
                @DESCRIPTION
                @COMMON PRODUCT TERM
                @I/O DIRECTION
                @OUTPUT POLARITY
                @LOGIC EQUATION
                   Figure 9c. Part 3: PLS153
```


Q

AN29




November 1986 9-202

AN29



9

AN29



Signetics

Section 10 Package Outlines

Application Specific Products

INDEX

Section 10		
Package	Outlines	
Α	PLASTIC: Leaded Chip Carrier	10-3
F	CERAMIC: Dual-In-Line	10-
FA	CERAMIC: Dual-In-Line With Quartz Window	10-7
N	PLASTIC: Dual-In-Line	10-9

PLASTIC PLCC

- Package dimensions conform to JEDEC specifications for standard Leaded Chip Carrier outline (PLCC) package.
- Controlling dimensions are given in inches with dimensions in millimeters contained in parentheses.
- Dimensions and tolerancing per ANSI Y14.5M - 1982.
- "D-E" and "F-G" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.15mm (0.006") on any side.
- Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- Lead material: Olin 194 (Copper Alloy) or equivalent, solder dipped.
- 7. Body material: Plastic (Epoxy).
- Thermal resistance values are determined by temperature sensitive parameter (TSP) method. This method uses the

forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power application. Test condition for these values

Test Ambient - Still Air

Test Fixture — $\theta_{\rm JA}$ – Glass epoxy test board (2.24" imes 2.24" imes 0.062".)


θ_{JC} - Water cooled heat

PLASTIC LEADED CHIP CARRIER (PLCC)


NO. OF LEADS	PACKAGE CODE	DESCRIPTION
20	Α	350mil-wide
28	A	450mil-wide
52	A	750mil-wide

TYPICAL θ_{JA}/θ_{JC} VALUES (°C/W)				
Die Size	Power Dissipation (W)	Average θ _{JA}	Average θ _{JC}	
20K	.75	70	30	
25K	1.0	61	23	
50K	1.0	42	15	


20-PIN PLASTIC PLCC (A PACKAGE)



28-PIN PLASTIC PLCC (A PACKAGE)



52-PIN PLASTIC PLCC (A PACKAGE)



HERMETIC CERDIP

- Package dimensions conform to JEDEC specifications for standard Ceramic Dual Inline (Cerdip) package.
- Controlling dimensions are given in inches with dimensions in millimeters, mm, contained in parentheses.
- 3. Dimensions and tolerancing per ANSI Y14.5M 1982.
- Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- These dimensions measured with the leads constrained to be perpendicular to plane T.
- Lead material: ASTM alloy F-30 (Alloy 42) or equivalent – tin plated or solder dipped.
- 7. Body Material: Ceramic with glass seal at leads.
- Thermal resistance values are determined by temperature sensitive parameter (TSP) method. This method uses the

forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power application. Test condition for these values follow:

Test Ambient - Still Air

Test Fixture — $\theta_{\rm JA}$ – Textool ZIF socket with 0.04" stand-


θ_{JC} - Water cooled heat sink

HERMETIC DUAL-IN-LINE PACKAGES


NO. OF LEADS	PACKAGE CODE	DESCRIPTION
20	F	300mil-wide
24	F	300mil-wide
28	F	600mil-wide

	TYPICAL θ_{JA}/θ_{JC} VALUES (°C/W)				
Die Size	Power Dissipation (W)	Average θ _{JA}	Average θ _{JC}		
20K	.75	70	7.8		
25K	1.0	62	6.9		
30K	1.0	48	6.3		


20-PIN CERAMIC DIP (F PACKAGE)



24-PIN CERAMIC DIP (F PACKAGE)



28-PIN CERAMIC DIP (F PACKAGE)



HERMETIC CERDIP WITH QUARTZ WINDOW

- Package dimensions conform to JEDEC specifications for standard Ceramic Dual Inline (Cerdip) package.
- Controlling dimensions are given in inches with dimensions in millimeters, mm, contained in parentheses.
- 3. Dimensions and tolerancing per ANSI Y14.5M 1982.
- Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- These dimensions measured with the leads constrained to be perpendicular to plane T.
- Lead material: ASTM alloy F-30 (Alloy 42) or equivalent – tin plated or solder dipped.
- Body Material: Ceramic with glass seal at leads.
- Thermal resistance values are determined by temperature sensitive parameter (TSP) method. This method uses the

forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power application. Test condition for these values follow:

Test Ambient - Still Air

Test Fixture — $\theta_{\rm JA}$ – Textool ZIF socket with 0.04" stand-


 $\theta_{\rm JC}$ - Water cooled heat sink

HERMETIC DUAL-IN-LINE PACKAGES WITH QUARTZ WINDOW


NO. OF LEADS	PACKAGE CODE	DESCRIPTION
24	F	300mil-wide
28	F	600mil-wide

TYPICAL $ heta_{ extsf{JA}}/ heta_{ extsf{JC}}$ VALUES (°C/W)			
Die	Power	Average	Average $\theta_{ m JC}$
Size	Dissipation (W)	θ _{JA}	
25K	.5	67	7.8
30K	.5	52	7.0

24-PIN CERAMIC DIP WITH QUARTZ WINDOW (FA PACKAGE)



28-PIN CERAMIC DIP WITH QUARTZ WINDOW (FA PACKAGE)



PLASTIC DIP

- Package dimensions conform to JEDEC specification MS-001-AA for standard Plastic Dual Inline (DIP) package.
- Controlling dimensions are given in inches with dimensions in millimeters, mm, contained in parentheses.
- Dimensions and tolerancing per ANSI Y14.5M - 1982.
- "T", "D" and "E" are reference datums on the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.01 inch (0.25mm) on any side.
- These dimensions measured with the leads constrained to be perpendicular to plane T.
- Pin numbers start with pin #1 and continue counterclockwise when viewed from the top.
- Lead material: Olin 194 (Copper Alloy) or equivalent, solder dipped.
- 8. Body material: Plastic (Epoxy)
- Thermal resistance values are determined by temperature sensitive parameter (TSP) method. This method uses the

forward voltage drop of a calibrated diode to measure the change in junction temperature due to a known power application. Test condition for these values follow:

Test Ambient --- Still Air

Test Fixture — $\theta_{\rm JA}$ – Textool ZIF socket with 0.04" stand-


 θ_{JC} - Water cooled heat

PLASTIC DUAL-IN-LINE PACKAGES


NO. OF LEADS	PACKAGE CODE	DESCRIPTION
20	N	Cu. Lead Frame 300mil-wide
24	N	Cu. Lead Frame 300mil-wide
28	N	Cu. Lead Frame 600mil-wide

TYPICAL $\theta_{ m JA}/\theta_{ m JC}$ VALUES (°C/W)			
Die Size	Power Dissipation (W)	Average θ _{JA}	Average $\theta_{ m JC}$
20K	.75	61	25
25K	1.0	55	25
50K	1.0	46	18


20-PIN PLASTIC (N PACKAGE)



24-PIN PLASTIC (N PACKAGE)



28-PIN PLASTIC (N PACKAGE)



Electronic components and materials for professional, industrial and consumer uses from the world-wide Philips Group of Companies

Argentina: PHILIPS ARGENTINA S.A., Div. Elcoma, Vedia 3892, 1430 BUENOS AIRES, Tel. (01) 541 - 7141 to 7747.

Australia: PHILIPS INDUSTRIES LTD., Elcoma Division, 11 Waltham Street, ARTARMON, N.S.W. 2064, Tel. (02) 439 3322.

Austria: ÖSTERREICHISCHE PHILIPS INDUSTRIE G.m.D.H., UB Bauelemente, Triester Str. £6, 4-1101 WIEN, Tel. (0222) 62 91 11-0.

Belgium: N.V. PHILIPS & MBLE ASSOCIATED, 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 525-61-11.

Brazil: CONSTANTA-IBRAPE; (Active Devices): Av. Brigadeiro Faria Lima, 1735-8-8 APALUC-SP, Tel. (011) 211-2600,

(Passive Devices & Materials): Av. Francisco Monteiro, 702 - RIBEIRAO PIRES-SP, Tel. (011) 459-8211. (Passive Devices & Materials): Av. Francisco Monteiro, 702 - RIBEIHAO PIRES-SP, Tel. (011) 459-8211.

Canada: PHILIPS ELECTRONICS LTD., Elcoma Division, 601 Milner Ave., SCARBOOUGH, Ontario, M1B 1MB, Tel. (416) 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. (02) 7738 16.

Colombia: IND. PHILIPS DE COLOMBIA S.A., c/o IPRELENSO LTD., Cra. 21, No. 56-17, BOGOTA, D.E., Tel. (01) 2497624.

Denmark: MINIWATT A/S, Strandlodsvej 2, P.O. Box 1919, DK 2300 COPENHAGEN S, Tel. (01) 54 11 33.

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. (90) 17271.

France: RTC-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS II, Tel. (01) 43388000.

Germany (Fed. Republic): VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0. Greece: PHLIPS HELLENIQUE S.A., Elcoma Division, No. 15, 25th March Street, GR 17778 TAYROS, Tel. (0) 4894 339/4894 911.

Hong Kong: PHLIPS HELLENIQUE S.A., Elcoma Division, No. 15, 25th March Street, GR 17778 TAYROS, Tel. (0) 4894 339/4894 911.

Hong Kong: PHLIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-2451 21.

India: PEICO ELECTRONICS & ELECTRICALS LTD., Elcoma Dept., Band Box Building, 254-20 Dr. Annie Besant Rd., BOMBAY - 400 025, Tel. (022) 4930311/4930590. Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Div., Setiabudi II Building, 6th Fl., Jalan H.R. Rasuna Said (P.O. Box 223/KBY) Kuningan, JAKARTA 12910, Tel. (021) 51 7995. JAKARTA 12910, Tel. (021) 51 7995.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Elcoma Division, Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 693355.

Italy: PHILIPS S.p.A., Div. Componenti Elcoma, Piazza IV Novembre 3, 1-20124 MILANO, Tel. (02) 6752.1.

Japan: NIHIDS COPR., Shuwa Shinagawa Bidg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. (03) 448-5611.

(IC Products) SIGNETICS JAPAN LTD., 8-7 Sanbancho Chiyoda-ku, TOKYO 102, Tel. (03) 230-1521.

Korea (Republic of): PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794-5011. Malaysis: PHILIPS MALAYSIA SDN BHD, Elcoma Div., 345 Jalan Gelugor, 11700 PULAU PINANG, Tel. (04) 87 00 44.

Mexico: ELECTRONICA, S.A de C.V., Carr. México-Toluca km. 62.5, TOLUCA, Edo. de México 50140, Tel. Toluca 91 (721) 613-00.

Netherlands: PHILIPS NEDERLAND, Marktgroep Elonco, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 7837 49.

New Zealand: PHILIPS NEW ZEALAND LTD., Elcoma Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. (09) 605-914. Norway: NORSK A/S PHILIPS, Electronica Dept., Sandstuveien 70, OSLO 6, Tel. (02) 68 02 00.

Pakistan: PHILIPS ELECTRICAL CO. OF PAKISTAN LTD., Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 72 57 72. Pakistan: PHILIPS ELECTRICAL CO. OF PAKISTAN LTD., Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 72 57 72.

Peru: CADESSA, Av. Alfonso Ugarte 1268, LIMA 5, Tel. (014) 326070.

Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. (02) 86 89 51 to 59.

Portugal: PHILIPS PORTUGUESA S.A. R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (019) 68 31 21.

Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 35 02 000.

South Africa: S.A. PHILIPS (Pty) LTD., EDAC Div., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. (011) 402-4600/07 Spain: MINIWATT S.A., Balmes 22, BARCELONA 7, Tel. (03) 301 63 12. Spain: MINIWATT S.A., Balmes 22, BARCELONA 7, Ial. (03) 301 63 12.
Sweden: PHILIPS KOMPONENTER A.B., Lidingövägen 50, S-11584 STOCKHOLM 27, Tel. (08) 7821000.
Switzerland: PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. (01) 488 22 11.
Talwan: PHILIPS TAIWAN ITD., 150 Tun Hua North Road, P.O. Box 22978, TAIPEI, Taiwan, Tel. (02) 7120500.
Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. (02) 233-6330-9.
Turkey: TÜRK PHILIPS TICARET A.S., Elcoma Department, Inönü Cad., No. 78-80, 80090 Ayazpiasa ISTANBUL, Tel. (01) 143 59 10.
United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. (01) 580 6633. United States: (Active Devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000. (Passive & Electromech, Dev.) MEPCO/CENTRALAB, INC., 2001 West Blue Heron Blvd, RIVIERA BEACH, Florida 33404, Tel. (305) 881-3200 (IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (408) 991-2000. Uruguay: LUZILECTRON S.A., Avda Uruguay 1287, P.O. Box 907, MONTEVIDEO, Tel. (02) 98 53 95.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., c/o MAGNETICA S.A., Calle 6, Ed. Las Tres Jotas, App. Post. 78117, CARACAS, Tel. (02) 2393931.

For all other countries apply to: Philips Electronic Components and Materials Division, International Business Relations. P.O. Box 218.

change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.

AB54 © Phillips Export B.V. 1987

This information is furnished for guidance, and with no guarantee as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to

9398147 00011

5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl

Printed in The Netherlands