
Video and associated systems Types MAB8031 AH to TDA1524A

ICO2Na New series 1985



Integrated circuits

Book IC02Na New series 1985

Video and associated systems

Bipolar, MOS

Types MAB8031 AH to TDA1524A

# VIDEO AND ASSOCIATED SYSTEMS BIPOLAR, MOS Types MAB8031AH to TDA1524A

pa	ige
roduction	1
ection guide	
Functional index	5
Numerical index	12
neral	
Type designation	21
	23
	25
vice data	29
kage outlines	57



## DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 60 books with specifications on electronic components, subassemblies and materials. It is made up of four series of handbooks:

ELECTRON TUBES	BLUE
SEMICONDUCTORS	RED
INTEGRATED CIRCUITS	PURPLE
COMPONENTS AND MATERIALS	GREEN

The contents of each series are listed on pages iv to viii.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

When ratings or specifications differ from those published in the preceding edition they are indicated with arrows in the page margin. Where application information is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Electronic Components and Materials Division is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and on how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

## ELECTRON TUBES (BLUE SERIES)

The blue series of data handbooks comprises:

T1 Tubes for r.f. hea	eating
-----------------------	--------

- T2a Transmitting tubes for communications, glass types
- T2b Transmitting tubes for communications, ceramic types
- T3 Klystrons
- T4 Magnetrons for microwave heating
- T5 Cathode-ray tubes Instrument tubes, monitor and display tubes, C.R. tubes for special applications
- T6 Geiger-Müller tubes
- T7 Gas-filled tubes (will not be reprinted)
- T8 Picture tubes and components

Colour TV picture tubes, black and white TV picture tubes, colour monitor tubes for data graphic display, monochrome monitor tubes for data graphic display, components for colour television, components for black and white television and monochrome data graphic display

- T9 Photo and electron multipliers
- T10 Plumbicon camera tubes and accessories
- T11 Microwave semiconductors and components
- T12 Vidicon and Newvicon camera tubes
- T13 Image intensifiers

T14 Infrared detectors Data collations on these subjects are available now. Data Handbooks will be published in 1985.

- T15 Dry reed switches
- T16 Monochrome tubes and deflection units Black and white TV picture tubes, monochrome data graphic display tubes, deflection units

## SEMICONDUCTORS (RED SERIES)

The red series of data handbooks comprises:

### S1 Diodes Small-signal germanium diodes, small-signal silicon diodes, voltage regulator diodes (< 1,5 W), voltage reference diodes, tuner diodes, rectifier diodes

- S2a Power diodes
- S2b Thyristors and triacs
- S3 Small-signal transistors
- S4a Low-frequency power transistors and hybrid modules
- S4b High-voltage and switching power transistors
- S5 Field-effect transistors
- S6 R.F. power transistors and modules
- S7 Surface mounted semiconductors

### S8 Devices for optoelectronics Photosensitive diodes and transistors, light-emitting diodes, displays, photocouplers, infrared sensitive devices, photoconductive devices.

- S9 Power MOS transistors
- S10 Wideband transistors and wideband hybrid IC modules
- S11 Microwave semiconductors (to be published in this series in 1985) At present available in Handbook T11
- S12 Surface acoustic wave devices

۷

## INTEGRATED CIRCUITS (PURPLE SERIES)

The purple series of data handbooks comprises:

IC3       ICs for digital systems in radio, audio and video equipment         IC4       Digital integrated circuits CMOS HE4000B family         IC5       Digital integrated circuits ECL ECL10 000 (GX family), ECL100 000 (HX family), dedicated designs         IC6       Professional analogue integrated circuits         IC7       Signetics bipolar memories         IC8       Signetics analogue circuits         IC9       Signetics TTL logic	EXIST	ING SERIES	Superseded by:
IC3       ICs for digital systems in radio, audio and video equipment         IC4       Digital integrated circuits CMOS HE4000B family         IC5       Digital integrated circuits ECL ECL10 000 (GX family), ECL100 000 (HX family), dedicated designs         IC6       Professional analogue integrated circuits         IC7       Signetics bipolar memories         IC8       Signetics analogue circuits         IC9       Signetics TTL logic	IC1	Bipolar ICs for radio and audio equipment	
IC4       Digital integrated circuits CMOS HE4000B family         IC5       Digital integrated circuits ECL ECL10 000 (GX family), ECL100 000 (HX family), dedicated designs         IC6       Professional analogue integrated circuits         IC7       Signetics bipolar memories         IC8       Signetics analogue circuits         IC9       Signetics TTL logic	IC2	Bipolar ICs for video equipment	IC02N
CMOS HE4000B family       IC08N         IC5       Digital integrated circuits ECL ECL10 000 (GX family), ECL100 000 (HX family), dedicated designs       IC08N         IC6       Professional analogue integrated circuits       IC08N         IC7       Signetics bipolar memories       IC11N         IC8       Signetics analogue circuits       IC11N         IC9       Signetics TTL logic       IC09N and IC15N	IC3	ICs for digital systems in radio, audio and video equipment	
IC6       Professional analogue integrated circuits         IC7       Signetics bipolar memories         IC8       Signetics analogue circuits         IC9       Signetics TTL logic	IC4		
IC7     Signetics bipolar memories       IC8     Signetics analogue circuits       IC9     Signetics TTL logic	IC5		1C08N
IC8     Signetics analogue circuits     IC11N       IC9     Signetics TTL logic     IC09N and IC15N	IC6	Professional analogue integrated circuits	
IC9 Signetics TTL logic IC09N and IC15N	IC7	Signetics bipolar memories	
	IC8	Signetics analogue circuits	IC11N
IC10 Signetics Integrated Fuse Logic (IFL) IC13N	IC9	Signetics TTL logic	IC09N and IC15N
	IC10	Signetics Integrated Fuse Logic (IFL)	IC13N

IC11 Microprocessors, microcomputers and peripheral circuitry

February 1985

### NEW SERIES

IC01N	Radio, audio and associated systems Bipolar, MOS	
IC02N	Video and associated systems Bipolar, MOS	(published 1985)
IC03N	Telephony equipment Bipolar, MOS	
ICO4N	HE4000B logic family CMOS	
IC05N	HE4000B logic family uncased integrated circuits CMOS	(published 1984)
IC06N	High-speed CMOS; PC54/74HC/HCT/HCU Logic family	(published 1985)
IC07N	PC54/74HC/HCU/HCT uncased integrated circuits HCMOS	
IC08N	10K and 100K logic family ECL	(published 1984)
IC09N	Logic series TTL	(published 1984)
IC10N	Memories MOS, TTL, ECL	
IC11N	Linear LSI	(published 1985)
IC12N	Semi-custom gate arrays & cell libraries ISL, ECL, CMOS	
IC13N	Semi-custom Integrated Fuse Logic	(published 1985)
IC14N	Microprocessors, microcontrollers & peripherals Bipolar, MOS	
IC15N	Logic series FAST TTL	(published 1984)

### Note

Books available in the new series are shown with their date of publication.

Ĵ,

## COMPONENTS AND MATERIALS (GREEN SERIES)

The green series of data handbooks comprises:

- C1 Programmable controller modules PLC modules, PC20 modules
- C2 Television tuners, coaxial aerial input assemblies, surface acoustic wave filters
- C3 Loudspeakers
- C4 Ferroxcube potcores, square cores and cross cores
- C5 Ferroxcube for power, audio/video and accelerators
- C6 Synchronous motors and gearboxes
- C7 Variable capacitors
- C8 Variable mains transformers
- C9 Piezoelectric quartz devices
- C10 Connectors
- C11 Non-linear resistors Voltage dependent resistors (VDR), light dependent resistors (LDR), negative temperature coefficient thermistors (NTC), positive temperature coefficient thermistors (PTC)
- C12 Potentiometers, encoders and switches
- C13 Fixed resistors
- C14 Electrolytic and solid capacitors
- C15 Ceramic capacitors
- C16 Permanent magnet materials
- C17 Stepping motors and associated electronics
- C18 Direct current motors
- C19 Piezoelectric ceramics
- C20 Wire-wound components for TVs and monitors
- C21 Assemblies for industrial use HNIL FZ/30 series, NORbits 60-, 61-, 90-series, input devices
- C22 Film capacitors

## INTRODUCTION

This new edition of the data handbook for video and associated systems has been expanded to include MOS as well as bipolar integrated circuits as the use of MOS circuits in video equipment is becoming more and more widespread (remote control, digital tuning, teletext, etc.).

The expansion of data has made it necessary to produce this handbook in two volumes: IC02Na; IC02Nb. IC02Na contains device data on types MAB8031AH to TDA1524A.

IC02Nb contains device data on types TDA2501 to TEA1002.

Each volume contains an index, associated information and package outlines.

The data handbook now includes dedicated video circuits and general purpose products (microcontrollers, display circuits, etc.) that find application in video systems. Full specifications are provided for the dedicated circuits; in some cases the general purpose circuits have short-form specifications. More detailed information can be found in the relevant data sheets and handbooks.

### I<sup>2</sup>C bus compatible ICs

Some of the ICs in this handbook are I<sup>2</sup>C bus compatible (indicated by the logo shown below). The following clause applies:



Purchase of Philips'  $1^2$ C components conveys a license under the Philips'  $1^2$ C patent to use the components in the  $1^2$ C system provided the system conforms to the  $1^2$ C specifications defined by Philips.



FUNCTIONAL AND NUMERICAL INDEX



# SELECTION GUIDE BY FUNCTION

type number	description	page
Vision I.F. circuits		
Economical circuit	'S	
TDA2540; Q	IF amplifier and demodulator; NPN tuners	b- <b>89</b>
TDA2541; Q	IF amplifier and demodulator; PNP tuners	b-97
TDA2542; Q	IF amplifier and demodulator; for E and L standards; PNP tuners	b-105
TDA2544; Q TDA2548; Q	IF amplifier and demodulator; MOS tuners IF amplifier and demodulator; PNP tuners	b-119 b-139
1DA2546, U	if amplifier and demodulator, five tuners	D-139
High-performance	circuits	
TDA3540; Q	IF amplifier and demodulator; NPN tuners	b-343
TDA3541; Q	IF amplifier and demodulator; PNP tuners	b-343
Colour decoding ci	ircuits	
TBA540	reference combination	a-549
TCA640	chrominance amplifier for SECAM or PAL/SECAM decoders	a-571
TCA650	chrominance demodulator for SECAM or PAL/SECAM decoders	a-579
TCA660B	contrast, saturation and brightness control circuit for colour	
<b>TD 40</b> 500	difference and luminance signals	a-587
TDA2506	SECAM encoder	b- <b>69</b>
TDA2507	FM modulator controller	b-81
TDA3501 TDA3505	video control combination video control combination with automatic cut-off control	b-323 b-331
TDA3505 TDA3510	PAL decoder	b-339
TDA3560	PAL decoder	b-353
TDA3561A	PAL decoder	≂ 363
TDA3562A	PAL/NTSC decoder	b-375
TDA3563	NTSC decoder	b-391
TDA3564	NTSC decoder without R.G.B. inputs	b-401
TDA3565	PAL decoder	b-411
TDA3590	SECAM processor circuit	b-453
TDA3590A	SECAM processor circuit (improved TDA3590)	b- <b>467</b>
TDA3591	SECAM processor circuit	b-483
TDA3591A TDA4510	SECAM processor circuit PAL decoder	b-497 b-675
TDA4555 TDA4556	multi-standard decoder for $-(R-Y)$ , $-(B-Y)$ signals	b-681
TDA4556 TDA4560	multi-standard decoder for $+(R-Y)$ , $+(B-Y)$ signals colour transient improvement circuit	b-681 b-689
TDA4500	l <sup>2</sup> C bus interface for colour decoders	b-689 b-699
		5 000

type number	description	page
Vertical deflection ci	rcuits	
TDA2653A TDA2654S TDA2655B TDA3650 TDA3651	vertical deflection circuit; PIL-S4; 30AX systems and monitors vertical deflection circuit; monochrome, 110°; tiny-vision colour, 90° vertical deflection circuit; colour and monochrome, 90° vertical deflection circuit vertical deflection circuit	b-257 b-265 b-273 b-507 b-515
TDA3651A; AQ TDA3652; Q TDA3653; A	vertical deflection circuit vertical deflection circuit vertical deflection circuit with + 60 V and protection	b-523 b-531 b-537
Sync processors; hori	zontal; vertical	
TBA920S TDA2577A TDA2578A TDA2593 TDA2594	horizontal combination synchronization circuit with vertical oscillator and driver stages synchronization circuit with vertical oscillator and driver stages horizontal combination horizontal combination with transmitter identification	a-565 b-151 b-165 b-221 b-229
TDA2595	horizontal combination with transmitter identification and	
TDA3571B	protection circuits sync combination with transmitter identification and vertical divider (625 lines)	b-237 b-419
TDA3576B	sync combination with transmitter identification and vertical divider (625 lines)	
TDA3586	horizontal and vertical sync processor	b-431 b-445
Sound circuits		
TBA120U TBA750C; CQ TDA1013A TDA1029 TDA1512; Q	sound i.f. amplifier/demodulator limiter/amplifier 4 W audio power amplifier with d.c. volume control signal sources switch (4 x two channels) 12 to 20 W hi-fi audio power amplifier	a-543 a-557 a-601 a-605 a-625
TDA1520; Q TDA1520A; AQ TDA1524A TDA2543 TDA2545A	20 W hi-fi audio power amplifier 20 W hi-fi audio power amplifier stereo-tone/volume control circuit AM sound IF circuit for French standard quasi-split-sound circuit	a-631 a-637 a-643 b-113 b-127
TDA2546A TDA2555 TDA2611A TDA2791 TDA2795	quasi-split-sound circuit; 5,5 MHz demodulation dual TV sound demodulator circuit 5 W audio power amplifier TV sound combination; volume, treble, bass TV stereo/dual sound identification decoder	b-133 b-147 b-247 b-293 b-305
TDA3800G TDA3800GS TDA3803A TDA3810	stereo/dual TV sound processor (dynamic selection) stereo/dual TV sound processor (static selection) stereo/dual TV sound processor spatial, stereo and pseudo-stereo sound circuit	b-615 b-615 b-623 b-631

### Selection guide by function

type number	description	page
Video recorder ci		
TDA0820T TDA2501 TDA2502 TDA2502 TDA2503 TDA2504P; T	double balanced modulator/demodulator PAL/NTSC encoder tacho motor speed controller track sensing amplifier FM modem for 8 mm video	a-597 b-29 b-35 b-45 b-51
TDA2730 TDA2740 TDA3701 TDA3710 TDA3720	FM limiter/demodulator amplifier and drop-out identification circuit PAL synchronization processor for V2000 system chrominance signal/mixer for V2000 system SECAM chrominance signal processor for V2000 system	b-281 b-289 b-545 b-553 b-561
TDA3724 TDA3730 TDA3740 TDA3755 TDA3760	SECAM identification circuit frequency demodulator and drop-out compensator video processor/frequency modulator PAL/NTSC synchronization processor for VHS system PAL chrominance signal processor for VHS system	b-567 b-569 b-575 b-581 b-591
TDA3771 TDA3780 TDA3791	video processor frequency modulator band selector and window detector	b-599 b-605 b-609
Video camera circ	cuits	
SAA1043 SAA1044	universal sync generator subcarrier coupling circuit	a-113 a-129
Miscellaneous		
TDA1082 TDA2579	east-west correction driver circuit sync circuit with synchronized vertical divider system	a-619
TDA2581; Q TDA2582; Q TDA4500	and output stages control circuit for SMPS control circuit for PPS small signal combination IC for monochrome TV	b-179 b-195 b-207 b-635
TDA4501 TDA4503 TDA5030 TEA1002	small signal combination IC for colour TV small signal combination IC for B/W TV mixer/oscillator for VHF tuner PAL colour encoder and video summer	b-647 b-661 b-695 b-717
Remote control sy	ystems	
For general purpo		
SAA1082P	remote transmitter	a-173

SAA1082P	remote transmitter	a-173
SAF1032P	receiver/decoder for infrared operation	a-519
SAF1039P	remote transmitter for infrared operation	a-519

type number	description	page
Remote control syst	tems (continued)	
For sophisticated ra	dio and video systems	
SAA3004P; T SAA3006 SAA3027 SAA3028 TDA3047	remote control transmitter for infrared operation low voltage infrared remote control transmitter (RC-5) infrared remote control transmitter (RC-5) infrared remote control transcoder (RC-5); $1^{2}$ C bus compatible infrared receiver circuit; $V_{0}$ = positive	a-205 a-215 a-229 a-243 b-311
TDA3048 TDB2033	infrared receiver circuit; V <sub>0</sub> = negative preamplifier for infrared remote control transmission	b-317 b-707
Tuning system		
Display drivers		
PCF2100P; T PCF2110P; T PCF2111P; T PCF2112P; T SAA1060	LCD duplex driver; 40 segments LCD duplex driver; 60 segments and 2 LEDs LCD duplex driver; 64 segments LCD driver; 32 segments LED display/interface circuit	a-43 a-53 a-63 a-73 a-155
SAA1061 SAA1062A; AT	LED driver/output port expander LCD display/interface circuit	a-161 a-167
Clock timers		
PCF8573P;T SAF3019	clock/calendar with serial I/O; I <sup>2</sup> C bus interface clock/timer with serial I/O; microcontroller controlled	a-81 a-533
Tuning circuits		
SAA1056P SAA1057 SAA1300 SAB1164 SAB1165	PLL frequency synthesizer radio tuning PLL frequency synthesizer (SYMO II) tuner switching unit sensitive 1 GHz divider-by-64; $R_0 = 1 k\Omega$ sensitive 1 GHz divider-by-64; $R_0 = 0.5 k\Omega$	a-137 a-145 a-201 a-437 a-437
SAB1256 SAB3013 SAB3034 SAB3035	sensitive 1 GHz divider-by-256 computer controlled analogue memory providing 6 analogue functions analogue and tuning circuit (A & T) computer interface for tuning and control (CITAC); 8 DACs; I <sup>2</sup> C bus compatible	a-443 a-449 a-457 a-471
SAB3036	computer interface for tuning and control (CITAC); without DACs; I <sup>2</sup> C bus compatible	a-487
SAB3037	computer interface for tuning and control (CITAC); 4 DACs; I <sup>2</sup> C bus compatible	a-503

type number	description	5000
		page
Text decoder systems		
SAA5020 SAA5025D	teletext timing chain circuit (625 lines) teletext timing chain circuit for USA 525 line system (USTIC);	a-251
C 1 1 5 0 2 0	40 characters per row, 24 rows (8 TV-lines per row)	a-261
SAA5030 SAA5040A; B; C	teletext video processor teletext acquisition and control circuit	a-279
SAA5040A, B, C	teletext acquisition and control circuit	a-289 a-289
SAA5042	teletext acquisition and control circuit	a-289
SAA5045	gearing address logic array for USA teletext (GALA)	a-309
SAA5050	teletext character generator (English)	a-317
SAA5051	teletext character generator (German)	a-317
SAA5052	teletext character generator (Swedish)	a-317
SAA5053	teletext character generator (Italian)	a-317
SAA5054	teletext character generator (Belgian)	a-317
SAA5055	teletext character generator (US ASCII)	a-317
SAA5056	teletext character generator (Hebrew)	a-317
SAA5057	teletext character generator (Cyrillic)	a-317
SAA5070	peripheral IC for viewdata (LUCY); µC controlled	a-341
SAA5230	teletext video processor	a-371
SAA5240A	computer controlled teletext circuit (CCT);	
	625-line system (English, German, Swedish)	a-383
SAA5240B	computer controlled teletext circuit (CCT);	
	625-line system (Italian, German, French)	a-383
SAA5350	colour CRT controller (EUROM); CEPT standard	a-409
Microcontrollers		
MAB8031AHP	single-chip 8-bit µC; ROM-less version of MAB8051AH	a-29
MAB8031AHWP	single-chip 8-bit µC; ROM-less version of MAB8051AH	a-29
MAB8035HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	a-31
MAB8035HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	a-31
MAB8035HLT	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	a-31
MAB8039HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	a-33
MAB8039HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	a-33
MAB8039HLT	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H	a-33
MAB8040HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8050H	a-35
MAB8048HP	single-chip 8-bit μC; 1Kx8 ROM, 64x8 RAM	a-31
MAB8048HWP	single-chip 8-bit µC; 1Kx8 ROM, 64x8 RAM	a-31
MAB8048HT	single-chip 8-bit μC; 1Kx8 ROM, 64x8 RAM	a-31
MAB8049HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-33
MAB8049HWP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-33
MAB8049HT	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-33
MAB8050HP	single-chip 8-bit μC; 4Kx8 ROM, 256x8 RAM	a-35
MAB8051AHP	single-chip 8-bit μC; 4Kx8 ROM, 128x8 RAM	a-29
MAB8051AHWP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM	a-29
MAB8400B	single-chip 8-bit $\mu$ C; 128 RAM bytes	a-37
MAB8400WP	single-chip 8-bit $\mu$ C; 128 RAM bytes	a-37

ype number	description	page
licrocontrollers (con	tinued)	
/IAB8401B	like MAB8400 but with 8-bit LED-driver	a-37
AB8401WP	like MAB8400 but with 8-bit LED-driver	a-37
/IAB8410P	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	a-37
/AB8410T	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	a-37
/AB8420P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	a-37
/IAB8420T	single-chip 8-bit µC; 2K ROM/64 RAM bytes	a-37
/IAB8421P	single-chip 8-bit µC; 2K ROM/64 RAM bytes plus 8-bit LED driver	a-37
/IAB8421T	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	a-37
/IAB8422P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	a-39
/IAB8440P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	a-37
/IAB8440T	single-chip 8-bit µC; 4K ROM/128 RAM bytes	a-37
/IAB8441P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes plus 8-bit LED driver	a-37
/IAB8441T	single-chip 8-bit $\mu$ C; 2K ROM/128 RAM bytes plus 8-bit LED driver	a-37
/IAB8442P	single-chip 8-bit μC; 4K ROM/128 RAM bytes	a-39
/AB8461P	single-chip 8-bit $\mu$ C; 6K ROM/128 RAM bytes plus 8-bit LED driver	a-37
AF8031AHP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH;	
	extended temperature	a-29
AF8031AHWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH;	
	extended temperature	a-29
/AF8035HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H;	
	extended temperature	a-31
AF8035HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H;	
AF8039HLP	extended temperature single-chip 8-bit µC; ROM-less version of MAB8049H;	a-31
IAI 803911LF	extended temperature	a-33
/AF8039HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H;	4.00
/AF6039HLWF	extended temperature	a-33
/AF80A39HLP	single-chip 8-bit μC; ROM-less version of MAB80A49H;	a-30
	reduced frequency; extended temperature	a-33
/IAF8048HP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM; extended temperature	a-31
AF8048HWP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM; extended temperature	a-31
/AF8049HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM; extended temperature	a-33
AF8049HWP	single-chip 8-bit µC; 2Kx8 ROM, 128x8 RAM; extended temperature	a-33
AF80A49HP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM; reduced frequency;	4 00
	extended temperature	a-33
AF8051AHP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM; extended temperature	a-29
/AF8051AHWP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM; extended temperature	a-29
/IAF8410P	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	a-37
/AF8420P	single-chip 8-bit µC; 2K ROM/64 RAM bytes	a-37
/AF8421P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	a-37
/AF8422P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes; extended temperature	a-39
AF84A22P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes; reduced frequency;	
AF84A22P	extended temperature	a-39

type number	description	page
Microcontrollers (	continued)	
MAF8441P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes plus 8-bit LED driver	a-37
MAF8442P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes; extended temperature	a-39
MAF84A42P	single-chip 8-bit μC; 4K ROM/128 RAM bytes; reduced frequency	. 20
MAF8461P	extended temperature single-chip 8-bit $\mu$ C; 6K ROM/128 RAM bytes plus 8-bit LED driver	a-39 a-37
PCB80C35P	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C48	a-37 a-41
PCB80C35WP	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C48	a-41
PCB80C39P	single-chip 8-bit µC; ROM-less version of PCB80C49	a-41
PCB80C39WP	single-chip 8-bit $\mu$ C; ROM-less version of PCB80C49	a-41
PCB80C48P	single-chip 8-bit µC; 1Kx8 ROM, 64x8 RAM	a-41
PCB80C48WP	single-chip 8-bit μC; 1Kx8 ROM, 64x8 RAM	a-41
PCB80C49P	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	a-41
PCB80C49WP	single-chip 8-bit µC; 2Kx8 ROM, 128x8 RAM	a-41
Video games		
SAA1099	stereo sound generator for sound effects and music synthesis;	
	μC controlled	a-185
TDA2505	SECAM encoder	b-61
TEA1002	PAL colour encoder and video summer	b-71
A/D and D/A conv	verters	
PNA7507; A	7-bit analogue-to-digital converter (ADC 7)	a- <b>99</b>
PNA7518	8-bit multiplying DAC	a-107

# NUMERICAL INDEX

type number	description	package code	page
MAB8031AHP	single-chip 8-bit $\mu$ C; ROM-less version of		
MAB8031AHWP	MAB8051AH single-chip 8-bit $\mu$ C; ROM-less version of	SOT-129	a-29
	MAB8051AH	44-PLCC;SOT-187	a-29
MAB8035HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	SOT-129	a-31
MAB8035HLWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8048H	44-PLCC:SOT-187	a-31
MAB8035HLT	single-chip 8-bit μC; ROM-less version of	44-PLCC;501-187	a-31
	MAB8048H	VSO-40;SOT-158A	a-31
MAB8039HLP	single-chip 8-bit µC; ROM-less version of MAB8049H	SOT-129	a-33
MAB8039HLWP	single-chip 8-bit $\mu$ C; ROM-less version of		
MAB8039HLT	MAB8049H single-chip 8-bit µC; ROM-less version of	44-PLCC;SOT-187	a-33
MAB8040HLP	MAB8049H	VSO-40; SOT-158A	a-33
MAB8040HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8050H	SOT129	a-35
MAB8048HP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	SOT-129	a-31
MAB8048HWP	single-chip 8-bit μC; 1Kx8 ROM, 64x8 RAM	44-PLCC;SOT-187	a-31
MAB8048HT MAB8049HP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	VSO-40;SOT-158A	a-31
MAB8049HP MAB8049HWP	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	SOT-129 44-PLCC;SOT-187	a-33 a-33
MAB8049HT	single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM	VSO-40; SOT-158A	a-33
MAB8050HP	single-chip 8-bit µC; 4Kx8 ROM, 256x8 RAM	SOT-129	a-35
MAB8051AHP	single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM	SOT-129	a-29
MAB8051AHWP	single-chip 8-bit µC; 4Kx8 ROM, 128x8 RAM	44-PLCC; SOT-187	a-29
MAB8400B	single-chip 8-bit $\mu$ C; 128 RAM bytes	28/28 "Piggy back"	a-37
MAB8400WP	single-chip 8-bit µC; 128 RAM bytes	68-PLCC; SOT-188A	a-37
MAB8401B	like MAB8400 but with 8-bit LED-driver	28/28 "Piggy back"	a-37
MAB8401WP	like MAB8400 but with 8-bit LED-driver	68-PLCC; SOT-188A	a-37
MAB8410P	single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	SOT-117A	a-37
MAB8410T MAB8420P	single-chip 8-bit µC; 1K ROM/64 RAM bytes single-chip 8-bit µC; 2K ROM/64 RAM bytes	SO-28; SOT-136A	a-37
		SOT-117A	a-37
MAB8420T MAB8421P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	SO-28; SOT-136A	a-37
MADOAOAT	plus 8-bit LED driver	SOT-117A	a-37
MAB8421T	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes plus 8-bit LED driver	CO 20. COT 12C A	- 27
MAB8422P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	SO-28;SOT-136A SOT-146	a-37 a-39
MAB8440P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	SOT117A	a-39 a-37

### Numerical index

type number	description	package code	page
MAB8440T MAB8441P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	SO-28;SOT-136A	a-37
MAB8441T	plus 8-bit LED driver single-chip 8-bit μC; 2K ROM/128 RAM bytes	SOT-117A	a-37
MAB8442P MAB8461P	plus 8-bit LED driver single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes single-chip 8-bit $\mu$ C; 6K ROM/128 RAM bytes	SO-28; SOT-136A SOT-146	a-37 a-39
	plus 8-bit LED driver	SOT-117A	a-37
MAF8031AHP MAF8031AHWP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8051AH; extended temperature single-chip 8-bit $\mu$ C; ROM-less version of	SOT-129	a-29
MAF8035HLP	MAB8051AH; extended temperature single-chip 8-bit $\mu$ C; ROM-less version of	44-PLCC;SOT-187	a-29
MAF8035HLWP	MAB8048H; extended temperature single-chip 8-bit $\mu$ C; ROM-less version of	SOT-129	a-31
MAF8039HLP	MAB8048H; extended temperature single-chip 8-bit $\mu$ C; ROM-less version of	44-PLCC;SOT-187	a-31
	MAB8049H; extended temperature	SOT-129	a-33
MAF8039HLWP MAF80A39HLP	single-chip 8-bit $\mu$ C; ROM-less version of MAB8049H; extended temperature single-chip 8-bit $\mu$ C; ROM-less version of	44-PLCC; SOT-187	a-33
MAF8048HP	MAB80A49H; reduced frequency; extended temperature single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM;	SOT-129	a-33
MAF8048HWP	extended temperature single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM;	SOT-129	a-31
MAF8049HP	extended temperature single-chip 8-bit $\mu$ C; 2Kx8 ROM, 128x8 RAM;	44-PLCC;SOT-187	a-31
MAF8049HWP	extended temperature single-chip 8-bit μC; 2Kx8 ROM, 128x8 RAM;	SOT-129	a-33
MAF80A49HP	extended temperature single-chip 8-bit μC; 2Kx8 ROM, 128x8 RAM;	44-PLCC;SOT-187	a-33
MAF8051AHP	reduced frequency; extended temperature single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM;	SOT-129	a-33
MAF8051AHWP	extended temperature single-chip 8-bit $\mu$ C; 4Kx8 ROM, 128x8 RAM;	SOT-129	a-29
MAF8410P	extended temperature single-chip 8-bit $\mu$ C; 1K ROM/64 RAM bytes	44-PLCC;SOT-187 SOT-117A	a-29 a-37
MAF8420P MAF8421P	single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes	SOT-117A	a-37
MAF8422P	plus 8-bit LED driver single-chip 8-bit μC; 2K ROM/64 RAM bytes;	SOT-117A	a-37
MAF84A22P	extended temperature single-chip 8-bit $\mu$ C; 2K ROM/64 RAM bytes; reduced frequency; extended temperature	SOT-146 SOT-146	a-39
MAF8440P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes	SOT-117A	a-39 a-37

type number	description	package code	page
MAF8441P	single-chip 8-bit µC; 4K ROM/128 RAM bytes		
	plus 8-bit LED driver	SOT-117A	a-37
MAF8442P	single-chip 8-bit $\mu$ C; 4K ROM/128 RAM bytes;		u 07
	extended temperature	SOT-146	a-39
MAF84A42P	single-chip 8-bit µC; 4K ROM/128 RAM bytes;		
	reduced frequency; extended temperature	SOT-146	a-39
MAF8461P	single-chip 8-bit µC; 6K ROM/128 RAM bytes		
	plus 8-bit LED driver	SOT-117A	a-37
PCB80C35P	single-chip 8-bit $\mu$ C; ROM-less version of		
	PCB80C48	SOT-129	a-41
PCB80C35WP	single-chip 8-bit µC; ROM-less version of		
	PCB80C48	44-PLCC;SOT-187	a-41
PCB80C39P	single-chip 8-bit $\mu$ C; ROM-less version of	00T 100	
PCB80C39WP	PCB80C49 single-chip 8-bit μC; ROM-less version of	SOT-129	a-41
FCDOUCSSWF	PCB80C49	44-PLCC;SOT-187	a-41
PCB80C48P	single-chip 8-bit µC; 1Kx8 ROM, 64x8 RAM	SOT-129	a-41 a-41
PCB80C48WP	single-chip 8-bit $\mu$ C; 1Kx8 ROM, 64x8 RAM	44-PLCC;SOT-187	a-41 a-41
PCB80C49P	<b>3</b>		
PCB80C49P PCB80C49WP	single-chip 8-bit μC; 2Kx8 ROM, 128x8 RAM single-chip 8-bit μC; 2Kx8 ROM, 128x8 RAM	SOT-129 44-PLCC;SOT-187	a-41 a-41
PCF2100P	LCD duplex driver; 40 segments	SOT-117D	a-41 a-43
PCF2100T	LCD duplex driver; 40 segments	SO-28;SOT-136A	a-43
PCF2110P	LCD duplex driver; 60 segments and 2 LEDs	SOT-129	a-53
PCF2110T	LCD duplex driver; 60 segments and 2 LEDs	VSO-40; SOT-158A	a-53
PCF2111P	LCD duplex driver; 64 segments	SOT-129	a-55 a-63
PCF2111T	LCD duplex driver; 64 segments	VSO-40; SOT-158A	a-63
PCF2112P	LCD driver; 32 segments	SOT-129	a-73
PCF2112T	LCD driver; 32 segments	VSO-40; SOT-158A	a-73
PCF8573P	clock/calendar with serial I/O (I <sup>2</sup> C bus)	SOT-38	a-81
PCF8573T	clock/calender with serial I/O (I <sup>2</sup> C bus)	SO-16L;SOT-162A	a-81
PNA7507; A	7-bit analogue-to-digital converter (ADC 7)	SOT-101A	a-99
PNA7518	8-bit multiplying DAC	SOT-38WE-1	a-107
SAA1043	universal sync generator	SOT-117	a-113
SAA1044	subcarrier coupling circuit	SOT-38	a-129
SAA1056P	PLL frequency synthesizer	SOT-38Z	a-137
SAA1057	radio tuning PLL frequency synthesizer (SYMOII)	SOT-102HE	a-145
SAA1060	LED display/interface circuit	SOT-101A	a-155
SAA1061	LED driver/output port expander	SOT-101A	a-161
SAA1062A	LCD display/interface circuit	SOT-117	a-167
SAA1062AT	LCD display/interface circuit	SO-28;SOT-136A	a-167
SAA1082P	remote transmitter	SOT-117	a-173
SAA1099	stereo sound generator for sound effects	SOT 10200	- 405
SAA1300	and music synthesis; µC controlled tuner switching unit	SOT-102CS SOT-142B	a-185 a-201
0441000	conse switching unit	301-142D	a-201

### Numerical index

type number	description	package code	page
SAA3004P SAA3004T SAA3006	remote control transmitter for infrared operation remote control transmitter for infrared operation low voltage infrared remote control transmitter	SOT-146 SO-20; SOT-163A	a-205 a-205
SAA3027 SAA3028	(RC-5) infrared remote control transmitter (RC-5) infrared remote control transcoder	SOT-117 SOT-117	a-215 a-229
SAA5020 SAA5025D	(RC-5); I <sup>2</sup> C bus compatible teletext timing chain (625 lines) teletext timing chain for USA 525 line system (USTIC); 40 characters per row,	SOT-38Z SOT-101A	a-243 a-251
SAA5030 SAA5040A, B, C SAA5041	24 rows (8 TV lines per row) teletext video processor teletext acquisition and control circuit teletext acquisition and control circuit	SOT-117D SOT-101A SOT-117 SOT-117	a-261 a-279 a-289 a-289
SAA5042 SAA5045	teletext acquisition and control circuit gearing and address logic array for USA	SOT-117	a-289
SAA5050 SAA5051 SAA5052	teletext (GALA) teletext character generator (English) teletext character generator (German) teletext character generator (Swedish)	SOT-117D SOT-117 SOT-117 SOT-117	a-309 a-317 a-317 a-317
SAA5053 SAA5054 SAA5055 SAA5056 SAA5057	teletext character generator (Italian) teletext character generator (Belgian) teletext character generator (US ASCII) teletext character generator (Hebrew) teletext character generator (Cyrillic)	SOT-117 SOT-117 SOT-117 SOT-117 SOT-117	a-317 a-317 a-317 a-317 a-317 a-317
SAA5070 SAA5230 SAA5240A	peripheral IC for viewdata (LUCY); $\mu$ C controlled teletext video processor computer controlled teletext circuit (CCT);	SOT-129 SOT-117	a-341 a-371
SAA5240B	625-line system (English, German, Swedish) computer controlled teletext circuit (CCT); 625-line system (Italian, German, French)	SOT-129 SOT-129	a-383 a-383
SAA5350 SAB1164	colour CRT controller (EUROM); CEPT standard sensitive 1 GHz divider by-64; $R_0 = 1 k\Omega$	SOT-129 SOT-97A	a-409 a-437
SAB1165 SAB1256 SAB3013 SAB3034	sensitive 1 GHz divider-by-64; $R_0 = 0.5 k\Omega$ sensitive 1 GHz divider-by-256 6 function analogue memory; $\mu$ C controlled analogue and tuning circuit (A & T)	SOT-97A SOT-97A SOT-38 SOT-102CS	a-437 a-443 a-449
SAB3035	computer interface for tuning and control (CITAC); 8-DACs; I <sup>2</sup> C bus	SOT-102CS	a-457 a-471
SAB3036 SAB3037	computer interface for tuning and control (CITAC); without DACs; I <sup>2</sup> C bus computer interface for tuning and control	SOT-102HE	a-487
2,100007	(CITAC); 4-DACs; I <sup>2</sup> C bus	SOT-101A	a-503

type number	description	package code	page
SAF1032P SAF1039P SAF3019 TBA120U TBA540	receiver/decoder for infrared operation remote transmitter for infrared operation clock/timer with serial $I/O$ ; $\mu C$ controlled sound i.f. amplifier/demodulator reference combination	SOT-102A SOT-38Z SOT-38DE SOT-27K, M, T SOT-38	a-519 a-519 a-533 a-543 a-549
TBA750C TBA750CQ TBA920S TCA640	limiter/amplifier limiter/amplifier horizontal combination chrominance amplifier for SECAM or PAL/SECAM decoders	SOT-38 SOT-58 SOT-38 SOT-38	a-557 a-557 a-565 a-571
TCA650	chrominance demodulator for SECAM or PAL/SECAM decoders	SOT-38	a-579
TCA660B TDA0820T TDA1013A TDA1029 TDA1082	contrast, saturation and brightness control circuit for colour difference and luminance signals double balanced modulator/demodulator 4 W audio power amplifier with d.c. volume control signal sources switch (4 x two channels) east-west correction driver circuit	SOT-38 SO-14; SOT-108A SOT-110B SOT-38 SOT-38	a-587 a-597 a-601 a-605 a-619
TDA1512 TDA15120 TDA1520 TDA15200 TDA15200 TDA1520A	12 to 20 W hi-fi audio power amplifier 12 to 20 W hi-fi audio power amplifier 20 W hi-fi audio power amplifier 20 W hi-fi audio power amplifier 20 W hi-fi audio power amplifier	SOT-131B SOT-157B SOT-131A SOT-157A SOT-131A	a-625 a-625 a-631 a-631 a-637
TDA1520AQ TDA1524A TDA2501 TDA2502 TDA2503	20 W hi-fi audio power amplifier stereo-tone/volume control circuit PAL/NTSC encoder tacho motor speed controller track sensing amplifier for VCR	SOT-157A SOT-102HE SOT-38WE2 SOT-102HE SOT-38WE2	a-637 a-643 b-29 b-35 b-45
TDA2504P TDA2504T TDA2505 TDA2506 TDA2507	FM modem for VCR (8 mm) FM modem for VCR (8 mm) SECAM encoder (video games) SECAM encoder FM modulator controller	SOT-101 SO-24; SOT-137A SOT-117 SOT-101B SOT-38WE9	b-51 b-51 b-61 b-69 b-81
TDA2540 TDA2540Q TDA2541 TDA2541Q TDA2541Q TDA2542	IF amplifier and demodulator; NPN tuners IF amplifier and demodulator; NPN tuners IF amplifier and demodulator; PNP tuners IF amplifier and demodulator; PNP tuners IF amplifier and demodulator; PNP tuners	SOT-38 SOT-58 SOT-38 SOT-58	b-89 b-89 b-97 b-97
TDA25420	(E and L standard) IF amplifier and demodulator; PNP tuners	SOT-38	b-108
TDA2543 TDA2544 TDA2544Q TDA2545A	(E and L standard) AM sound IF circuit for French standard IF amplifier and demodulator; MOS tuners IF amplifier and demodulator; MOS tuners quasi-split-sound circuit	SOT-58 SOT-102CS SOT-38 SOT-58 SOT-38	b-109 b-113 b-119 b-119 b-127
TDA2546A	quasi-split-sound circuit; 5,5 MHz demodulation	SOT-102CS	b-13

### Numerical index

type number	description	package code	page
TDA2548 TDA2548Q TDA2555 TDA2577A	IF amplifier and demodulator; PNP tuners IF amplifier and demodulator; PNP tuners dual TV sound demodulator circuit sync circuit with vertical oscillator and driver stages	SOT-38 SOT-58 SOT-102HE SOT-102HE	b-139 b-139 b-147 b-151
TDA2578A	sync circuit with vertical oscillator and driver stages	SOT-102HE	b-165
TDA2579	sync circuit with synchronized vertical divider		
TDA2581 TDA2581Q TDA2582 TDA2582Q	system and output stages control circuit for SMPS control circuit for SMPS control circuit for PPS control circuit for PPS	SOT-102HE SOT-38 SOT-58 SOT-38 SOT-58	b-179 b-195 b-195 b-207 b-207
TDA2593	horizontal combination	SOT-38	b-221
TDA2594	horizontal combination with transmitter identification	SOT-102DS	b-229
TDA2595	horizontal combination with transmitter	SOT 10205	
TDA2611A	identification and protection circuits 5 W audio power amplifier	SOT-102CS SOT-110B	b-237 b-247
TDA2653A	vertical deflection circuit; PIL-S4, 30 AX systems		
TR 4 995 49	and monitors	SOT-141B	b-257
TDA2654S	vertical deflection circuit; monochrome, 110 <sup>0</sup> ; tiny-vision colour, 90 <sup>0</sup> vertical deflection circuit; colour and	SOT-110B	b-265
TDA2730 TDA2740 TDA2791	monochrome, 90 <sup>o</sup> FM limiter/demodulator (VCR) amplifier and drop-out identification circuit (VCR) TV sound combination; volume, treble, bass	SOT-150 SOT-38 SOT-38 SOT-38	b-273 b-281 b-289 b-293
TDA2795 TDA3047 TDA3048 TDA3501 TDA3505	TV stereo/dual sound identification decoder infrared receiver circuit; $V_0$ = positive infrared receiver circuit; $V_0$ = negative video control combination video control combination with automatic cut-off control	SOT-102DS SOT-38 SOT-38 SOT-117 SOT-117	b-305 b-311 b-317 b-323 b-331
TDA3510 TDA3540 TDA3540Q	PAL decoder IF amplifier and demodulator; NPN tuners IF amplifier and demodulator; NPN tuners	SOT-101A SOT-38 SOT-58	b-339 b-343 b-343
TDA3541 TDA3541Q	IF amplifier and demodulator; PNP tuners IF amplifier and demodulator; PNP tuners	SOT-38 SOT-58	b-343 b-343
TDA3560 TDA3561A TDA3562A TDA3563	PAL decoder PAL decoder PAL/NTSC decoder NTSC decoder	SOT-117 SOT-117 SOT-117 SOT-117	b-353 b-363 b-375 b-391
TDA3564	NTSC decoder without R.G.B. inputs	SOT-101A	b-401
TDA3565 TDA3571B	PAL decoder sync combination with transmitter identification (vertical divider (625 lines)	SOT-102HE	b-411
TDA3576B	identification/vertical divider (625 lines) sync combination with transmitter identification/vertical divider (625 lines)	SOT-102HE SOT-102HE	b-419 b-431

			page
TDA3586	horizontal and vertical sync processor	SOT-117	b-445
TDA3590	SECAM processor circuit	SOT-101B	b-453
TDA3590A	SECAM processor (improved TDA3590)	SOT-101B	b- <b>467</b>
TDA3591	SECAM processor circuit	SOT-101B	b-483
TDA3591A	SECAM processor circuit	SOT-101B	b- <b>497</b>
TDA3650	vertical deflection circuit	SOT-141B	b- <b>507</b>
TDA3651	vertical deflection circuit	SOT-110B	b-515
TDA3651A	vertical deflection circuit	SOT-131B	b-523
TDA3651AQ	vertical deflection circuit	SOT-157B	b-523
TDA3652	vertical deflection circuit	SOT-131B	b-531
TDA3652Q	vertical deflection circuit	SOT-157B	b-531
TDA3653	vertical deflection circuit with + 60 V		
	and protection	SOT-110B	b-537
TDA3653A	vertical deflection circuit with + 60 V and protection	SOT-131B	b-537
TDA3701	PAL sync processor for VCR (V2000 system)	SOT-117	b-537 b-545
TDA3710	chrominance signal/mixer for VCR (V2000 system)	SOT-117	b-545 b-553
		001117	0-555
TDA3720	SECAM chrominance signal processor for VCR (V2000 system)	SOT-102HE	5 EG1
TDA3724	SECAM identification circuit	SOT-102KE	b-561 b-567
TDA3730	frequency demodulator and drop-out		
TD 4 2740	compensator (VCR)	SOT-117	b-569
TDA3740 TDA3755	video processor/frequency modulator for VCR PAL/NTSC sync processor for VCR (VHS system)	SOT-117 SOT-102HE	b-575 b-581
		501-102HE	D-981
TDA3760	PAL chrominance signal processor for VCR	COT 117	. 504
TDA3771	(VHS system) video processor for VCR	SOT-117 SOT-102CS	b-591
TDA3771 TDA3780	frequency modulator for VCR	SOT-102CS SOT-102CS	b-599 b-605
TDA3780	band selector and window detector	SOT-38WE2	b-609
TDA3791 TDA3800G	stereo/dual TV sound processor (dynamic selection)	SOT-36WE2	b-609
TDA3800GS			b-615
TDA3800GS TDA3803A	stereo/dual TV sound processor (static selection) stereo/dual TV sound processor	SOT-117 SOT-117	b-615
TDA3803A TDA3810	spatial, stereo and pseudo-stereo sound	SOT-102HE	b-623
TDA3810	small signal combination IC for monochrome TV	SOT-102RE	b-635
TDA4500	small signal combination for colour TV	SOT-117	b-635 b-647
TDA4503			
TDA4503	small signal combination IC for B/W TV PAL decoder	SOT-117 SOT-38	b-661 b-675
TDA4510 TDA4555			b-675
TDA4555	multistandard decoder for $-(R-Y)$ , $-(B-Y)$ signals multistandard decoder for $+(R+Y)$ , $+(B-Y)$ signals		b-681
TDA4550	colour transient improvement circuit	SOT-102CS	b-689
TDA5030	mixer/oscillator for VHF tuner	SOT-102ES	
TDA5030 TDA8442	I <sup>2</sup> C BUS interface for colour decoders	SOT-102HE SOT-38	b-695
TDB2033	preamplifier for infrared remote control	301-30	b- <b>699</b>
	transmission	SOT-38	b-707

### GENERAL

Type designation Rating systems Handling MOS devices



## PRO ELECTRON TYPE DESIGNATION CODE FOR INTEGRATED CIRCUITS

This type nomenclature applies to semiconductor monolithic, semiconductor multi-chip, thin-film, thick-film and hybrid integrated circuits.

A basic number consists of:

THREE LETTERS FOLLOWED BY A SERIAL NUMBER

### FIRST AND SECOND LETTER

1. DIGITAL FAMILY CIRCUITS

The FIRST TWO LETTERS identify the FAMILY (see note 1).

2. SOLITARY CIRCUITS

The FIRST LETTER divides the solitary circuits into:

- S : Solitary digital circuits
- T : Analogue circuits
- U: Mixed analogue/digital circuits

The SECOND LETTER is a serial letter without any further significance except 'H' which stands for hybrid circuits.

3. MICROPROCESSORS

The FIRST TWO LETTERS identify microprocessors and correlated circuits as follows:

- MA : Microcomputer
- Central processing unit
- MB : Slice processor (see note 2)
- MD : Correlated memories
- ME : Other correlated circuits (interface, clock, peripheral controller, etc.)

### 4. CHARGE-TRANSFER DEVICES AND SWITCHED CAPACITORS

The FIRST TWO LETTERS identify the following:

- NH : Hybrid circuits
- NL : Logic circuits
- NM : Memories
- NS : Analogue signal processing, using switched capacitors
- NT : Analogue signal processing, using CTDs
- NX : Imaging devices
- NY : Other correlated circuits

#### Notes

- A logic family is an assembly of digital circuits designed to be interconnected and defined by its basic electrical characteristics (such as: supply voltage, power consumption, propagation delay, noise immunity).
- 2. By 'slice processor' is meant: a functional slice of microprocessor.

### THIRD LETTER

It indicates the operating ambient temperature range. The letters A to G give information about the temperature:

- A : temperature range not specified
- B : 0 to + 70 °C
- C : -55 to + 125 °C
- D : -25 to + 70 °C
- E : -25 to + 85 °C
- F : -40 to +85 °C
- G : -55 to + 85 °C

If a circuit is published for another temperature range, the letter indicating a narrower temperature range may be used or the letter 'A'.

Example: the range 0 to + 75 °C can be indicated by 'B' or 'A'.

### SERIAL NUMBER

This may be either a 4-digit number assigned by Pro Electron, or the serial number (which may be a combination of figures and letters) of an existing company type designation of the manufacturer.

To the basic type number may be added:

### A VERSION LETTER

Indicates a minor variant of the basic type or the package. Except for 'Z', which means customized wiring, the letter has no fixed meaning. The following letters are recommended for package variants:

- C : for cylindrical
- D: for ceramic DIL
- F : for flat pack
- L : for chip on tape
- P : for plastic DIL
- ${\tt Q} : \ {\rm for} \ {\tt Q}{\tt IL}$
- T : for miniature plastic (mini-pack)
- U: for uncased chip

Alternatively a TWO LETTER SUFFIX may be used instead of a single package version letter, if the manufacturer (sponsor) wishes to give more information.

### FIRST LETTER: General shape

- C : Cylindrical
- D: Dual-in-line (DIL)
- E : Power DIL (with external heatsink)
- F : Flat (leads on 2 sides)
- G: Flat (leads on 4 sides)
- K : Diamond (TO-3 family)
- M: Multiple-in-line (except Dual-, Triple-, Quadruple-in-line)
- Q: Quadruple-in-line (QIL)
- R: Power QIL (with external heatsink)
- S : Single-in-line
- T : Triple-in-line

### A hyphen precedes the suffix to avoid confusion with a version letter.

#### SECOND LETTER: Material

- C : Metal-ceramic
- G : Glass-ceramic (cerdip)
- M: Metal
- P : Plastic

22

## RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

### DEFINITIONS OF TERMS USED

Electronic device. An electronic tube or valve, transistor or other semiconductor device.

#### Note

This definition excludes inductors, capacitors, resistors and similar components.

*Characteristic*. A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

*Bogey electronic device.* An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

*Rating.* A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Note

Limiting conditions may be either maxima or minima.

Rating system. The set of principles upon which ratings are established and which determine their interpretation.

#### Note

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

### ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

### DESIGN MAXIMUM RATING SYSTEM

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

### DESIGN CENTRE RATING SYSTEM

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

24

### HANDLING MOS DEVICES

Though all our MOS integrated circuits incorporate protection against electrostatic discharges, they can nevertheless be damaged by accidental over-voltages. In storing and handling them, the following precautions are recommended.

### Caution

Testing or handling and mounting call for special attention to personal safety. Personnel handling MOS devices should normally be connected to ground via a resistor.

#### Storage and transport

Store and transport the circuits in their original packing. Alternatively, use may be made of a conductive material or special IC carrier that either short-circuits all leads or insulates them from external contact.

#### Testing or handling

Work on a conductive surface (e.g. metal table top) when testing the circuits or transferring them from one carrier to another. Electrically connect the person doing the testing or handling to the conductive surface, for example by a metal bracelet and a conductive cord or chain. Connect all testing and hand-ling equipment to the same surface.

Signals should not be applied to the inputs while the device power supply is off. All unused input leads should be connected to either the supply voltage or ground.

### Mounting

Mount MOS integrated circuits on printed circuit boards *after* all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electric (ground) potential. If it is impossible to ground the printedcircuit board the person mounting the circuits should touch the board before bringing MOS circuits into contact with it.

#### Soldering

Soldering iron tips, including those of low-voltage irons, or soldering baths should also be kept at the same potential as the MOS circuits and the board.

#### Static charges

Dress personnel in clothing of non-electrostatic material (no wool, silk or synthetic fibres). After the MOS circuits have been mounted on the board proper handling precautions should still be observed. Until the sub-assemblies are inserted into a complete system in which the proper voltages are supplied, the board is no more than an extension of the leads of the devices mounted on the board. To prevent static charges from being transmitted through the board wiring to the device it is recommended that conductive clips or conductive tape be put on the circuit board terminals.

#### **Transient voltages**

To prevent permanent damage due to transient voltages, do not insert or remove MOS devices, or printed-circuit boards with MOS devices, from test sockets or systems with power on.

#### Voltage surges

Beware of voltage surges due to switching electrical equipment on or off, relays and d.c. lines.



DEVICE DATA



# FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

# SINGLE-CHIP 8-BIT MICROCONTROLLER

#### DESCRIPTION

The MAB8051AH family of single-chip 8-bit microcontrollers is manufactured in an advanced  $2 \mu$  NMOS process. The family consists of the following members:

- MAB8031AH: ROM-less version of the MAB8051AH
- MAB8051AH: 4 K bytes ROM, 128 bytes RAM

Both types are available in 8, 10 and 12 MHz versions. In the following, the generic term "MAB8051AH" is used to refer to both family members.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64 K bytes of program memory and/or up to 64 K bytes of data storage.

The MAB8051AH contains a non-volatile 4 K x 8 read-only program memory (not ROM-less version); a volatile 128 x 8 read/write data memory; 32 I/O lines; two 16-bit timer/event counters; a five-source, two-priority-level, nested interrupt structure; a serial I/O port for either multi-processor communications, I/O expansion, or full duplex UART; and on-chip oscillator and timing circuits. For systems that require extra capability, the MAB8051AH can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of 255 instructions; 44% one-byte, 41% two-byte and 15% three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1  $\mu$ s and 40% in 2  $\mu$ s. Multiply and divide instructions require 4  $\mu$ s. Multiply, divide, subtract and compare are among the many instructions added to the standard MAB8048H instruction set.


#### Features


- 4 K x 8 ROM (8051AH only), 128 x 8 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timer/event counters
- Full-duplex serial port
- External memory expandable to 128 K
- Boolean processing
- 218 bit-addressable locations
- On-chip oscillator
- Five-source interrupt structure with two priority levels
- 58% of instructions executed in 1 μs; multiply and divide in 4 μs (at 12 MHz clock)
- Enhanced architecture with:
  - non-page-oriented instructions direct addressing four 8-bit register banks stack depth up to 128-bytes multiply, divide, substract and compare.

### PACKAGE OUTLINES

MAB8031/51AHP; MAF8031/51AHP: 40-lead DIL; plastic (SOT-129). MAB8031/51AHWP; MAF8031/51AHWP: 44-lead, plastic leaded-chip-carrier (PLCC); SOT-187.

# MAB8031AH MAB8051AH





## FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

# SINGLE-CHIP 8-BIT MICROCONTROLLER

### DESCRIPTION

The MAB8048H family of single-chip 8-bit microcontrollers are fabricated in H-MOS. Two interchangeable (pin compatible) versions are available:

- The MAB8048H with resident mask-programmed ROM,
- The MAB8035HL without resident program memory for use with external EPROM/ROM.

The MAB8048H family are designed to be efficient control processors as well as arithmetic processors. Their instruction set allows the user to directly set and reset individual I/O lines as well as test individual bits within the accumulator. A large variety of branch and table look-up instructions enable efficient implementation of standard logic functions. Code efficiency is high; over 70% of the instructions are single byte; all others are two byte.

An on-chip 8-bit counter is provided, which can count either machine cycles (÷ 32) or external events. The counter can be programmed to cause an interrupt to the processor. Program and data memories can be expanded using standard devices. Input/output capabilities can be expanded using standard devices.

### FEATURES


- 8-bit CPU, ROM, RAM, I/O in a single 40-pin package
- 1 K x 8 ROM, 64 x 8 RAM, 27 I/O lines
- Internal counter/timer
- Internal oscillator, clock driver
- Single-level interrupts: external and counter/timer
- 17 internal registers: accumulator, 16 addressable registers
- Over 90 instructions: 70% single byte
- All instructions: 1 or 2 cycles (1,875 μs per cycle)
- Easily expandable memory and I/O
- TTL compatible inputs and outputs
- Single 5 V supply

## APPLICATIONS

- Peripheral interfaces and controllers
- Test and measurement instruments
- Sequencers
- Audio/video systems
- Environmental control systems
- Modems and data enciphering

### PACKAGE OUTLINES

MAB8035HLP; MAB8048HP: 40-lead DIL; plastic (SOT-129). MAB8035HLWP; MAB8048HWP: 44-lead, plastic leaded-chip-carrier (PLCC); SOT-187. MAB8035HLT; MAB8048HT: 40-lead mini-pack; plastic (VSO-40; SOT-158A). MAF8035HLP; MAF8048HP: 40-lead DIL; plastic (SOT-129). MAF8035HLWP; MAF8048HWP: 44-lead, plastic leaded-chip-carrier (PLCC); SOT-187.



MAB8035HL MAB8048H

Fig. 1 Block diagram.

32

# FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

# SINGLE-CHIP 8-BIT MICROCONTROLLER

#### DESCRIPTION

The MAB8049H family of single-chip 8-bit microcontrollers are fabricated in H-MOS. Two interchangeable (pin compatible) versions are available:

- The MAB8049H with resident mask-programmed ROM,
- The MAB8039HL without resident program memory for use with external EPROM/ROM.

The MAB8049H family are designed to be efficient control processors as well as arithmetic processors. Their instruction set allows the user to directly set and reset individual I/O lines as well as test individual bits within the accumulator. A large variety of branch and table look-up instructions enable efficient implementation of standard logic functions. Code efficiency is high; over 70% of the instructions are single byte; all others are two byte.

An on-chip 8-bit counter is provided, which can count either machine cycles ( $\div$  32) or external events. The counter can be programmed to cause an interrupt to the processor.

Program and data memories can be expanded using standard devices. Input/output capabilities can be expanded using standard devices.

### FEATURES


- 8-bit CPU, ROM, RAM, I/O in a single 40-pin package
- 2 K x 8 ROM, 128 x 8 RAM, 27 I/O lines
- Internal counter/timer
- Internal oscillator, clock driver
- Single-level interrupts: external and counter/timer
- 17 internal registers: accumulator, 16 addressable registers
- Over 90 instructions: 70% single byte
- All instructions: 1 or 2 cycles
- Easily expandable memory and I/O
- TTL compatible inputs and outputs
- Single 5 V supply
- Standard and extended temperature range

## APPLICATIONS

- Peripheral interfaces and controllers
- Test and measurement instruments
- Sequencers
- Audio/video systems
- Environmental control systems
- Modems and data enciphering

### PACKAGE OUTLINES

MAB8039HLP; MAB8049HP: 40-lead DIL; plastic (SOT-129). MAE8039HLWP; MAB8049HWP: 44-lead, plastic leaded-chip-carrier (PLCC); SOT-187. MAB8039HLT; MAB8049HT: 40-lead mini-pack; plastic (VSO-40; SOT-158A). MAF8039HLP; MAF8049HP: 40-lead DIL; plastic (SOT-129). MAF8039HLWP; MAF8049HWP: 44-lead, plastic leaded-chip-carrier (PLCC); SOT-187. MAF80A39HLP; MAF80A49HP: 40-lead DIL; plastic (SOT-129).



MAB8039HL/4 MAF8039HL/4 MAF80A39HL/

/A49H

/49H /49H

Fig. 1 Block diagram.

34

## FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

# SINGLE-CHIP 8-BIT MICROCONTROLLER

### DESCRIPTION

The MAB8050H family of single-chip 8-bit microcontrollers are fabricated in H-MOS. Two interchangeable (pin compatible) versions are available:

- The MAB8050H with resident mask-programmed ROM.
- The MAB8040L without resident program memory for use with external EPROM/ROM.

The MAB8040H family are designed to be efficient control processors as well as arithmetic processors. Their instruction set allows the user to directly set and reset individual I/O lines as well as test individual bits within the accumulator. A large variety of branch and table look-up instructions enable efficient implementation of standard logic functions. Code efficiency is high; over 70% of the instructions are single byte; all others are two byte.

An on-chip 8-bit counter is provided, which can count either machine cycles ( $\div$  32) or external events. The counter can be programmed to cause an interrupt to the processor. Program and data memories can be expanded using standard devices. Input/output capabilities can be expanded using standard devices.

## FEATURES


- 8-bit CPU, ROM, RAM, I/O in a single 40-pin package
- 4 K x 8 ROM, 256 x 8 RAM, 27 I/O lines
- Internal counter/timer
- Internal oscillator, clock driver
- Single-level interrupts: external and counter/timer
- 17 internal registers: accumulator, 16 addressable registers
- Over 90 instructions: 70% single byte
- All instructions: 1 or 2 cycles (1,36/2,5 μs per cycle)
- Easily expandable memory and I/O
- TTL compatible inputs and outputs
- Single 5 V supply

#### APPLICATIONS

- Peripheral interfaces and controllers
- Test and measurement instruments
- Sequencers
- Audio/video systems
- Environmental control systems
- Modems and data enciphering

#### PACKAGE OUTLINES

MAB8040HLP; MAB8050HP: 40-lead DIL; plastic (SOT-129).



MAB8040HL MAB8050H

Fig. 1 Block diagram.

specifications are subject to change without notice.



# FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

# SINGLE-CHIP 8-BIT MICROCONTROLLER

### DESCRIPTION

The MAB84XX family of microcontrollers is fabricated in NMOS. The family consists of 8 devices:

- MAB8400 128 RAM bytes, external program memory
- MAB8401 like 8400 but with 8-bit LED-driver (10 mA), emulation of MAB/F 8422/42\* possible
- MAB/F 8410 1K ROM/ 64 RAM bytes
- MAB/F 8420 2K ROM/ 64 RAM bytes
- MAB/F 8440 4K ROM/128 RAM bytes
- MAB/F 8421 2K ROM/ 64 RAM bytes plus 8-bit LED-driver
- MAB/F 8441 4K ROM/128 RAM bytes plus 8-bit LED-driver
- MAB/F 8461 6K ROM/128 RAM bytes plus 8-bit LED-driver

Each version has 20 quasi-bidirectional I/O port lines, one serial I/O line, one single-level vectored interrupt, an 8-bit timer event counter and on-board clock oscillator and clock circuits. Two 20-pin versions, MAB/F 8422 and MAB/F 8442\* are also available.

This microcontroller family is designed to be an efficient controller as well as an arithmetic processor. The instruction set is based on that of the MAB8048. The microcontrollers have extensive bit handling abilities and facilities for both binary and BCD arithmetic.

For detailed information see the "Users manual Single-chip microcomputer" (supplied upon request).

\* See data sheet on MAB/F 8422/42.

#### Features

- 8-bit: CPU, ROM, RAM and I/O in a single 28-lead DIL package
- 1K, 2K, 4K or 6K ROM bytes plus a ROM-less version
- 64 or 128 RAM bytes
- 20 quasi-bidirectional I/O port lines
- Two testable inputs: one of which can be used to detect zero cross-over, the other is also the external interrupt input
- Single level vectored interrupts: external, timer/event counter, serial I/O
- Serial I/O that can be used in single or multi-master systems (serial I/O data via an existing port line and clock via a dedicated line)
- 8-bit programmable timer/event counter
- Internal oscillator, generated with inductor, crystal, ceramic resonator or external source
- Over 80 instructions (based on MAB8048) all of 1 or 2 cycles
- Single 5 V power supply (± 10%)

•	Operating temperature ranges:	0 to +	70 °C	MAB84XX	family
		-40 to +	85 °C	MAF84XX	family
		-40 to +	110 °C	MAF84AXX	family

## PACKAGE OUTLINES

MAB8400/01B: 28-lead 'Piggy-back' package (with up to 28-pin EPROM on top).

MAB8400WP: 68-lead plastic leaded-chip-carrier (PLCC); SOT-188A.

MAB8401WP: 68-lead plastic leaded-chip-carrier (PLCC); SOT-188A.

MAB/F8410/20/21/40/41/61P: 28-lead DIL; plastic (SOT-117A).

MAB8410/20/21/40/41T: 28-lead mini-pack; plastic (SO-28; SOT-136A).

# MAB84XX MAF84XX MAF84AXX FAMILY




Fig. 2a Block diagram of the MAB8400 family.




Fig. 2b Replacement of dotted part in Fig. 2a, showing the MAB8400F bond-out version.




Fig. 2c Replacement of dotted part in Fig. 2a, for the MAB8400B 'Piggy-back' version.

## FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

# SINGLE-CHIP 8-BIT MICROCONTROLLER

The MAB8422/8442 is a high-performance microcontroller incorporating dedicated hardware, memory capacity and I/O lines. This dedication means a microcontroller can be economically installed in high-volume products where its main function is control.

The MAB8422/8442 is a 20 pin, single-chip 8-bit microcontroller that has been developed from the 28 pin MAB8420/8440 microcontrollers. The versions are:

- MAB8422 2K ROM/64 RAM bytes
- MAB8442 4K ROM/128 RAM bytes

Each version has 15 I/O port lines comprising one 8-bit parallel port (P0), one 2-bit parallel port (P10 and P11 that are shared with the serial I/O lines SDA and SCL), one 3-bit parallel port (P20-P22) and two input lines ( $\overline{INT}/T0$  and T1).

The serial I/O interface is I<sup>2</sup>C compatible and therefore the MAB8422/8442 can operate as a slave or a master in single and multi-master systems. Conversion from parallel to serial data when transmitting, and vice versa when receiving, is done mainly in software. There is a minimum of hardware for the serial I/O implemented. This hardware is controlled by the status of the SDA and SCL lines and can be read or written under software control. Standard software for I<sup>2</sup>C-bus control is available on request.

#### Features

- 8-bit: CPU, ROM, RAM and I/O
- 20 pin package
- MAB8422: 2K ROM/64 RAM bytes
- MAB8442: 4K ROM/128 RAM bytes
- 13 quasi-bidirectional I/O port lines
- Two testable inputs INT/TO and T1
- High current output on P0 (I<sub>OL</sub> = 10 mA at V<sub>OL</sub> = 1 V)
- One interrupt line combined with the testable input line INT/TO
- Single-level interrupts: external, timer/event counter, serial I/O
- I<sup>2</sup>C-compatible serial I/O that can be used in single or multi-master systems (serial I/O data and clock via P10 and P11 port lines, respectively)
- 8-bit programmable timer/event counter
- Internal oscillator, generated with inductor, crystal, ceramic resonator or external source
- Over 80 instructions (based on MAB8048)
- All instructions 1 or 2 cycles, cycle time dependent on oscillator frequency
- Single 5 V power supply
- 0 to 70 °C operating temperature range, also versions for -40 to 85 °C and -40 to 110 °C

### PACKAGE OUTLINES

MAB/F8422/42P: 20-lead DIL; plastic (SOT-146). MAF84A22/A42P: 20-lead DIL; plastic (SOT-146).






Fig. 1 Block diagram of the MAB8422/8442.

40

March 1985

# FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

# SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER

## DESCRIPTION

The PC80CXX family of single-chip 8-bit CMOS microcontrollers consists of:

- The PCB80C48 and PCB80C49 with resident mask programmed ROM.
- The PCB80C35 and PCB80C39 without resident program memory for use with external EPROM/ROM.

All versions are pin and function compatible to their NMOS counter parts but with additional features and high performance.

The PC80CXX family are designed to be efficient control processors as well as arithmetic processors. Their instruction set allows the user to directly set and reset individual I/O lines as well as test individual bits within the accumulator. A large variety of branch and table look-up instructions enable efficient implementation of standard logic functions. Code efficiency is high; over 70% of the instructions are single byte; all others are two byte.

An on-chip 8-bit counter is provided, which can count either machine cycles ( $\div$  32) or external events. The counter can be programmed to cause an interrupt to the processor.

Program and data memories can be expanded using standard devices. Input/output capabilities can be expanded using standard devices.

The family has low power consumption and in addition a power-save is provided.

#### FEATURES


- 8-bit CPU, ROM, RAM, I/O in a single 40-pin package
- PCB80C48: 1K x 8 ROM, 64 x 8 RAM
- PCB80C49: 2K x 8 ROM, 128 x 8 RAM
- Internal counter/timer
- Internal oscillator, clock driver
- Single-level interrupts: external and counter/timer
- 17 internal registers: accumulator, 16 addressable registers
- Over 90 instructions: 70% single byte
- All instructions: 1 or 2 cycles
- Easily expandable memory and I/O
- TTL compatible inputs and outputs
- Single 5 V supply
- Wide frequency operating range
- Low current consumption

### APPLICATIONS

- Peripheral interfaces and controllers
- Test and measurement instruments
- Sequencers
- Audio/video systems
- Environmental control systems
- Modems and data enciphering

#### PACKAGE OUTLINES

PCB80C35/C39/C48/C49P: 40-lead DIL; plastic (SOT-129). PCB80C35/C39/C48/C49WP: 44-lead plastic leaded-chip-carrier (PLCC); SOT-187.



סע Ó Õ ;B80C Û

308 0 0

48/ ώ

റ് O

39 49

Ű

Fig. 1 Block diagram.

# LCD DUPLEX DRIVER

## GENERAL DESCRIPTION

The PCF2100 is a single chip, silicon gate CMOS circuit designed to drive an LCD (Liquid Crystal Display) with up to 40 segments in a duplex manner; specially for low voltage applications. A threeline bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

#### Features

- 40 LCD-segment drive capability
- Supply voltage 2,25 to 6,5 V
- Low current consumption

- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possibility




Fig. 1 Block diagram.

### PACKAGE OUTLINES

PCF2100P: 28-lead DIL; plastic (SOT-117D). PCF2100T: 28-lead mini-pack; plastic (SO-28; SOT-136A).

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage with respect to $V_{ extsf{SS}}$	V <sub>DD</sub>	-0,3 to 8 V
Voltage on any pin	Vn	V <sub>SS</sub> –0,3 to V <sub>DD</sub> + 0,3 V
Operating ambient temperature range	T <sub>amb</sub>	-40 to + 85 °C
Storage temperature range	T <sub>stg</sub>	-55 to + 125 °C

# HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

# CHARACTERISTICS

 $V_{DD}$  = 2,25 to 6,5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to + 85 °C;  $R_o$  = 1 MΩ;  $C_o$  = 680 pF; unless otherwise specified

parameter	condition	symbol	min.	typ.	max,	unit
Supply current	no external load	IDD	_	10	50	μA
Supply current	no external load;					
	$T_{amb} = -25 \text{ to} + 85 ^{\circ}\text{C}$	DD	-	-	30	μA
Display frequency	see Fig. 8; T = 680 μs	flcd	60	80	100	Hz
D.C. component						
of LCD drive	with respect to $V_{SX}$	V <sub>BP</sub>	-	± 10 ″		mV
Load on each segment				_	10	MΩ
driver			-	-	500	рF
Load on each backplane					1	MΩ
driver			-	-	5	nF
Input voltage HIGH		VIH	2	-	-	V
Input voltage LOW	see Fig. 9	VIL	-	-	0,6	v
Rise time						
V <sub>BP</sub> to V <sub>SX</sub>	max. load	tr	-	20	-	μs
Inputs CLB, DATA, DLEN	see note on next page					
Rise and fall times	see Fig. 2	t <sub>r</sub> , t <sub>f</sub>		_	10	μs
CLB pulse width HIGH	see Fig. 2		1			I. I
		twh		_	_	μs
CLB pulse width LOW	see Fig. 2	<sup>t</sup> WL	9	-	-	μs

# CHARACTERISTICS (continued)

parameter	condition	symbol	min.	typ.	max.	unit
Data set-up time DATA ─► CLB	see Fig. 2	tSUDA	8	_	_	μs
Data hold time DATA ─► CLB	see Fig. 2	thdda	8	_	-	μs
Enable set-up time DLEN> CLB	see Fig. 2	tSUEN	1	_	_	μs
Disable set-up time CLB — DLEN	see Fig. 2	tsudi	8	_	_	μs
Set-up time (load pulse) DLEN ─► CLB	see Fig. 2	tSULD	8	_	_	μs
Busy-time from load pulse to next start of						
transmission	see Fig. 2	<sup>t</sup> BUSY	8	_	-	μs
Set-up time (leading zero) DATA — CLB	see Fig. 2	tSULZ	8	_	_	μs

## Note

All timing values are referred to  $V_{IH\,min}$  and  $V_{IL\,max}$ \*(see Fig. 2). If external resistors are used in the bus lines (see Fig. 9), the extra time constant has to be added.

\* With an input voltage swing of V<sub>ILmax</sub>- 0,1 V to V<sub>IHmin</sub> + 0,1 V.




Fig. 2 CBUS timing.

46

July 1984




Fig. 3 CBUS data format.

#### Notes to Fig. 3

An LCD segment is activated when the corresponding DATA-bit is HIGH.


When DATA-bit 21 is HIGH, the A-latches (BP1) are loaded. With DATA-bit 21 LOW, the B-latches (BP2) are loaded.


CLB-pulse 23 transfers data from shift register to selected latches.

The following tests are carried out by the bus control logic:

- a. Test on leading zero.
- b. Test on number of DATA-bits.
- c. Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load conditions (load pulse width DLEN is LOW) and the driver is ready to receive new data.





 $T_{amb} = -40 \text{ °C}; - - T_{amb} = +25 \text{ °C};$ - · - · T<sub>amb</sub> = +85 °C.





Fig. 6 Display frequency as a function of  $R_0 \times C_0$  time;  $T_{amb} = 25 \ ^{o}C$ .






Fig. 7 Supply current as a function of supply voltage.

----- T<sub>amb</sub> = -40 °C; --- T<sub>amb</sub> = + 25 °C; ---- T<sub>amb</sub> = + 85 °C.




Fig. 8 Timing diagram.





Fig. 9 Input circuitry.

### Note to Fig. 9

V<sub>SS</sub> line is common. In systems where it is expected that  $V_{DD2} > V_{DD1} + 0.5$  V, a resistor should be inserted to reduce the current flowing through the input protection. Maximum input current  $\leq 40 \ \mu$ A.



(1) In the slave mode, the serial resistors between BP1 and BP2 of the PCF2100 and the backplane of the LCD must be > 2,7 k $\Omega$ . In most applications the resistance of the interconnection to the LCD already has a higher value.


Fig. 10 Diagram showing expansion possibility.

### Note to Fig. 10

By connecting OSC to  $V_{SS}$  the BP-pins become inputs and generate signals synchronized to the single oscillator frequency, thus allowing expansion of several PCF2111, PCF2110 and PCF2100 ICs up to the BP drive capability of the master.

PCF2111 is a 64 LCD-segment driver.

PCF2110 is a 60 LCD-segment driver plus 2 LED driver outputs.



PIN	NING						
Sup	Supply						
2	V <sub>DD</sub>	Positive supply					
4	$v_{SS}$	Negative supply					
Inp	uts						
3	OSC	Oscillator input					
27	DATA	Data line					
28	DLEN	Data line enable	CBUS				
1	CLB	Clock burst	ļ				
Out	puts						
26 25		Backplane drivers of LCD)	(common				
S1 t	o S20	LCD driver outputs					

Fig. 11 Pinning diagram.



# LCD DUPLEX DRIVER

### GENERAL DESCRIPTION

The PCF2110 is a single chip, silicon gate CMOS circuit designed to drive 2 LEDs (Light Emitting Diodes) and an LCD (Liquid Crystal Display) with up to 60 segments in a duplex manner; specially for low voltage applications. A three-line bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

#### Features

- 60 LCD-segment drive capability
- Two LED-driver outputs
- Supply voltage 2,25 to 6,5 V
- Low current consumption

- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possibility




Fig. 1 Block diagram.

### PACKAGE OUTLINES

PCF2110P: 40-lead DIL; plastic (SOT-129). PCF2110T: 40-lead mini-pack; plastic (VSO-40; SOT-158A).

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage with respect to $V_{ extsf{SS}}$	V <sub>DD</sub>	0,3 to 8 V
Voltage on any pin	v <sub>n</sub>	$V_{SS}$ –0,3 to $V_{DD}$ + 0,3 V
Operating ambient temperature range	T <sub>amb</sub>	-40 to + 85 °C
Storage temperature range	T <sub>stg</sub>	55 to + 125 °C

# HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

# CHARACTERISTICS

 $V_{DD}$  = 2,25 to 6,5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to + 85 °C;  $R_o$  = 1 M $\Omega$ ;  $C_o$  = 680 pF; unless otherwise specified

parameter	condition	symbol	min.	typ.	max.	unit
Supply current	no external load	IDD		10	50	μA
Supply current	no external load;					
	$T_{amb} = -25 \text{ to} + 85 ^{\circ}\text{C}$	DD	-	-	30	μA
Display frequency	see Fig. 9; T = 680 µs	fLCD	60	80	100	Hz
D.C. component						
of LCD drive	with respect to V <sub>SX</sub>	VBP	-	± 10	-	mV
Load on each segment				-	10	MΩ
driver			-	-	500	pF
Load on each backplane driver			-	-	1	MΩ
		.,	-	-	5	nF
Input voltage HIGH	see Fig. 10	VIH	2		-	V
Input voltage LOW	)	VIL	-	-	0,6	V
Rise time						
V <sub>BP</sub> to V <sub>SX</sub>	max. load	t <sub>r</sub>		20	-	μs
LED outputs S31, S32	V <sub>DD</sub> = 3 V; T <sub>amb</sub> = 25 °C					
Output resistance	V <sub>OL</sub> = 0,2 V; see Fig. 4	Rout	-	-	25	Ω
Drain voltage	N-channel OFF	VLED	-	-	8	V
Drain current	maximum value	LEDmax	_	_	50	mA
Total power dissipation		Ptot		_	400	mW
Inputs CLB, DATA, DLEN	see note on next page					
Input capacitance	for SOT-129 package	CIN	_	_	10	pF
	for SOT-158A package	CIN	-	— ·	5	pF
Rise and fall times	see Fig. 2	t <sub>r</sub> , t <sub>f</sub>	-	-	10	μs
CLB pulse width HIGH	see Fig. 2	twH	1	_		μs
CLB pulse width LOW	see Fig. 2	tWL	9	_	-	μs

# CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
Data set-up time DATA → CLB	see Fig. 2	<sup>t</sup> SUDA	8	_	_	μs
Data hold time DATA — CLB	see Fig. 2	thdda	8		_	μs
Enable set-up time DLEN —► CLB	see Fig. 2	tSUEN	1	_	_	μs
Disable set-up time CLB —— DLEN	see Fig. 2	tsudi	8	_	-	μs
Set-up time (load pulse) DLEN ─► CLB	see Fig. 2	tSULD	8		_	μs
Busy-time from load pulse to next start of transmission	see Fig. 2	TBUSY	8			μs
Set-up time (leading zero)		-6031				
DATA — CLB	see Fig. 2	tSULZ	8	-	_	μs

# Note

All timing values are referred to  $V_{IH min}$  and  $V_{IL max}$ \*(see Fig. 2). If external resistors are used in the bus lines (see Fig. 10), the extra time constant has to be added.

\* With an input voltage swing of V<sub>IL max</sub>-0,1 V to V<sub>IHmin</sub> + 0,1 V.




Fig. 2 CBUS timing.

56

July 1984




Fig. 3 CBUS data format.

#### Notes to Fig. 3

An LCD segment is activated when the corresponding DATA-bit is HIGH.

When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. Bits 31 and 32 contain the LED output information. With DATA-bit 33 LOW, the B-latches (BP2) are loaded and bits 31 and 32 are ignored. CLB-pulse 35 transfers data from shift register to selected latches.

The following tests are carried out by the bus control logic:

- a. Test on leading zero.
- b. Test on number of DATA-bits.
- c. Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load condition (load pulse with DLEN is LOW) and the driver is ready to receive new data.






Fig. 4 LED driver circuitry.





 $T_{amb} = -40 \text{ °C}; - - - T_{amb} = +25 \text{ °C};$ -.-.  $T_{amb} = +85 \text{ °C}.$ 




Fig. 7 Display frequency as a function of  $R_0 \times C_0$  time;  $T_{amb} = 25 \ ^{o}C$ .




Fig. 6 Display frequency as a function of supply voltage;  $R_0C_0 = 680 \ \mu s$ .  $---- T_{amb} = -40 \ ^oC; --- T_{amb} = +25 \ ^oC;$  $-\cdot - \cdot T_{amb} = +85 \ ^oC.$ 




Fig. 8 Supply current as a function of supply voltage.

 $T_{amb} = -40 \text{ °C}; - - - T_{amb} = +25 \text{ °C};$ -  $\cdot - \cdot T_{amb} = +85 \text{ °C}.$ 

# July 1984




Fig. 9 Timing diagram.





Fig. 10 Input circuitry.

## Note to Fig. 10

V<sub>SS</sub> line is common. In systems where it is expected that  $V_{DD2} > V_{DD1} + 0.5$  V, a resistor should be inserted to reduce the current flowing through the input protection. Maximum input current  $\leq 40 \ \mu$ A.



(1) In the slave mode, the serial resistors between BP1 and BP2 of the PCF2110 and the backplane of the LCD must be  $> 2,7 \text{ k}\Omega$ . In most applications the resistance of the interconnection to the LCD already has a higher value.

Fig. 11 Diagram showing expansion possibility.

#### Note to Fig. 11

By connecting OSC to  $V_{SS}$  the BP-pins become inputs and generate signals synchronized to the single oscillator frequency, thus allowing expansion of several PCF2100, PCF2110 and PCF2111 ICs up to the BP drive capability of the master.

PCF2100 is a 40 LCD-segment driver. PCF2111 is a 64 LCD-segment driver.





Fig. 12 Pinning diagram for SOT-129 package.

PI	Ν	NI	NG	
----	---	----	----	--

Supply					
11	V <sub>DD</sub>	Positive supply			
13	V <sub>SS</sub>	Negative supply			
Inpu	uts				
12	OSC	Oscillator input			
8	DATA	Data line			
9	DLEN	Data line enable	CBUS		
10	CLB	Clock burst			
Outputs					

7 6		Backplane drivers (common of LCD)
S1 ·	to S30	LCD driver outputs
S31	, S32	LED driver outputs

July 1984



T INVING						
Supply						
V <sub>DD</sub>	Positive supply					
V <sub>SS</sub>	Negative supply					
uts						
OSC	Oscillator input					
DATA	Data line					
DLEN	Data line enable CBUS					
CLB	Clock burst					
puts						
BP1	Backplane drivers (common of					
BP2 🗍	LCD)					
to S <b>30</b>	LCD driver outputs					
, S32	LED driver outputs					
	ply VDD VSS oSC DATA DLEN CLB puts BP1   BP2   oo S30					

PINNING

Fig. 13 Pinning diagram for VSO-40; SOT-158A package.

# LCD DUPLEX DRIVER

# GENERAL DESCRIPTION

The PCF2111 is a single chip, silicon gate CMOS circuit designed to drive an LCD (Liquid Crystal Display) with up to 64 segments in a duplex manner; specially for low voltage applications. A three-line bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

#### Features

- 64 LCD-segment drive capability
- Supply voltage 2,25 to 6,5 V
- Low current consumption
- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possiblity




Fig. 1 Block diagram.

#### PACKAGE OUTLINES

PCF2111P: 40-lead DIL; plastic (SOT-129). PCF2111T: 40-lead mini-pack; plastic (VSO-40; SOT-158A).

#### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage with respect to $V_{ extsf{SS}}$	V <sub>DD</sub>	0,3 to 8 V
Voltage on any pin	v <sub>n</sub>	$V_{SS}$ 0,3 to $V_{DD}$ + 0,3 V
Operating ambient temperature range	⊤ <sub>amb</sub>	-40 to + 85 °C
Storage temperature range	T <sub>stg</sub>	–55 to +125 °C

#### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

### CHARACTERISTICS

 $V_{DD}$  = 2,25 to 6,5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to + 85 °C;  $R_o$  = 1 MΩ;  $C_o$  = 680 pF; unless otherwise specified

parameter	condition	symbol	min.	typ.	max.	unit
Supply current	no external load	IDD	' .	10	50	μA
Supply current	no external load; T <sub>amb</sub> =25 to + 85 <sup>o</sup> C	IDD	_	-	30	μA
Display frequency	see Fig. 8; T = 680 µs	fLCD	60	80	100	Hz
D.C. component of LCD drive	with respect to $V_{SX}$	V <sub>BP</sub>	_	± 10	_	mV
Load on each segment driver			-	-	10 500	MΩ pF
Load on each backplane driver			-	-	1 5	MΩ nF
Input voltage HIGH		VIH	2		-	ν
Input voltage LOW	see Fig. 9	VIL	-		0,6	V
Rise time V <sub>BP</sub> to V <sub>SX</sub>	max. load	t <sub>r</sub>	_	20	_	μs
Inputs CLB, DATA, DLEN	see note on next page					
Input capacitance	for SOT-129 package for SOT-158A package	C <sub>IN</sub> C <sub>IN</sub>	-	-	10 5	pF pF
Rise and fall times	see Fig. 2	t <sub>r</sub> , t <sub>f</sub>	-	— .	10	μs
CLB pulse width HIGH	see Fig. 2	twH	1	- <sup>1</sup>	_	μs
CLB pulse width LOW	see Fig. 2	twl	9	-	-	μs

#### CHARACTERISTICS (continued)

parameter	condition	symbol	min.	typ.	max.	unit
Data set-up time DATA ─► CLB	see Fig. 2	<sup>t</sup> SUDA	8	_	_	μs
Data hold time DATA	see Fig. 2	<sup>t</sup> HDDA	8	_	_	μs
Enable set-up time DLEN —► CLB	see Fig. 2	<sup>t</sup> SUEN	1	_	-	μs
Disable set-up time CLB DLEN	see Fig. 2	tsudi	8	_	_	μs
Set-up time (load pulse) DLEN ─► CLB	see Fig. 2	tSULD	8	_	_	μs
Busy-time from load pulse to next start of	-					
transmission	see Fig. 2	<sup>t</sup> BUSY	8	-	-	μs
Set-up time (leading zero) DATA ─► CLB	see Fig. 2	<sup>t</sup> SULZ	8	-	-	μs

### Note

All timing values are referred to V<sub>IH min</sub> and V<sub>IL max</sub>\* (see Fig. 2). If external resistors are used in the bus lines (see Fig. 9), the extra time constant has to be added.

\* With an input voltage swing of V<sub>1L max</sub>-0,1 V to V<sub>1Hmin</sub> + 0,1 V.




Fig. 2 CBUS timing.

66




Fig. 3 CBUS data format.


#### Notes to Fig. 3


An LCD segment is activated when the corresponding DATA-bit is HIGH. When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. With DATA-bit 33 LOW, the B-latches (BP2) are loaded. CLB-pulse 35 transfers data from shift register to selected latches.

The following tests are carried out by the bus control logic:

- a. Test on leading zero.
- b. Test on number of DATA-bits.
- c. Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load condition (load pulse with DLEN is LOW) and the driver is ready to receive new data.





 $T_{amb} = -40 \text{ °C}; - - T_{amb} = +25 \text{ °C};$ - . - .  $T_{amb} = +85 \text{ °C}.$ 




Fig. 6 Display frequency as a function of  $R_o \times C_o$  time;  $T_{amb} = 25$  °C.




Fig. 5 Display frequency as a function of supply voltage;  $R_0C_0 = 680 \ \mu s.$   $---- T_{amb} = -40 \ ^{\circ}C; --- T_{amb} = +25 \ ^{\circ}C;$   $---- T_{amb} = +85 \ ^{\circ}C.$ 




Fig. 7 Supply current as a function of supply voltage.

 $---- T_{amb} = -40 \text{ °C}; --- T_{amb} = +25 \text{ °C}; --- T_{amb} = +25 \text{ °C};$ 

68




Fig. 8 Timing diagram.





Fig. 9 Input circuitry.

#### Note to Fig. 9

V<sub>SS</sub> line is common. In systems where it is expected that  $V_{DD2} > V_{DD1} + 0.5 V$ , a resistor should be inserted to reduce the current flowing through the input protection. Maximum input current  $\leq 40 \ \mu$ A.



(1) In the slave mode, the serial resistors between BP1 and BP2 of the PCF2111 and the backplane of the LCD must be > 2,7 k $\Omega$ . In most applications the resistance of the interconnection to the LCD already has a higher value.


Fig. 10 Diagram showing expansion possibility for a 16-digit plus 16 decimal points LCD.

#### Note to Fig. 10

By connecting OSC to  $V_{SS}$  the BP-pins become inputs and generate signals synchronized to the single oscillator frequency, thus allowing expansion of several PCF2111, PCF2110 and PCF2100 ICs up to the BP drive capability of the master.

PCF2100 is a 40 LCD-segment driver; PCF2110 is a 60 LCD-segment driver plus 2 LED driver outputs.

70



### Fig. 11 Pinning diagram.

#### PINNING

Sup	ply		
2	V <sub>DD</sub>	Positive supply	
4	$V_{SS}$	Negative supply	
Inp	uts		
3	OSC	Oscillator input	
39	DATA	Data line	]
40	DLEN	Data line enable	CBUS
1	CLB	Clock burst	
			,

## Outputs

38 BP1		Backplane drivers (common of
37 BP2	Ĵ	LCD)
S1 to S32		LCD driver outputs



# LCD DRIVER

#### GENERAL DESCRIPTION

The PCF2112 is a single chip, silicon gate CMOS circuit designed to drive an LCD (Liquid Crystal Display) with up to 32 segments in direct drive; specially for low voltage applications. A three-line bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

#### Features

- 32 LCD-segment drive capability.
- Supply voltage 2,25 to 6,5 V.
- Low current consumption.
- Serial data input.
- CBUS control.
- One-point built-in oscillator.
- Expansion possibility.




Fig. 1 Block diagram.

#### PACKAGE OUTLINES

PCF2112P:40-lead DIL; plastic (SOT-129). PCF2112T:40-lead mini-pack; plastic (VSO-40; SOT-158A).

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage with respect to $V_{SS}$	V <sub>DD</sub>	-0,3 to 8 V
Voltage on any pin	Vn	$V_{SS}$ –0,3 to $V_{DD}$ + 0,3 V
Operating ambient temperature range	T <sub>amb</sub>	-40 to +85 °C
Storage temperature range	Τ <sub>stg</sub>	–55 to + 125 °C

#### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

### CHARACTERISTICS

 $V_{DD}$  = 2,25 to 6,5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to + 85 °C;  $R_o$  = 1 MΩ;  $C_o$  = 1,5 nF; unless otherwise specified.

	parameter	condition	symbol	min.	typ.	max.	unit
ſ	Supply current	no external load	IDD	-	10	50	μA
•	Supply current	no external load; T <sub>amb</sub> =25 to +85 °C	IDD	-	_	30	μA
	Display frequency	T = 1,5 ms	flcd	30	40	50	Hz
	Output resistance of each segment	1 - 10 - 10	Rs	-	-	10	kΩ
	Output resistance of backplane	$\begin{cases} I_0 = 10 \ \mu A \end{cases}$	R <sub>BP</sub>			2	kΩ
	Input voltage HIGH	and Fig. 9	VIH	2	-	-	v
	Input voltage LOW	see Fig. 8	VIL	-	-	0,6	V
	Inputs CLB,DATA,DLEN	see note on next page					
	Input capacitance	for SOT-129 package	CIN		_	10	рF
		for SOT-158A package	CIN	-	-	5	рF
	Rise and fall times	see Fig. 2	t <sub>r</sub> , t <sub>f</sub>	-	-	10	μs
	CLB pulse width HIGH	see Fig. 2	twh	1	-	-	μs
	CLB pulse width LOW	see Fig. 2	twl	9	-	-	μs

#### CHARACTERISTICS (continued)

parameter	condition	symbol	min.	typ.	max.	unit
Data set-up time DATA — CLB	see Fig. 2	<sup>t</sup> SUDA	8	_	_	μs
Data hold time DATA — CLB	see Fig. 2	<sup>t</sup> HDDA	8	-	-	μs
Enable set-up time DLEN CLB	see Fig. 2	<sup>t</sup> SUEN	1		-	μs
Disable set-up time CLB — DLEN	see Fig. 2	tsudi	8	—	_	μs
Set-up time (load pulse) DLEN	see Fig. 2	<sup>t</sup> SULD	8	-	_	μs
Busy-time from load pulse to next start of transmission	see Fig. 2	<sup>t</sup> BUSY	8		_	μs
Set-up time (leading zero) DATA CLB	see Fig. 2	<sup>t</sup> SULZ	8	-	-	μs

#### Note

All timing values are referred to  $V_{IHmin}$  and  $V_{ILmax}$ \*(see Fig. 2). If external resistors are used in the  $\leftarrow$  bus lines (see Fig. 8), an extra time constant has to be added.

\* With an input voltage swing of  $V_{1Lmax}$ -0,1 V to  $V_{1Hmin}$  + 0,1 V.




Fig. 2 CBUS timing.

76




Fig. 3 Data format.

#### Notes to Fig. 3


An LCD segment is activated when the corresponding DATA-bit is HIGH. When DATA-bit 33 is HIGH, the latches are loaded. CLB-pulse 35 transfers data from shift register to latches.

The following tests are carried out by the bus control logic:

- a. Test on leading zero.
- b. Test on number of DATA-bits.

c. Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load condition (load pulse with DLEN is LOW) and the driver is ready to receive new data.










Fig. 4 Output resistance of backplane and segments.


 $---- T_{amb} = -40 \text{ °C}; --- T_{amb} = +25 \text{ °C}; --- T_{amb} = +85 \text{ °C}.$ 











$$----- T_{amb} = -40 \text{ °C}; --- T_{amb} = +25 \text{ °C};$$
  
 $- \cdot - T_{amb} = +85 \text{ °C}.$ 





Fig. 8 Input circuitry.

#### Note to Fig. 8

 $V_{SS}$  line is common. In systems where it is expected that  $V_{DD2} > V_{DD1} + 0.5$  V, a resistor should be inserted to reduce the current flowing through the input protection. Maximum input current  $\leq 40 \ \mu$ A.



(1) In the slave mode, the serial resistor between BP of the PCF2112 and the backplane of the LCD  $\triangleleft$  must be > 2,7 k $\Omega$ . In most applications the resistance of the interconnection to the LCD already has a higher value.

Fig. 9 Diagram showing expansion possibility for an 8-digit plus 8 decimal points LCD.

#### Note to Fig. 9

By connecting OSC to  $V_{SS}$  the BP-pin becomes input and generates signals synchronized to the single oscillator frequency, thus allowing expansion of several PCF2112 ICs up to the BP drive capability of the master.




Fig. 10 Pinning diagram.

80

DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



# CLOCK/CALENDAR WITH SERIAL I/O

#### **GENERAL DESCRIPTION**

The PCF8573 is a low threshold, monolithic CMOS circuit that functions as a real time clock/calendar in the Inter IC (I<sup>2</sup>C) bus-oriented microcomputer systems. The device includes an addressable time counter and an addressable alarm register, both for minutes, hours, days and months. Three special control/status flags, COMP, POWF and NODA, are also available. Information is transferred serially via a two line bidirectional bus (I<sup>2</sup>C). Back-up for the clock during supply interruptions is provided by a 1,2 V nickel cadmium battery. The time base is generated from a 32,768 kHz crystal-controlled oscillator.

#### Features

- Serial input/output bus (I<sup>2</sup>C) interface for minutes, hours, days and months
- Additional pulse outputs for seconds and minutes
- Alarm register for presetting a time for alarm or remote switching functions
- Battery back-up for clock function during supply interruption
- Crystal oscillator control (32,768 kHz)

#### QUICK REFERENCE DATA

Supply voltage range (clock)	V <sub>DD</sub> -V <sub>SS1</sub>		1,1 to 6,0 V
Supply voltage range (I <sup>2</sup> C interface)	V <sub>DD</sub> -V <sub>SS2</sub>		2,5 to 6,0 V
Crystal oscillator frequency	fosc	typ.	32,768 kHz

#### PACKAGE OUTLINES

PCF8573P: 16-lead DIL; plastic (SOT-38). PCF8573T: 16-lead mini-pack; plastic (SO-16L; SOT-162A).




Fig. 1 Block diagram.

1

2

3

4

5

6

7

8

9

10

11


12

13

14

15

16



### PINNING

A0

A1

COMP

SDA

SCL

EXTPF

PFIN

VSS2

MIN

SEC

FSET

TEST

OSCI

osco

VSS1

VDD

address input address input comparator output serial data line I<sup>2</sup>C bus serial clock line enable power fail flag input power fail flag input negative supply 2 (I<sup>2</sup>C interface) one pulse per minute output one pulse per second output oscillator tuning output test input; must be connected to VSS2 when not in use oscillator input oscillator input/output negative supply 1 (clock) common positive supply

Fig. 2 Pinning diagram.

#### FUNCTIONAL DESCRIPTION

#### Oscillator

The PCF8573 has an integrated crystal-controlled oscillator which provides the timebase for the prescaler. The frequency is determined by a single 32,768 kHz crystal connected between OSCI and OSCO. A trimmer is connected between OSCI and  $V_{DD}$ .

#### Prescaler and time counter

The prescaler provides a 128 Hz signal at the FSET output for fine adjustment of the crystal oscillator without loading it. The prescaler also generates a pulse once a second to advance the seconds counter. The carry of the prescaler and the seconds counter are available at the outputs SEC, MIN respectively, and are also readable via the I<sup>2</sup>C bus. The mark-to-space ratio of both signals is 1 : 1. The time counter is advanced one count by the falling edge of output signal MIN. A transition from HIGH to LOW of output signal SEC triggers MIN to change state. The time counter counts minutes, hours, days and months, and provides a full calendar function which needs to be corrected once every four years. Cycle lengths are shown in Table 1.

unit	number of bits	counting cycle	carry for following unit	content of month counter
minutes hours days	7 6 6	00 to 59 00 to 23 01 to 28	$59 \longrightarrow 00$ $23 \longrightarrow 00$ $28 \longrightarrow 01$ or 29 \longrightarrow 01	2 (see note)
months	5	01 to 30 01 to 31 01 to 12	$30 \longrightarrow 01$ $31 \longrightarrow 01$ $12 \longrightarrow 01$	4, 6, 9, 11 1, 3, 5, 7, 8, 10, 12

Table 1 Cycle length of the time counter

Note: Day counter may be set to 29 by a write transmission with EXECUTE ADDRESS.

#### Alarm register

The alarm register is a 24-bit memory. It stores the time-point for the next setting of the status flag COMP. Details of writing and reading of the alarm register are included in the description of the characteristics of the  $l^2$ C bus.

#### Comparator

The comparator compares the contents of the alarm register and the time counter, each with a length of 24 bits. When these contents are equal the flag COMP will be set 4 ms after the falling edge of MIN. This set condition occurs once at the beginning of each minute. This information is latched, but can be cleared by an instruction via the 1<sup>2</sup>C bus. A clear instruction may be transmitted immediately after the flag is set and will be executed. Flag COMP information is also available at the output COMP. The comparison may be based upon hours and minutes only if the internal flag NODA (no date) is set. Flag NODA can be set and cleared by separate instructions via the 1<sup>2</sup>C bus, but it is undefined until the first set or clear instruction has been received. Both COMP and NODA flags are readable via the 1<sup>2</sup>C bus.

#### FUNCTIONAL DESCRIPTION (continued)

#### Power on/power fail detection

If the voltage  $V_{DD}-V_{SS1}$  falls below a certain value the operation of the clock becomes undefined. Thus a warning signal is required to indicate that faultless operation of the clock is not guaranteed. This information is latched in a flag called POWF (Power Fail) and remains latched after restoration of the correct supply voltage until a write procedure with EXECUTE ADDRESS has been received. The flag POWF can be set by an internally generated power fail level-discriminator signal for application with ( $V_{DD}-V_{SS1}$ ) greater than  $V_{TH1}$ , or by an externally generated power fail signal for application with ( $V_{DD}-V_{SS1}$ ) less than  $V_{TH1}$ . The external signal must be applied to the input PFIN. The input stage operates with signals of any slow rise and fall times. Internally or externally controlled POWF can be selected by input EXTPF as shown in Table 2.

Table 2 Power fail selection

EXTPF	PFIN	function
0	0	power fail is sensed internally
0	1	test mode
1	0	power fail is sensed externally
1	1	no power fail sensed

0 : connected to V<sub>SS1</sub> (LOW)

1 : connected to V<sub>DD</sub> (HIGH)

The external power fail control operates by absence of the  $V_{DD}-V_{SS2}$  supply. Therefore the input levels applied to PFIN and EXTPF must be within the range of  $V_{DD}-V_{SS1}$ . A LOW level at PFIN indicates a power fail. POWF is readable via the I<sup>2</sup>C bus. A power on reset for the I<sup>2</sup>C bus control is generated on-chip when the supply voltage  $V_{DD}-V_{SS2}$  is less than  $V_{TH2}$ .

#### Interface level shifters

The level shifters adjust the 5 V operating voltage ( $V_{DD}-V_{SS2}$ ) of the microcontroller to the internal supply voltage ( $V_{DD}-V_{SS1}$ ) of the clock/calendar. The oscillator and counter are not influenced by the  $V_{DD}-V_{SS2}$  supply voltage. If the voltage  $V_{DD}-V_{SS2}$  is absent ( $V_{SS2} = V_{DD}$ ) the output signal of the level shifter is HIGH because  $V_{DD}$  is the common node of the  $V_{DD}-V_{SS2}$  and the  $V_{DD}-V_{SS1}$  supplies. Because the level shifters invert the input signal, the internal circuit behaves as if a LOW signal is present on the inputs. FSET, SEC, MIN and COMP are CMOS push-pull output stages. The driving capability of these outputs is lost when the supply voltage  $V_{DD}-V_{SS2} = 0$ .

#### CHARACTERISTICS OF THE I<sup>2</sup>C BUS

The I<sup>2</sup> C bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### Bit transfer (see Fig. 3)

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig. 3 Bit transfer.

#### Start and stop conditions (see Fig. 4)

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig. 4 Definition of start and stop conditions.

#### System configuration (see Fig. 5)

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig. 5 System configuration.

#### CHARACTERISTICS OF THE I<sup>2</sup>C bus (continued)

#### Acknowledge (see Fig. 6)

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition. (See Fig. 13 and Fig. 14.)





Fig. 6 Acknowledgement on the I<sup>2</sup>C bus.

#### **Timing specifications**

Within the I<sup>2</sup>C bus specifications a high-speed mode and a low-speed mode are defined. The PCF8573 operates in both modes and the timing requirements are as follows:

#### High-speed mode

Masters generate a bus clock with a maximum frequency of 100 kHz. Detailed timing is shown in Fig. 7.




#### Where:

<sup>t</sup> BUF	t≥tLOWmin	The minimum time the bus must be free before a new transmission can start
<sup>t</sup> HD; STA	t≥tHIGHmin	Start condition hold time
<sup>t</sup> LOWmin	4,7 μs	Clock LOW period
<sup>t</sup> HIGHmin	4 μs	Clock HIGH period
<sup>t</sup> SU; STA	t≥t <sub>LOWmin</sub>	Start condition set-up time, only valid for repeated start code
<sup>t</sup> HD; DAT	$t \ge 0 \ \mu s$	Data hold time
<sup>t</sup> SU; DAT	t ≥ 250 ns	Data set-up time
t <sub>R</sub>	t ≤ 1 <i>µ</i> s	Rise time of both the SDA and SCL line
tF	t ≤ 300 ns	Fall time of both the SDA and SCL line
<sup>t</sup> SU; STO	t≥t <sub>LOWmin</sub>	Stop condition set-up time

#### Note

All the values refer to V<sub>IH</sub> and V<sub>IL</sub> levels with a voltage swing of V<sub>DD</sub> to V<sub>SS2</sub>.





#### Where:

Clock tLOWmin	4,7 μs
<sup>t</sup> HIGHmin	4 μs
The dashed line is the acknowledgement	of the receiver
Mark-to-space ratio	1 : 1 (LOW-to-HIGH)
Max. number of bytes	unrestricted
Premature termination of transfer	allowed by generation of STOP condition
Acknowledge clock bit	must be provided by the master

### CHARACTERISTICS OF THE I<sup>2</sup>C BUS (continued)

#### Low-speed mode

Masters generate a bus clock with a maximum frequency of 2 kHz; a minimum LOW period of 105  $\mu$ s and a minimum HIGH period of 365  $\mu$ s. The mark-to-space ratio is 1 : 3 LOW-to-HIGH. Detailed timing is shown in Fig. 9.




Fig. 9 Timing of the low-speed mode.


Where:

tBUF	t ≥ 105 µs (t <sub>LOWmin</sub> )
<sup>t</sup> HD; STA	t ≥ 365 µs (t <sub>HIGHmin</sub> )
<sup>t</sup> LOW	130 μs ± 25 μs
thigh	390 µs ± 25 µs
<sup>t</sup> SU; STA	130 μs ± 25 μs*
<sup>t</sup> HD; DAT	t ≥ 0 μs
<sup>t</sup> SU; DAT	t ≥ 250 ns
<sup>t</sup> R	t ≪ 1 µs
tF	t ≤ 300 ns
<sup>t</sup> SU; STO	130 μs ± 25 μs

#### Note

All the values refer to V<sub>IH</sub> and V<sub>IL</sub> levels with a voltage swing of V<sub>DD</sub> to V<sub>SS2</sub>, for definitions see high-speed mode.

\* Only valid for repeated start code.





# Where:

Clock tLOWmin	130 μs ± 25 μs
<sup>t</sup> HIGHmin	390 µs ± 25 µs
Mark-to-space ratio	1:3 (LOW-to-HIGH)
Start byte	0000 0001
Max. number of bytes	6
Premature termination of transfer	not allowed
Acknowledge clock bit	must be provided by master

#### Note

The general characteristics and detailed specification of the I<sup>2</sup>C bus are described in a separate data sheet (serial data buses) in handbook: ICs for digital systems in radio, audio and video equipment.

#### ADDRESSING

Before any data is transmitted on the I<sup>2</sup>C bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure.

#### Slave address

The clock/calendar acts as a slave receiver or slave transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line. The clock calendar slave address is shown in Fig. 11.



Fig. 11 Slave address.

The subaddress bits A0 and A1 correspond to the two hardware address pins A0 and A1 which allows the device to have 1 of 4 different addresses.

#### Clock/calendar READ/WRITE cycles

The I<sup>2</sup>C bus configuration for different clock/calendar READ and WRITE cycles is shown in Fig. 12 and Fig. 13.




Fig. 12 Master transmitter transmits to clock/calendar slave receiver.

The write cycle is used to set the time counter, the alarm register and the flags. The transmission of the clock/calendar address is followed by the MODE-POINTER-WORD which contains a CONTROL-nibble (Table 3) and an ADDRESS-nibble (Table 4). The ADDRESS-nibble is valid only if the preceding CONTROL-nibble is set to EXECUTE ADDRESS. The third transmitted word contains the data to be written into the time counter or alarm register.

#### Table 3 CONTROL-nibble

	C2	C1	C0	function
0	0	0	0	execute address
0	0	0	1	read control/status flags
0	0	1	0	reset prescaler, including seconds counter; without carry for minute counter
0	0	1	1	time adjust, with carry for minute counter (see note)
0	1	0	0	reset NODA flag
0	1	0	1	set NODA flag
0	1	1	0	reset COMP flag

#### Note

If the seconds counter is below 30 there is no carry. This causes a time adjustment of max. -30 s. From the count 30 there is a carry which adjusts the time by max. +30 s.

 Table 4
 ADDRESS-nibble

	B2	B1	в0	addressed to:
0 0 0 0 0 0 0	0 0 0 1 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1	time counter hours time counter minutes time counter days time counter months alarm register hours alarm register minutes alarm register days alarm register months

DEVELOPMENT DATA

At the end of each data word the address bits B1, B0 will be incremented automatically provided the preceding CONTROL-nibble is set to EXECUTE ADDRESS. There is no carry to B2.


Table 5 shows the placement of the BCD upper and lower digits in the DATA byte for writing into the addressed part of the time counter and alarm register respectively.

Table 5 Placement of BCD digits in the DATA byte

MSE	SB DATA LSB					LSB		
	uppei	<sup>,</sup> digit	1	lower digit				
UD	UC	UB	UA	LD	LC	LB	LA	addressed to:
× × × ×	X D X X	D D D X	D D D D	D D D D	D D D D	D D D D	D D D D	hours minutes days months

Where "X" is the don't care bit and "D" is the data bit.


Acknowledgement response of the clock calendar as slave receiver is shown in Table 6.



(1) The master receiver must signal an end of data to the slave transmitter by *not* generating an acknowledge on the *last byte* that has been clocked out of the slave.

Fig. 13 Master transmitter reads clock/calendar after setting mode pointer.

To read the addressed part of the time counter and alarm register, plus information from specified control/status flags, the BCD digits in the DATA byte are organized as shown in Table 7.



(1) The master receiver must signal an end of data to the slave transmitter by *not* generating an acknowledge on the *last byte* that has been clocked out of the slave.

Fig. 14 Master reads clock/calendar immediately after first byte.

The status of the MODE-POINTER-WORD concerning the CONTROL-nibble remains unchanged until a write to MODE POINTER condition occurs.

### ADDRESSING (continued)

Table 6 Slave receiver acknowledgement

									nowledge on byt	e
	mode pointer								mode pointer	data
	C2	C1	CO		B2	B1	B0			
0	0	0	0	0	x	x	x	yes	yes	yes
0	0	0	0	1	X	X	X	yes	no	no
0	0	0	1	X	X	X	X	yes	yes	no
0	0	1	0	X	X	X	X	yes	yes	no
0	0	1	1	X	X	X	X	yes	yes	no
0	1	0	0	X	X	X	X	yes	yes	no
0	1	0	1	X	X	X	X	yes	yes	no
0	1	1	0	X	X	X	X	yes	yes	no
0	1	1	1	X	X	X	X	yes	no	no
1	х	Х	х	Х	X	Х	X	yes	no	no

Where "X" is the don't care bit.

Table 7 Organization of the BCD digits in the DATA byte

MSE	3		DA	ΤA			LSB	
	upper	digit	:		lov	ver digit		
UD	UC	UB	UA	LD	LC	LB	LA	addressed to
0	0	D	D	D	D	D	D	hours
0	D	D	D	D	D	D	D	minutes
0	0	D	D	D	D	D	D	days
0	0	0	D	D	D	D	D	months
0	0	0	*	**	NODA	COMP	POWF	control/status flags

Where: "D" is the data bit.

\* = minutes.

\*\* = seconds.

#### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage ranges	V <sub>DD</sub> -V <sub>SS1</sub>	-0,3 to +3	3 V
	V <sub>DD</sub> –V <sub>SS2</sub>	-0,3 to +3	3 V
Voltage on pins 4 and 5		V <sub>SS2</sub> 0,8 to V <sub>DD</sub> + 0,8	3 V*
Voltage on pins 6, 7, 13 and 14		V <sub>SS1</sub> 0,6 to V <sub>DD</sub> + 0,0	6 V
Voltage on any other pin		V <sub>SS2</sub> 0,6 to V <sub>DD</sub> + 0,0	8 V
Input current	կ	max. 10	) mA
Output current	۱ <sub>0</sub>	max. 10	) mA
Power dissipation per output	PO	max. 10	) mW
Total power dissipation per package	P <sub>tot</sub>	max. 20	) mW
Operating ambient temperature range	T <sub>amb</sub>	-40 to + 8	5 °C
Storage temperature range	т <sub>stg</sub>	-55 to + 12	5 °C .

### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

\* Impedance min. 500  $\Omega$ .

### CHARACTERISTICS

V<sub>SS2</sub> = 0 V; T<sub>amb</sub> = -40 to + 85 °C unless otherwise specified. Typical values at T<sub>amb</sub> = + 25 °C

parameter	symbol	min.	typ.	max.	unit
Supply					
Supply voltage (I <sup>2</sup> C interface)	V <sub>DD</sub> -V <sub>SS2</sub>	2,5	5	6,0	v
Supply voltage (clock)	V <sub>DD</sub> -V <sub>SS1</sub>	1,1	1,5	(V <sub>DD</sub> -V <sub>SS2</sub> )	v
Supply current $V_{SS1}$ at $V_{DD}-V_{SS1} = 1,5 V$ at $V_{DD}-V_{SS1} = 5 V$ Supply current $V_{SS2}$	<sup>-1</sup> SS1 <sup>-1</sup> SS1	 ^	3 12	10 50	μΑ μΑ
at $V_{DD} - V_{SS2} = 5 V$ ( $I_O = 0$ mA on all outputs)	-I <sub>SS2</sub>	-	_	50	μA
Inputs SCL, SDA, A0, A1, TEST					
Input voltage HIGH	VIH	0,7 × V <sub>DD</sub>	-	-	V
Input voltage LOW	VIL	-	-	0,3 × V <sub>DD</sub>	V
Input leakage current at V <sub>I</sub> = V <sub>SS2</sub> to V <sub>DD</sub>	±II	-	_	1	μA
Inputs EXTPF, PFIN					
Input voltage HIGH	VIH-VSS1	0,7 x (V <sub>DD</sub> V <sub>SS1</sub> )	_		v
Input voltage LOW	VIL-VSS1	0	_	0,3 × (V <sub>DD</sub> -V <sub>SS1</sub> )	v
Input leakage current at V <sub>I</sub> = V <sub>SS1</sub> to V <sub>DD</sub> at T <sub>amb</sub> = 25 °C;	±II	-	_	1	μA
$V_{I} = V_{SS1}$ to $V_{DD}$	± 11	-	-	0,1	μA
Outputs SEC, MIN, COMP, FSET (normal buffer outputs)					
Output voltage HIGH at $V_{DD}$ -V <sub>SS2</sub> = 2,5 V; -I <sub>O</sub> = 0,1 mA	∨он	V <sub>DD</sub> -0,4	-	_	v
at V <sub>DD</sub> V <sub>SS2</sub> = 4 to 6 V; I <sub>O</sub> = 0,5 mA	v <sub>он</sub>	V <sub>DD</sub> -0,4	-	_	v
Output voltage LOW at V <sub>DD</sub> -V <sub>SS2</sub> = 2,5 V; I <sub>O</sub> = 0,3 mA	V <sub>OL</sub>	_	_	0,4	v
at $V_{DD}$ -V <sub>SS2</sub> = 4 to 6 V; I <sub>O</sub> = 1,6 mA	V <sub>OL</sub>	-	-	0,4	v

### CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Output SDA (N-channel open drain)					
Output "ON": $I_0 = 3 \text{ mA}$ at $V_{DD} - V_{SS2} = 2,5 \text{ to } 6 \text{ V}$	VOL	_	-	0,4	v
Output "OFF" (leakage current) at V <sub>DD</sub> -V <sub>SS2</sub> = 6 V; V <sub>O</sub> = 6 V	I <sub>O</sub>	-	-	1	μA
Internal threshold voltage					
Power failure detection	V <sub>TH1</sub>	1	1,2	1,4	v
Power "ON" reset					
at V <sub>SCL</sub> = V <sub>SDA</sub> = V <sub>DD</sub>	V <sub>TH2</sub>	1,5	2,0	2,5	v
Rise and fall times of input signals					
Input EXTPF	t <sub>r</sub> , t <sub>f</sub>	_	_	1	μs
Input PFIN	t <sub>r</sub> , t <sub>f</sub>	_	_	∞	μs
Input signals except EXTPF and PFIN between V <sub>IL</sub> and V <sub>IH</sub> levels rise time	tr	_	_	1	μs
fall time	tf	-	_	0,3	μs
Frequency at SCL					
at $V_{DD} - V_{SS2} = 4$ to 6 V					
Pulse width LOW (see Figs 7 and 9)	tLOW	4,7		_	μs
Pulse width HIGH (see Figs 7 and 9)	tHIGH	4	_	_	μs
Noise suppression time constant at SCL and SDA input	TI	0,25	1	2,5	μs
Input capacitance (SCL, SDA)		0,20	· _	7	pF
			_	,	рі
Oscillator					
Integrated oscillator capacitance	Cout	-	40	-	рF
Oscillator feedback resistance	Rf	-	3	-	MΩ
Oscillator stability for: $\Delta(V_{DD}-V_{SS1}) = 100 \text{ mV}$ at $V_{DD}-V_{SS1} = 1,55 \text{ V};$ $T_{amb} = 25 ^{\circ}\text{C}$	f/f <sub>osc</sub>	_	2 x 10⁻ <sup>6</sup>		
Quartz crystal parameters					
Frequency = 32,768 kHz					
Series resistance	RS	-	-	40	kΩ
Parallel capacitance	CL	-	9	-	рF
Trimmer capacitance	CT	5	-	25	pF



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

APPLICATION INFORMATION






Fig. 15 Application example of the PCF8573 clock/calendar.





specifications are subject to change without notice.

# 7-BIT ANALOGUE-TO-DIGITAL CONVERTER (ADC 7)

#### GENERAL DESCRIPTION

The PNA7507, PNA7507A are monolithic NMOS 7-bit analogue-to-digital converters (ADC) designed for video applications. The difference between the two versions is the linearity. The device converts the analogue input signal into 7-bit binary coded digital words at a sampling rate of 15 MHz.

The circuit comprises 129 comparators, a reference resistor chain, transcoder stages, and TTL output buffers which are positive edge triggered. The digital output is selectable in two's complement or binary coding.

The use of separate outputs for overflow and underflow detection facilitates full-scale driving.

#### Features

- 7-bit resolution
- Digitizing rates up to 15 MHz
- No external sample and hold required
- High input impedance
- Binary or two's complement TTL outputs
- Overflow and underflow outputs
- Low reference current (200 μA typ.)
- Positive supply voltages (+ 5 V/+ 12 V)
- Low power consumption (350 mW typ.)
- Standard 24 pin package

#### QUICK REFERENCE DATA

#### Supply voltage range (pins 3, 12, 23) VDD 4,75 to 5,25 V Supply voltage range (pin 24) 11,4 to 12,6 V VDD 40 mA Supply current (pins 3, 12, 23) חח typ. Supply current (pin 24) 12 mA חח tvp. 2,4 V Reference voltage LOW (pin 20) Vrefi min. Reference voltage HIGH (pin 4) 5,2 V VrefH max. PNA7507 ± 1/2 LSB Linearity (± 0,4% full scale) PNA7507A Linearity (± 0,5% full scale) ± 2/3 LSB Bandwidth (-3 dB) в 6 MHz min. 15 MHz Clock frequency fCLK max. Total power dissipation Ptot 350 mW typ.


#### PACKAGE OUTLINE

24-lead DIL; plastic (SOT-101A).

#### Applications

- High-speed A/D conversion
- Video signal digitizing
- Radar pulse analysis
- Transient signal analysis
- High energy physics research

# PNA7507 PNA7507A



#### Note

All three pins 3, 12 and 23 must be connected to positive supply voltage + 5 V.

Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

Pl	IN	N	11	Ν	G

1	vI	analogue voltage input
2	AGND	analogue ground
3	V <sub>DD</sub>	positive supply voltage (+ 5 V)
4	V <sub>refH</sub>	reference voltage HIGH
5	STC	select two's complement
6	OVFL	overflow
7	bit 6	most-significant bit (MSB)
8	bit 5	
9	bit 4	
10	bit 3	
11	bit 2	
12	V <sub>DD</sub>	positive supply voltage (+ 5 V)
13	DGND	digital ground
14	<sup>f</sup> CLK	15 MHz clock input
15	bit 1	
16	bit 0	least-significant bit (LSB)
17	UNFL	underflow
18	n.c.	not connected
19	V <sub>BB</sub>	back bias output
20	V <sub>refL</sub>	reference voltage LOW
21	n.c.	not connected
22	n.c.	not connected
23	V <sub>DD</sub>	positive supply voltage (+ 5 V)
24	V <sub>DD</sub>	positive supply voltage (+ 12 V)

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

•				
Supply voltage range (pins 3, 12, 23)	V <sub>DD</sub>	0,5 to	+7	v
Supply voltage range (pin 24)	$v_{DD}$	-0,5 to	+ 13,5	V
Input voltage range	VI	-0,5 to	+7	V
Output current	I <sub>O</sub>		5	mΑ
Total power dissipation	P <sub>tot</sub>		tbf	mW
Storage temperature range	T <sub>stg</sub>	65 to	+ 150 9	oC
Operating ambient temperature range	Tamb	-10 to	+ 80	oC

# HANDLING

Inputs and output are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## CHARACTERISTICS

 $V_{DD5} = V_3$ , 12, 23-13 = 4,75 to 5,25 V;  $V_{DD12} = V_{24-2} = 11,4$  to 12,6 V;  $C_{BB} = 100$  nF;  $T_{amb} = 0$  to + 70 °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply					
Supply voltage (pins 3, 12, 23)	V <sub>DD</sub>	4,75	5,0	5,25	V
Supply voltage (pin 24)	V <sub>DD</sub>	11,4	12,0	12,6	v
Supply current (pins 3, 12, 23)	<sup>I</sup> DD	-	40	80	mA
Supply current (pin 24)	IDD	_	12	20	mA
Reference voltages					
Reference voltage LOW (pin 20)	V <sub>refL</sub>	2,4	2,5	2,6	v
Reference voltage HIGH (pin 4)	V <sub>refH</sub>	5,0	5,1	5,2	v
Reference current	Iref	120	200	280	μA
Inputs					
Clock input (pin 14)					
Input voltage LOW	VIL	-0,3	-	0,8	v
Input voltage HIGH	VIH	2,0	-	5,5	v
Digital input levels (STC, pin 5)*					
Input voltage LOW	VIL	0	-	0,8	V
Input voltage HIGH	VIH	2,0	-	5,5	v
Input current					
at V <sub>5-13</sub> = 0 V	- <sup>1</sup> 5	35	-	150	μA
Input leakage current (not STC)	ILI	-	-	10	μA
Analogue input levels (pin 1) at V <sub>refL</sub> = 2,5 V; V <sub>refH</sub> = 5,1 V					
Input voltage amplitude (peak-to-peak value)	N.c.		2,6		v
Input voltage (underflow)	V <sub>I(p-p)</sub> VI	_	2,0		v
Input voltage (overflow)	VI VI	_	2,5 5,1	_	v
Offset input voltage (underflow)	VI-V <sub>refL</sub>		10	_	mV
Offset input voltage (overflow)	VI-VrefL VI-VrefH	_	-10		mV
Input capacitance	C <sub>1-2</sub>	tbf	-10 40	tbf	pF
	V1-2		40		hi

\* When input voltage is LOW binary coding is selected; when input voltage is HIGH two's complement is selected; if pin 5 is open-circuit the input is HIGH. For output coding see Table 1.

# PNA7507 PNA7507A


parameter	symbol	min.	typ.	max.	unit
Outputs					
Digital voltage outputs (pins 6 to 11 and 15 to 17)					
Output voltage LOW at I <sub>O</sub> = 2 mA	V <sub>OL</sub>	0	-	-0,4	v
Output voltage HIGH at -I <sub>O</sub> = 0,2 mA	V <sub>OL</sub>	2,4	_	V <sub>DD5</sub>	v
Timing (see also Fig. 3)					
Clock input (pin 14)					
Clock frequency	<sup>f</sup> CLK	1	-	15	MHz
Clock cycle time LOW	<sup>t</sup> LOW	22	-	-	ns
Clock cycle time HIGH	thigh	22	-	-	ns
Input rise and fall times (note 1) rise time fall time	t <sub>r</sub> tf		-	3 3	ns ns
Analogue input (pin 1)					
Bandwidth (-3 dB)	В	6	-	-	MHz
Aperture time delay (note 2)	tad	-	8	15	ns
Aperture jitter time	<sup>t</sup> ai	-	0,2	0,4	ns
Digital outputs (note 3)					
Output hold time	tHOLD	6	20	-	ns
Output delay time	td	-	35	50	ns
Internal delay	tCY	-	3	-	clocks
Propagation delay time at f <sub>CLK</sub> = 13,5 MHz	t <sub>pd</sub>	228	_	272	ns
Transfer function					
PNA7507					
Linearity, integral and differential (± 0,4% full scale)		-	_	± 1/2	LSB
PNA7507A					
Linearity, integral and differential ( $\pm$ 0,5% full scale)		-		± 2/3	LSB

## Notes to timing characteristics

- 1. Clock input rise and fall times are at the maximum clock frequency (15 MHz).
- 2. The aperture time delay is referenced to the peak-to-peak value of the analogue input voltage at  $V_{I(p-p)} = 2,6 V$  (full scale); f = 5 MHz.
- 3. The timing values of the digital outputs at pins 6 to 11 and 15 to 17 are measured with the clock input reference level at 1,5 V.


step	V <sub>1-2</sub> (typ.)	UNFL	OVFL	binary bit 6 – bit 0	two's complement bit 6 — bit 0	
underflow	< 2,51	1	0	0 0 0 0 0 0 0	1000000	
0	2,51	0	0	000,0000	1000000	
1	2,53	0	0	0000001	1000001	
•	•	•	•			
•	•	•	•	• • • • • • •		steps
•	•	•	•	• • • • • • •		2 – 125
•	•	•	•		••••	
126	5,03	0	0	1111110	0111110	
127	5,05	0	0	1111111	0111111	
overflow	≥ 5,07	0	1	1 1 1 1 1 1 1	0111111	

Table 1 Output coding ( $V_{refL}$  = 2,5 V;  $V_{refH}$  = 5,08 V)





#### DEVELOPMENT DATA



7-bit analogue-to-digital converter (ADC 7)

PNA7507 PNA7507A

105



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice. PNA7518

# 8-BIT MULTIPLYING DAC

## **GENERAL DESCRIPTION**

The PNA7518 is a NMOS 8-bit multiplying digital-to-analogue converter (DAC) designed for video applications. The device converts a digital input signal into a voltage-equivalent analogue output at a sampling rate of 30 MHz.

The input signal is latched, then fed to a decoder which switches a transfer gate array (1 out of 256) to select the appropriate analogue signal from a resistor chain. Two external reference voltages supply the resistor chain.

The input latches are positive-edge triggered. The output impedance is approximately  $0.5 \text{ k}\Omega$  depending on the applied digital code. An additional operational amplifier is required for the 75  $\Omega$  output impedance. Two's complement is selected when STC (pin 11) is HIGH or is not connected.

#### Features

- TTL input levels
- Positive-edge triggered
- Analogue voltage output at 30 MHz sampling rate
- Binary or two's complement input
- Output voltage accuracy to within ± ½ of the input LSB

## QUICK REFERENCE DATA

Supply voltage range (pin 16)	VDD	4,5	to 5,5 V
Supply current (pin 16)	DD	typ.	50 mA
Reference voltage LOW (pin 2)	V <sub>refL</sub>	min.	0 V
Reference voltage HIGH (pin 9)	V <sub>refH</sub>	max.	2 V
Linearity at R <sub>L</sub> = 200 kΩ; V <sub>O</sub> = 2 V (peak-to-peak value)			±½ LSB
Bandwidth (–3 dB)			
at CL = 6 pF	В	min.	12 MHz
Clock frequency	<sup>f</sup> CLK	max.	30 MHz
Total power dissipation	P <sub>tot</sub>	typ.	300 mW

#### Applications

- Video data conversion
- CRT displays
- Waveform/test signal generation
- Colour/black-and-white graphics

# PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38WE-1).

# PNA7518





Fig. 1 Block diagram.



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 16)	V <sub>DD</sub>	-0,5 to +7 V
Input voltage range (pins 3, 4, 5, 6, 11, 12, 13, 14 and 15)	v <sub>l</sub>	-0,5 to + 7 V
Output voltage range (pin 1)	V <sub>AO</sub>	-0,5 to +7 V
Total power dissipation	P <sub>tot</sub>	max. 400 mW
Storage temperature range	T <sub>stg</sub>	65 to + 150 °C
Operating ambient temperature range	T <sub>amb</sub>	0 to + 70 °C

#### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

# PNA7518

# CHARACTERISTICS

 $V_{DD}$  = 4,5 to 5,5;  $V_{SS}$  = 0 V;  $C_{BB}$  = 100 nF;  $T_{amb}$  = 0 to + 70 °C; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
Supply (pin 16)					
Supply voltage	V <sub>DD</sub>	4,5	5	5,5	v
Supply current	ססי	-	50	80	mA
Reference voltages					
Reference voltage LOW (pin 2)	V <sub>refL</sub>	0,1	-	+ 2,1	ν
Reference voltage HIGH (pin 9)	V <sub>refH</sub>	0,1	-	+ 2,1	v
Reference ladder	R <sub>ref</sub>	150	230	300	Ω
Inputs					
Digital input levels (TTL) (note 1)					
input voltage LOW	VIL	0	-	0,8	V
input voltage HIGH	VIH	2,0	-	5,25	V
input leakage current	111	-	-	10	μA
Clock input (pin 10)		0			v
input voltage LOW input voltage HIGH	VIL VIH	0 2,0	-	0,8 5,25	v
input leakage current	<sup>↓</sup> LI	2,0	_	10	μA
frequency		1	_	30	MHz
pulse width HIGH	tPWH	10	_	_	ns
pulse width LOW	tPWL	10	-	-	ns
input rise time at f <sub>CLK</sub> = 30 MHz	t <sub>r</sub>	-	-	3	ns
input fall time at f <sub>CLK</sub> = 30 MHz	tf	-	-	3	ns
Output					
Analogue voltage output (pin 1)					
at R <sub>L</sub> = 200 k $\Omega$ )	VAO	0	-	2	V
Bandwidth ( $-3 \text{ dB}$ ) at C <sub>L</sub> = 6 pF	В	12	18	-	MHz
Switching characteristics (Fig. 3)					
Data set-up time	<sup>t</sup> SU;DAT	3	-	-	ns
Data hold time	tHD;DAT	4	-	-	ns
Propagation delay time, input to output	tPD	t <sub>CLK</sub> + 15	t <sub>CLK</sub> + 22	t <sub>CLK</sub> + 30	ns
Settling time: 10 to 90% full-scale change;					
$C_{L} = 6 \text{ pF}; R_{L} = 200 \text{ k}\Omega$	tS1	_	13	20	ns
Settling time to $\pm$ 1 LSB;					
$C_L = 6  pF; R_L = 200  k\Omega$	tS2	_	40	_	ns
_ · •					

# 8-bit multiplying DAC


# PNA7518


parameter	symbol	min.	typ.	max.	unit
Output transients (glitches) (note 2 and Fig. 3)					
1 LSB change:					
Maximum occurring at step 7F-80 (HEX) area amplitude	Vg	_	3 23	-	LSB LSB.ns
Generally:					
Maximum occurring at step 00-AA (HEX) are amplitude	Vg	-	5 41		LSB LSB.ns
Influence of clock frequency (note 2)					
Cross-talk at 2 x f <sub>CLK</sub> amplitude		_	2	_	LSB
area		-	8	-	LSB.ns


#### Notes to the characteristics

1. Inputs bit 0 to bit 7 are positive-edge triggered.

2. Measured at V<sub>refL</sub> = 2,0 V; 1 x LSB = 7,8 mV. The energy equivalent of output transients is given as the area contained by the graph of output amplitude (LSB) against time (ns). The glitch area is independent of the value of V<sub>ref</sub>. Glitch amplitudes and clock cross-talk can be reduced by using a shielded printed circuit board.







specifications are subject to change without notice.

SAA1043

# UNIVERSAL SYNC GENERATOR

# GENERAL DESCRIPTION

The SAA1043 generates the synchronizing waveforms required in all types of video source equipment (video cameras, film-scanners, video games, computer displays and similar applications). The device is programmable to suit standards SECAM 1, SECAM 2, PAL/CCIR, NTSC 1, NTSC 2, and PAL-M; the video game 624 and 524-line standards; and can be synchronized to an external sync signal. Inputs and outputs are CMOS compatible.

#### Features

- · Programmable to eight standards
- Horizontal frequency manipulation for application in non-standard systems
- Oscillator functions with LC or crystal elements
- Additional outputs to simplify camera signal processing
- Can be synchronized to an external sync signal
- Vertical reset for fast vertical lock
- Subcarrier lock in combination with subcarrier coupler SAA1044
- Very low power consumption


## QUICK REFERENCE DATA

Supply voltage range (pin 28)	V <sub>DD</sub>	5,7	to 7,5 V
Supply current (quiescent)	IDD	max.	10 µA
Oscillator frequency	fosci	max.	5,1 MHz

# PACKAGE OUTLINE 28-lead DIL; plastic (SOT-117).

113

February 1984





SAA1043

114

DEVELOPMENT DATA

# Universal sync generator

	1					
BC	1	U	28 V <sub>DD</sub>			
FH2	2		27 ID			
SI	3		26 CS			
FH3	4		25 CB			
х	5		24 H2			
Y	6		23 H1			
FD	7	SAA1043	22 DL			
FH80	8	3AA 1043	21 CLP			
VCR	9		20 V2			
osco	10		19 V1			
OSCI	11		18 RR			
PH	12		17 WMP			
NS	13		16 RI			
v <sub>ss</sub>	14		15 ECS			
7Z87660						
Fig. 2 Pinning diagram.						

# PINNING

PIN	INTING	
1	вс	burst flag/chroma blanking (SECAM) output
2	FH2	PAL identification output
3	SI	set identification input (SECAM, PAL, PAL-M)
4	FH3	400 Hz (PAL); 360 HZ (NTSC, PAL-M) and f <sub>H</sub> /3 (SECAM)
5	х	standard programming input
6	Y	standard programming input
7	FD	standard programming input
8	FH80	80 x f <sub>H</sub> output (1,25 MHz)
9	VCR	VCR standard input
10	OSCO	oscillator output
11	OSCI	oscillator input
12	PH	phase detector output
13	NS	no-sync detector output
14	V <sub>SS</sub>	negative supply voltage (ground)
15	ECS	external composite sync input
16	RI	vertical identification output
17	WMP	white measurement pulse output
18	RR	vertical reset input
19	V1	vertical drive output
20	V2	vertical drive output
21	CLP	clamp pulse output
22	DL	2 x f <sub>H</sub> input/output
23	H1	horizontal drive output
24	H2	horizontal drive output
25	CB	composite blanking output
26	CS	composite sync output
27	ID	SECAM identification output
28	$v_{DD}$	positive supply voltage

## FUNCTIONAL DESCRIPTION

#### Sync pulse generation

Programming of operating standard

The standard required for operation is programmed using the inputs X, Y and FD as shown in Table 1. The FD input selects 525 or 625-line working of the vertical counter (524 or 624-lines for video game standards) and also influences the choice of oscillator frequency as shown in Table 2.

standard	FD	X	Y
SECAM 1	0	0	0
SECAM 2	0	0	1
624	0	1	0
PAL/CCIR	0	1	1
NTSC 1	1	0	0
NTSC 2	1	0	1
524	1	1	0
PAL-M	1	1	1

Table 1 Programming of operating standard


positive logic: 1 = HIGH; 0 = LOW

#### Oscillator


The built-in oscillator of the SAA1043 functions with an external LC-circuit (Fig. 3) or with a crystal of the parallel resonance type (Fig. 4). For operation in the VCR mode the LC oscillator circuit is recommended. The frequencies required for the operating standards are shown in Table 2.


Table 2 Oscillator input frequencies

operating standard	osc. frequency (f <sub>OSCI</sub> ) MHz	vertical divider (FD)	vertical fre- quency (f <sub>V</sub> ) Hz	horizontal fre- quency (f <sub>H</sub> ) Hz
PAL, SECAM, 624	5,0	0	50	15625
್ಧNTSC, PAL-M, 524	5,034964	1	59,94	15734,26
PAL, SECAM, 624	2,5	H2 (pin 24)	50	15625
NTSC, PAL-M, 524	2,501748	H1 (pin 23)	59,94	15734,26



(1) Component values can be calculated from the formula  $f_{OSCI} = 1/2\pi\sqrt{LC_v}$  where  $C_v = C/2 + C_p$  and  $C_p$  = parasitic capacitance of typically 5 pF.






(1) Catalogue number of crystal: 8222 298 40760.


(2) All inputs not shown are at  $V_{SS}$ .

Fig. 4 Crystal oscillator circuit showing test set-up for oscillator frequency measurement.

#### Synchronization to an external sync signal

Use is made of the phase comparator output PH to lock the internally generated sync pulses to an external sync signal. Reset pulses derived at each falling edge of the external sync signal (ECS) reset the the sync counter which is clocked at the internal horizontal frequency by the horizontal counter. At each horizontal scan period the sync counter opens the sync pulse gate and allows the ECS to be applied to the phase comparator where it is compared with the phase of the internally generated horizontal sync pulse. When the two signals are in phase the output PH is in a high impedance state. When a phase difference exists PH is pulled towards  $V_{DD}$  or  $V_{SS}$  depending on the direction of the error (Fig. 5). The phase-analogue voltage on PH is used to correct the frequency at OSCI via a voltage-controlled oscillator and null the phase error between internal and external signals. Pulses occurring on the ECS outside of the sync pulse gating time (serration and equalization pulses) do not effect the phase comparator.





#### FUNCTIONAL DESCRIPTION (continued)

#### Synchronization to an external sync signal (continued)


The circuit will lock to standard and non-standard sync signals. With standard signals the resetting of the sync counter is permitted after 3/4 of the horizontal scan period and if one reset pulse is missed the next pulse will reset the counter. With non-standard signals a narrow reset window is imposed to avoid disturbances which would otherwise be visible on the screen during vertical blanking time. The width of this window is 64 - 15,2 < reset time  $< 64 + 15,2 \ \mu s$ . If a reset pulse does not occur within this window the same window timing is specified for the next horizontal scan.

A no-sync signal is generated by the sync pulse gate if the sync counter is not reset from the ECS. The no-sync signal (NS) occurs 6,4  $\mu$ s after the time of the missing reset pulse.

Detection of the vertical sync in the ECS is performed using a double sampling method which minimizes detection failures. Vertical lock is performed by comparing the internal vertical sync with a pulse derived from the ECS and using the result to modify the period of the vertical counter. This is achieved by manipulating the DL ( $2 \times f_H$ ) input to the vertical counter via the addition/subtraction logic. The DL pulses are added or suppressed to bring the circuit into lock in the shortest possible time; the direction taken is determined by a logic decision based on the half picture in which the ECS derived pulse occurred.

#### Use in non-standard systems

For systems requiring a non-standard horizontal frequency the number of horizontal scans per picture can be manipulated using the open drain input/output DL. The addition or suppression of pulses during the high ohmic period of DL modifies the vertical counter value. The suppression of two DL pulses per half picture will give one extra horizontal scan and the addition of two DL pulses will remove one horizontal scan from the half picture (see Fig. 6).




- (1) Normal waveform at DL;  $f_{DL} = 2 \times f_{H}$ .
- (2) Waveform at DL with two pulses suppressed increases the number of horizontal scans per half picture by 1.
- (3) Waveform at DL with two additional pulses decreases the number of horizontal scans per half picture by 1.

Fig. 6 Manipulation of the horizontal frequency for non-standard systems.

DEVELOPMENT DATA

#### **Output waveforms**

The output waveforms for the different modes of operation are shown in Figs 7 and 8.



(1) H = 1 horizontal scan.


Fig. 7 Typical output waveforms for PAL/CCIR and SECAM. In the 624-line mode the output waveforms are identical to the 1st half picture of PAL/CCIR and are not interlaced (0,5H subtracted from the waveform timing).

SAA1043

119

#### FUNCTIONAL DESCRIPTION (continued)

Output waveforms (continued)



# SAA1043

(1) H = 1 horizontal scan.

(2) NTSC mode reset; the 4th half picture is identical to the 2nd half picture for NTSC.

Fig. 8 Typical output waveforms for NTSC and PAL-M. In the 524-line mode the output waveforms are identical to the 1st half picture of NTSC and are not interlaced (0,5H subtracted from the waveform timing).

120

# WAVEFORM TIMING (Table 3, Figs 9 and 10)

The waveform timing depends on the frequency of the oscillator input ( $f_{OSCI}$ ). This is shown in Table 3 as the number (n) of oscillations at OSCI. The timings given are derived from n x  $t_{OSCI} \pm 100$  ns. One horizontal scan (H) =  $320 \times t_{OSCI} = 1/f_H$ . Note that the number of horizontal scans per half picture can be modified for non-standard systems using input/output DL as shown in Fig. 6.

Table 3 Waveform timing

parameter	symbol	PAL	NTSC	PAL-M	SECAM	unit	n
CS							
Horizontal sync							
pulse width	tWSC1	4,8	4,77	4,77	4,8	μs	24
Equalizing pulse width	<sup>t</sup> WSC2	2,4	2,38	2,38	2,4	μs	8
Serration pulse width	tWSC3	4,8	4,77	4,77	4,8	μs	24
Duration of pre- equalizing pulses	_	2,5	3	3	2,5	н	
Duration of post- equalizing pulses	-	2,5	3	3	2,5	н	
Duration of serration pulses	_	2,5	3	3,5	2,5	н	
<b>CB</b> Horizontal blanking pulse width		-					
PAL/SECAM/PAL-M	<sup>t</sup> WCB	12	-	11,12	12	μs	60
NTSC 1	tWCB		11,12	-	-	μs	56
NTSC 2	<sup>t</sup> WCB	-	10,53*	-		μs	53
Front porch	<sup>t</sup> PCBCS	1,6	1,59	1,59	1,6	μs	8
Duration of vertical blanking						autory resources were	
PAL/SECAM/PAL-M		25H+twcB		21H+tWCB	25H+twcB		
NTSC 1		-	21H+twcB	-			
NTSC 2			19H+twcB	-			
BC (PAL)							
Burst key pulse width	tWBC	2,4	2,38	2,38	-	μs	12
Sync to burst delay	<sup>t</sup> PCSBC	5,6	5,56	5,76	_	μs	28
Burst suppression	-	9	9	11	_	н	
Position of burst							
suppression: 1st half picture	-	H623 to H6	H523 to H6	H523 to H8	-	-	
2nd half picture		H310 to H318	H261 to H269	H260 to H270			
3rd half picture	-	H622 to H5	H523 to H6	H522 to H7	-		
4th half picture	-	H311 to H319	H261 to H269	H259 to H269		_	

# WAVEFORM TIMING (continued)

Table 3 (continued)

parameter	symbol	PAL	NTSC	PAL-M	SECAM	unit	n
BC (SECAM)						1	
Chroma pulse width	twbc	-			7,2	μs	36
Chroma to sync delay	<sup>t</sup> PBCCS	-		-	1,6	μs	8
Duration of vertical blanking: SECAM 1	1st half pi 2nd half p	cture: 25H - bicture: 24,5H	+ tWBC except	t H320 to H32 pt H7 to H15	8		
SECAM 2	1st half pi 2nd half p	icture: 25H + picture: 24,5H	<sup>+ t</sup> WBC I + tWBC				
CLP							
Clamp pulse width	<sup>t</sup> WCLP	2,4	2,38	2,38	2,4	μs	12
Sync to clamp delay	<sup>t</sup> PCSCLP	2,4	2,38	2,38	2,4	μs	12
DL							
Frequency	fDL	2 x f <sub>H</sub>	2 x f <sub>H</sub>	2 x f <sub>H</sub>	2 x f <sub>H</sub>	-	
Pulse width	tWDL	9,6	9,53	9,53	9,6	μs	48
DL to sync delay	TPCLCS	5,6	5,56	5,56	5,6	μs	28
FH80							
Frequency	fFH80	80 x f <sub>H</sub>	80 x f <sub>H</sub>	80 x f <sub>H</sub>	80 x f <sub>H</sub>	_	
Sync to FH80 delay	_	0,2	0,2	0,2	0,2	μs	1
H1, H2							
H1 pulse width	twH1	7,2	7,15	7,15	7,2	μs	36
H2 pulse width	twH2	7,2	7,15	7,15	7,2	μs.	36
H1 to sync delay	<sup>t</sup> PH1CS	0,8	0,79	0,79	0,8	μs	4
Sync to H2 delay	<sup>t</sup> PCSH2	0,8	0,79	0,79	0,8	μs	4
Repetition period	-	64	63,56	63,56	64	μs	
V1, V2							
V1 duration	_	10	6	6	10	н	
V2 duration	_	7,5	9	9	7,5	н	
V1 to sync delay	<sup>t</sup> PV1CS	1,6	1,59	1,59	1,6	μs	8
Sync to V2 delay	<sup>t</sup> PV2CS	1,6	1,59	1,59	1,6	μs	8
FH2							
Frequency	fFH2	f <sub>H</sub> /2	f <sub>H</sub> /2	f <sub>H</sub> /2	f <sub>H</sub> /2	_	
Sync to FH2 delay		0	0	0	0	μs	
FH3							
Frequency	f <sub>FH3</sub>	400	360	360	f <sub>H</sub> /3	_	
Sync to FH3 delay		_	-	_	0	μs	

## Universal sync generator

# SAA1043

parameter	symbol	PAL	NTSC	PAL-M	SECAM	unit	n
WMP							
WMP pulse width	-	2,4	2,38	2,38	2,4	μs	12
Sync to WMP delay	-	34,4	34,16	34,16	34,4	μs	172
Duration of WMP	-	10	9	9	10	н	
Position of WMP 1st half picture:		H163 to H173	H134 to H143	H134 to H143	H163 to H173	-	
2nd half picture:	-	H475 to H485	H396 to H405	H396 to H405	H475 to H485	-	
RI							
Frequency	-	f <sub>V</sub> /2	f <sub>V</sub> /2	f <sub>V</sub> /2	10f <sub>H</sub>	-	
Position of edges	-	H6 and H318	H7 and H269	H7 and H269	-	_	
ID							
ID pulse width	twid	12,0	11,12	11,12	12,0	μs	60
ID to sync delay	<sup>t</sup> PIDCS	1,6	1,59	1,59	1,6	μs	8
Position of ID 1st half picture:	_	H7 to H15	H8 to H22	H8 to H22	H7 to H15	_	
2nd half picture:	-	H320 to H328	H271 to H285	H271 to H285	H320 to H328	_	

\* Horizontal blanking pulse width for NTSC 2 can be 11, 12  $\mu$ s maximum.

# SAA1043

WAVEFORM TIMING (continued)




Fig. 9 Waveform timings: PAL/CCIR; SECAM; 624-line modes.

SAA1043




Fig. 10 Waveform timings: NTSC; PAL-M; 524-line modes.

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to $V_{ ext{SS}}$	V <sub>DD</sub>	-0	,5 to + 15 V
Input voltage range	$v_1$	0,5 to (V <sub>E</sub>	D+0,5)* V
Input current	±II	max.	10 mA
Output voltage range	vo	–0,5 to (V[	DD+0,5)* V
Output current	±ΙΟ	max.	10 mA
Power dissipation per output	PO	max.	100 mW
Total power dissipation per package	P <sub>tot</sub>	max.	200 mW
Operating ambient temperature range	T <sub>amb</sub>		25 to + 70 <sup>o</sup> C
Storage temperature range	т <sub>stg</sub>	5	5 to + 150 °C

\* V<sub>DD</sub> + 0,5 V not to exceed 15 V.

# CHARACTERISTICS

 $V_{DD}$  = 5,7 to 7,5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = --25 to +70  $^{o}\text{C}$  unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supplies					
Supply voltage	V <sub>DD</sub>	5,7		7,5	V
Supply current (quiescent) at I <sub>O</sub> = 0 mA at all outputs; V <sub>DD</sub> = 7,5 V; T <sub>amb</sub> = 25 <sup>o</sup> C	DD			10	μΑ
Inputs					
Input voltage HIGH	VIH	0,7 × V <sub>DD</sub>	_	VDD	v
Input voltage LOW	VIL	0	_	0,3 x V <sub>DD</sub>	v
Input leakage current at $V_I = 7,5 V; V_{DD} = 7,5 V;$ $T_{amb} = 25 °V$ Input leakage current at $V_I = 0 V; V_{DD} = 7,5 V;$ $T_{amb} = 25 °C$	lıR lıR	_	_	1	μΑ μΑ
Outputs (suggest Dillion il OCOO)					
Outputs (except PH and OSCO) Output voltage HIGH at I <sub>OH</sub> = 0,5 mA	V <sub>OH</sub>	V <sub>DD</sub> 0,5		_	v
Output voltage LOW at I <sub>OL</sub> = 0,5 mA	VOL			0,4	v
Output PH					
Output voltage HIGH at —I <sub>OH</sub> = 0,9 mA	∨он	V <sub>DD</sub> – 0,5	_	_	V
Output voltage LOW at I <sub>OL</sub> = 1,0 mA	VOL			0,4	V
Output leakage current at V <sub>O</sub> = 7,5 V; V <sub>DD</sub> = 7,5 V	IOR		_	5	μA
Output leakage current at $V_O = 7,5 V; V_{DD} = 7,5 V;$ $T_{amb} = 25 °C$ Output leakage current at	IOR			1	μΑ
V <sub>O</sub> = 0 V; V <sub>DD</sub> = 7,5 V	-lor		-	5	μA
Output leakage current at $V_O = 0 V; V_{DD} = 7,5 V;$ $T_{amb} = 25 {}^{o}C$	<sup>I</sup> OR			1	μΑ
Output OSCO			an An the task of the		
Output voltage HIGH at V <sub>OSCI</sub> = 0 V; -I <sub>OH</sub> = 0,9 mA	∨он	V <sub>DD</sub> - 0,5	- -		v
Output voltage LOW at VOSCI = VDD; IOL = 1,0 mA	V <sub>OL</sub>			0,4	v

# Universal sync generator

# SAA1043

parameter	symbol	min.	typ.	max.	unit
Input/output DL (open drain)*					
Output voltage LOW at I <sub>OL</sub> = 1,0 mA	V <sub>OL</sub>		-	0,4	v
Output leakage current at V <sub>O</sub> = 7,5 V; V <sub>DD</sub> = 7,5 V	IOR	_		5	μA
Output leakage current at V <sub>O</sub> = 7,5 V; V <sub>DD</sub> = 7,5 V; T <sub>amb</sub> = 25 <sup>o</sup> C	IOR	_	_	1	μΑ
Load resistance (Fig. 4) at V <sub>DD</sub> = 5,7 V	RL	1,4	-		kΩ
at V <sub>DD</sub> = 7,5 V	RL	0,82	-	-	kΩ
Time constant (Fig. 4) at V <sub>DD</sub> = 5,7 V at V <sub>DD</sub> = 7,5 V	RLCL RLCI	-	-	19	ns
Oscillator frequency (Fig. 4)					
Maximum oscillator frequency at V <sub>DD</sub> = 5,7 V	fosci	5,1	-	-	MHz

\* An external pull-up resistor (3,9 k $\Omega$ ) must be connected between DL and V<sub>DD</sub>. The time constant R<sub>L</sub>C<sub>L</sub> must not exceed the values given.

## APPLICATION INFORMATION




Fig. 11 Synchronizing circuit using passive filter network.

# HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

SAA1044

# SUBCARRIER COUPLER

## GENERAL DESCRIPTION

The SAA1044 maintains the correct relationship between subcarrier and horizontal scan frequencies when an exact coupling is required. It is for use in combination with sync generator SAA1043 for application in colour video sources (cameras, film-scanners and similar equipments).

#### Features

- Provides exact relationship between subcarrier and horizontal scan frequencies
- Accommodates all standard frequencies
- Facilitates GENLOCK (general locking) applications





Fig. 1 Block diagram.

## PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).

# SAA1044



# PINNING

PINN	ING	
1	SECI	SECAM oscillator input (272f <sub>H</sub> )
2	SECO	SECAM oscillator output (272f <sub>H</sub> )
3	SEO	inverted SECAM oscillator output
4	RS	reference subfrequency
5	SO	inverted subcarrier oscillator output
6	SUBO	subcarrier oscillator output
7	SUBI	subcarrier oscillator input
8	V <sub>SS</sub>	negative supply voltage (ground)
9	PH1	phase comparator 1 output (FH80/SUBI)
10	FH80	1,25 MHz input (from SAA1043)
11	FD	standard programming input
12	РНЗ	phase comparator 3 output (RS/SUBI)
13	х	standard programming input
14	FH3	standard programming input (from SAA1043)
15	PH2	phase comparator 2 output (SECI/FH80)
16	$v_{DD}$	positive supply voltage

# FUNCTIONAL DESCRIPTION

# Programming of operating standard

The standard required for operation is programmed using the inputs FD, X and FH3 as shown in Table 1.

standard	FD	x	FH3	relationship of subcarrier frequency ( $f_S$ ) to horizontal scan frequency ( $f_H$ )
PAL	0	1	400 Hz	f <sub>S</sub> = 283,7516f <sub>H</sub>
SECAM	0	0	don't care	f <sub>S</sub> = 282f <sub>H</sub>
PAL-N	1	1	400 Hz	f <sub>S</sub> = 229,2516f <sub>H</sub>
PAL-M	1	0	1	f <sub>S</sub> = 227,25f <sub>H</sub>
NTSC	1	0	0	f <sub>S</sub> = 227,5f <sub>H</sub>

Table 1	Programming	ofo	nerating	standard
	riogramming	010	perating	stanuaru

Positive logic: 1 = HIGH; 0 = LOW

#### Subcarrier/horizontal scan frequency relationship

The input FH80 from SAA1043 is the reference for horizontal scan frequency ( $f_H$ ). This frequency is reduced by a factor determined by the selected operating standard to give a value of 8 $f_H$  (PAL, SECAM) or 10 $f_H$  (PAL-N, PAL-M, NTSC) to phase comparator 1. The subcarrier frequency ( $f_S$ ) is manipulated to provide a comparable value at the second input to the phase comparator. When the frequencies of the two inputs to phase comparator 1 are equal, the relationship between  $f_H$  and  $f_S$  is as shown in Table 1.

Phase comparator 1 functions with an exclusive-OR phase detector circuit and provides an output which may be used to control a voltage-controlled oscillator (VCO) via a low-pass filter. The VCO reference can be the subcarrier or the horizontal scan frequency and the filter can be active or passive, depending on application.

A second subcarrier oscillator circuit is provided for SECAM operation. The operating frequency of this is centred on  $272f_H$  to give, when  $f_S = 282f_H$ , comparable values of  $5f_H$  at the two inputs to phase comparator 2. A second VCO loop can be used to control the SECAM oscillator frequency.

The high degrees of accuracy and stability required for GENLOCK applications are met by phase comparator 3. This compares the internal subcarrier and external reference frequencies. To adjust the phase over  $2\pi$ , this comparator has a linear characteristic over  $4\pi$ . The output signal PH3 has a period time of  $f_S/4$  and a duty cycle of between 12,5% and 62,5% giving a sensitivity of 240 mV/rad. Errors due to temperature variation are minimized by symmetrical circuit and chip design.

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to $V_{ ext{SS}}$	V <sub>DD</sub>	-0,5 to + 15 V
Input voltage range	VI	–0,5 to (V <sub>DD</sub> + 0,5)* V
Input current	±I	max. 10 mA
Output voltage range	Vo	–0,5 to (V <sub>DD</sub> + 0,5)*   V
Output current	± IO	max. 10 mA
Power dissipation per output	PO	max. 100 mW
Total power dissipation per package	Ptot	max. 200 mW
Operating ambient temperature range	T <sub>amb</sub>	-25 to + 70 °C
Storage temperature range	т <sub>stg</sub>	–55 to + 150 °C

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').


<sup>\*</sup>  $V_{DD}$  + 0,5 V not to exceed 15 V.

# CHARACTERISTICS

 $V_{DD}$  = 5,7 to 7,5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -25 to + 70 °C unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supplies					
Supply voltage	V <sub>DD</sub>	5,7	_	7,5	V
Supply current (quiescent) at I <sub>O</sub> = 0 mA at all outputs;					
$V_{DD} = 7,5 \text{ V}; \text{T}_{amb} = 25 \text{ °C}$	<sup>I</sup> DD	_	-	10	μΑ
Inputs					
Input voltage HIGH	VIH	0,7 × V <sub>DD</sub>	-	V <sub>DD</sub>	v
Input voltage LOW	VIL	0	_	0,3 x V <sub>DD</sub>	v
Input leakage current at V <sub>I</sub> = 7,5 V; V <sub>DD</sub> = 7,5 V; T <sub>amb</sub> = 25 °C	line .			1	
Input leakage current at	IIR	-	_	I	μΑ
$V_{I} = 0 V; V_{DD} = 7,5 V;$					
$T_{amb} = 25 \text{ °C}$	-lir	-	-	1	μA
Outputs (except SECO and SUBO)					
Output voltage HIGH at —I <sub>OH</sub> = 0,5 mA	v <sub>он</sub>	V <sub>DD</sub> –0,5	_		v
Output voltage LOW at		-			
I <sub>OL</sub> = 0,5 mA	VOL	-		0,4	V
Outputs SECO and SUBO					
Output voltage HIGH at					
—I <sub>OH</sub> = 0,9 mA	Vон	V <sub>DD</sub> –0,5		-	V
Output voltage LOW at	Mai			0.4	v
I <sub>OL</sub> = 1,0 mA	VOL	_	_	0,4	v
Oscillator frequency (Fig. 3)					
Maximum oscillator frequency at V <sub>DD</sub> = 5,7 V	<sup>f</sup> SUBI }	5,1	-		MHz

SAA1044




(1) Catalogue number of crystal: 4322 143 04040.

(2) Inputs not shown are don't care.

Fig. 3 Test set-up for oscillator frequency measurement.






**SAA1044** 

(1) Catalogue number of crystal: 4322 143 04040.

Fig. 4 Subcarrier coupling for PAL application; external synchronization is selected with switch in EXT condition.

DEVELOPMENT DATA



(1) Catalogue number of crystal: 4322 143 04040.

Fig. 5 Subcarrier coupling for PAL GENLOCK application.

SAA1044

March 1984




# PLL FREQUENCY SYNTHESIZER

The integrated circuit SAA1056P together with a suitable prescaler (e.g. SAA1059) and a loop filter forms a complete PLL frequency synthesizer for AM/FM radio tuning systems.


#### Features

- Bus control for the selection of 17-bit words.
- 17-bit latch, for data storage.
- Control lines TTL compatible by means of level shifters.
- Decoupled oscillator frequency output (system clock for other ICs).
- Choice of 4 reference frequencies.

### QUICK REFERENCE DATA



# SAA1056P



### GENERAL DESCRIPTION

The integrated circuit SAA1056P, together with a suitable prescaler (32/33) and loop-filter, forms a complete synthesizer function for AM/FM radio tuning systems.

The circuit comprises the following blocks:

- a. A dividing circuit formed by a 5-bit binary Swallow counter and a 10-bit binary programmable divider.
- b. A frequency/phase detector which, via an external loop-filter, generates the control voltage for the voltage-controlled oscillator (VCO). The detector also gives a lock indication.
- c. A 13-bit binary reference frequency divider. This divider delivers the reference frequency to the frequency/phase detector.
- d. The decoder delivers the dividing number for the reference divider. Depending on the logic state of the 2 inputs (REFI, REFE), four different dividing ratios (160, 400, 800 and 8000) for the reference frequencies can be fed to the frequency/phase detector.
- e. A reference frequency oscillator. Together with a 4 MHz crystal a stable frequency is generated, from which the reference frequencies are derived. The 4 MHz signal is also available at a decoupled output as a system clock for other ICs.
- f. A 17-bit latch to store the data for the dividing number of the programmable divider (block a) and 2 bits for reference frequency choice.
- g. A 16-bit shift register to receive the serial data for the latch.
- h. A bus control to protect the data transfer against interferences.
- i. Level shifters for the control inputs DATA, DLEN, CLB and REFE so no external interface is necessary between the SAA1056P on 9 V and the other ICs on 5 V.
- k. Synchronization circuit for loading the latches.

### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range ( $V_{DDI} < V_{DD}$ )	VDD	0,3 te	o + 15	V
Input voltage range	V	-0,3 to +	VDD	V
Input current (d.c.)	±İj	max.	10	mΑ
Output current (d.c.)	± lo	max.	10	mΑ
Current from V <sub>DD1</sub> to V <sub>DD</sub> (d.c.)	1	max.	10	mΑ
Power dissipation per output	PO	max.	100	mW
Total power dissipation per package	Ptot	max.	240	mW
Operating ambient temperature range	Tamb	-20 te	o + 80	°C
Storage temperature range	T <sub>stg</sub>	-55 to	+ 150	oC

## D.C. CHARACTERISTICS

 $V_{SS} = 0$ ;  $T_{amb} = -20$  to + 80 °C; unless otherwise specified

	V <sub>DD</sub> V	symbol	min.	typ.	max.		conditions
Supply voltages		V <sub>DD</sub> V <sub>DDI</sub>	8 4,5	9 5	10 5,5	v v	
Supply current	10	IDD	-		100	μA	{I <sub>O</sub> = 0; V <sub>I</sub> = V <sub>DD</sub> or V <sub>DDI</sub> or V <sub>SS</sub>
Inputs without level shifters; FIN, QRZ, TEST input voltage LOW input voltage HIGH	8 to 10 8 to 10	V <sub>IL</sub> V <sub>IH</sub>	0 0,7 V <sub>DD</sub>	-	0,3 V <sub>DD</sub> V <sub>DD</sub>		
input current HIGH input current LOW	10 10	կ <sub>н</sub> –կլ	-	-	1 1	μΑ μΑ	V <sub>I</sub> = 10 V V <sub>I</sub> = 0
Inputs with level shifters DATA, CLB, DLEN, REFE at V <sub>DDI</sub> = 4,5 to 5,5 V							
input voltage LOW input voltage HIGH	8 to 10 8 to 10	V <sub>IL</sub> V <sub>IH</sub>	0 0,8 V <sub>DDI</sub>	_	0,2 V <sub>DDI</sub> V <sub>DDI</sub>	v v	
input current HIGH input current LOW	10 10	<sup>1</sup> ін —1 <sub>11</sub>	-	_	1 1	μΑ μΑ	V <sub>I</sub> = V <sub>DDI</sub> V <sub>I</sub> = 0
Output CMOD open-drain, n-channel							
output voltage LOW	8 to 10	VOL	-		0,5	v	l <sub>OL</sub> = 5,5 mA
output leakage current	10	IOR	-		20	μA	V <sub>O</sub> = 10 V
Outputs LOC, FU, FDN							
output voltage HIGH	8 to 10	v <sub>он</sub>	V <sub>DD</sub> 0,5			v	—I <sub>O</sub> = 2,5 mA
output voltage LOW	8 to 10	VOL	-	-	0,5	v	l <sub>O</sub> = 5,5 mA
Output OSC							
output voltage HIGH	8 to 10	V <sub>OH</sub>	V <sub>DD</sub> -1	-	-	V	$-I_0 = 1,2 \text{ mA}; \text{ QRZ at } V_{SS}$
output voltage LOW	8 to 10	VOL	-	-	1	v	I <sub>O</sub> ≈ 2 mA; QRZ at V <sub>DD</sub>
Output CLO	0. 10					.,	
output voltage HIGH output voltage LOW	8 to 10 8 to 10	V <sub>OH</sub>	V <sub>DD</sub> -1	_	- 1	V V	–I <sub>O</sub> = 1,2 mA I <sub>O</sub> = 4 mA
		VOL	L			v	10 T 11/2

# A.C. CHARACTERISTICS

 $V_{SS} = 0 V$ ;  $T_{amb} = -20 \text{ to} + 80 \text{ }^{\circ}\text{C}$ ; unless otherwise specified

	V <sub>DD</sub> V	symbol	min.	typ.	max.	conditions
Inputs without level shifters; FIN, QRZ						
input frequency	8 to 10	fi	4		– MHz	
duty factor	8 to 10	δ	45	-	55 %	
rise/fall time	8 to 10	t <sub>r</sub> , t <sub>f</sub>	_		50 ns	
Inputs with level shifter DATA, CLB, DLEN, REFE						
rise/fall time	8 to 10	t <sub>r</sub> , t <sub>f</sub>	-	_	1 μs	(
pulse width	-	twн, tw∟	500		— ns	$\begin{cases} at 0,8 \times V_{DD} resp. \\ 0,2 \times V_{DD} levels \end{cases}$
Output CMOD open-drain, n-channel						
fall time	8 to 10	tf	-	-	20 ns ·	$\begin{cases} C_L = 25 \text{ pF} \\ R_L = 1,2 \text{ k}\Omega \pm 20\% \end{cases}$
Output CLO	-					
pulse period	8 to 10	Т	250	_	— ns	) ·
pulse width HIGH	-	twн	90		— ns	see Figs 3 and 4
pulse width LOW	-	tw∟	90	_	— ns	J
Output LOC, FU, FDN rise/fall time	8 to 10	t <sub>r</sub> , t <sub>f</sub>	_		20 ns	$ \left\{ \begin{array}{l} {C_L} = 25 \ pF \\ {R_L} = 10 \ k\Omega \pm 10\% \end{array} \right. $




Fig. 3 Output CLO test circuit.




Fig. 4 Output voltage (V<sub>OUT</sub>) of Fig. 3 as a function of time.

## **OPERATION DESCRIPTION**

### Data inputs (DLEN and DATA)

The SAA1056P accepts the serial 17-bit data word synchronized with the clock burst (CLB), are offered at the data input DATA. However, a command is accepted only when the data line enable input DLEN is HIGH at the same time.




Fig. 5 Pulse diagram of the 17-bit data word.

### **OPERATION DESCRIPTION** (continued)

Each data word must start with a leading zero. The SAA1056P checks the data word for the correct length (17 bits) including leading zero. The data word contains 15 bits as a binary coded ratio for the programmable divider. The first 10 bits program the 10-bit programmable divider and the next 5 bits program the Swallow counter (see Fig. 6). The 16th bit (REFI) determines the ratio of the reference divider in conjunction with the logic signal at input REFE.




Fig. 6 Organization of a data word.

Setting the reference divider (input REFE and control-bit REFI)

The reference divider can be set to four different ratios, using the two signals REFE and REFI.

control bit REFI	input REFE	dividing ratio N <sub>ref</sub>	reference frequency at f <sub>osc</sub> = 4 MHz; f <sub>ref</sub>
1	1	160	25 kHz
1	0	400	10 kHz
0	1	800	5 kHz
0	0	8000	0,5 kHz

### Input frequency divider (FIN)

The input frequency is applied to input FIN for further processing in the circuit. It is divided in the Swallow counter and the 10-bit programmable divider corresponding to the received data word. The division ratio of the dividing circuit is given by the following equation:

 $N = N_S + P \times N_P$  with:  $N_P \le N_S; 0 \le N_S \le 31$ 

in which:

N = division ratio of total divider

NS = value for the Swallow counter

P = lowest division ratio of prescaler

Np = division ratio of the 10-bit programmable divider.

In combination with the 32/33 divider (SAA1059), the minimum and maximum dividing number can be calculated:

N<sub>min</sub> = 0 + 32 x 31 = 992 N<sub>max</sub> = 31 + 32 x 1023 = 32767

#### Count mode output for prescaler (CMOD)

Depending on the received data word, the 5-bit Swallow counter generates a signal for setting the prescaler.

0 = divide by low dividing number 1 = divide by high dividing number.

The signal appears about 150 ns after the input pulse FIN (see Fig. 7).




Fig. 7 Timing of the CMOD signal.

### Phase detector (frequency up/down) and lock detector outputs (FDN, FU, LOC)

The frequency/phase detector outputs FDN and FU generate a control voltage via an external loop for the voltage-controlled oscillator (VCO).

- FDN: phase detector output, frequency down
  - 0 = active
  - 1 = inactive
- FU: phase detector output, frequency up
  - 0 = inactive
  - 1 = active

Output LOC generates an extra signal if the loop is locked.

- 0 = loop unlocked
- 1 = loop locked.

# SAA1056P

APPLICATION INFORMATION




Fig. 8 A practical digital frequency synthesizer for a radio receiver.

144

# RADIO TUNING PLL FREQUENCY SYNTHESIZER

The SAA1057 is a single chip frequency synthesizer IC in  $l^2L$  technology, which performs all the tuning functions of a PLL radio tuning system. The IC is applicable to all types of radio receivers, e.g. car radios, hi-fi radios and portable radios.

#### Features

- On-chip prescaler with up to 120 MHz input frequency.
- On-chip AM and FM input amplifiers with high sensitivity (30 mV and 10 mV respectively).
- Low current drain (typically 16 mA for AM and 20 mA for FM) over a wide supply voltage range (3,6 V to 12 V).
- On-chip amplifier for loop filter for both AM and FM (up to 30 V tuning voltage).
- On-chip programmable current amplifier (charge pump) to adjust the loop gain.
- Only one reference frequency for both AM and FM.
- High signal purity due to a sample and hold phase detector for the in-lock condition.
- High tuning speed due to a powerful digital memory phase detector during the out-lock condition.
- Tuning steps for AM are: 1 kHz or 1,25 kHz for a VCO frequency range of 512 kHz to 32 MHz.
- Tuning steps for FM are: 10 kHz or 12,5 kHz for a VCO frequency range of 70 MHz to 120 MHz.
- Serial 3-line bus interface to a microcomputer.
- Test/features.

#### QUICK REFERENCE DATA

Supply voltage ranges	Vcc1	3,6 to 12 V
	V <sub>CC2</sub>	3,6 to 12 V
	V <sub>CC3</sub>	V <sub>CC2</sub> to 31 V
Supply currents	<sup>I</sup> CC1 <sup>+ I</sup> CC2	typ. 18 mA
	ICC3	typ. 0,8 mA
Input frequency ranges		
at pin FAM	<sup>f</sup> FAM	512 kHz to 32 MHz
at pin FFM	fffm	70 to 120 MHz
Maximum crystal input frequency	<sup>f</sup> XTAL	> 4 MHz
Operating ambient temperature range	T <sub>amb</sub>	-25 to + 80 °C

# PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).




Fig. 1 Block diagram.

### **GENERAL DESCRIPTION**

The SAA1057 performs the entire PLL synthesizer function (from frequency inputs to tuning voltage output) for all types of radios with the AM and FM frequency ranges.

The circuit comprises the following:

- Separate input amplifiers for the AM and FM VCO-signals.
- A divider-by-10 for the FM channel.
- A multiplexer which selects the AM or FM input.
- A 15-bit programmable divider for selecting the required frequency.
- A sample and hold phase detector for the in-lock condition, to achieve the high spectral purity of the VCO signal.
- A digital memory frequency/phase detector, which operates at a 32 times higher frequency than the sample and hold phase detector, so fast tuning can be achieved.
- An in-lock counter detects when the system is in-lock. The digital phase detector is switched-off automatically when an in-lock condition is detected.
- A reference frequency oscillator followed by a reference divider. The frequency is generated by a 4 MHz quartz crystal. The reference frequency can be chosen either 32 kHz or 40 kHz for the digital phase detector (that means 1 kHz and 1,25 kHz for the sample and hold phase detector), which results in tuning steps of 1 kHz and 1,25 kHz for AM, and 10 kHz and 12.5 kHz for FM.
- A programmable current amplifier (charge pump), which controls the output current of both the digital and the sample/hold phase detector in a range of 40 dB. It also allows the loop gain of the tuning system to be adjusted by the microcomputer.
- A tuning voltage amplifier, which can deliver a tuning voltage of up to 30 V.
- BUS; this circuitry consists of a format control part, a 16-bit shift register and two 15-bit latches. Latch A contains the to be tuned frequency information in a binary code. This binary-coded number, multiplied by the tuning spacing, is equal to the synthesized frequency. The programmable divider (without the fixed divide-by-10 prescaler for FM) can be programmed in a range between 512 and 32 767 (see Fig. 3). Latch B contains the control information.

### **OPERATION DESCRIPTION**

### **Control information**

The following functions can be controlled with the data word bits in latch B. For data word format and bit position see Fig. 3.

FM FM/AM selection; '1' = FM, '0' = AM

REFH reference frequency selection; '1' = 1,25 kHz, '0' = 1 kHz (sample and hold phase detector)

CP3)

CP2 control bits for the programmable current amplifier

CP1 (see section Characteristics)

CP0 )

SB2 enables last 8 bits (SLA to T0) of data word B; '1' = enables, '0' = disables; when programmed '0', the last 8 bits of data word B will be set to '0' automatically

SLA load mode of latch A; '1' = synchronous, '0' = asynchronous

PDM1

PDM0 phase detector mode

PDM1	PDM0	digital phase detector
0	х	automatic on/off
1	0	on
1	1	off

BRM bus receiver mode bit; in this mode the supply current of the BUS receiver will be switched-off automatically after a data transmission (current-draw is reduced); '1' = current switched; '0' = current always on

- T2 test bit; selects the reference frequency (32 or 40 kHz) to the TEST pin
- T1 test bit; must be programmed always '0'
- T0 test bit; selects the output of the programmable counter to the TEST pin

Т3	T2	T1	т0	TEST (pin 18)
0	0	0	0	1
0	1	0	0	reference frequency
0	0	0	1	output programmable counter
0	1	0	1	output in-lock counter '0' = out-lock '1' = in-lock

T3 test bit; must be programmed always '0'




Fig. 2 BUS format.

(1) During the zero set-up time ( $t_{LZsu}$ ) CLB can be LOW or HIGH, but no transient of the signal is permitted. This can be of use when an  $l^2C$  bus is used for other devices on the same data and clock lines.




Fig. 3 Bit organization of data words A and B.




Fig. 4 Pinning diagram.

## PINNING

1 2 3 4	TR TCA TCB DCS	) resistor/capacitors for sample and hold circuit decoupling of supply
5	IN	input of output amplifier
6	OUT	output of output amplifier
7	V <sub>CC3</sub>	positive supply voltage of output amplifier
8	FFM	FM signal input
9	V <sub>CC1</sub>	positive supply voltage of high frequency logic part
10	DCA	decoupling of input amplifiers
11	FAM	AM signal input
12 13 14	DATA DLEN CLB	BUS
15	VEE	ground
16	V <sub>CC2</sub>	positive supply voltage of low frequency logic part and analogue part
17	XTAL	reference oscillator input
18	TEST	test output

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage; logic and analogue part	V <sub>CC1</sub> ; V <sub>CC2</sub>	-0,3 to 13,2 V
Supply voltage; output amplifier	V <sub>CC3</sub>	V <sub>CC2</sub> to + 32 V
Total power dissipation	P <sub>tot</sub>	max. 800 mW
Operating ambient temperature range	T <sub>amb</sub>	-30 to + 85 °C
Storage temperature range	T <sub>stg</sub>	-65 to + 150 °C

## CHARACTERISTICS

 $V_{EE} = 0 V$ ;  $V_{CC1} = V_{CC2} = 5 V$ ;  $V_{CC3} = 30 V$ ;  $T_{amb} = 25 °C$ ; unless otherwise specified

	symbol	min.	typ.	max.		conditions
Supply voltages	V <sub>CC1</sub> V <sub>CC2</sub> V <sub>CC3</sub>	3,6 3,6 V <sub>CC2</sub>	5 5 	12 12 31	V V V	
Supply currents*						
AM mode	ltot	-	16	—	mA	<pre></pre>
FM mode	ltot	-	20		mA	$\int PDM = '0'$
	ICC3	0,3	0,8	1,2	mA	IOUT = 0
Operating ambient temperature	т <sub>атb</sub>	-25	_	+ 80	oC	
RF inputs (FAM, FFM)						
AM input frequency	ffam	512 kHz	-	32	MHz	
FM input frequency	feem	70		120	MHz	
Input voltage at FAM	Vi (rms)	30	_	500	mV	
Input voltage at FFM	V <sub>i (rms)</sub>	10		500	mV	
Input resistance at FAM	Ri	_	2	_	kΩ	
Input resistance at FFM	R		135	_	Ω	
Input capacitance at FAM	Ci	-	3,5	_	рF	
Input capacitance at FFM	C <sub>i</sub>	_	3	-	pF	
Voltage ratio allowed between selected and non-selected input	V <sub>s</sub> /V <sub>ns</sub>	_	-30	_	dB	
Crystal oscillator (XTAL)						see note 1
Maximum input frequency	fxtal	4		-	MHz	
Crystal series resistance	Rs	-	_	150	Ω	
BUS inputs (DLEN, CLB, DATA)						
Input voltage LOW	VIL	0	-	0,8	v	
Input voltage HIGH	VIH	2,4	-	V <sub>CC1</sub>	V	
Input current LOW	-IIL	-		10	μA	V <sub>IL</sub> = 0,8 V
Input current HIGH	ЧΗ	-		10	μA	V <sub>IH</sub> = 2,4 V

\* When the bus is in the active mode (see BRM in Control Information), 4,5 mA should be added to the figures given.

# CHARACTERISTICS (continued)

 $V_{EE}$  = 0 V;  $V_{CC1}$  =  $V_{CC2}$  = 5 V;  $V_{CC3}$  = 30 V;  $T_{amb}$  = 25 °C; unless otherwise specified

	symbol	min.	typ.	max	•	conditions
BUS inputs timing (DLEN, CLB, DATA)						see also Fig. 2 and note 2
Lead time for CLB to DLEN	<sup>t</sup> CLBlead	1		-	μs	
Lead time for DATA to the first CLB pulse	tTlead	0,5	_	-	μs	
Set-up time for DLEN to CLB	<sup>t</sup> CLBlag1	5	_		μs	
CLB pulse width HIGH	<sup>t</sup> CLBH	5	-	_	μs	
CLB pulse width LOW	<sup>t</sup> CLBL	5		_	μs	
Set-up time for DATA to CLB	<sup>t</sup> DATAlead	2	_	_	μs	
Hold time for DATA to CLB	<sup>t</sup> DATAhold	0		_	μs	
Hold time for DLEN to CLB	<sup>t</sup> DLENhold	2	-	-	μs	
Set-up time for DLEN to CLB load pulse	<sup>t</sup> CLBlag2	2	_	-	μs	
Busy time from load pulse to next start of transmission	<sup>t</sup> DIST	5	-	-	μs	next transmission { after word 'B' } to other device
Busy time asynchronous mode	<sup>t</sup> DIST	0,3		_	ms	or next transmission
synchronous mode	<sup>t</sup> DIST	1,3	_	_	ms	) to SAA1057 after word 'A'
						(see also note 5)
Sample and hold circuit (TR, TCA, TCB)						see also notes 3; 4
Minimum output voltage	Vtca, Vtcb	_	1,3	-	v	
Maximum output voltage	∨тса, ∨тсв	_	-	V <sub>CC2</sub> -0,7	v	
Capacitance at TCA (external)	с <sub>тса</sub> с <sub>тса</sub>	-	-	2,2 2,7	nF nF	REFH = '1' REFH = '0'
Discharge time at TCA	<sup>t</sup> dis <sup>t</sup> dis	-	_	5 6,25		REFH = '1' REFH = '0'
Resistance at TR	RTR	100	_		Ω	external
Voltage at TR during discharge	V <sub>TR</sub>	_	0,7	_	v	
Capacitance at TCB	C <sub>TCB</sub>	-		10	nF	external
Bias current into TCA, TCB	l <sub>bias</sub>	-	—	10	nA	in-lock

# CHARACTERISTICS (continued)

 $V_{EE} = 0 V; V_{CC1} = V_{CC2} = 5 V; V_{CC3} = 30 V; T_{amb} = 25 °C;$  unless otherwise specified

	symbol	min.	typ.	max.	conditions
Programmable current amplifier (PCA)			9 maa - 10 die eerste fike		
Output current of the dig. phase detector	± Idig		0,4	– mA	
Current gain of PCA					
CP3 CP2 CP1 CP0					
P1 0 0 0 0 P2 0 0 0 1	G <sub>P1</sub> G <sub>P2</sub>	-	0,023 0,07	_	$V_{CC2} \ge 5 V$ (only for P1)
P3 0 0 1 0	GP2 GP3	_	0,23		
P4 0 1 1 0	G <sub>P4</sub>	-	0,7	-	
P5 1 1 1 0	G <sub>P5</sub>		2,3		
Ratio between the output current of S/H into PCA and the voltage on					
CTCB	<sup>S</sup> тсв	-	1,0	— μA/V	
Offset voltage on TCB	ΔVTCB	-	-	1 V	in-lock
Output amplifier (IN,OUT)					∫ in-lock;equal to
Input voltage	VIN	-	1,3	- V	internal reference voltage
Output voltages					
minimum	VOUT	v - a		0,5 V	$-I_{OUT} = 1 \text{ mA}$
maximum maximum	Vout Vout	V <sub>CC3</sub> -2 V <sub>CC3</sub> -1	_	- V - V	I <sub>OUT</sub> = 1 mA I <sub>OUT</sub> = 0,1 mA
Maximum output current	± IOUT	5		- mA	$V_{OUT} = \frac{1}{2} V_{CC3}$
maximum output current	1001	5		1117	VUUT = 12 VCC3
Test output (TEST)*					
Output voltage LOW	VTL	-		0,5 V	
Output voltage HIGH	VTH	-		12 V	
Output current OFF	IToff	-		10 µA	V <sub>TH</sub>
Output current ON	ITon	150		— μΑ	V <sub>TL</sub>
Ripple rejection**					
at f <sub>ripple</sub> = 100 Hz					
ΔV <sub>CC1</sub> /ΔV <sub>OUT</sub>		-	77	– dB	
ΔV <sub>CC2</sub> /ΔV <sub>OUT</sub>		-	70	– dB	
$\Delta V_{CC3} / \Delta V_{OUT}$		-	60	— dB	V <sub>OUT</sub> ≤ V <sub>CC3</sub> –3 V

\* Open collector output.

\*\* Measured in Fig. 6.

### NOTES

- 1. Pin 17 (XTAL) can also be used as input for an external clock.
- The circuit for that is given in Fig. 5. The values given in Fig. 5 are a typical application example.




Fig. 5 Circuit configuration showing external 4 MHz clock.

- 2. See BUS information in section 'operation description'.
- 3. The output voltage at TCB and TCA is typically  $\frac{1}{2}$  V<sub>CC2</sub>+0,3 V when the tuning system is in-lock via the sample and hold phase detector. The control voltage at TCB is defined as the difference between the actual voltage at TCB and the value calculated from the formula  $\frac{1}{2}$  V<sub>CC2</sub>+0,3 V.
- 4. Crystal oscillator frequency  $f_{XTAL} = 4$  MHz.
- 5. The busy-time after word "A" to another device which has more clock pulses than the SAA1057 (>17) must be the same as the busy-time for a next transmission to the SAA1057. When the other device has a separate DLEN or has less clock pulses than the SAA1057 it is not necessary to keep to this busy-time, 5  $\mu$ s will be sufficient.

### APPLICATION INFORMATION

#### Initialize procedure

Either a train of at least 10 clock pulses should be applied to the clock input (CLB) or word B should be transmitted, to achieve proper initialization of the device.

For the complete initialization (defining all control bits) a transmission of word B should follow. This means that the IC is ready to accept word A.

#### Synchronous/asynchronous operation


Synchronous loading of the frequency word into the programmable counter can be achieved when bit 'SLA' of word B is set to '1'. This mode should be used for small frequency steps where low tuning noise is important (e.g. search and manual tuning). This mode should not be used for frequency changes of more than 31 tuning steps. In this case asynchronous loading is necessary. This is achieved by setting bit 'SLA' to '0'. The in-lock condition will then be reached more quickly, because the frequency information is loaded immediately into the divider.

#### Restrictions to the use of the programmable current amplifier

The lowest current gain (0,023) must not be used in the in-lock condition when the supply voltage  $V_{CC2}$  is below 5 V (CP3, CP2, CP1 and CP0 are all set to '0'). This is to avoid possible instability of the loop due to a too small range of the sample and hold phase detector in this condition (see also section 'Characteristics').

### Transient times of the bus signals


When the SAA1057 is operating in a system with continuous activity on the bus lines, the transient times at the bus inputs should not be less than 100 ns. Otherwise the signal-to-noise ratio of the tuning voltage is reduced.



(1) Values depend on the tuner diode characteristics.

Fig. 6 Application example of the SAA1057PLL frequency synthesizer module.

# LED DISPLAY/INTERFACE CIRCUIT



#### Features

Fig. 1 Block diagram.

- Driving 7, 14, 16-segment displays.
- Driving linear displays, bar graph displays for analogue functions.
- Serial to parallel decoder.
- Bus control for the selection of 18-bit words.
- 2 x 16-bit latch.
- Duplex operation for two modes of output: static (16 bit) or dynamic (2 x 16 bit).
- Data transfer control.
- 2 outputs for higher output current (80 mA).

#### QUICK REFERENCE DATA

Supply voltage range	V <sub>CC</sub>	4 to 6 V	
Operating ambient temperature range	T <sub>amb</sub>	-20 to + 80 °C	
Maximum input frequency Supply current Output current Output current (Q8 and Q <sub>16</sub> only)	fI ICC IQ IQ	typ. typ. <	50 kHz 60 mA 40 mA 80 mA

## PACKAGE OUTLINE

24-lead DIL; plastic (SOT-101A).

### GENERAL DESCRIPTION

The integrated circuit SAA1060 is primarily designed to drive the display unit of a digital tuning system. It can also be used as a 16-bit serial to parallel decoder. Since the device has no decoder (this is handled by a microcomputer), it has many applications:

- driving 7-segment displays
- driving 14-segment displays
- driving linear displays, e.g. pointer, bar graph
- static output of switch-functions
- digital to analogue converter, with external R-2R network
- extension of the number of outputs for microprocessors or microcomputers.

Data transmission is initiated by means of a burst of clock pulses (CLB), a data line enable signal (DLEN) and the data signal (DATA). The bus control circuit distinguishes between interference and valid data by checking word length (17 bits) and the leading zero. This allows different bus information to be supplied on the same bus lines for other circuits (e.g. SAA1056 with 16 bits).

The last bit (bit 17) of the data word contains the information which of the two internal latches will be loaded. The input LOEX determines if the latched data of selected latches is presented directly to the outputs, or synchronized with the data select signal DUP.

The output stages are n-p-n transistors with open collectors. The current capability is designed for the requirements of duplex operation. Two of the outputs ( $Q_8$  and  $Q_{16}$ ) are arranged for double current, so that 2 x 2 segments can be connected in parallel.

#### **OPERATION DESCRIPTION**

#### Data inputs (DLEN, DATA)

The SAA1060 processes serially the 18-bit data words synchronized with the clock burst (CLB) and applied to the data input DATA. A command will be accepted only when the data line enable input (DLEN) is HIGH (see Fig. 3).

Ioad P O N M L K J I H G F E D C B		T	
$ \begin{bmatrix} load \\ bit \end{bmatrix} \begin{array}{ccccccccccccccccccccccccccccccccccc$	0 <sub>1</sub>		

7Z78909

Fig. 2 Organization of a data word.

leading zero \_\_\_]

Condition for 17th bit:

0 = load data latch B

1 = load data latch A

The loading of the accepted information in one of the data latches is done by the 19th clock pulse, when DLEN is LOW.




Fig. 3 Pulse diagram of the 16-bit data transmission.

Each data word must start with a leading zero. The SAA1060 checks the data word for the correct length (18 bits) and also for the leading zero.

The actual data is switched directly to the appropriate outputs. For switching on a segment, a '0' (LOW) is necessary at the appropriate data bit.

#### Data selection input (DUP)

The logic states at input DUP determine which of the two latch contents can be found on the output.

0 = latch A contents

1 = latch B contents


#### Load control input (LOEX)


Input LOEX determines the operation mode in which the device is able to work.

0 = duplex mode, i.e. output synchronized with the duplex signal

1 = d.c. mode, i.e. output direct from the by DUP selected data latch.

When operating in duplex mode at 50 Hz, the time between two data words to be transmitted must be > 21 ms.





# **RATINGS** ( $V_{EE} = 0$ )

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	Vcc	–0,3 to + 7 V
Total power dissipation	P <sub>tot</sub>	max. 900 mW
Operating ambient temperature range	Tamb	-20 to +80 °C
Storage temperature range	т <sub>stg</sub>	-25 to + 125 °C

158

# CHARACTERISTICS

 $V_{EE}$  = 0;  $T_{amb}$  = 25 °C; unless otherwise specified

	V <sub>CC</sub> V	symbol	min.	typ.	max.		conditions
Supply voltage	-	Vcc	4	5	6	V	
Supply current	5	Icc	-	60		mA	
Inputs DATA, CLB, DLEN, LOEX input voltage HIGH	5	VIH	2	_	5	v	
input voltage LOW	5	VIL	_	_	1	v	
input current LOW	5	-11	_	_	20	μA	V <sub>1</sub> = 0
maximum input frequency	5	fj	_	50		kHz	
Input DUP input voltage HIGH input voltage LOW	5 5	V <sub>IH</sub> VIL	0,8 —6	_	12 0,4	V V	
input current HIGH	5	Чн	0,01	_	12	mA	
maximum input frequency	5	f	_	50	_	kHz	
Outputs Q <sub>1</sub> to Q <sub>7</sub> , Qg to Q <sub>15</sub> output voltage HIGH	5	V <sub>QH</sub>			16,8	v	I <sub>QH</sub> = 0
output voltage LOW	5	VOL	-		0,5	V	$I_{QL} = 40 \text{ mA}$
output current LOW duplex mode	5	IOL	_	-	60	mA	peak value at sinusoidal voltage
d.c. mode	5	IOL	- 1	20	40	mA	
Outputs Q <sub>8</sub> and Q <sub>16</sub> output voltage HIGH output voltage LOW	5 5	V <sub>OH</sub> V <sub>OL</sub>			16,8 0,5	v v	I <sub>QH</sub> = 0 I <sub>QL</sub> = 80 mA
output current LOW duplex mode	5	IQL	_	_	120	mA	∫ peak value at sinusoidal voltage
d.c. mode	5	IQL	-	40	80	mA	1



# OUTPUT PORT EXPANDER

The SAA1061 is a MOS N-channel output port expander circuit, which converts serial input data into parallel output information. The IC is used in combination with a microcomputer.

#### Features

- Bus control for the selection of 18-bit words.
- 16-bit latch and low-ohmic driver outputs.
- Pin compatible with the SAA1060, except the SAA1061 has no duplex mode.
- Address selection inputs; up to four SAA1061 circuits can be operated from a common CBUS.

#### QUICK REFERENCE DATA

Supply voltage	V <sub>DD</sub>	typ.	5 V
Operating ambient temperature range	T <sub>amb</sub>	—20 to	+80 °C
Supply current	I <sub>DD</sub>	typ.	9 mA
Output current per output	I <sub>O</sub>	typ.	15 mA




Fig. 1 Block diagram.

#### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

#### PACKAGE OUTLINE

24-lead DIL; plastic (SOT-101A).




Fig. 2 Pinning diagram.

#### GENERAL DESCRIPTION

The SAA1061 is an addressable output port expander for use in microcomputer controlled systems. It converts serial input data into parallel output information. The circuit comprises a CBUS receiver, logic to check input format, a 16-bit serial/parallel converter, latches and drivers for the parallel outputs.

This universal device can be used for e.g.:

- static output of switch-functions
- extension of the number of outputs for microcomputers or microprocessors
- driving maximum 16-segment LEDs; e.g. 7, 4 or 16-segment displays
- driving linear displays (pointer, bar graph)
- digital to analogue conversion with external resistor network.

The data is transmitted via the 3-line CBUS from the microcomputer. If the data transmission is valid, the data are transferred by a load pulse via the latch to the driver output. Each data transmission is checked for word length (18-bit) by the on-chip word format control circuitry. This allows different bus information to be supplied on the same bus lines for other circuits.

The address inputs  $A_0$  and  $A_1$  determine four address possibilities. A data transmission only takes place if the programmed addresses correspond with the address bits S0 and S1.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	V <sub>DD</sub>	-0,3 to	+7,5 V
Input voltage range	VI	-0,3 to	+15 V
Input current	±II	max.	10 mA
Output voltage range	VO	0,3 to+	-16,5 V
Output current per output	±ΙΟ	max.	20 mA
Power dissipation per output	РО	max.	7,5 mW
Total power dissipation per package	P <sub>tot</sub>	max.	300 mW
Operating ambient temperature range	T <sub>amb</sub>	<b>-20</b> to	o + 80 oC
Storage temperature range	⊤ <sub>stg</sub>	-20 to	+125 <sup>o</sup> C

## CHARACTERISTICS

 $V_{SS}$  = 0 V;  $V_{DD}$  = 5 V;  $T_{amb}$  = -20 to + 80 °C; unless otherwise specified

	symbol	min.	typ.	max.	conditions
Supply voltage	V <sub>DD</sub>	4,5	5	5,5 V	
Supply current	IDD	-	-	20 mA	
Inputs CLB, DLEN, DATA, A <sub>0</sub> , A <sub>1</sub>					
					T <sub>amb</sub> = 25 °C
Input voltage LOW	VIL	-0,3	-	0,8 V	
Input voltage HIGH	VIH	2,0	-	15 V	
Input leakage current	IIR	-		1 μΑ	V <sub>I</sub> = -0,3 to +15 V
Outputs O1 to O16 (open drain)					
Output voltage LOW	VOL	_		0,65 V	I <sub>O1</sub> = 15 mA
Output leakage current HIGH	ГОН	_		•	V <sub>OH</sub> = 16,5 V
Rise and fall times	t <sub>r</sub> , t <sub>f</sub>	_	_		$V_{OI} = 1,5 V; V_{OH} = 13,5 V$
CBUS timing					
Rise and fall times	t <sub>r</sub> , t <sub>f</sub>	-		2 μs	
Data set-up time		400			
DATA — CLB	tSUDA	400		— ns	
Data hold time DATA CLB	tHDDA	250	_	— ns	
Enable set-up time	HUDA	200			see Fig. 3
DLEN CLB	<sup>t</sup> SUEN	400		– ns	
Disable set-up time					
CLB DLEN	tsudi	600	-	— ns	
Set-up time		400			
DLEN — CLB (load pulse)	tSULD	400	-	— ns	
CLB pulse width HIGH/LOW	twH, twi	450		— ns	J




Fig. 3 CBUS timing.

## **OPERATION DESCRIPTION**

#### 1. CBUS transmission

The data words are entered via a serial CBUS interface. A clock burst of 18 clock periods is used to transmit the 16-bit data word, plus 2 identifier bits.

Serial data words, which are synchronized with the clock burst (CLB), are accepted if the enable input DLEN is HIGH at the same time. Each transmission is checked for word length (number of clock pulses during DLEN is HIGH) and the address bits S0 and S1.

The valid data flag is only set if:

1. Word length is correct; 2 address bits and 16 data bits.

2. Address bits S0 and S1 correspond with A<sub>0</sub> and A<sub>1</sub>.

Loading the information into the selected latch register is done by the load pulse (first clock pulse after the HIGH-to-LOW transition of DLEN) if the address bits correspond with  $A_0$  and  $A_1$ . The load pulse or a new LOW-to-HIGH transition of DLEN resets the valid data flag. Only after the valid data flag is reset, will new data be accepted.




Fig. 4 Data word organization.




Fig. 5 CBUS data transmission.

Definitions to Figs 4 and 5:

- Word length: number of clock pulses during DLEN is active (HIGH); n + 1 bits = 18 bits.
- Bit number 0 is for the SAA1061 S0.
- Data bits: bit numbers 1 to n-1 (16-bits); bit no. n is S1.
- Load pulse: first clock pulse after DLEN returns to inactive (LOW).

#### 2 Address inputs A<sub>0</sub> and A<sub>1</sub>

The 1st bit (bit S0) and the 18th bit (bit S1) of the data word are the address bits. Data is accepted only if the addresses correspond to the programmed addresses at inputs  $A_0$  and  $A_1$ , that is for:

 $A_0 = S0$  and  $A_1 = S1$ .

### 3 Data outputs O1 to O16

The outputs O<sub>1</sub> to O<sub>16</sub> correspond with the data bits 1 to n-1 (16-bits). The open drain driver outputs (O<sub>1</sub> to O<sub>16</sub>) are switched to ground (O<sub>n</sub> = LOW), if the corresponding data bit is LOW,

#### 4 Power-on reset

The circuit generates internally a reset-cycle after switching on the supply and the outputs become high-ohmic (HIGH).



# LCD DISPLAY/INTERFACE CIRCUIT

### GENERAL DESCRIPTION

The SAA1062A is designed to drive a Liquid Crystal Display (LCD) of a digital tuning system. It contains a shift register with programmable length (18 or 21 bits), latches, both synchronized or static, exclusive-OR segment drivers (17 or 20 bits), an I.f. oscillator and a backplane driver for the LCD. The circuit is designed to be driven by a 3 bus structure from a microcomputer and can also be used as a programmable 17 or 20 bits serial-to-parallel decoder. It is also capable of storing 40 bits of information.

#### Features

- Driving 7 to 20-segment displays.
- Driving linear displays.
- Serial to parallel decoder of digital signals.
- Bus control for the selection of 18/21-bit words.
- 17/20-bit latch.
- A.C. segment drive.
- On-chip oscillator.

### QUICK REFERENCE DATA

Supply voltage range Operating ambient temperature range	V <sub>CC</sub> T <sub>amb</sub>		4,2 to 5,5 V 20 to + 70 °C		
Maximum input frequency		typ.	50 kHz		
Supply current	ICC	typ.	<b>3,</b> 5 mA		
Output current (Q <sub>1</sub> to Q <sub>20</sub> )	۱a	>	60 µA		

#### PACKAGE OUTLINES

SAA1062A : 28-lead DIL; plastic (SOT-117). SAA1062AT: 28-lead mini-pack; plastic (SO-28; SOT-136A).

# SAA1062A SAA1062AT






Fig. 1 Pinning diagram.

LCD display/interface circuit

SAA1062A SAA1062AT





December 1982

#### OPERATION DESCRIPTION

The input information for this device consists of a data bus with 18 or 21 bits words, an external clock synchronized with the data bus and an enable signal. The organization of these signals is given in Fig. 3. These signals are handled by the BUS CONTROL circuit in which the decision is made whether these signals are valid for the device. It contains a leading zero detector (start condition of reception) and a data-length control. Leading zero is detected when the data signal is LOW and the DLEN signal is HIGH, during the first HIGH period of the clock signal. During the HIGH period of DLEN, the length control determines if the clock signal consists of the programmed number of pulses (18 or 21). This last function permits the user to supply other information on the same signal lines.

Furthermore the bus control prevents the device from accepting inferferences on the signal lines. While leading zero is detected, the shift register is set and for a proper leading zero the following data is shifted into this register. The  $\Omega_n$  position of the first bit of the register is shifted into the last bit, if the length of the data and the clock input are correct. Incorrect length of the information is detected by checking the value of the last bit of the programmed register. If the data transmission has been accepted properly, the bus control stage generates a valid pulse (LOL).

This pulse enables the load control circuit to load the contents of the register into the output latch immediately. On the first edge of the backplane driver signal "AC out/EL in" following on this "LOL" pulse, the new information of this latch is transferred to the output driver which also contains a latch. With this ability it is possible to load the device with 20 bits and also to transfer this data to the segment outputs. Furthermore, the SR can be reloaded by a second complete load procedure without a load enable clock pulse. This causes the SR to contain 20 bits and the output latches another 20 bits of information.

The output driver also contains an EXCLUSIVE-OR which is driven by the backplane driver signal and the latch output. The segment driver output signal is in phase with the output of the backplane driver when the input data is HIGH ("1") and 180° out-of-phase when the input data is LOW ("0"). In the static or slave mode, the backplane output can be used as input by connecting pin 6 to ground or V<sub>CC</sub>. The IC now can operate as a static driver or as a synchronized slave.

The I.f. oscillator consists of a triangle generator of the I-21 principle. It only needs an external capacitor to fix the frequency. As both amplitude and current are temperature compensated, this frequency is more or less independent of pn temperature. An internal switching signal of this generator is divided by 4 to attain a symmetrical output for the backplane driver (pin 8) of nominal 60 Hz for an external capacitor of 22 nF.

The backplane driver is able to drive a 40 bits display.

The bit length of the shift register is programmed with BLS (Bit Length Selector) (pin 7). If BLS is kept LOW the DATA bit length is 20; for BLS open or HIGH a DATA bit length of 17 is selected.




Fig. 3 Organization of 18 and 21 bit words; DATA = LOW means segment 'on'.

# RATINGS (VEE = 0)

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V <sub>CC</sub>	max. 6 V
Total power dissipation at T <sub>amb</sub> = 100 °C derate linearly with 0,02 W/ <sup>o</sup> C	P <sub>tot</sub>	max. 500 mW
Operating ambient temperature range	T <sub>amb</sub>	-25 to + 125 °C
Storage temperature range	⊤ <sub>stg</sub>	-55 to + 125 °C

# CHARACTERISTICS

 $V_{EE} = 0$ ;  $V_{CC} = 5 V$ ;  $T_{amb} = 25 °C$ ; unless otherwise specified

	symbol	min.	typ.	max.		condition
Supply voltage	V <sub>CC</sub>	4,2	5	5,5	v	
Supply current	lcc	-	3,5	-	mΑ	
Inputs CLB, DLEN, DATA, BLS input voltage HIGH input voltage LOW	V <sub>IH</sub> V <sub>IL</sub>	1,6 —1	_	V <sub>CC</sub> + 0,8	V V	
maximum input frequency	fl	-	50		kHz	
Input C <sub>ext</sub> input voltage HIGH input voltage LOW	V <sub>IH</sub> V <sub>IL</sub>	4,6 0,1	-		v v	static mode sync. slave mode
input current HIGH input current LOW	<sup>т</sup> ін Чі	_	_	180 —40	μΑ μΑ	
Input AC/EL (in slave mode) input voltage HIGH input voltage LOW	V <sub>IH</sub> VIL	2,7 —0,4		V <sub>CC</sub> 2,3	v v	
Output C <sub>ext</sub> (oscillator mode) oscillator frequency	fosc	120	240	360	Hz	C = 22 nF
Output stage backplane (AC/EL) output current sink/source	IO	2,4	_	_	mA	
Output Q <sub>1</sub> to Q <sub>20</sub> output current sink/source	IO	60	_	_	μA	
d.c. rest voltage between pin 8 (AC/EL) and one of the segment drivers (see Fig. 4)			-			
segment 'on' situation segment 'off' situation		_		25 25	mV mV	




Fig. 4 AC/EL and segment driver pulses. The d.c. voltage for segment 'on' is about 5 V.

# REMOTE TRANSMITTER




Fig. 1 Block diagram.

### Features:

- Transmitter for 32 x 64 commands.
- One transmitter for the control of 32 systems.
- Very low current consumption.
- Suitable for infrared transmission link.
- Transmission by biphase technique.
- Short transmission times; speed-up of system reaction time.
- LC-controlled oscillator; no crystal required.

# QUICK REFERENCE DATA

Supply voltage range	V <sub>DD</sub>	4,75 to	12,6 V
Operating ambient temperature range	T <sub>amb</sub>	25 to	+85 <sup>o</sup> C
Minimum oscillator input frequency	fosci		75 kHz
Quiescent current			
V <sub>DD</sub> = 12,6 V; I <sub>Q</sub> = 0; T <sub>amb</sub> = 25 °C	DD	max.	10 µA

PACKAGE OUTLINE 28-lead DIL; plastic (SOT-117).

### GENERAL DESCRIPTION

The SAA1082P is intended for a general purpose infrared remote control system. The device is implemented in LOCMOS technology.

The circuit can generate 2048 different commands and utilizes a keyboard with a single-pole switch per key.

The commands are arranged such that 32 systems can be addressed, containing 64 different commands each. The keyboard interconnection is shown in Fig. 2.

The circuit response to legal (one key depressed at a time) and illegal (more than one key depressed at a time) keyboard operation is specified later in this publication (see NOTE).

### **OPERATION DESCRIPTION**

#### Combined system mode (SSM = LOW)

Legal key depression either in the X-DR or Z-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the DR-outputs are switched off and two scan cycles are started, switching on the DR-outputs one by one. When a Z or X-input senses a LOW level, a latch-enable signal is fed to the system address or command latches depending on whether sensing was found in the Z or X-input matrix. After latching a system address number, the IC will generate the last command (i.e. all command bits '1') in the chosen system as long as the key is depressed. Latching of a command number causes the IC to generate this command together with the system address number stored in the system address latch. Releasing the key will reset the internal action if no data is transmitted at that time. Once the transmission is started, the signal will be finished completely.

### Single system mode (SSM = HIGH)

Only legal key depression in the X-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the pull-up transistors in the X-lines are switched off, those in the Z-lines are switched on during the first scan cycle. The wired connection in the Z-matrix is then translated into a system address number and stored in the system address latch. At the end of the first scan cycle the pull-up resistors in the Z-lines are switched off, while the transistors in the X-lines are switched on. The second scan cycle produces the command number which, after latching, is transmitted together with the system address number.

The scan cycles are repeated before every code transmission, so that even by 'take-over' of key depression during code transmission the right system and command numbers are generated.

### Inputs

The command inputs X0 to X7 carry a logical '1' in the quiescent state by means of an internal pullup transistor. When the system mode selection input SSM is LOW, the system inputs Z0 to Z3 carry also a logical '1' in the quiescent state by means of an internal pull-up transistor.

When SSM is HIGH, the transistors are switched off. No current can than flow via the wired connection in the Z-DR matrix.

### Oscillator

OSCI and OSCO are the input and the output respectively of a 2-pins LC-oscillator. The oscillator is formed externally by one inductor and two capacitors.

### Key-release detection

An extra control bit is added which will be complemented after key-release. In this way the decoder gets an indication that shows if the next code is to be considered as a new command. This is very important in case of multi-digit entry (e.g. by channel numbers or Teletext/Viewdata pages). The control bit will only be complemented after finishing of at least one code transmission. The scan cycles are repeated before every code transmission, so that, even by 'take-over' of key depression during code transmission, the right system and command numbers are generated.

### Outputs

The output DATA carries the generated information according to the format given in Fig. 3 and Tables 1 and 2.

The code will be transmitted in biphase; logical 'ones (1) and zeroes (0)' are given in Fig. 4.

The code consists of four parts:

- Start part formed by 2 bits (twice a logical '1'),
- Control part formed by 1 bit,
- System part formed by 5 bits,
- Command part formed by 6 bits.

The output MDATA carries the same information as output DATA, but in a modulated way. Each bit is presented as a burst of 16 oscillator periods.

In the quiescent state, both outputs are non-conducting (3-state outputs).

The scan drivers DR0 to DR7 are of the open drain N-channel type and are conducting in the quiescent state of the circuit. After a legal key depression, a scanning procedure is started so that they are switched into the conductive state one after the other.

#### **Reset action**

The circuit will be reset immediately when a key release occurs during:

- debounce time,
- between two codes.

When a key release occurs during scanning of the matrix, a reset action will be accomplished if:

- key is released while one of the driver outputs is in the low-ohmic '0' state,
- key is released before detection of that key,
- there is no wired connection in the Z-DR matrix while SSM = HIGH.

## Test pin


The test pin TP is an input which can be used for testing purposes.


When LOW, the circuit operates normally.


When HIGH, all pull-up transistors are switched off, the control bit is set to zero and the output data is  $2^6$  times faster than normal.


When Z2 = Z3 = LOW, the counter will be reset to zero.

# SAA1082P









# NOTE

Every connection of one X-input and one DR-output will be recognized as a legal key depression and will cause the IC to generate the corresponding code. Activating more than one X-input at a time will be considered as an illegal activity and no action (oscillator does not start) will be taken.

When SSM = LOW, every connection of one Z-input and one DR-output will be recognized as a legal key depression and will cause the IC to generate the corresponding code. Activating two or more Z-inputs, or Z-inputs and X-inputs, at a time will be considered as an illegal activity and no action will be taken.

When SSM = HIGH, a wired connection must be made between a Z-input and a DR-output. If no connection is present the code will not be generated.

Z2 or Z3 must be connected to V\_DD to avoid unwanted supply current. When one X or Z-input is connected to more than one DR-input, the last scan signal will be considered as legal.

The maximum allowable value of the contact series resistance of the keyboard switches is 10 k $\Omega$ .

Table 1 Command matrix (X-DR)

code no.	X-lines X 0 1 2 3 4 5 6 7	DR-lines DR 0 1 2 3 4 5 6 7	command bits C 5 4 3 2 1 0	code no.	X-lines X 0 1 2 3 4 5 6 7	DR-lines DR 0 1 2 3 4 5 6 7	command bits C 5 4 3 2 1 0
0 1 2	•	•	0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0	32 33 34	•	•	1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 1 0
3 4 5 6	•	•	0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 0 1	35 36 37 38	• • • •	• • •	1 0 0 0 1 1 1 0 0 1 0 0 1 0 0 1 0 1 1 0 0 1 0 1
7 8 9	•	•	0 0 0 1 1 1 0 0 1 0 0 0 0 0 1 0 0 1	39 40 41	•	•	1 0 0 1 1 1 1 0 1 0 0 0 1 0 1 0 0 1
10 11 12 13	•	•	0 0 1 0 1 0 0 0 1 0 1 1 0 0 1 1 0 0 0 0 1 1 0 1	42 43 44 45	•	•	1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 0 0 1 0 1 1 0 1
14 15 16	•	•	001110 001111 01000	46 47 48	•	•	101110 101111 110000
17 18 19		•	0 1 0 0 0 1 0 1 0 0 1 0 0 1 0 0 1 1	49 50 51	•	•	1 1 0 0 0 1 1 1 0 0 1 0 1 1 0 0 1 1
20 21 22 23		••••	0 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 1 0 0 1 0 1	52 53 54 55	•	•••	1 1 0 1 0 0 1 1 0 1 0 1 1 1 0 1 1 0 1 1 0 1 1 1
24 25 26	• •	•	0 1 1 0 0 0 0 1 1 0 0 1 0 1 1 0 1 0	56 57 58	•	•	1 1 1 0 0 0 1 1 1 0 0 1 1 1 1 0 1 0
27 28 29	•	•	0 1 1 0 1 1 0 1 1 1 0 0 0 1 1 1 0 1	59 60 61	•	•	1 1 1 0 1 1 1 1 1 0 0 1 1 1 1 0 1
30 31	•	•	011110	62 63	•	•	111110

SAA1082P

1

November 1980

178 N


**Remote transmitter** 

SAA1082P

system no.				DR-I DF	ines ?					Z-li Z.	nes 			sys	tem b S	oits	
	0	1	2	3	4	5	6	7	0	1	2	3	4	3	2	1	0
0 1 2	•	•	•						•				0 0 0	0 0 0	0 0 0	0 0 1	0 1 0
2 3 4			-	٠	•	_			•				0 0	0 0	0 1	1 0	1 0
5 6 7						•	•	•	•				0 0 0	0 0 0	1 1 1	0 1 1	1 0 1
8 9 10	•	٠	•							•			0 0 0	1 1 1	0 0 0	0 0 1	0 1 0
11 12 13 14				•	•	•	•			•			0 0 0 0	1 1 1 1	0 1 1 1	1 0 0 1	1 0 1 0
15							•	•		•			0	1	1	1	1
16 17 18	٠	•	•								•		1 1 1	0 0 0	0 0 0	0 0 1	0 1 0
19 20 21				•	•	•					•		1 1 1	0 0 0	0 1 1	1 0 0	1 0 1
22 23						•	٠	•			•		1 1	0 0	1 1	1 1	0 1
24 25	•	•	_									•	1	1	0 0	0 0	0
26 27 28			•	•	•							•	1 1 1	1 1 1	0 0 1	1 1 0	0 1 0
29 30 31						•	•					•	1 1 1	1 1 1	1 1 1	0 1 1	1 0 1

Table 2 System matrix (Z-DR)

# SAA1082P



# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	VDD	0,5 to + 15 V
Input voltage range	V	–0,5 to (V <sub>DD</sub> + 0,5) V*
Input current	±I	max. 10 mA
Output voltage range	VQ	–0,5 to (V <sub>DD</sub> + 0,5) V*
Output current	±ΙQ	max. 10 mA
Power dissipation output OSCO	PQ	max. 50 mW
Power dissipation per output (all other outputs)	PQ	max. 100 mW
Total power dissipation per package	P <sub>tot</sub>	max. 200 mW
Operating ambient temperature range	Tamb	-25 to +85 °C
Storage temperature range	T <sub>stg</sub>	55 to + 150 °C

\*  $V_{DD}$  + 0,5 V should not exceed 15 V.

# CHARACTERISTICS

 $V_{SS}$  = 0;  $T_{amb}$  = -25 to +85 °C; unless otherwise specified.

	V <sub>DD</sub> V	symbol	min.	typ.	max.	conditions
Supply voltage		V <sub>DD</sub>	4,75	_	12,6 V	
Quiescent supply current; excluding the leakage current of the open drain N-channel outputs Inputs Keyboard inputs X and Z with P-channel pull- up transistors	12,6	IDD	_	_	10 µA	$I_{Q}$ = mA (all outputs) X0 to X7, Z0 to Z3 at V <sub>DD</sub> ; all other inputs at V <sub>DD</sub> or V <sub>SS</sub> ; T <sub>amb</sub> = 25 °C
Input current at each input	4,75 to 12,6	-1	12		700 µA	V <sub>I</sub> = 0 V; TP = SSM = LOW
Input voltage HIGH	4,75 to 12,6	VIH	0,7V <sub>DD</sub>	-	V <sub>DD</sub> V	
Input voltage LOW	4,75 to 12,6	VIL	0	- 0	,3V <sub>DD</sub> V	
Input leakage current V <sub>I</sub> = 12,6 V V <sub>I</sub> = 0 V	12,6 12,6	I <sub>IR</sub> I <sub>IR</sub>		_		TP = HIGH; T <sub>amb</sub> = 25 °C
SSM, TP, OSCI inputs						
Input voltage HIGH	4,75 to 12,6	∨ін	0,7V <sub>DD</sub>		V <sub>DD</sub> V	
Input voltage LOW	4,75 to 12,6	VIL	0	- 0	,3V <sub>DD</sub> V	
Input leakage current V <sub>I</sub> = 12,6 V V <sub>I</sub> = 0 V	12,6 12,6	I <sub>IR</sub> I <sub>IR</sub>		-	1 μΑ 1 μΑ	T <sub>amb</sub> = 25 °C
<b>Outputs</b> DATA, MDATA outputs						
Output voltage HIGH	4,75 to 12,6	νан	V <sub>DD</sub> -0,5	-	- V	I <sub>QH</sub> = 0,7 mA*
Output voltage LOW	4,75 to 12,6	V <sub>QL</sub>	-		0,4 V	I <sub>QL</sub> = 0,7 mA*
Output leakage current $V_Q = 12,6 V$ $V_Q = 12,6 V$ $V_Q = 0 V$	12,6 12,6 12,6	I <sub>QR</sub> I <sub>QR</sub> -I <sub>QR</sub>			10 μΑ 1 μΑ 20 μΑ	T <sub>amb</sub> = 25 °C
V <sub>Q</sub> = 0 V DR0 to DR7 outputs	12,6	-lor	-		2 μΑ	T <sub>amb</sub> = 25 °C
Output voltage LOW	4,75 to 12,6	VOL	-	-	0,4 V	I <sub>QL</sub> = 0,7 mA*
Output leakage current $V_Q = 12.6 V$	12,6	IQR	-		10 μA	T = 25.00
V <sub>Q</sub> = 12,6 V	12,6	IQR			1 μΑ	T <sub>amb</sub> = 25 °C

\* See next page.

# CHARACTERISTICS (continued)

 $V_{SS}$  = 0;  $T_{amb}$  = -25 to +85 °C; unless otherwise specified

	V <sub>DD</sub> V	symbol	min.	typ.	max.	conditions
Outputs (continued) OSCO output Output voltage HIGH Output voltage LOW Maximum input frequency; C <sub>L</sub> = 40 pF see also Fig. 6	4,75 to 12,6 4,75 to 12,6 4,75 6 12,6	V <sub>QH</sub> V <sub>QL</sub> fosci fosci fosci	V <sub>DD</sub> ( - 75 120 300	D,5    	– V 0,5 V – kHz – kHz – kHz	—I <sub>QH</sub> = 0,15 mA* OSCI at V <sub>SS</sub> —I <sub>QL</sub> = 0,4 mA* OSCI at V <sub>DD</sub>




Fig. 6 Typical normalized input frequency as a function of the load capacitance.

\* This d.c. test condition protects the a.c. performance of the output. The d.c. current requirement is lower in the actual application.

# APPLICATION INFORMATION




Fig. 7 A typical transmitter output stage.



# MICROPROCESSOR CONTROLLED STEREO SOUND GENERATOR FOR SOUND EFFECTS AND MUSIC SYNTHESIS

# GENERAL DESCRIPTION

The SAA1099 is a monolithic integrated circuit designed for generation of stereo sound effects and music synthesis.

### Features

- Six frequency generators eight octaves per generator 256 tones per octave
- Two noise generators
- Six noise/frequency mixers
- Twelve amplitude controllers
- Two envelope controllers
- Two 6-channel mixers/current sink analogue output stages
- TTL input compatible
- Readily interfaces to 8-bit microcontroller
- Minimal peripheral components
- Simple output filtering

### Applications

- Consumer games systems
- Home computers
- Electronic organs
- Arcade games
- Toys
- Chimes/alarm clocks

# QUICK REFERENCE DATA


Supply voltage (pin 18)	V <sub>DD</sub>	typ.	5	V
Supply current (pin 18)	IDD	typ.	55	mA
Reference current (pin 6)	Iref	typ.	250	μA
Total power dissipation	P <sub>tot</sub>		450	mW
Operating ambient temperature range	T <sub>amb</sub>	0 to	+ 70	oC

# PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).

185





**SAA1099** 

Fig. 1 Block diagram.

186

SAA1099

# Microprocessor controlled stereo sound generator for sound effects and music synthesis

# PINNING




Fig. 2 Pinning diagram.

# PIN DESIGNATION

WR	Write Enable: active LOW input which operates in conjunction with $\overline{\text{CS}}$ and A0 to allow writing to the internal registers.
ĊŚ	Chip Select: active LOW input to identify valid WR inputs to the chip. This input also operates in conjunction with WR and A0 to allow writing to the internal registers.
A0	<b>Control/Address select:</b> input used in conjunction with $\overline{WR}$ and $\overline{CS}$ to load data to the control register (A0 = 0) or the address buffer (A0 = 1).
OUTR	Right channel output: a 7-level current sink analogue output for the 'right' component. This pin requires an external load resistor.
OUTL	Left channel output: a 7-level current sink analogue output for the 'left' component. This pin requires an external load resistor.
I <sub>ref</sub>	Reference current supply: used to bias the current sink outputs.
DTACK	Data Transfer Acknowledge: open drain output, active LOW to acknowledge successful data transfer. On completion of the cycle DTACK is set to inactive
CLK	<b>Clock</b> : input for an externally generated clock at a nominal frequency of 8 MHz.
V <sub>SS</sub>	Ground: 0 V.
D0-D7	Data: Data bus input.
V <sub>DD</sub>	Power supply: + 5 V typical.
	CS A0 OUTR OUTL Iref DTACK CLK VSS D0-D7

## FUNCTIONAL DESCRIPTION

The following sections provide a detailed functional description of the SAA1099 as shown in the block diagram, Fig. 1.

#### **Frequency generators**

Six frequency generators can each select one of 8 octaves and one of 256 tones within an octave. A total frequency range of 30 Hz to 7,74 kHz is available. The outputs may also control noise or envelope generators. All frequency generators have an enable bit which switches them on and off, making it possible to preselect a tone tone and to make it inaudible when required.

The frequency ranges per octave are:

Octave	Frequency range
0	30 Hz to 60 Hz
1	60 Hz to 122 Hz
2	122 Hz to 244 Hz
3	244 Hz to 488 Hz
4	489 Hz to 976 Hz
5	978 Hz to 1,95 kHz
6	1,95 kHz to 3,90 kHz
7	3,91 kHz to 7,81 kHz

#### Noise generators

The two noise generators both have a programmable output. This may be a software controlled noise via one of the frequency controlled generators or one of three pre-defined noises. There is no tone produced by the frequency generator when it is controlling the noise generator. The noise produced is based on double the frequency generator output, i.e. a range of 61 Hz to 15,6 kHz. In the event of a pre-defined noise being chosen, the output of noise generator 0 can be mixed with frequency generator 0, 1 and 2; and the output of noise generator 1 can be mixed with frequency generator 3, 4 and 5. In order to produce an equal level of noise and tone outputs (when both are mixed) the amplitude of the tone is increased. The three pre-defined noises are based on a clock frequency of 7,8 kHz, 15,6 kHz or 31,25 kHz.

### Noise/frequency mixers

Six noise/frequency mixers each with four selections

- Channel off
- Frequency only
- Noise only
- Noise and frequency

Each mixer channel has one of the frequency generator outputs fed to it, three channels use noise generator 0 and the other three use noise generator 1.

### Amplitude controllers

Each of the six channel outputs from the mixer is split up into a right and left component giving effectively twelve amplitude controllers. An amplitude of 16 possible levels is assigned to each of the twelve signals. With this configuration a stereo effect can be achieved by varying only the amplitude component. The moving of a sound from one channel to the other requires, per tone, only one update of the amplitude register contents.

When an envelope generator is used, the amplitude levels are restricted. The number of levels available is then reduced to eight. This is achieved by disabling the least significant bit (LSB) of the amplitude control.

### Envelope controllers

Two of the six tone generators are under envelope control. This applies to both the left and right outputs from the tone generator.

The envelope has the following eight possible modes:

- Amplitude is zero
- Single attack
- Single decay
- Single attack-decay (triangular)
- Maximum amplitude
- Continuous attack
- Continuous decay
- Continuous attack-decay

The timing of the envelope controllers is programmable using one of the frequency generators (see Fig. 1). When the envelope mode is selected for a channel its control resolution is halved for that channel from 16 levels to 8 levels by rounding down to the nearest even level.

There is also the capability of controlling the 'right' component of the channel with inverse of the 'left' component, which remains as programmed.

A direct enable permits the start of an envelope to be defined, and also allows termination of an envelope at any time. The envelope rate may be controlled by a frequency channel (see Fig. 1), or by the microprocessor writing to the address buffer register. If the frequency channel controlled is OFF (NE = FE = 0) the envelope will appear at the output, which provides an alternative 'non-square' tone capability. In this event the frequency will be the envelope rate, which provided the rate is from the frequency channel, will be a maximum of 1 kHz. Higher frequencies of up to 2 kHz can be obtained by the envelope resolution being halved from 16 levels to 8 levels. Rates quoted are based on the input of a 8 MHz clock.

### Six-channel mixers/current sink analogue output stages

Six channels are mixed together by the two mixers allowing each one to control one of six equally weighted current sinks, to provide a seven level analogue output.

# Command/control select

In order to simplify the microprocessor interface the command and control information is multiplexed. To select a register in order to control frequencies, amplitudes, etc. the command-register has to be loaded. The contents of this register determines to which register the data is written in the next control-cycle. If a continuous update of the control-register is necessary, only the control-information has to be written (the command-information does not change).

If the command/control select (A0) is logic 0, the byte transfer is control; if A0 is logic 1, the byte transfer is command.

# Interface to microprocessor

The SAA1099 is a data bus based I/O peripheral. Depending on the value of the command/control signal (A0) the  $\overline{CS}$  and  $\overline{WR}$  signals control the data transfer from the microprocessor to the SAA1099. The data-transfer-acknowledge ( $\overline{DTACK}$ ) indicates that the data transfer is completed. When, during the write cycle, the microprocessor recognizes the  $\overline{DTACK}$ , the bus cycle will be completed by the processor.

# SAA1099

# RATINGS

Limiting values in accordance with the Absolute Maximum Syster	n (IEC 134	)
Supply voltage (pin 18)	V <sub>DD</sub>	-0,3 to +7,5 V
Maximum input voltage	V <sub>1</sub>	-0,3 to +7,5 V
at V <sub>DD</sub> = 4,5 to 5,5 V	V <sub>I</sub>	-0,5 to +7,5 V
Maximum output current	۱ <sub>0</sub>	max. 10 mA
Total power dissipation	Ptot	450 mW
Storage temperature range	т <sub>stg</sub>	–55 to +125 °C
Operating ambient temperature range	т <sub>атb</sub>	0 to + 70 °C
Electrostatic handling*	Ves	-1000 to +1000 V

\* Equivalent to discharging a 250  $\mu F$  capacitor through a 1 k $\Omega$  series resistor.

# D.C. CHARACTERISTICS

 $V_{DD}$  = 5 V;  $T_{amb}$  = 0 to 70 °C; unless otherwise specified

noromotor	aurahal	min	1		unit
parameter	symbol	min.	typ.	max.	unit
Supply					
Supply voltage	V <sub>DD</sub>	4,5	5,0	5,5	V
Supply current	IDD	-	55	90	mA
Reference current (note 1)	I <sub>ref</sub>	100	250	400	μA
INPUTS					
Input voltage HIGH	VIH	2,0	-	6,0	v
Input voltage LOW	VIL	-0,5	-	0,8	v
Input leakage current	±ILI	_	-	10	μA
Input capacitance	CI	-	-	10	pF
OUTPUTS					
$\overline{DTACK}$ (open drain; note 2)					
Output voltage LOW					
at $I_{OL} = 3.2 \text{ mA}$	VOL	0		0,4	v
Voltage on pin 7 (OFF state)	V7-9	-0,3	-	6,0	v
Output capacitance (OFF state)	co	-		10	pF
Load capacitance	CL	-	-	150	pF
Output leakage current (OFF state)	-ILO	-	-	10	μA
Audio outputs (pins 4 and 5)					
<i>With fixed I<sub>ref</sub></i> (note 3)					
One channel on	I <sub>01</sub> /I <sub>ref</sub>	90	-	125	%
Six channels on	I <sub>06</sub> /6xI <sub>ref</sub>	85	-	120	%
With $I_{ref}$ = 250 $\mu$ A; $R_L$ = 1,1 k $\Omega$ (± 5%)					
One channel on	I <sub>01</sub> /I <sub>ref</sub>	95	_	115	%
Six channels on	I <sub>06</sub> /6xI <sub>ref</sub>	90	_	110	%
Output current one channel on	1 <sub>01</sub>	238	-	288	μA
Output current six channels on	106	1,38	_	1,65	mA
With resistor supplying I <sub>ref</sub> (note 4)					
Output current one channel on	I <sub>01</sub>	155	_	270	μA
Output current six channels on		0,94		1,65	mA
Load resistance	106 R1	600		1,05	Ω
D.C. leakage current all channels off	-			10	μA
Maximum current difference between	- <sup>I</sup> LO		_	10	μΑ
left and right current sinks (note 5)	± IOmax	_	_	15	%
Signal-to-noise ratio (note 6)	S/N	_	tbf	_	dB

# A.C. CHARACTERISTICS

 $V_{DD}$  = 5 V;  $T_{amb}$  = 0 to 70 °C; timing measurements taken at 2,0 V for a logic 1 and 0,8 V for a logic 0 unless otherwise specified (see waveforms Figs 3 and 4)

parameter	symbol	min.	typ.	max.	unit
Bus interface timing (see Fig. 3)					
A0 set-up time to $\overline{CS}$ fall	tASC	0	-	-	ns
CS LOW to WR fall	tCSW	30		-	ns
A0 set-up time to WR fall	tASW	50	-	-	ns
WR LOW time	twl	100	-	-	ns
Data bus valid to $\overline{WR}$ rise	t <sub>BSW</sub>	100	_	-	ns
$\overline{DTACK}$ fall delay from $\overline{WR}$ fall (note 7)	<sup>t</sup> DFW	0	-	85	ns
A0 hold time from WR HIGH	<sup>t</sup> AHW	0	_	-	ns
CS hold time from WR HIGH	<sup>t</sup> CHW	0	-	_ ·	ns
Data bus hold time from WR HIGH	<sup>t</sup> DHW	0	-	-	ns
DTACK rise delay from WR HIGH	<sup>t</sup> DRW	0	-	100	ns
Bus cycle time (note 8)	tCY	2CP	_	-	
Bus cycle time (note 9)	<sup>t</sup> CY	8CP	-	-	
Clock input timing (see Fig. 4)					
Clock period	<sup>t</sup> CLK	120	125	255	ns
Clock LOW time	tHIGH	55	-	-	ns
Clock HIGH time	<sup>t</sup> LOW	55	-	-	ns


# Notes to the characteristics

- 1. Using an external constant current generator to provide a nominal  $I_{ref}$  or external resistor connected to  $V_{DD}$ .
- 2. This output is short-circuit protected to VDD and VSS.
- 3. Measured with I<sub>ref</sub> a constant value between 100 and 400  $\mu$ A; load resistance (R<sub>L</sub>) allowed to match E24 (5%) in all applications via:

$$R_{L} = \frac{0,27775 \pm 0,03611}{I_{ref}}$$

- 4. Measured with R<sub>ref</sub> = 10 k $\Omega$  (± 5%) connected between I<sub>ref</sub> and V<sub>DD</sub>; R<sub>L</sub> = 820  $\Omega$  (± 5%); OUTR and OUTL short-circuit protected to V<sub>SS</sub>.
- 5. Left and right outputs must be driven with identical configuration.
- 6. Sample tested value only.
- 7. This timing parameter only applies when no wait states are required; otherwise parameter is invalid.
- 8. The minimum bus cycle time of two clock periods is for loading all registers except the amplitude registers.
- 9. The minimum bus cycle time of eight clock periods is for loading the amplitude registers. In a system using DTACK it is possible to achieve minimum times of 500 ns. Without DTACK the parameter given must be used.

Microprocessor controlled stereo sound generator for sound effects and music synthesis SAA1099








Fig. 4 Clock input waveform.

# APPLICATION INFORMATION

### **Device operation**

The SAA 1099 uses pulse width modulation to achieve amplitude and envelope levels. The twelve signals are mixed in an analogue format (6 'left' and 6 'right') before leaving the chip. The amplitude and envelope signals chop the output at a minimum rate of 62,5 kHz, compared with the highest tone output of 7,74 kHz. Simple external low-pass filtering is used to remove the high frequency components.

Rates quoted are based on the input of a 8 MHz clock.

A data bus based write only structure is used to load the on-board registers. The data bus is used to load the address for a register, and subsequently the data to that register. Once the address is loaded multiple data loads to that register can be performed.

The selection of address or data is made by the single address bit A0, as shown in register maps Table 1 and Table 2.

The bus control signals  $\overline{WR}$  and  $\overline{CS}$  are designed to be compatible with a wide range of microprocessors, a  $\overline{DTACK}$  output is included to optimise the interface with an S68000 series microprocessor. In most bus cycles  $\overline{DTACK}$  will be returned immediately, this applies to all register address load cycles and all except amplitude data load cycles. With respect to amplitude data, a number of wait cycles may need to be performed, depending on the time since the previous amplitude load.  $\overline{DTACK}$  will indicate the number of required waits.

#### Register description (see Tables 2 and 3)

The amplitudes are assigned with 'left' and 'right' components in the same byte, on a channel by channel basis. The spare locations that are left between blocks of registers is to allow for future expansion, and should be written as zero's. The tone within an octave is defined by eight bits and the octave by three bits. Note that octaves are paired (0/1, 2/3 etc.). The frequency and noise enables are grouped together for ease of programming. The controls for noise 'colour' (clock rate) are grouped in one byte.

The envelope registers are positioned in adjacent locations. There are two types of envelope controls, direct acting controls and buffered controls. The direct acting controls always take immediate effect, and are:

- Envelope enable (reset)
- Envelope resolution (16/8 level)

The buffered controls are acted upon only at the times shown in Fig. 5 and control selection of:

- Envelope clock source
- Waveform type
- Inverted/non-inverted 'right' component

select				data bu	s inputs				an antiana
A0	D7	D6	D5	D4	D3	D2	D1	DO	operations
0 1	D7 X	D6 X	D5 X	D4 A4	D3 A3	D2 A2	D1 A1	D0 A0	data for internal registers internal register address

#### Table 1 External memory map

Where X = don't care state.

register	D7 D6 D5		data bus		1.00			operations	
address	07	D6	D5	D4	D3	D2	D1	D0	
00	AR03	AR02	AR01	AR00	AL03	AL02	AL01	AL00	amplitude 0 right channel; left channel
01	1	1	1	1	1	1	1	1	amplitude 1 right/left
02	2	2	2	2	2	2	2	2	amplitude 2 right/left
03	3	3	3	3	3	3	3	3	amplitude 3 right/left
04	4	4	4	4	4	4	4	4	amplitude 4 right/left
05	5	5	5	5	5	5	5	5	amplitude 5 right/left
06	х	х	x	х	х	х	X	x	
07	X	Х	х	X	х	Х	X	X	
08	F07	F06	F05	F04	F03	F02	F01	F00	frequency of tone 0
09	1	1	1	1	1	1	1	1	frequency of tone 1
0A	2	2	2	2	2	2	2	2	frequency of tone 2
OB	3	3	3	3	3	3	3	3	frequency of tone 3
00	4	4	4	4	4	4	4	4	frequency of tone 4
0D	F57	F56	F55	F54	F53	F52	F51	F50	frequency of tone 5
0E	X	X	Х	X	Х	X	X	X	
OF	X	Х	X	X	X	Х	х	X	
10	х	012	011	010	х	002	001	000	octave 1; octave 0
11	х	032	031	030	х	022	021	020	octave 3; octave 2
12	X	052	051	050	Х	042	041	040	octave 5; octave 4
13	х	х	х	х	х	x	х	X	
14	х	х	FE5	FE4	FE3	FE2	FE1	FE0	frequency enable
15	x	х	NE5	NE4	NE3	NE2	NE1	NEO	noise enable
16	х	Х	N11	N10	х	X	N01	N00	noise generator 1;
									noise generator 0
17	X	Х	х	х	х	Х	Х	X	
18	E07	х	E05	E04	E03	E02	E01	E00	envelope generator 0
19	E17	Х	E15	E14	E13	E12	E11	E10	envelope generator 1
1A	X	Х	X	X	X	X	X	X	
1B	X	X	Х	Х	Х	X	X	X	
10	X	Х	X	X	Х	Х	X	SE	sound enable (all channels)
1D	X	X	X	X	Х	Х	Х	X	
1E	X	X	X	X	X	Х	X	X	
1F	Х	Х	Х	X	Х	Х	X	X	

Where:

All don't cares (X) should be written as zero's.

00 to 1F block of registers repeats eight times in the block between addresses 00 to FF (full internal memory map).

August 1984

# APPLICATION INFORMATION (continued)

# Table 3 Register description

<b></b>	r
bit	description
ARn3; ARn2; ARn1; ARn0 (n = 0,5)	4 bits for amplitude control of right channel 0 0 0 0 minimum amplitude (off) 1 1 1 1 maximum amplitude
ALn3; ALn2; ALn1; ALn0 (n = 0,5)	4 bits for amplitude control of left channel 0 0 0 0 minimum amplitude (off) 1 1 1 1 maximum amplitude
Fn7 to Fn0 (n = 0,5)	8 bits for frequency control of the six frequency generators 0 0 0 0 0 0 0 0 lowest frequency 1 1 1 1 1 1 1 highest frequency
On2; On1; On0 (n = 0,5)	3 bits for octave control         0       0       lowest octave       (30 Hz to 60 Hz)         0       1       (60 Hz to 122 Hz)         0       1       0       (122 Hz to 244 Hz)         0       1       1       (244 Hz to 488 Hz)         1       0       (489 Hz to 976 Hz)         1       0       (1978 Hz to 1,95 kHz)         1       1       0         1       1       (1,95 kHz to 3,90 kHz)         1       1       highest octave
FEn (n = 0,5)	frequency enable bit (one tone per generator) FEn = 0 indicates that frequency 'n' is off
NEn (n = 0,5)	noise enable bit (one tone per generator) NEn = 0 indicates that noise 'n' is off
Nn1; Nn0 (n = 0,1)	2 bits for noise generator control. These bits select the noise generator rate (noise 'colour') Nn1 Nn0 clock frequency (kHz) 0 0 31,3 0 1 15,6 1 0 7,6 1 1 61 to 15,6 (frequency generator 0/2)

# SAA1099

# Microprocessor controlled stereo sound generator for sound effects and music synthesis


bit	description
En7; En5 to En0 (n = 0,1)	<ul> <li>7 bits for envelope control</li> <li>En0</li> <li>0 left and right component have the same envelope</li> <li>1 right component has inverse of envelope that is applied to left component</li> <li>En3 En2 En1</li> <li>0 0 0 zero amplitude</li> <li>0 1 0 single decay</li> <li>0 1 1 repetitive decay</li> <li>1 0 0 single triangular</li> <li>1 0 1 repetitive triangular</li> <li>1 1 0 single attack</li> <li>1 1 repetitive attack</li> <li>En4</li> <li>4 bits for envelope control (maximum frequency = 976 Hz)</li> <li>3 bits for envelope control (maximum frequency = 1,95 kHz)</li> <li>En5</li> <li>0 internal envelope clock (frequency generator 1 or 4)</li> <li>external envelope control)</li> <li>envelope control enabled</li> </ul>
SE	SE sound enable for all channels (reset on power-up to 0) 0 all channels disabled 1 all channels enabled

# Note

All rates given are based on the input of a 8 MHz clock.

# August 1984

# **APPLICATION INFORMATION (continued)**



August 1984

198

#### Notes to Fig. 5

- (1) The level at this time is under amplitude control only (En7 = 0; no envelope).
- (2) When the generator is active (En7 = 1) the maximum level possible is 15/16ths of the amplitude level, rounded down to the nearest eight. When the generator is inactive (En7 = 0) the level will be 16/16ths of the amplitude level.
- (3) After position (3) the buffered controls will be acted upon when loaded.
- (4) At positions (4) the buffered controls will be acted upon if already loaded.
- (5) Waveforms 'a' to 'h' show the left channel (En0 = 0; left and right components have the same envelope).

Waveform 'i' shows the right channel (En0 = 1; right component inverse of envelope applied to left).




Fig. 6 Typical application circuit diagram.



# TUNER SWITCHING CIRCUIT

The SAA1300 is for switching on and off the supply lines of various circuit parts via an  $I^2C$  bus signal. Furthermore, it can be used to supply current for switching diodes in radio and television tuners. It contains 5 output stages, which are capable of supplying up to 100 mA in the ON state or sinking up to -100  $\mu$ A in the OFF state.

Current limiting and short-circuit protection are included. The output stages are driven by a shift register/latch combination which is loaded via data from the  $l^2C$  bus. A power-on reset of the latches ensures the OFF state of the output stages (OUT 2 to OUT 5) without data reception from the  $l^2C$  bus. A subaddressing system allows the connection of up to three circuits on the same  $l^2C$  bus lines; one of the outputs (OUT 1, pin 7) can also be used as an input to select the device via a simple internal A/D converter.




Fig. 1 Block diagram.

# PACKAGE OUTLINE 9-lead SIL; plastic (SOT-142B).

# SAA1300

# PINNING

pin no.	symbol	function
1	GND	ground
2	VP	positive supply
3	OUT 5	)
4	OUT 4	
5	OUT 3	outputs
6	OUT 2	
7	OUT 1	output and subaddressing input
8	SDA	serial data line
9	SCL	serial data line serial clock line )I <sup>2</sup> C bus

# I<sup>2</sup>C BUS INFORMATION\*

Address, first byte

01000AB0 where,

A	В	function	condition
0	0	general address	OUT 1 = output
0	1	OUT 1 = input	address accepted if $V_{OUT 1} = V_{OUT L}$ (LOW)
1	0	OUT 1 = input	address accepted if $V_{OUT 1} = V_{OUT H}$ (HIGH)
1	1	OUT 1 = input	address accepted if $V_{OUT 1} = V_{OUT M}$ (MEDIUM)

Data, second byte

OUT 5, OUT 4, OUT 3, OUT 2, OUT 1, X, X, X

The I/O output stage (OUT 1) is switched as an input stage after a power-on reset. It depends on the contents of the first data transmission whether the output stage is switched as an output or remains as an input.

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	Vp	max.	13,2 V	
Input voltage range at SDA, SCL	V <sub>I</sub>	0,5 to -	+13,7 V	
Input voltage range at OUT 1	vi	0,5 to -	+12,5 V	
Output voltage range at OUT 1 to OUT 5	Vo	-0,5 to -	+12,5 V	
Input current at SDA, SCL	lj –	max.	20 mA	۱.
Input current at OUT 1	lj –	max.	20 mA	
Total power dissipation	Ptot	max.	650 mW	I
Storage temperature range	T <sub>stg</sub>	-40 to	+ 125  °C	
Operating ambient temperature range	Tamb	-20 to	o + 80 oC	


\* Detailed information is given in a separate data sheet.

# CHARACTERISTICS

 $V_P$  = 8 V;  $T_{amb}$  = 25 °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply (pin 2)					
Supply voltage range	Vp	4	-	12	v
Supply current	lp	-	10	-	mA
Power-on reset level output stage in "OFF" condition	VPR	_	_	3,5	v
Maximum power dissipation*	P <sub>max</sub>	-	650		mW
Inputs SDA, SCL (pins 8 and 9)					
Input voltage HIGH	VIH	2,8	_	V <sub>P</sub> + 0,5	v
Input voltage LOW	VIL	0	_	1,8	v
Input current HIGH	-1н	_	_	50	μA
Input current LOW	Чн	_	_	0,1	μA
Acknowledge sink current	IACK	2,5		*	mA
Maximum input frequency	f <sub>i max</sub>	100	-	-	kHz
Outputs OUT 1 to OUT 5 (pins 3 to 7)					
Maximum output current;source : "ON"	I <sub>Oso</sub>	+ 100		+ 150	mA
Maximum output current; source : "ON" T <sub>amb</sub> = 80 °C	I <sub>Oso</sub>	60			mA
Output voltage HIGH at I <sub>Oso</sub>	V <sub>OH</sub>	-		Vp2	v
Output current; sink: "OFF"	l <sub>Osi</sub>	-100	300		μA
Output voltage LOW at I <sub>Osi</sub>	VOL		_	100	mV
Output voltage MEDIUM at $I_{O}$ = 12,5 mA	VOM	-	_	V <sub>P</sub> –0,5	v
OUT 1 used as subaddressing input					
Input voltage HIGH (code 1 0)	VOUT 1H	0,72 V <sub>P</sub>	-	VP	v
Input voltage MEDIUM (code 1 1)	VOUT 1M	0,39 V <sub>P</sub>	_	0,61 V <sub>P</sub>	v
Input voltage LOW (code 0 1)	VOUT 1L	0		0,28 V <sub>P</sub>	v

\* Outputs must not be driven simultaneously at maximum source current.



# REMOTE CONTROL TRANSMITTER

# GENERAL DESCRIPTION

The SAA3004 transmitter IC is designed for infrared remote control systems. It has a total of 448 commands which are divided into 7 sub-system groups with 64 commands each. The sub-system code may be selected by a press button, a slider switch or hard wired.

The SAA3004 generates the pattern for driving the output stage. These patterns are pulse distance coded. The pulses are infrared flashes or modulated. The transmission mode is defined in conjunction with the sub-system address. Modulated pulses allow receivers with narrow-band preamplifiers for improved noise rejection to be used. Flashed pulses require a wide-band preamplifier within the receiver.

The SAA3004 has the following features:

- Flashed or modulated transmission
- 7 sub-system addresses
- Up to 64 commands per sub-system address
- High-current remote output at V<sub>DD</sub> = 6 V (-I<sub>OH</sub> = 40 mA)
- Low number of additional components
- Key release detection by toggle bits
- Very low stand-by current (< 2  $\mu$ A)
- Operational current < 2 mA at 6 V supply
- Wide supply voltage range (4 to 11 V)
- Ceramic resonator controlled frequency (typ. 450 kHz)
- Encapsulation: 20-lead plastic DIL or 20-lead plastic mini-pack (SO-20)

# PACKAGE OUTLINES

20-lead DIL; plastic (SOT-146C1). 20-lead mini-pack; plastic (SO-20; SOT-163AC3).

# SAA3004




Fig. 1 Transmitter with SAA3004.

# INPUTS AND OUTPUTS

#### Key matrix inputs and outputs (DRVON to DRV6N and SENON to SEN6N)

The transmitter keyboard is arranged as a scanned matrix. The matrix consists of 7 driver outputs and 7 sense inputs as shown in Fig. 1. The driver outputs DRVON to DRV6N are open drain N-channel transistors and they are conductive in the stand-by mode. The 7 sense inputs (SENON to SEN6N) enable the generation of 56 command codes. With 2 external diodes all 64 commands are addressable. The sense inputs have P-channel pull-up transistors, so that they are HIGH until they are pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

#### Address mode input (ADRM)

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRVON to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by a diode. This allows the definition of seven sub-system addresses as shown in Table 3. If driver DRV6N is connected to ADRM the data output format of REMO is modulated or if not connected, flashed.

The ADRM input has switched pull-up and pull-down loads. In the stand-by mode only the pull-down device is active. Whether ADRM is open (sub-system address 0, flashed mode) or connected to the driver outputs, this input is LOW and will not cause unwanted dissipation. When the transmitter becomes active by presssing a key, the pull-down device is switched off and the pull-up device is switched on, so that the applied driver signals are sensed for the decoding of the sub-system address and the mode of transmission.

The arrangement of the sub-system address coding is such that only the driver DRVnN with the highest number (n) defines the sub-system address, e.g. if driver DRV2N and DRV4N are connected to ADRM, only DRV4N will define the sub-system address. This option can be used in transmitters for more than one sub-system address. The transmitter may be hard-wired for sub-system address 2 by connecting DRV1N to ADRM. If now DRV3N is added to ADRM by a key or a switch, the transmitted sub-system address changes to 4.

A change of the sub-system address will not start a transmission.

# Remote control signal output (REMO)

The REMO signal output stage is a push-pull type. In the HIGH state a bipolar emitter-follower allows a high output current. The timing of the data output format is listed in Tables 1 and 2.

The information is defined by the distance  $t_b$  between the leading edges of the flashed pulses or the first edge of the modulated pulses (see Fig. 3).

The format of the output data is given in Figs 2 and 3. In the flashed transmission mode the data word starts with two toggle bits T1 and T0, followed by three bits for defining the sub-system address S2, S1 and S0, and six bits F, E, D, C, B and A, which are defined by the selected key.

In the modulated transmission mode the first toggle bit T1 is replaced by a constant reference time bit (REF). This can be used as a reference time for the decoding sequence.

The toggle bits function as an indication for the decoder that the next instruction has to be considered as a new command.

The codes for the sub-system address and the selected key are given in Tables 3 and 4.

### Oscillator input/output (OSCI and OSCO)

The external components must be connected to these pins when using an oscillator with a ceramic resonator. The oscillator frequency may vary between 400 kHz and 500 kHz as defined by the resonator.

### FUNCTIONAL DESCRIPTION

### **Keyboard operation**

In the stand-by mode all drivers (DRV0N to DRV6N) are on. Whenever a key is pressed, one or more of the sense inputs (SENnN) are tied to ground. This will start the power-up sequence. First the oscillator is activated and after the debounce time  $t_{DB}$  (see Fig. 4) the output drivers (DRV0N to DRV6N) become active successively.

Within the first scan cycle the transmission mode, the applied sub-system address and the selected command code are sensed and loaded into an internal data latch. In contradiction to the command code the sub-system address is sensed only within the *first* scan cycle. If the applied sub-system address is not altered.

In a multiple key-stroke sequence (see Fig. 5) the command code is always altered in accordance with the sensed key.

### Multiple key-stroke protection

The keyboard is protected against multiple key-strokes. If more than one key is pressed at the same time, the circuit will not generate a new output at REMO (see Fig. 5). In case of a multiple key-stroke the scan repetition rate is increased to detect the release of a key as soon as possible.

There are two restrictions caused by the special structure of the keyboard matrix:

#### FUNCTIONAL DESCRIPTION (continued)

- The keys switching to ground (code numbers 7, 15, 23, 31, 39, 47, 55 and 63) and the keys connected to SEN5N and SEN6N are not covered completely by the multiple key protection. If one sense input is switched to ground, further keys on the same sense line are ignored.
- SEN5N and SEN6N are not protected against multiple key-stroke on the same driver line, because this condition has been used for the definition of additional codes (code numbers 56 to 63).

#### **Output sequence (data format)**

The output operation will start when the selected code is found. A burst of pulses, including the latched address and command codes, is generated at the output REMO as long as a key is pressed. The format of the output pulse train is given in Figs 2 and 3. The operation is terminated by releasing the key or if more than one key is pressed at the same time. Once a sequence is started, the transmitted words will always be completed after the key is released.

The toggle bits T0 and T1 are incremented if the key is released for a minimum time  $t_{REL}$  (see Fig. 4). The toggle bits remain unchanged within a multiple key-stroke sequence.






Fig. 2 Data format of REMO output; REF = reference time; T0 and T1 = toggle bits; S0, S1 and S2 = system address; A, B, C, D, E and F = command bits.

(a) flashed mode: transmission with 2 toggle bits and 3 address bits, followed by 6 command bits (pulses are flashed).

(b) modulated mode: transmission with reference time, 1 toggle bit and 3 address bits, followed by 6 command bits (pulses are modulated).



June 1982



June 1982

209

SAA3004

Table 1 Pulse train timing

mode	T <sub>O</sub>	t <sub>p</sub>	t <sub>M</sub>	<sup>t</sup> ML	<sup>t</sup> MH	tw
	ms	μs	μs	μs	μs	ms
flashed	2,53	8,8	-			121
modulated	2,53	—	26,4	17,6	8,8	121

f <sub>osc</sub>	455 kHz	$t_{osc} = 2,2 \ \mu s$
t <sub>p</sub>	4 x t <sub>osc</sub>	flashed pulse width
tM	12 x t <sub>osc</sub>	modulation period
tML	8 x t <sub>osc</sub>	modulation period LOW
<sup>t</sup> MH	4 x t <sub>osc</sub>	modulation period HIGH
To	1152 x t <sub>osc</sub>	basic unit of pulse distance
tw	55 296 x t <sub>osc</sub>	word distance

Table 2 Pulse train separation (tb)

code	t <sub>b</sub>
logic "0"	2 x T <sub>o</sub>
logic "1"	3 x T <sub>o</sub>
reference time	3 x T <sub>o</sub>
toggle bit time	2 x T <sub>o</sub> or 3 x T <sub>o</sub>

#### Table 3 Transmission mode and sub-system address selection

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRV0N to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by a diode.

mode			o-syster Idress	n	driver DRVnN for n =								
	#	S2	S1	S0	0	1	2	3	4	5	6		
F	0	1	1	1									
L	1	0	0	0	0								
A S	2	0	0	1	X	0							
S	3	0	1	0	X	Х	ο						
H E	4	0	1	1	X	х	Х	ο					
	5	1	0	0	X	Х	Х	Х	0				
D	6	1	0	1	X	Х	Х	Х	Х	0			
M													
0	0	1	1	1							0		
D	1	0	0	0	0						0		
U	2	0	0	1	X	ο					0		
( L	3	0	1	0	X	Х	ο				0		
A	4	0	1	1	X	Х	Х	ο			0		
T	5	1	0	0	X	Х	Х	Х	ο		0		
E	6	1	0	1	X	Х	Х	Х	Х	о	0		
D													

o = connected to ADRM blank = not connected to ADRM X = don't care

### Table 4 Key codes

matrix drive	matrix sense	F	Е	co D	de   C	в	A	matrix position
DRVON	SENON	0	0	0	0	0	0	0
DRV1N	SENON	0	0	0	0	0	1	1
DRV2N	SENON	0	0	0	0	1	0	2
DRV3N	SENON	0	0	0	0	1	1	3
DRV4N	SENON	0	0	0	1	0	0	4
DRV5N	SENON	0	0	0	1	0	1	5
DRV6N	SENON	0	0	0	1	1	0	6
V <sub>SS</sub>	SENON	0	0	0	1	1	1	7
*	SEN1N	0	0	1		* *		8 to 15
*	SEN2N	0	1	0		* *		16 to 23
*	SEN3N	0	1	1		**		24 to 31
*	SEN4N	1	0	0		**		32 to 39
*	SEN5N	1	0	1		**		40 to 47
*	SEN6N	1	1	0		**		48 to 55
	SEN5N							
×	and SEN6N	1	1	1		**		56 to 63

- \* The complete matrix drive as shown above for SENON is also applicable for the matrix sense inputs SEN1N to SEN6N and the combined SEN5N/SEN6N.
- \*\* The C, B and A codes are identical to SENON as given above.

			PI	INING	
REMO 1	U	20 V <sub>DD</sub>	1	REMO	remote data output
		20 00	2	SEN6N	
SEN6N 2		19 DRV6N	3	SEN5N	
SEN5N 3		18 DRV5N	4	SEN4N	
SENON 3		DRV5N	5	SEN3N	key matrix sense inputs
SEN4N 4		17 DRV4N	6 7	SEN2N SEN1N	
SEN3N 5		16 DRV3N	8	SENON	
SEN2N 6	SAA3004	15 DRV2N	9	ADRM	address mode control input
			10	Vss	ground
SEN1N 7		14 DRV1N	11	OSCI	oscillator input
SENON 8		13 DRVON	12		oscillator output
ADRM 9		12 OSCO			Oscillator output
ADRM 9		12 OSCO	13		
V <sub>SS</sub> 10		11 OSCI	14 15		
L			16		key matrix drive outputs
	7285677	!	17	DRV4N	
Fia. 6	B Pinning d	iagram.	18	DRV5N	
		<b>v</b>	19	DRV6N	
			20	V <sub>DD</sub>	positive supply

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range $V_{DD}$ $-0.5 \text{ to } +15$ VInput voltage range $V_1$ $-0.5 \text{ to } V_{DD} + 0.5$ VOutput voltage range $V_0$ $-0.5 \text{ to } V_{DD} + 0.5$ VD.C. current into any input or output $\pm 1$ max.10mAPeak REMO output current during 10 $\mu$ s; duty factor = 1% $-1(\text{REMO})$ Mmax.300mAPower dissipation per package for $T_{amb} = -20 \text{ to } +70 \ ^{\circ}$ C $P_{tot}$ max.200mWStorage temperature range $T_{stg}$ $-55 \text{ to } +150$ $^{\circ}$ COperating ambient temperature range $T_{amb}$ $-20 \text{ to } +70$ $^{\circ}$ C	-			
Output voltage range $V_0$ $-0.5$ to $V_{DD} + 0.5$ $V$ D.C. current into any input or output $\pm 1$ max.10mAPeak REMO output current during 10 $\mu$ s; duty factor = 1% $-1(\text{REMO})M$ max.300mAPower dissipation per package for T <sub>amb</sub> = -20 to +70 °CPtotmax.200mWStorage temperature range $T_{stg}$ -55 to +150°C	Supply voltage range	V <sub>DD</sub>	-0,5 to +15	V
D.C. current into any input or output $\pm I$ max.10mAPeak REMO output current during 10 $\mu$ s; duty factor = 1% $-I(REMO)M$ max.300mAPower dissipation per package for Tamb = -20 to +70 °CPtotmax.200mWStorage temperature rangeTstg-55 to +150°C	Input voltage range	VI	-0,5 to V <sub>DD</sub> +0,5	V
Peak REMO output current during 10 $\mu$ s; duty factor = 1% $-1(\text{REMO})M$ max.300mAPower dissipation per package for $T_{amb}$ = -20 to +70 °C $P_{tot}$ max.200mWStorage temperature range $T_{stg}$ -55 to +150°C	Output voltage range	VO	0,5 to V <sub>DD</sub> +0,5	v
during 10 $\mu$ s; duty factor = 1% $-I(REMO)M$ max.300mAPower dissipation per package for T <sub>amb</sub> = -20 to +70 °CPtotmax.200mWStorage temperature rangeT <sub>stg</sub> -55 to +150°C	D.C. current into any input or output	±I	max. 10	mA
for $T_{amb} = -20$ to $+70$ °CPtotmax.200 mWStorage temperature range $T_{stg}$ $-55$ to $+150$ °C	•	<sup>-1</sup> (REMO)M	max. 300	mA
Storage temperature range		P <sub>tot</sub>	max. 200	mW
Operating ambient temperature range T <sub>amb</sub> -20 to +70 <sup>o</sup> C	Storage temperature range	T <sub>stg</sub>	-55 to +150	°C
	Operating ambient temperature range	T <sub>amb</sub>	20 to +70	°C

### CHARACTERISTICS

 $V_{SS} = 0 V$ ;  $T_{amb} = 25 °C$ ; unless otherwise specified

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
Supply voltage T <sub>amb</sub> = 0 to +70 <sup>o</sup> C	-	V <sub>DD</sub>	4		11	v
Supply current; active f <sub>osc</sub> = 455 kHz; REMO output unloaded	6 9			1 3		mA mA
Supply current; inactive (stand-by mode) T <sub>amb</sub> = 25 <sup>o</sup> C	6 9			_	2 2	μΑ μΑ
Oscillator frequency (ceramic resonator)	4 to 11	fosc	400	_	500	kHz
Keyboard matrix						
Inputs SENON to SEN6N						
Input voltage LOW	4 to 11	VIL	-		0,2 × V <sub>DD</sub>	v
Input voltage HIGH	4 to 11	VIH	0,8 × V <sub>DD</sub>	-	_	v
Input current V <sub>I</sub> = 0 V	4 11	-11 -11	10 30	_	100 300	μΑ μΑ
Input leakage current VI = VDD	11	. <b>I</b> I	-	-	1	μA
Outputs DRV0N to DRV6N						
Output voltage ''ON'' I <sub>O</sub> = 0,1 mA I <sub>O</sub> = 1,0 mA	4 11	V <sub>OL</sub> V <sub>OL</sub>			0,3 0,5	v v
Output current "OFF" V <sub>O</sub> = 11 V	11	1 <sub>0</sub>	_	_	10	μA
Control input ADRM						
Input voltage LOW	_	VIL	_	_	0,8 × V <sub>DD</sub>	v
Input voltage HIGH	_	VIH	0,2 × V <sub>DD</sub>	_	-	v
Input current (switched P- and N-channel pull-up/ pull-down)			. 50			
Pull-up active stand-by voltage: 0 V	4 11	հլ հլ	10 30		100 300	μΑ μΑ
Pull-down active stand-by voltage: V <sub>DD</sub>	4 11	ін Цн	10 30	_	100 300	μΑ μΑ

### CHARACTERISTICS (continued)

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C; unless otherwise specified

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
Data output REMO						
Output voltage HIGH —I <sub>OH</sub> = 40 mA	6 9	Vон Vон	3 6	_		V V
Output voltage LOW I <sub>OL</sub> = 0,3 mA	6 9	Vol Vol			0,2 0,1	V V
Oscillator						
Input current OSCI at V <sub>DD</sub>	6	łį	0,8	_	2,7	μA
Output voltage HIGH -I <sub>OL</sub> = 0,1 mA	6	v <sub>он</sub>		_	V <sub>DD</sub> 0,6	v
Output voltage LOW I <sub>OH</sub> = 0,1 mA	6	V <sub>OL</sub>	_	_	0,6	v

# LOW VOLTAGE INFRARED REMOTE CONTROL TRANSMITTER (RC-5)

#### GENERAL DESCRIPTION

The SAA3006 is intended as a general purpose (RC-5) infrared remote control system for use where only low supply voltages are available. The device can generate 2048 different commands and utilizes a keyboard with a single-pole switch per key. The commands are arranged so that 32 systems can be addressed, each system containing 64 different commands.

The circuit response to legal (one key pressed at a time) and illegal (more than one key pressed at a time) keyboard operation is specified later in this publication (see KEY ACTIVITIES).

#### Features

- Low supply voltage requirements
- Very low current consumption
- For infrared transmission link
- Transmitter for 32 x 64 commands
- One transmitter controls 32 systems
- Transmission biphase technique
- Short transmission times; speed-up of system reaction time
- Single-pin oscillator input
- Input protection
- Test mode facility

#### QUICK REFERENCE DATA

Supply voltage range	V <sub>DD</sub>	2 to 7	v
Input voltage range	VI	0,5 to (V <sub>DD</sub> + 0,5)	۷*
Input current	±II	max. 10	mA
Output voltage range	٧ <sub>0</sub>	-0,5 to (V <sub>DD</sub> + 0,5)	۷*
Output current	±ΙΟ	max. 10	mΑ
Operating ambient temperature range	T <sub>amb</sub>	-25 to +85	oC

\*  $V_{DD}$  + 0,5 V not to exceed 9 V.

PACKAGE OUTLINE 28-lead DIL: plastic (SOT-117).






Fig. 1 Block diagram.

216

July 1983



July 1983



(1) Control inputs for operating modes, test modes and reset.

(2) Remote signal outputs.

(3) Keyboard command code matrix 8 x 8.

(4) Keyboard system code matrix 4 x 8.

Fig. 3 Keyboard interconnection.

#### FUNCTIONAL DESCRIPTION

#### Combined system mode (SSM = LOW)

The X and Z-lines are active HIGH in the quiescent state. Legal key operation either in the X-DR or Z-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the DR-outputs are switched off and two scan cycles are started, switching on the DR-outputs one by one. When a Z- or X-input senses a LOW level, a latch-enable signal is fed to the system address or command latches, depending on whether sensing was found in the Z- or X-input matrix. After latching a system address number, the device will generate the last command (i.e. all command bits '1') in the chosen system as long as the key is pressed. Latching of a command number causes the device to generate this command together with the system address number stored in the system address latch. Releasing the key will reset the internal action if no data is transmitted at that time. Once the transmission is started, the signal will be finished completely.

#### Single system mode (SSM = HIGH)

The X-lines are active HIGH in the quiescent state; the pull-up transistors of the Z-lines are switched off and the inputs are disabled. Only legal key operation in the X-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the pull-up transistors in the X-lines are switched off, those in the Z-lines are switched on during the first scan cycle. The wired connection in the Z-matrix is then translated into a system address number and stored in the system address latch. At the end of the first scan cycle the pull-up transistors in the Z-lines are switched off and the inputs are disabled again, while the transistors in the X-lines are switched on. The second scan cycle produces the command number which, after latching, is transmitted together with the system address number.

#### Inputs

The command inputs X0 to X7 carry a logical '1' in the quiescent state by means of an internal pull-up transistor. When SSM is LOW, the system inputs Z0 to Z3 also carry a logical '1' in the quiescent state by means of an internal pull-up transistor.

When SSM is HIGH, the transistors are switched off and no current flows via the wired connection in the Z-DR matrix.

#### Oscillator

The oscillator is formed by a ceramic resonator (catalogue number 2422 540 98021 or equivalent) feeding the single-pin input OSC. Direct connection is made for supply voltages in the range 2 to 5,25 V but it is necessary to fit a 10 k $\Omega$  resistor in series with the resonator when using supply voltages in the range 2,6 to 7 V.

#### Key-release detection

An extra control bit is added which will be complemented after key-release. In this way the decoder gets an indication that shows if the next code is to be considered as a new command. This is very important for multi-digit entry (e.g. by channel numbers or Teletext/Viewdata pages). The control bit will only be complemented after finishing at least one code transmission. The scan cycles are repeated before every code transmission, so that, even by 'take-over' of key operation during code transmission, the correct system and command numbers are generated.

#### FUNCTIONAL DESCRIPTION (continued)

#### Outputs

The output DATA carries the generated information according to the format given in Fig. 4 and Tables 2 and 3. The code is transmitted in biphase; definitions of logical '1' and '0' are given in Fig. 5.

The code consists of four parts:

- Start part formed by 2 bits (two times a logical '1');
- Control part formed by 1 bit;
- System part formed by 5 bits;
- Command part formed by 6 bits.

The output MDATA carries the same information as output DATA but is modulated on a carrier frequency of 1/12 of the oscillator frequency, so that each bit is presented as a burst of 32 pulses. To reduce power consumption, the carrier frequency has a 25% duty cycle.

In the quiescent state, both outputs are non-conducting (3-state outputs). The scan drivers DR0 to DR7 are of the open drain N-channel type and are conducting in the quiescent state of the circuit. After a legal key operation all the driver outputs go into the high ohmic state; a scanning procedure is then started so that the outputs are switched into the conducting state one after the other.

#### **Reset** action

The circuit will be reset immediately when a key release occurs during:

- debounce time;
- between two codes.

When a key release occurs during scanning of the matrix, a reset action will be accomplished if:

- the key is released while one of the driver outputs is in the low-ohmic '0' state;
- the key is released before detection of that key;
- there is no wired connection in the Z-DR matrix while SSM is HIGH.

#### Test pin

The test pins TP1 and TP2 are used for testing in conjunction with inputs Z2 and Z3 as shown in Table 1.

Table 1 Test functions

TP1	TP2	Z2	Z3	function
LOW LOW	LOW HIGH	matrix input matrix input	matrix input matrix input	normal scan + output frequency six times faster than normal
HIGH HIGH	output fOSC <sup>6</sup> output fOSC <sup>6</sup>	LOW HIGH	LOW HIGH	reset output frequency 3 x 2 <sup>7</sup> faster than normal

220

#### **KEY ACTIVITIES**

Every connection of one X-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.

Activating more than one X-input at a time is an illegal keyboard operation and no circuit action is taken (oscillator does not start).

When SSM is LOW, every connection of one Z-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.

Activating two or more Z-inputs, or Z-inputs and X-inputs, at one time is an illegal keyboard operation and no circuit action is taken.

When SSM is HIGH, a wired connection must be made between a Z-input and a DR-output. If no connection is made, the code is not generated.

When one X or Z-input is connected to more than one DR-output, the last scan signal is considered legal.

The maximum allowable value of the contact series resistance of the keyboard switches is 7 k $\Omega$ .




Fig. 4 DATA output format (RC-5).




Fig. 5 Biphase transmission code; 1 bit time =  $3 \times 2^8 \times T_{OSC}$  (typically 1,778 ms) where  $T_{OSC}$  is the oscillator period time.

Table 2 Command matrix X-DR

code no.				X-li X	nes (						C	DR-I	ines R					corr	nmai C.		its	
110.	0	1	2		4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0
0	•								•								0	0	0	0	0	0
1	•									٠							0	0	0	0	0	1
2	•										٠						0	0	0	0	1	0
3	•											۲					0	0	0	0	1	1
4	•												٠				0	0	0	1	0	0
5	•													۲			0	0	0	1	0	1
6	•														٠		0	0	0	1	1	0
7	•															٠	0	0	0	1	1	1
8		•							•								0	0	1	0	0	0
9		٠								•							0	0	1	0	0	1
10		•									٠						0	0	1	0	1	0
11		٠										٠					0	0	1	0	1	1
12		٠											٠				0	0	1	1	0	0
13		٠												٠			0	0	1	1	0	1
14		٠													, •		0	0	1	1	1	0
15		٠														٠	0	0	1	1	1	1
16			•						•								0	1	0	0	0	0
17			٠							٠							0	1	0	0	0	1
18			٠								٠						0	1	0	0	1	0
19			٠									٠					0	1	0	0	1	1
20			٠										•				0	1	0	1	0	0
21			٠											٠			0	1	0	1	0	1
22			٠												٠		0	1	0	1	1	0
23			٠													٠	0	1	0	1	1	1
24				٠					•								0	1	1	0	0	0
25				٠						٠							0	1	1	0	0	1
26				٠							٠						0	1	1	0	1	0
27				٠								٠					0	1	1	0	1	1
28				٠									•				0	1	1	1	0	0
29				٠										٠			0	1	1	1	0	1
30				٠											٠		0	1	1	1	1	0
31				٠												٠	0	1	1	1	1	1

Low voltage infrared remote control transmitter (RC-5)

SAA3006

code no.				X-li	nes (						I	DR-I DF						cor	nma C.		bits	665485
110.	0	1	2	3	4	5	6	7	0	1	2	3		5	6	7	5	4	3	2	1	0
32					•												1	0	0	0	0	0
33										•							1	0	0	0	0	1
34					•					-	•						1	0	0	0	1	0
35					•							•					1	0	0	0	1	1
36					•								•				1	. 0	0	1	0	0
37					•									•			1	0	0	1	0	1
38					•										•		1	0	0	1	1	0
39					•											•	1	0	0	1	1	1
																		_		_	_	-
40						٠			•								1	0	1	0	0	0
41						٠				•							1	0	1	0	0	1
42						•					•						1	0	1	0	1	0
43						٠			1			•					1	0	1	0	1	1
44	ļ					•							•	_			1	0	1	1	0	0
45						•								•	_		1	0	1	1	0	1
46						•									•		1	0	1	1	1	0
47						•										•	1	0	1	1	1	1
48							٠		•								1	1	0	0	0	0
49							٠			٠							1	1	0	0	0	1
50							٠				٠						1	1	0	0	1	0
51							٠					٠					1	1	0	0	1	1
52							٠						٠				1	1	0	1	0	0
53							٠							٠			1	1	0	1	0	1
54							٠								٠		1	1	0	1	1	0
55							٠									٠	1	1	0	1	1	1
56								•									1	1	1	0	0	0
57																		1	1	0	0	1
58										-							1	1	1	0	1	0
59											-	•					1	י 1	1	0	1	1
60								•				-	•				1	1	1	1	0	0
61								•					-	•			1	1	1	1	0	1
62								•						-	•		1	1	1	1	1	0
63															-	•	1	1	1	1	1	1
								-								-		'	'	'		

, July 1983

Table 3 System matrix Z-DR

system no.			ines					DR-I DF	ines					sys	tem l S	oits	
10.	0	1	2	3	0	1	2	3	4	5	6	7	4	3	2	1	0
0	•				•								0	0	0	0	0
1	٠					٠							0	0	0	0	1
2	٠						٠						0	0	0	1	0
3	٠							٠					0	0	0	1	1
4	٠								٠				0	0	1	0	0
5	٠									٠			0	0	1	0	1
6	٠										٠		0	0	1	1	0
7	٠											٠	0	0	1	1	1
8		•			•								0	1	0	0	0
9		•				٠							0	1	0	0	1
10		٠					٠						0	1	0	1	0
11		٠						٠					0	1	0	1	1
12		٠							٠				0	1	1	0	0
13		٠								٠			0	1	1	0	1
14		٠									٠		0	1	1	1	0
15		٠										٠	0	1	1	1	1
16			•		•								1	0	0	0	0
17			٠			٠							1	0	Ö	0	1
18			٠				٠						1	0	0	1	0
19			٠					٠					1	0	0	1	1
20			٠						٠				1	0	1	0	0
21			٠							٠			1	0	1	0	1
22			٠								٠		1	0	1	1	0
23			٠									٠	1	0	1	1	1
24				•	•								1	1	0	0	0
25				•		٠							1	1	0	0	1
26				٠			٠						1	1	0	1	0
27				•				٠					1	1	0	1	1
28				•					٠				1	1	1	0	0
29				٠						٠			1	1	1	0	1
30				•							٠		1	1	1	1	0
31				٠								•	1	1	1	1	1

#### RATINGS

Limiting values in accordance with the Absolute Maximum Syst	tem (IEC 1	34)	
Supply voltage range with respect to $V_{ ext{SS}}$	V <sub>DD</sub>	—0,5 to	8,5 V
Input voltage range	V <sub>1</sub>	–0,5 to (V <sub>[</sub>	<sub>DD</sub> + 0,5) V*
Input current	+ 1	max.	10 mA
Output voltage range	٧o	–0,5 to (V <sub>[</sub>	OD + 0,5) V*
Output current	+ IO	max.	10 mA
Power dissipation output OSC	PO	max.	50 mW
Power dissipation per output (all other outputs)	PO	max.	100 mW
Total power dissipation per package	P <sub>tot</sub>	max.	200 mW
Operating ambient temperature range	Tamb	-25 to	+85 °C
Storage temperature range	⊤ <sub>stg</sub>	–55 to	+150 °C

#### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

### CHARACTERISTICS

 $V_{SS}$  = 0 V;  $T_{amb}$  = -25 to 85 °C unless otherwise specified

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
Supply voltage	-	V <sub>DD</sub>	2	_	7	v
Supply current at $I_O = 0$ mA for all outputs; X0 to X7 and Z3 at $V_{DD}$ ; all other inputs at $V_{DD}$ or $V_{SS}$ ; excluding leakage current from open drain N-channel outputs; $T_{amb} = 25 \ ^{\circ}C$	7	IDD	_	-	10	μΑ
Inputs						
Keyboard inputs X and Z with P-channel pull-up transistors						
Input current (each input) at V <sub>I</sub> = 0 V; TP = SSM = LOW	2 to 7	-11	10	_	600	μA
Input voltage HIGH	2 to 7	VIH	0,7 × V <sub>DD</sub>	-	V <sub>DD</sub>	v
Input voltage LOW	2 to 7	VIL	0	_	0,3 x V <sub>DD</sub>	v
Input leakage current at T <sub>amb</sub> = 25 °C; TP = HIGH; V <sub>1</sub> = 7 V V <sub>1</sub> = 0 V		<sup>I</sup> IR − <sup>I</sup> IR	-		1 1	μΑ μΑ
SSM, TP1 and TP2	07		07			
Input voltage HIGH	2 to 7	VIH	0,7 × V <sub>DD</sub>	-	V <sub>DD</sub>	V V
Input voltage LOW Input leakage current at T <sub>amb</sub> = 25 °C; V <sub>1</sub> = 7 V	2 to 7	V <sub>IL</sub>	0		0,3 × V <sub>DD</sub>	ν μA
V <sub>1</sub> = 0 V		-lin		_	1	μA
OSC						
Input leakage current						
at T <sub>amb</sub> = 25 °C; V <sub>I</sub> = 0 V; TP1 = HIGH; Z2 = Z3 = LOW	2 to 7	-11		_	2	μA

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
Outputs						
DATA and MDATA						
Output voltage HIGH						
at –I <sub>OH</sub> = 0,4 mA	2 to 7	V <sub>OH</sub>	V <sub>DD</sub> –0,3	-	-	V
Output voltage LOW						
at I <sub>OL</sub> = 0,6 mA	2 to 7	VOL	-		0,3	V
Output leakage current at:					10	
V <sub>O</sub> = 7 V		IOR	_	_	10	μA
V <sub>O</sub> = 0 V		-lor	-	— .	20	μΑ
T <sub>amb</sub> = 25 °C; V <sub>O</sub> = 7 V		lan			1	μA
$V_0 = 0 V$		OR	_	—	2	
0		IOR	_		2	μΑ
DR0 to DR7, TP2						
Output voltage LOW at IOI = 0,3 mA	2 to 7	VOL	_		0,3	v
Output leakage current	2.007	VUL			0,0	
at $V_0 = 7 V$	7	IOR	_		10	μA
at V <sub>O</sub> = 7 V						
T <sub>amb</sub> = 25 °C		IOR			1	μA
OSC		Ön				
Oscillator current at OSC = $V_{DD}$	7	losc	4,5	_	30	μA
Oscillator						
Maximum oscillator frequency						
at $C_L = 40  pF$ (Figs 6 and 7)	2	fosc	-		450	kHz
Free-running oscillator frequency						
at T <sub>amb</sub> = 25 °C	2	fosc	10		120	kHz




Fig. 6 Typical normalized input frequency as a function of the load (keyboard) capacitance.




Fig. 7 Test circuit for measurement of maximum oscillator frequency.



# INFRARED REMOTE CONTROL TRANSMITTER (RC-5)

#### GENERAL DESCRIPTION

The SAA3027 is intended for a general purpose (RC-5) infrared remote control system. The device can generate 2048 different commands and utilizes a keyboard with a single-pole switch per key. The commands are arranged so that 32 systems can be addressed, each system containing 64 different commands.

The circuit response to legal (one key pressed at a time) and illegal (more than one key pressed at a time) keyboard operation is specified later in this publication (see KEY ACTIVITIES).

#### Features

- Transmitter for 32 x 64 commands
- One transmitter controls 32 systems
- Very low current consumption
- For infrared transmission link
- Transmission by biphase technique
- Short transmission times; speed-up of system reaction time
- LC oscillator; no crystal required
- Input protection
- Test mode facility

#### QUICK REFERENCE DATA

Supply voltage range	V <sub>DD</sub>	4,75 to 12,6	v
Input voltage range	V <sub>I</sub>	0,5 to (V <sub>DD</sub> +0	0,5) V*
Input current	±I	max.10	mA
Output voltage range	vo	-0,5 to (V <sub>DD</sub> +0	),5) V*
Output current	± IO	max.10	mA
Operating ambient temperature range	T <sub>amb</sub>	-25 to +85	٥C

\* V<sub>DD</sub> + 0,5 V not to exceed 15 V.

PACKAGE OUTLINE 28-lead DIL; plastic (SOT-117).






Fig. 1 Block diagram.

July 1983

230





- (1) Programming inputs for operating modes, test mode and reset.
- (2) Remote signal outputs.
- (3) Keyboard command code matrix 8 x 8.
- (4) Keyboard system code matrix 4 x 8.

Fig. 3 Keyboard interconnection.

#### FUNCTIONAL DECRIPTION

#### Combined system mode (SSM = LOW)

The X and Z-lines are active HIGH in the quiescent state. Legal key operation either in the X-DR or Z-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the DR-outputs are switched off and two scan cycles are started, switching on the DR-outputs one by one. When a Z or X-input senses a LOW level, a latch-enable signal is fed to the system address or command latches, depending on whether sensing was found in the Z or X-input matrix. After latching a system address number, the device will generate the last command (i.e. all command bits '1') in the chosen system as long as the key is pressed. Latching of a command number causes the device to generate this command together with the system address number stored in the system address latch. Releasing the key will reset the internal action if no data is transmitted at that time. Once the transmission is started, the signal will be finished completely.

#### Single system mode (SSM = HIGH)

The X-lines are active HIGH in the quiescent state; the pull-up transistors of the Z-lines are switched off and the inputs are disabled. Only legal key operation in the X-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the pull-up transistors in the X-lines are switched off, those in the Z-lines are switched on during the first scan cycle. The wired connection in the Z-matrix is then translated into a system address number and stored in the system address latch. At the end of the first scan cycle the pull-up transistors in the Z-lines are switched off and the inputs are disabled again, while the transistors in the X-lines are switched on. The second scan cycle produces the command number which, after latching, is transmitted together with the system address number.

#### Inputs

The command inputs X0 to X7 carry a logical '1' in the quiescent state by means of an internal pull-up transistor. When SSM is LOW, the system inputs Z0 to Z3 also carry a logical '1' in the quiescent state by means of an internal pull-up transistor.

When SSM is HIGH, the transistors are switched off and no current flows via the wired connection in the Z-DR matrix.

#### Oscillator

OSCI and OSCO are the input/output respectively of a two-pin oscillator. The oscillator is formed externally by one inductor and two capacitors and operates at 72 kHz (typical).

#### **Key-release detection**

An extra control bit is added which will be complemented after key-release. In this way the decoder gets an indication that shows if the next code is to be considered as a new command. This is very important for multi-digit entry (e.g. by channel numbers or Teletext/Viewdata pages). The control bit will only be complemented after finishing at least one code transmission. The scan cycles are repeated before every code transmission, so that, even by 'take-over' of key operation during code transmission, the correct system and command numbers are generated.

#### FUNCTIONAL DESCRIPTION (continued)

#### Outputs

The output DATA carries the generated information according to the format given in Fig. 4 and Tables 1 and 2. The code is transmitted in biphase; definitions of logical '1' and '0' are given in Fig. 5.

The code consists of four parts:

- Start part formed by 2 bits (two times a logical '1');
- Control part formed by 1 bit;
- System part formed by 5 bits;
- Command part formed by 6 bits.

The output MDATA carries the same information as output DATA but is modulated on a carrier frequency of half the oscillator frequency, so that each bit is presented as a burst of 32 oscillator periods. To reduce power consumption, the carrier frequency has a 25% duty cycle.

In the quiescent state, both outputs are non-conducting (3-state outputs). The scan drivers DR0 to DR7 are of the open drain N-channel type and are conducting in the quiescent state of the circuit. After a legal key operation, a scanning procedure is started so that they are switched into the conducting state one after the other.

#### **Reset** action

The circuit will be reset immediately when a key release occurs during:

- debounce time;
- between two codes.

When a key release occurs during scanning of the matrix, a reset action will be accomplished if:

- the key is released while one of the driver outputs is in the low-ohmic '0' state;
- the key is released before detection of that key;
- there is no wired connection in the Z-DR matrix while SSM is HIGH.

#### Test pin

The test pin TP is an input which can be used for testing purposes.

When LOW, the circuit operates normally.

When HIGH, all pull-up transistors are switched off, the control bit is set to zero and the output data is  $2^6$  times faster than normal.

When Z2 = Z3 = LOW, the counter will be reset to zero.

#### **KEY ACTIVITIES**

Every connection of one X-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.

Activating more than one X-input at a time is an illegal keyboard operation and no circuit action is taken (oscillator does not start).

When SSM is LOW, every connection of one Z-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.

Activating two or more Z-inputs, or Z-inputs and X-inputs, at one time is an illegal keyboard operation and no circuit action is taken.

When SSM is HIGH, a wired connection must be made between a Z-input and a DR-output. If no connection is made, the code is not generated.

When one X or Z-input is connected to more than one DR-output, the last scan signal is considered legal.

The maximum allowable value of the contact series resistance of the keyboard switches is 10 k $\Omega$ .

Z2 or Z3 must be connected to  $V_{OO}$  to avoid unwanted supply current.




Fig. 4 DATA output format (RC-5).




Fig. 5 Biphase transmission code; 1 bit time =  $2^7 \times T_{OSC}$  = 1,778 ms (typical), where T<sub>OSC</sub> is the oscillator period time.

July 1983

Table 1 Command matrix X-DR

code no.				X-li X	nes						ſ	DR-I DF					0	om	man C.	id bi	ts	
110.	0	1	2	3		5	6	7	0	1	2	3		5	6	7	5	4	3	2	1	0
0	•																0	0	0	0	0	0
1	٠									٠							0	0	0	0	0	1
2	٠										٠						0	0	0	0	1	0
3	٠											•					0	0	0	0	1	1
4	٠												٠				0	0	0	1	0	0
5	٠													٠			0	0	0	1	0	1
6	٠														٠		0	0	0	1	1	0
7	٠															٠	0	0	0	1	1	1
8		•							•								0	0	1	0	0	0
9		٠								٠							0	0	1	0	0	1
10		٠									•						0	0	1	0	1	0
11		٠										٠					0	0	1	0	1	1
12		٠											٠				0	0	1	1	0	0
13		٠												٠			0	0	1	1	0	1
14		٠													٠		0	0	1	1	1	0
15		٠														•	0	0	1	1	1	1
16			•						•								0	1	0	0	0	0
17			٠							٠							0	1	0	0	0	1
18			٠								٠						0	1	0	0	1	0
19			٠									٠					0	1	0	0	1	1
20			٠										٠				0	1	0	1	0	0
21			•											•			0	1	0	1	0	1
22			٠												•		0	1	0	1	1	0
23			٠													٠	0	1	0	1	1	1
24				•					•								0	1	1	0	0	0
25				٠						٠							0	1	1	0	0	1
26				٠							٠						0	1	. 1	0	1	0
27				٠								•					0	1	1	0	. 1	1
28				٠									٠				0	1	1	1	0	0
29				•										٠			0	1	1	1	0	1
30				٠											٠		0	1	1	1	1	0
31				•												•	0	1	1	1	1	1

### Infrared remote control transmitter (RC-5)

## SAA3027

code				X-li	nes				Ι			DR	-lin	es					con	nma	nd b	oits	
no.				Х	ζ								DR							C.			
	0	1	2	3	4	5	6	7	0	1	2	2	3	4	5	6	7	5	4	3	2	1	0
32					•				•									1	0	0	0	0	0
33					•					•								1	0	0	0	0	1
34					٠						•	•						1	0	0	0	1	0
35					٠								•					1	0	0	0	1	1
36					٠									•				1	0	0	1	0	0
37					٠										٠			1	0	0	1	0	1
38					٠											٠		1	0	0	1	1	0
39					٠												٠	1	0	0	1	1	1
40						•												1	0	1	0	0	0
41						•				•								1	0	1	0	0	1
42						٠					•	•						1	0	1	0	1	0
43						•							•					1	0	1	0	1	1
44						٠								•				1	0	1	1	0	0
45						٠									•			1	0	1	1	0	1
46						•										٠		1	0	1	1	1	0
47						•											٠	1	0	1	1	1	1
48							•											1	1	0	0	0	0
49							•			•								1	1	0	0	0	1
50							٠				•	•						1	1	0	0	1	0
51							٠						•					1	1	0	0	1	1
52							•							•				1	1	0	1	0	0
53							٠								•			1	1	0	1	0	1
54							•									•		1	1	0	1	1	0
55							•										٠	1	1	0	1	1	1
56								•	•									1	1	1	0	0	0
57								•		•								1	1	1	0	0	1
58								•			•	•						1	1	1	0	1	0
59								•					•					1	1	1	0	1	1
60								٠						•				1	1	1	1	0	0
61								٠							•			1	1	1	1	0	1
62								٠								٠		1	1	1	1	1	0
63								•									•	1	1	1	1	1	1

July 1983

Table 2 System matrix Z-DR

system no.		Z-liı Z	nes Z						lines R					syst	tem b S	its	
	0	1	2	3	0	1	2	3	4	5	6	7	4	3	2	1	0
0	٠				•								0	0	0	0	0
1	٠					٠							0	0	0	0	1
2	•						٠						0	0	0	1	0
3	٠							٠					0	0	0	1	1
4	٠								٠				0	0	1	0	0
5	•									٠			0	0	1	0	1
6	٠										٠		0	0	1	1	0
7	٠											•	0	0	1	1	1
8		•			•								0	1	0	0	0
9		٠				•							0	1	0	0	1
10		٠											0	1	0	1	0
11		•						٠					0	1	0	1	1
12		٠							٠				0	1	1	0	0
13		٠								•			0	1	1	0	1
14		٠									٠		0	1	1	1	0
15		•										•	0	1	1	1	1
16			•		ė								1	0	0	0	0
17			•			٠							1	0	0	0	1
18			٠				٠						1	0	0	1	0
19			٠					٠					1	0	0	1	1
20			٠						٠				1	0	1	0	0
21			٠							٠			1	0	1	0	1
22			٠								٠		1	0	1	1	0
23			•									•	1	0	1	1	1
24				٠	•								1	1	0	0	0
25				٠		٠							1	1	0	0	1
26				•			•						1	1	0	1	0
27				•				٠					1	1	0	1	1
28				•					٠				1	1	1	0	0
29				•						•			1	1	1	0	1
30				•							٠		1	1	1	1	0
31				•								•	1	1	1	1	1

#### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to $V_{ ext{SS}}$	V <sub>DD</sub>	-0,5 to +15	v
Input voltage range	<b>v</b> <sub>1</sub>	—0,5 to (V <sub>DD</sub> +0	,5) V*
Input current	±I	max. 10	mA
Output voltage range	vo	0,5 to (V <sub>DD</sub> +0	,5) V*
Output current	± IO	max. 10	mA
Power dissipation output OSCO	PO	max. 50	mW
Power dissipation per output (all other outputs)	PO	max. 100	mW
Total power dissipation per package	P <sub>tot</sub>	max. 200	mW
Operating ambient temperature range	T <sub>amb</sub>	-25 to +85	oC
Storage temperature range	T <sub>stg</sub>	-55 to +150	°C

#### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").


### CHARACTERISTICS


 $V_{SS} = 0 V$ ;  $T_{amb} = -25$  to 85 °C unless otherwise specified

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
Supply voltage	_	VDD	4,75	_	12,6	v
Supply current at $I_O = 0$ mA for all outputs; X0 to X7 and Z3 at $V_{DD}$ ; all other inputs at $V_{DD}$ or $V_{SS}$ ; excluding leakage current from open drain N-channel outputs; $T_{amb} = 25 \ ^{\circ}C$	12,6	IDD	× -		10	μΑ
Inputs						
Keyboard inputs X and Z with P-channel pull-up transistors						
Input current (each input) at V <sub>I</sub> = 0 V; TP = SSM = LOW	4,75 to 12,6	-1	10	_	300	μA
Input voltage HIGH	4,75 to 12,6	VIH	0,7 × V <sub>DD</sub>	-	V <sub>DD</sub>	V
Input voltage LOW	4,75 to 12,6	VIL	0	-	0,3 x V <sub>DD</sub>	v
Input leakage current at T <sub>amb</sub> = 25 °C; TP = HIGH;						
V <sub>1</sub> = 12,6 V	12,6	IR ·	-	-	1	μA
V <sub>I</sub> = 0 V	12,6	-I <sub>IR</sub>	-	-	1	μA
SSM, TP and OSCI inputs		-				
Input voltage HIGH	4,75 to 12,6		0,7 x V <sub>DD</sub>	-	V <sub>DD</sub>	V
Input voltage LOW	4,75 to 12,6	VIL	0	-	0,3 × V <sub>DD</sub>	v
Input leakage current at T <sub>amb</sub> = 25 °C; V <sub>I</sub> = 12,6 V	12,6	<sup>I</sup> IR	_	-	1	μA
V <sub>1</sub> = 0 V	12,6	<sup>-l</sup> IR	-	-	1	μA
Outputs						
DATA, MDATA outputs						
Output voltage HIGH at —I <sub>OH</sub> = 0,8 mA	4,75 to 12,6	v <sub>он</sub>	V <sub>DD</sub> – 0,6		_	v
Output voltage LOW at I <sub>OL</sub> = 0,8 mA	4,75 to 12,6	V <sub>OL</sub>			0,4	v
Output leakage current at: V <sub>O</sub> = 12,6 V	12,6	IOR		_	10	μA
$V_{O} = 0 V$	12,6	-lor		_	20	μΑ
T <sub>amb</sub> = 25 °C;					;	
$V_0 = 12,6 V$	12,6	IOR	-	_	1	μA
V <sub>O</sub> = 0 V	12,6	-lor	-	-	2	μA

240

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
DR0 to DR7 outputs						
Output voltage LOW ; at I <sub>OL</sub> = 0,35 mA	4,75 to 12,6	VOL	-	_	0,4	v
Output leakage current at V <sub>O</sub> = 12,6 V	12,6	IOR	-	_	10	μA
at $V_0 = 12,6 V;$ $T_{amb} = 25 {}^{o}C$ OSCO output	12,6	IOR	-	-	1	μA
Output voltage HIGH atI <sub>OH</sub> = 0,2 mA; OSCI = V <sub>SS</sub>	4,75 to 12,6	V <sub>ОН</sub>	V <sub>DD</sub> -0,6	_	-	v
Output voltage LOW atI <sub>OL</sub> = 0,45 mA; OSCI = V <sub>DD</sub>	4,75 to 12,6	V <sub>OL</sub>	-		0,5	V
Oscillator						
Maximum oscillator frequency						
at $C_L = 40  pF$ (Figs 6 and 7)	4,75	fosci	75	72		kHz
	6	fosci	120	72	-	kHz
	12,6	fosci	300	72	-	kHz









Fig. 7 Test circuit for measurement of maximum oscillator frequency.

July 1983





# INFRARED REMOTE CONTROL TRANSCODER (RC-5)

#### **GENERAL DESCRIPTION**

The SAA3028 is intended for use in general purpose (RC-5) remote control systems. The main function of this integrated circuit is to convert RC-5 biphase coded signals into equivalent binary values. Two input circuits are available: one for RC-5 coded signals only; the other is selectable to accept (1) RC-5 coded signals only, or (2) RC-5 (extended) coded signals only. The input used is that at which an active code is first detected. Coded signals not in RC-5/RC-5(ext) format are rejected. Data input and output is by serial transfer, the output interface being compatible for I<sup>2</sup>C bus operation.


#### Features

- Converts RC-5 or RC-5(ext) biphase coded signals into binary equivalents
- Two data inputs, one fixed (RC-5), one selectable (RC-5/RC-5(ext))
- Rejects all codes not in RC-5/RC-5(ext) format
- I<sup>2</sup> C output interface capability
- Power-off facility
- Master/slave addressable for multi-transmitter/receiver applications in RC-5(ext) mode
- Power-on-reset for defined start-up

#### QUICK REFERENCE DATA

Supply voltage range	V <sub>DD</sub>	4,5 to	5,5 V
Supply current (quiescent) at V <sub>DD</sub> = 5,5 V; T <sub>amb</sub> = 25 °C	<sup>I</sup> DD	max.	200 µA
Operating ambient temperature range	T <sub>amb</sub>	25 to	+85 °C

PACKAGE OUTLINE 16-lead DIL; plastic (SOT-38Z).










Fig. 2 Pinning diagram.

1	DAV	data valid output with open drain N-channel transistor
2	MAO	
3	MA1	master address inputs
4	MA2 🗍	
5	RC5	data 2 input select
6	OSCI	oscillator input
7	OSCO	oscillator output
8	V <sub>SS</sub>	negative supply (ground)
9	SCL	serial clock line $\int I^2 C$ bus
10	SDA	serial data line
11	DATA 2	data 2 input
12	DATA 1	data 1 input
13	PO	power-off signal output with open drain N-channel transistor
14	ENB	enable input
15	SSB	set standby input
16	V <sub>DD</sub>	positive supply (+5 V)

## FUNCTIONAL DESCRIPTION

## Input function

The two data inputs are accepted into the buffer as follows:

- DATA 1. Only biphase coded signals which conform to the RC-5 format are accepted at this input.
- DATA 2. This input performs according to the logic state of the select input RC5. When RC5 = HIGH, DATA 2 input will accept only RC-5 coded signals. When RC5 = LOW, DATA 2 input will accept only RC-5(ext) coded signals.

The input detector selects the input, DATA 1 or DATA 2, in which a HIGH to LOW transition is first detected. The selected input is then accepted by the buffer for code conversion. All signals received that are not in the RC-5 or RC-5(ext) format are rejected.

Formats of RC-5 and RC-5(ext) biphase coded signals are shown in Figs 3 and 4 respectively; the codes commence from the left of the formats shown. The bit-times of the biphase codes are defined in Fig. 5.




Fig. 3 RC-5 code format: the first start bit is used only for detection and input gain-setting; stop time = 1,5 bit-times (nominal).




Fig. 4 RC-5(extended) code format: the first start bit is used only for detection and input gain-setting; stop time = 1,5 bit-times (nominal).



Fig. 5 Biphase code definition: RC-5 bit-time =  $2^7 \times T_{OSC}$  = 1,778 ms (typical); RC-5(ext) bit-time =  $2^6 \times T_{OSC}$  = 0,89 ms (typical), where  $T_{OSC}$  = the oscillator period time.

July 1983

## FUNCTIONAL DESCRIPTION (continued)

More information is added to the input data held in the buffer in order to make it suitable for transmission via the  $I^2C$  interface. The information now held in the buffer is as follows:

RC-5 buffer contents		RC-5(ext) buffer contents	
<ul> <li>data valid indicator</li> <li>format indicator</li> <li>input indicator</li> <li>control</li> <li>address data</li> <li>command data</li> </ul>	1 bit 1 bit 1 bit 1 bit 5 bits 6 bits	<ul> <li>data valid indicator</li> <li>format indicator</li> <li>input indicator</li> <li>master address</li> <li>control</li> <li>slave address</li> <li>data</li> </ul>	1 bit 1 bit 1 bit 3 bits 8 bits 8 bits 8 bits 8 bits

The information assembled in the buffer is subjected to the following controls before being made available at the  $I^2C$  interface:

ENB = HIGH	Enables the set standby input SSB.
SSB = LOW	Causes power-off output PO to go HIGH.
PO = HIGH	This occurs when the set standby input SSB = LOW and allows the existing values in the buffer to be overwritten by the new binary equivalent values. After ENB = LOW, SSB is don't care.
PO = LOW	This occurs according to the type of code being processed, as follows:
	RC-5. When the binary equivalent value is transferred to the buffer.
	RC-5(ext). When the reset standby bit is active and the master address bits are equal in value to the MAO, MA1, MA2 inputs.
	At power-on, PO is reset to LOW.
DAV = HIGH	This occurs when the buffer contents are valid. If the buffer is not empty, or an output transfer is taking place, then the new binary values are discarded.

### **Output function**

The data is assembled in the buffer in the format shown in Fig. 6 for RC-5 binary equivalent values, or in the format shown in Fig. 7 for RC-5(ext) binary equivalent values. The data is output serially, starting from the left of the formats shown in Figs 6 and 7.




Fig. 6 RC-5 binary equivalent value format.





Fig. 7 RC-5(ext) binary equivalent value format.

The output signal DAV, derived in the buffer from the data valid bit, is provided to facilitate use of the transcoder on an interrupt basis. This output is reset to LOW during power-on.

The  $l^2 C$  interface allows transmission on a bidirectional, two-wire  $l^2 C$  bus. The interface is a slave transmitter with a built-in slave address, having a fixed 7-bit binary value of 0100110. Serial output of the slave address onto the  $l^2 C$  bus starts from the left-hand bit.

### Oscillator

The oscillator can comprise a ceramic resonator circuit as shown in Fig. 8. The typical frequency of oscillation is 455 kHz.



(1) Catalogue number of ceramic resonator: 2422 540 98008.

Fig. 8 Oscillator circuit.

## FUNCTIONAL DESCRIPTION (continued)

### I<sup>2</sup> C bus transmission

Formats for I<sup>2</sup> C transmission in low and high speed modes are shown respectively in Figs 9 and 10.




Fig. 9 Format for transmission in I<sup>2</sup> C low speed mode.




Fig. 10 Format for transmission in I<sup>2</sup> C high speed mode.

Note to Figures 9 and 10

When R/W bit = 0; the slave generates a NACK (negative acknowledge), leaves the data line HIGH and waits for a stop (P) condition.

When the receiver generates a NACK; the slave leaves the data line HIGH and waits for P (the slave acting as if all data has been transmitted).

When all data has been transmitted, the data line remains HIGH and the slave waits for P.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to $V_{\mbox{SS}}$	V <sub>DD</sub>	–0,5 to	+15 V
Input voltage range	V <sub>I</sub>	— <b>0</b> ,5 to (V	DD+0,5) V*
Input current	±I	max.	10 mA
Output voltage range	vo	—0,5 to (V	DD+0,5) V*
Output current	±ΙΟ	max.	10 mA
Power dissipation output OSCO	PO	max.	50 mW
Power dissipation per output (all other outputs)	PO	max.	100 mW
Total power dissipation per package	P <sub>tot</sub>	max.	200 mW
Operating ambient temperature range	T <sub>amb</sub>	-25 to	+85 °C
Storage temperature range	Τ <sub>stg</sub>	-55 to	+150 °C

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").



Purchase of Philips  $I^2 C$  components conveys a licence under the Philips'  $I^2 C$  patent to use the components in the  $I^2 C$ -system provided the system conforms to the  $I^2 C$  specifications defined by Philips.

## CHARACTERISTICS

 $V_{SS}$  = 0 V;  $T_{amb}$  = -25 to 85 °C unless otherwise specified

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
Supply voltage	-	V <sub>DD</sub>	4,5	_	5,5	v
Supply current; quiescent					000	
at T <sub>amb</sub> = 25 °C	5,5	DD	-	-	200	μA
Inputs						
MA0, MA1, MA2, DATA 1, DATA 2, RC5, SCL, ENB, SSB, OSCI						
Input voltage HIGH	4,5 to 5,5	VIH	0,7 x V <sub>DD</sub>	-	V <sub>DD</sub>	v
Input voltage LOW	4,5 to 5,5	VIL	0	-	0,3 x V <sub>DD</sub>	V
Input leakage current at V <sub>I</sub> = 5,5 V; T <sub>amb</sub> = 25 <sup>o</sup> C	5,5	1	_	_	1	μA
Input leakage current at V <sub>I</sub> = 0 V;						
T <sub>amb</sub> = 25 °C;	5,5	-4	-	-	1	μA
Outputs						
DAV, PO						
Output voltage LOW						
at $I_{OL} = 1,6 \text{ mA}$	4,5 to 5,5	VOL	-	-	0,4	V
Output leakage current at $V_0 = 5,5 V;$						
T <sub>amb</sub> = 25 °C OSCO	5,5	OR	-	-	1	μA
Output voltage HIGH						
at $-I_{OH} = 0.2 \text{ mA}$	4,5 to 5,5	∨он	V <sub>DD</sub> — 0,5	-		V
Output voltage LOW	454455				0.4	
at I <sub>OL</sub> = 0,3 mA Output leakage current	4,5 to 5,5	VOL	_	-	0,4	V
at T <sub>amb</sub> = 25 °C;						
$V_0 = 5.5 V$	5,5	IOR	-	-	1	μA
V <sub>O</sub> = 0 V	5,5	IOR	-	-	1	μA
SDO						
Output voltage LOW	45.55					
at I <sub>OL</sub> = 2 mA	4,5 to 5,5	VOL	_	-	0,4	V
Output leakage current at V <sub>O</sub> = 5,5 V;						
$T_{amb} = 25 $ °C	5,5	IOR	-	-	1	μA
Oscillator						
Max. oscillator frequency (Fig. 8)	4,75	fosci	500	_	-	kHz

Jı

## TELETEXT TIMING CHAIN

The SAA5020 is an MOS N-channel integrated circuit which performs the timing functions for a teletext system.

The SAA5020 is a 24-lead device which provides the necessary timing signals to the teletext page memory and to the Character Generator (SAA5050 series). It works in conjunction with the Video Processor Circuit (SAA5030) and the Teletext Acquisition and Control Circuit (SAA5040 series). The operation of the SAA5020 maintains the synchronisation between the teletext system and the incoming video signal.

### QUICK REFERENCE DATA

Supply voltage	V <sub>DD</sub>	nom.	5	v
Supply current	DD	typ.	20	mA
Operating ambient temperature range	T <sub>amb</sub>	-20 to	+70	oC




Fig.1 Block diagram

### PACKAGE OUTLINE 24-lead DIL; plastic (SOT-101A)




Fig.2 Pinning diagram

## DESCRIPTION

The basic input to the SAA5020 is a 6 MHz clock signal from the Video Processor Circuit (SAA5030). This clock signal is buffered and is available as an output. A divide-by-six counter produces the character rate of 1 MHz. This is followed by a divide-by-64 to produce the line rate and a further divide by 312/313 to derive the field rate.

The line rate is also divided by 10 to clock a divide-by-24 counter for the teletext memory row addresses. Logic is incorporated to enable the selection of big character display, and to enable the display of transmitted large characters. An output is provided to enable character rounding for normal height characters. A composite sync. signal  $\overline{(AHS)}$  is available as an output which can be used to synchronise the display time bases.

### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices. (See Handling MOS Devices).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134).

Voltages (with respect to pin 1)

			min.	max.	
Supply voltage	(pin 12)	V <sub>DD</sub>	-0.3	7.5	v
Input voltage	All inputs (pins 2, 6, 10, 15, 16, 17, 18)	vi Vi	-0.3	7.5	v

252

RATINGS	(continued)
---------	-------------

		min.	typ.	max.	
Output voltage (pins 3, 4, 5, 7, 11, 13, 14)	٧o	0.3		7.5	v
(pins 16, 19, 20, 21, 23, 24)	Vo	-0.3		7.5	V
(pins 8, 9)	vo	-0.3		13.2	V
Temperatures					
Storage temperature range	T <sub>stg</sub>		-20	to +125	°C
Operating ambient temperature range	Tamb		-20	) to +70	°C
CHARACTERISTICS					
Supply voltage (pin 12)	V <sub>DD</sub>	4.5	_	5.5	v
The following characteristics apply at $T_{amb}$ = 25 <sup>o</sup> C and	V = 5 V	unless othe	rwise sta	ted.	
Supply current			20	50	m۸
	IDD	-	20	50	mA
Inputs					
6 MHz - F6 (pin 2)					
Input voltage; HIGH	$v_{IH}$	3.5		6.5	V
Input voltage; LOW	VIL	Note 1		0	V
Rise time (between 0 V and 3.5 V levels)	t <sub>r</sub>	-	-	25	ns
Fall time (between 0 V and 3.5 V levels) Mark/space ratio (measured at 1.5 V level)	t <sub>f</sub>	40:60		20 56:44	ns
Input leakage current ( $V_1 = 5.5 V$ )	IIR	0.2	_	2	μA
·					•
All other inputs FLR (pin 6), F <u>S (p</u> in 10), T <u>LC</u> (pin 15), HIE (pin 16), BCS (pin 17), T/B (pin 18)	I				
Input voltage; HIGH	VIH	2.0	_	VDD	v
Input voltage; LOW	VIL	0		0.8	V
Input leakage current ( $V_1 = 5.5 V$ )	IR		-	10	μA
Input capacitance	сI	-	-	7	рF
Outputs					
TR6 (pin 3)					
Output voltage; LOW ( $I_{OL}$ = 100 $\mu$ A)	VOL	0	_	0.4	v
Output voltage; HIGH $(-1_{OH} = 100 \mu\text{A})$	Vон	2.75		V <sub>DD</sub>	V
Output load capacitance	CL	-	-	15	pF
Output rise time Note 2	t <sub>r</sub> t <sub>f</sub>	_	_	30 30	ns ns
Mark/space ratio	4	40:60		_	

		min.	typ.	max.	
			typ.	max.	
F1 (pin 4) Output voltage; LOW (I <sub>OL</sub> = 100 μA) Note 4 Output voltage; HIGH ( −I <sub>OH</sub> = 100 μA)	Vol Voh	0 2.75	-	0.4 V <sub>DD</sub>	V V
Output load capacitance	VOH CL		_	35	рF
Output rise time Note 2	t <sub>r</sub>	-	-	50	ns
Output fall time ) Mark/space ratio	t <sub>f</sub>		_	30 60:40	ns
Delay time (measured from rising edge					
of TR6) Note 3	t <sub>d</sub>	7	_	60	ns
AHS (pin 5)					
Output voltage; LOW ( $I_{OL} = 100 \mu$ A) Note 5	VOL	0 2.4		0.4	V
Output voltage; HIGH ( $-1_{OH} = 200 \mu A$ ) Output load capacitance	V <sub>OH</sub> с	-		V <sub>DD</sub> 30	pF
Output rise time Note 2	tr	-	-	100	ns
Output fall time ) Delay time (falling edge measured from	tf		-	100	ns
F1 rising edge) Note 3		0	-	300	ns
GLR (pin 7)					
Output voltage; LOW (I <sub>OL</sub> = 0.9 mA)	VOL	Ő	-	0.4	V
Output voltage; HIGH $(-I_{OH} = 100 \mu\text{A})$	Vон	2.4	_	V <sub>DD</sub> 40	V pF
Output load capacitance Output rise time   Note 2	СL t <sub>r</sub>	_	_	60	ns
Output fall time	t <sub>f</sub>	-	-	50	ns
Delay time Note 3	td	0	-	200	ns
PL (pin 8) (Open drain)					
Output voltage; LOW ( $I_{OL}$ = 2 mA) Output current in off state ( $V_{O}$ = 6 V)	V <sub>OL</sub> Io	_	_	1.0 10	V μA
Output load capacitance	CL			30	pF
Output fall time Note 2	tf	_		100	ns
Delay time Note 3	<sup>t</sup> d	0		250	ns
CBB (pin 9) (Open drain)					
Output voltage; LOW ( $I_{OL}$ = 1 mA) Output current in off state ( $V_{O}$ = 6 V)	VOL	0	<u> </u>	1.0 10	V 
Output load capacitance	IO CL	_		30	μA pF
Output fall time Note 2	t <sub>f</sub>	-	-	200	ns
Delay time Note 3	<sup>t</sup> d	0	_	250	ns
CRS (pin 11)					
Output voltage; LOW ( $I_{OL} = 100 \mu A$ )	VOL	0	<u> </u>	0.4	V
Output voltage; HIGH (—I <sub>OH</sub> = 100 µA) Output load capacitance	Vон CL	2.4		V <sub>DD</sub> 30	V pF
Output rise time	t <sub>r</sub>			1	μs
Output fall time ( Note 2	t <sub>f</sub>	· · · ·	-	1	μs

			<u> </u>	
		min.	typ.	max.
LOSE (pin 13)				
Output voltage; LOW ( $I_{OL} = 100 \ \mu A$ )	VOL	0	-	0.4 V
Output voltage; HIGH $(-I_{OH} = 100 \ \mu A)$	Voн	2.4	-	V <sub>DD</sub> V
Output load capacitance	CL		-	30 pF
Output rise time Note 2	t <sub>r</sub>	—	-	50 ns
Output fall time / Delay time (measured from F1 falling edge)	t <sub>f</sub>	0		50 ns
Note 3	<sup>t</sup> d	0		250 ns
DEW (pin 14)				
Output voltage; LOW (IOL = 100 $\mu$ A)	VOL	0		0.4 V
Output voltage; HIGH ( $-I_{OH} = 100 \mu A$ )	VOH	2.4		VDD V
Output load capacitance	CL	-	-	42 pF
Output rise time Note 2	t <sub>r</sub>		-	200 ns
Output fall time	tf		-	200 ns
Delay <u>tim</u> e (measured from falling edge of CBB ) Note 3	td	7.5		8.5 μs
A0,A1,A2 (pins 19, 20 and 21) 3-state				
Output voltage; LOW ( $I_{O1} = 100 \mu A$ )	Voi	0	-	0.4 V
Output voltage; HIGH ( $-I_{OH} = 100 \mu$ A)	∨он	2.4	-	V <sub>DD</sub> V
Output load capacitance	CL	-	-	85 pF
Output rise time Note 2	tr		-	1 μs
Output fall time	tf	-	-	1 μs
Delay <u>time</u> (measured from falling edge of CBB) Note 3	<sup>t</sup> d			10 μs
Leakage current in 'off' state (V <sub>O</sub> = 5.5 V) High impedance switching time	<sup>I</sup> IR	_		10 μA
Into high impedance state		0	_	0.9 μs
From high impedance state		1	-	2.9 μs
A3,A4 (pin 22 and 23) 3-state				
Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL	0	-	0.4 V
All other parameters are as for $A_0$ to $A_2$				
RACK (pin 24) 3-state				
Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL	0	-	0.4 V
Output voltage; HIGH(—I <sub>OH</sub> = 100 μA)	∨он	2.4		V <sub>DD</sub> V
Output load capacitance	сL	-	-	40 pF
Output rise time Note 2	t <sub>r</sub>	-	-	60 ns
Output fail time	<sup>t</sup> f.	 150	_	300 ns 280 ns
Delay time (measured from dalling edge of F1) Note 3	td	150		280 ns
Leakage current in 'off' state ( $V_{\Omega} = 5.5 V$ )	lun -	_		10 μA
High impedance switching time	<sup>I</sup> IR			ιο μΑ
Into high impedance state		1		2.9 μs
From high impedance state		0	-	0.9 μs
		-		r -

## **CHARACTERISTICS** (continued)

### Notes

1. This input incorporates an internal clamping diode, nominal  $V_{1L(min)} = -0.5 V$ .




Fig.3 Capacitive coupling network for F6

- 2. Rise and fall times are measured between the 0.8 V and 2.0 V levels unless otherwise stated.
  - 3. All delay times are measured from the rising edge of F1 unless otherwise stated. All delay times are measured at the 1.5 V level on the input to either the 2.0 V level on the rising edge of the output of the 0.8 V level on the falling edge of the output.
  - 4. IQI may be increased to 1 mA if load capacitance is less than 10 pF.
  - 5. IOI may be increased to 1.6 mA. Delay time will be increased to 350 ns max.

### APPLICATION DATA

The function is quoted against the corresponding pin number.

For details of output waveforms see Fig.5

#### Pin No.

- 1. V<sub>SS</sub> Ground 0 V,
- 2. F6

This input is the 6 MHz master clock signal and is used to derive the basic timings for the teletext display. It contains an internal diode clamp.

### 3. · TR6

This output is the 6 MHz character dot rate clock signal for the SAA5050 Teletext Character Generator.

## 4. F1

This output is a 1 MHz character repetition rate clock signal for the SAA5040 Teletext Acquisition and Control device and the SAA5050 Teletext Character Generator.

This output is synchronous with TR6, with a positive-going edge occuring at time zero of the line.

## 5. AHS After hours sync

This output signal is an internally generated TV compound sync signal which may be used to synchronise the display (Fig.4).

### 6. FLR Fast line reset

This input from the SAA5030 Video Processor is used to reset the internal TV line rate counter. It is a positive-going pulse of approximately 4.6  $\mu$ s duration, and occurs during initial set-up of the phase-locked system.

## 7. GLR General line reset

This output is a TV line frequency signal used for reset and clock functions in the SAA5040 Teletext Acquisition and Control device, and the SAA5050 Teletext Character Generator. It is a 1  $\mu$ s negative-going pulse commencing 5  $\mu$ s from the start of each line.

## 8. PL Phase lock

This line frequency output signal to the SAA5030 Video Processor is used to phase lock the 6 MHz display system clock to the incoming television video signal. It is a 4  $\mu$ s negative-going pulse commencing at 62  $\mu$ s into line.

## 9. CBB Colour burst blanking

This output signal is used to reset internal data processing and sync circuits within the SAA5030 Video Processor. It is an 8  $\mu$ s negative-going pulse starting at time zero of the line.

## 10. FS Field sync

This input signal from the SAA5030 Video Processor is used to reset the field rate counter, to maintain correct field sync with incoming video.

### 11. CRS Character rounding select

This output signal to the SAA5050 Teletext Character Generator is required for correct character rounding of small characters within the character generator. The output is HIGH for even fields (0-313 lines) and LOW for odd fields (314-625 lines).

## 12. V<sub>DD</sub> + 5 V Supply

This is the power supply input to the circuit.

## 13. LOSE Load output shift register enable

This output signal to the SAA5050 Teletext Character Generator is used to reset internal control character flip-flops prior to the start of each display line. This signal also defines the character display period. It is a positive-going pulse of duration 40  $\mu$ s after the start of the line and occurs on lines 49 to 288 and 362 to 601 only.

### 14. DEW Data entry window

This output defines the period during which data may be extracted from the incoming television signal and written into the page memory. This signal is required by the SAA5040 Teletext Acquisition and Control device and the SAA5050 Teletext Character Generator. This is a positive-going pulse commencing at the end of line 5 and finishing at end of line 22 and similarly for lines 318 and 335.

### 15. TLC Transmitted large character

This input from the SAA5050 Teletext Character Generator is to enable the correct display of large characters under broadcast control. It is HIGH for normal character display and must be taken LOW for large character display.

### 16. HIE High impedance enable

This input when taken HIGH will switch the address and address clock (RACK) outputs to their high impedance state. For normal teletext operation this input should be connected to the DEW output (pin 14).

## **APPLICATION DATA** (continued)

#### 17. BCS Big character select

This input from the SAA5040 Teletext Acquisition and Control circuit is used to enable the correct display of large characters. It must be HIGH for normal character display and taken LOW for large character display.

### 18. T/B Top or bottom select

This input from the SAA5040 Teletext Acquisition and Control device controls the RAM row address logic for correct operation of page display when large character display has been selected under user control. It must be LOW for the top half to be displayed, and HIGH for the bottom half.

## 19, 20 A0 to A4 Memory addresses

21, 22
 These 3-state outputs to the teletext memory provide the RAM row addresses during the display period (i.e. TV lines 49 to 288 - 362 to 601 inclusive). These outputs switch to the high impedance state when HIE (pin 16) is taken HIGH. All address outputs are LOW during line 40.

During display period the outputs provide a binary count sequence which is increased every ten lines in small character mode and every twenty lines in large character mode. If any row contains transmitted large characters the address is incremented by two after 20 lines.

#### 24. RACK Read address clock

This 3-state output is a 1 MHz clock occuring during the display period of the line only. This output is used to clock the external RAM address counter during the display period. The output will switch to the high impedance state when HIE (pin 16) is taken HIGH. The clock starts with a positive edge 14.65  $\mu$ s from the start of a line and finishes with a negative-going edge at 53.15  $\mu$ s.




Fig.4 After hours sync waveforms (AHS)




Fig.5 SAA5020 Output waveforms

260

June 1981

## TELETEXT TIMING CHAIN FOR USA 525 LINE SYSTEM

## GENERAL DESCRIPTION

The SAA5025D is a MOS N-channel integrated circuit which performs the timing functions for a Teletext system. It provides the necessary timing signals to extract data from a memory and produce a display according to the USA 525 line television standard (system M).

The SAA5025D may be used in conjunction with the SAA5030 (Teletext video processor; VIP) the SAA5050 (Teletext character generator; TROM), the SAA5040B (Teletext acquisition control; TAC) and the SAA5045 (Gearing and Address Logic Array; GALA).

#### Features

- Designed to operate with USA 525 line television standard (system M)
- For 24 row (8 TV lines per row) x 40 character display
- Big character select input for double height characters
- · Composite sync signal output for display time-base synchronization





Fig. 1 Block diagram.





### FUNCTIONAL DESCRIPTION

The basic input to the SAB5025D is a 6,0419 MHz clock signal (e.g. from SAA5030). The clock input (F6) is buffered and also available as an output at TR6 to provide a dot rate clock. The signal at F6 is divided by 6 to produce the 1,007 MHz character rate clock at output F1, which is in turn divided by 64 to produce the line period of 63,556  $\mu$ s. A divide-by-262 or 263 counter, clocked at line rate, produces a field (picture) period of 16,683 ms (average) i.e. 33,366 ms for divide-by-525. The display format is 40 characters per row for 24 rows (1 row is 8 TV lines).

A big character select ( $\overline{BSC}$ ) input is provided and it enables double-height characters (16 TV lines per row) to be displayed. The top or bottom select ( $\overline{T}/B$ ) input must be used in conjunction with  $\overline{BCS}$  to select either the top half or bottom half of the page to be displayed on the television screen.

A composite sync ( $\overline{AHS}$ ) output is available for synchronizing the display timebase. A high-impedance enable (HIE) input is included to switch the read address clock (RACK) and the memory row address (A<sub>0</sub> to A<sub>4</sub>) outputs into their high-impedance states.

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V <sub>DD</sub>	-0,3	+ 7,5	v
Input voltage range (note 1)	VI	-0,3	+ 7,5	v
High-impedance state output voltage	VOHZ	-0,3	+ 7,5	V
Open drain output voltage	VODD	0,3	+ 13,2	v
Electrostatic charge protection on all inputs and outputs (notes 2 and 3)		1000		v
Total power dissipation per package	P <sub>tot</sub>	-	275	mW
Operating ambient temperature range	T <sub>amb</sub>	-20	+ 70	°C
Storage temperature range	T <sub>stg</sub>	-20	+ 125	٥C

### Notes to ratings

1. See also characteristics on F6 input and Fig. 10.

2. Equivalent to discharging a 250 pF capacitor through a 1 k $\Omega$  series resistor.

3. N.B.: the SAA5025D is not protected against TV tube flash-over.

4. All outputs are TTL compatible.

## CHARACTERISTICS

T<sub>amb</sub> = 25 °C; F6 input frequency = 6,041957 MHz; unless otherwise specified

parameter	V <sub>DD</sub> V	symbol	min.	typ.	max.	unit
Supply						
Supply voltage		V <sub>DD</sub>	4,5	5,0	5,5	v
Supply current	5	IDD	5		50	mA
Inputs						
Input leakage currents						
F6	5,5 0	II  II	0,2 —	-	10 10	μΑ μΑ
FLR, TLC, FS, HIE, BCS, T/B, DE	0 to 5,5	±II	-		10	μA
Input capacitance; all inputs	5	CI	-	-	7	рF
HIGH level input voltages						
F6; see Fig. 10	5	VIH	2,7		6,5	V
FLR, TLC, FS, HIE, BCS, T/B, DE	5	VIH	2,0*	-	5,5	v
LOW level input voltage all inputs; see Fig. 10	5	VIL	-	-	0,8*	v
Input rise and fall time F6; see Fig. 6	0 and 2,7	t <sub>r</sub> ; t <sub>f</sub>	-	-	30	ns
Input F6 duty factor (see Fig. 10)	5	δ	40	50	56	%

\* These values give no noise immunity.

parameter	V <sub>DD</sub> V	symbol	min.	typ.	max.	unit
Outputs						
Output node capacitance all outputs	5	с <sub>О</sub>	-	-	7	pF
Output leakage current high-impedance state; A <sub>0</sub> to A <sub>4</sub> , RACK	0 to 5,5	± IO	-	-	10	μΑ
Output leakage current open drain; PL, CBB	6	10	-	-	10	μA
Output TR6 6,041957 MHz clock						
HIGH level output voltage —I <sub>OH</sub> = 100 μA	5	v <sub>он</sub>	2,75	-	V <sub>DD</sub>	V
LOW ievel output voltage I <sub>OL</sub> = 100 μA	5	V <sub>OL</sub>	0	-	0,4	V
Output load capacitance	5	CL	-	-	15	рF
Output rise and fall times see Fig. 7	5	t <sub>r</sub> ; t <sub>f</sub>	-	-	30	ns
Duty factor at 1,5 V level depends on input F6 see F6 data and Fig. 10	5	δ	40	-	60	%
Output F1 1,007 MHz clock						
HIGH level output voltage —I <sub>OH</sub> = 100 μA	5	V <sub>OH</sub>	2,75	-	V <sub>DD</sub>	V
LOW level output voltage I <sub>OL</sub> = 400 μA	5	V <sub>OL</sub>	0	-	0,4	V
Output load capacitance	5	CL	-	-	40	pF
Output rise and fall times see Fig. 7	5	t <sub>r</sub> ; t <sub>r</sub>	-	-	50	ns
Propagation delays from rising edge of TR6; see Fig. 8; HIGH-to-LOW and LOW-to-HIGH	5	tPHL; tPLH	7	-	60	ns
Duty factor at 1,5 V level	5	δ	45	50	52	%

## CHARACTERISTICS (continued)

parameter	V <sub>DD</sub> V	symbol	min.	typ.	max.	unit
Output AHS see Fig. 6						
HIGH level output voltage —I <sub>OH</sub> = 200 μA	5	v <sub>он</sub>	2,4	-	V <sub>DD</sub>	v
LOW level output voltage I <sub>OL</sub> = 1,6 mA	5	VOL	0	-	0,4	v
Output load capacitance	5	CL	-	-	30	рF
Output rise and fall times see Fig. 7	5	t <sub>r</sub> ; t <sub>f</sub>	-	-	100	ns
Propagation delay from rising edge of F1; see Fig. 8; LOW-to-HIGH	5	<sup>t</sup> ₽LH	0		350	ns
Outputs GLR, GLRD, GLRS see Fig. 3						
HIGH level output voltage —I <sub>OH</sub> = 100 μA	5	V <sub>OH</sub>	2,4	-	V <sub>DD</sub>	v
LOW level output voltage I <sub>OL</sub> = 0,8 mA	5	VOL	0	-	0,4	v
Output load capacitance	5	CL	-	-	40	рF
Output rise and fall times see Fig. 7	5	t <sub>r</sub> t <sub>f</sub>	-	-	70 50	ns ns
Propagation delay from rising edge of F1; see Fig. 8; HIGH-to-LOW and LOW-to-HIGH	5	<sup>t</sup> PHL; tPLH	0	-	300	ns
Output PL see Fig. 3						
LOW level output voltage I <sub>OL</sub> = 2 mA	5	VOL	0	-	1,0	v
Output load capacitance	5	CL	-	_	30	рF
Output fall time; see Fig. 7	5	t <sub>f</sub>	-	-	100	ns
Propagation delay from rising edge of F1; see Fig. 8; LOW-to-HIGH	5	t₽LH	0	_	250	ns

parameter	V <sub>DD</sub> V	symbol	min.	typ.	max.	unit
Output CBB see Fig. 3						
LOW level output voltage I <sub>OL</sub> = 2 mA	5	V <sub>OL</sub>	0	-	1,0	v
Output load capacitance	5	CL	-	-	30	рF
Output fall time; see Fig. 7	5	t <sub>f</sub>	-	-	200	ns
Propagation delay from rising edge of F1; see Fig. 8; LOW-to-HIGH	5	<sup>t</sup> PLH	0	-	250	ns
Output CRS						
HIGH level output voltage I <sub>OH</sub> = 100 μA	5	V <sub>OH</sub>	2,4	-	V <sub>DD</sub>	v
LOW level output voltage I <sub>OL</sub> = 100 µA	5	VOL	0	-	0,4	v
Output load capacitance	5	CL		-	30	pF
Output rise and fall times see Fig. 7	5	t <sub>r</sub> ; t <sub>f</sub>	_	-	1	μs
Output LOSE see Fig. 3						
HIGH level output voltage —I <sub>OH</sub> = 100 μA	5	V <sub>OH</sub>	2,4	-	V <sub>DD</sub>	v
LOW level output voltage I <sub>OL</sub> = 100 µA	5	VOL	0	-	0,4	v
Output load capacitance	5	CL	-	-	30	рF
Output rise and fall times; see Fig. 7	5	t <sub>r</sub> ; t <sub>f</sub>	-		50	ns
Propagation delay from rising edge of F1; see Fig. 8; HIGH-to-LOW and LOW-to-HIGH	5	<sup>t</sup> PHL; <sup>t</sup> PLH	0	-	1	μs

## CHARACTERISTICS (continued)

parameter	V <sub>DD</sub> V	symbol	min.	typ.	max.	unit
Output DEN						
HIGH level output voltage —I <sub>OH</sub> = 200 μA	5	∨он	2,4	-	-	v
LOW level output voltage I <sub>OL</sub> = 100 µA	5	VOL	-	-	0,4	V
Output load capacitance	5	CL	-	-	30	рF
Output rise and fall times	5	t <sub>r</sub> ; t <sub>f</sub>	-	-	50	ns
Propagation delay from rising edge of F1; HIGH-to-LOW and LOW-to-HIGH	5	tpHL; tpLH	-	-	250	ns
Output DEW see Fig. 4						
HIGH level output voltage I <sub>OH</sub> = 200 μA	5	V <sub>OH</sub>	2,4	_	V <sub>DD</sub>	V
LOW level output voltage I <sub>OL</sub> = 1,6 mA	5	VOL	0	-	0,4	V
Output load capacitance	5	CL	_	-	50	рF
Output rise and fall times	5	t <sub>r</sub> ; t <sub>f</sub>	-	-	200	ns
Propagation delay from rising edge of CBB; see Fig. 8; HIGH-to-LOW and LOW-to-HIGH	5	<sup>t</sup> PHL; <sup>t</sup> PLH	6,5	6,96	7,5	μs

parameter	V <sub>DD</sub> V	symbol	min.	typ.	max.	unit
Outputs A <sub>0</sub> to A <sub>4</sub> see Fig. 4						
HIGH level output voltage —I <sub>OH</sub> = 100 μA	5	V <sub>OH</sub>	2,4	-	VDD	V
LOW level output voltage I <sub>OL</sub> = 1,6 mA	5	VOL	0	-	0,4	V
Output load capacitance	5	CL	-	-	85	pF
Output rise and fall times	5	t <sub>r</sub> ; t <sub>f</sub>	-	-	1	μs
Propagation delay from falling edge of CBB; see Fig. 8; HIGH-to-LOW and LOW-to-HIGH	5	<sup>t</sup> PHL; <sup>t</sup> PLH	6,5	-	9,0	μs
Propagation delay from rising edge of HIE to high-impedance state; see Fig. 9	5	<sup>t</sup> PHZ; <sup>t</sup> PLZ	0	-	0,9	μs
Propagation delay from falling edge of HIE to normal active state; see Fig. 9	5	<sup>t</sup> PZH <sup>;</sup> <sup>t</sup> PZL	1	_	2,9	μs
Output RACK see Figs 3 and 4						
HIGH level output voltage —I <sub>OH</sub> = 100 μA	5	V <sub>OH</sub>	2,4	-	V <sub>DD</sub>	V
LOW level output voltage I <sub>OL</sub> = 1,6 mA	5	VOL	0	-	0,4	V
Output load capacitance	5	CL	-	-	40	pF
Output rise and fall times see Fig. 7	5	t <sub>r</sub> t <sub>f</sub>	-	-	60 300	ns ns
Propagation delay from falling edge of F1; see Fig. 8; HIGH-to-LOW	5	<sup>t</sup> PHL	150	-	280	ns
Propagation delay from rising edge of HIE to high-impedance state; see Fig. 9	5	tphz; tplz	1	-	2,9	μs
Propagation delay from falling edge of HIE to normal active state; see Fig. 9	5	<sup>t</sup> PZH; <sup>t</sup> PZL	0	-	0,9	μs

August 1984




Fig. 3 Timing diagram showing the line-rate signals.

August 1984

270

84

#### DEVELOPMENT DATA




Fig. 4 Timing diagram showing the decoded signals from the field (picture) counters.




Fig. 5 Timing diagram showing the field-rate signals.

Teletext timing chain for USA 525 line system

SAA5025D

August 1984





Fig. 6 After hours sync waveforms.

L = line sync pulses (4,2 to 5,1  $\mu$ s) E = equalizing pulses (2,29  $\mu$ s ± 10%)

B = broad pulses (26,4 to 28  $\mu$ s)

272



- (1) These outputs will be tested with simulated TTL loads and with the load resistors adjusted such that the correct current conditions are obtained.
- (2) These outputs will be tested with 3 kΩ resistors to the +6 V line for outputs PL and CBB.
- Fig. 7 Definition of the rise and fall times for the output stages.





Fig. 8 Definition of the propagation delays for the output stages.








Fig. 10 Recommended 6 MHz interface circuitry between the SAA5025D and the SAA5030 (input F6). With this circuitry the F6 input will be set to a level of approximately -0.4 V in the LOW state. This is acceptable as the internal clamping diode in the F6 input of the SAA5025D provides an adequate current clamp; also shown is the F6 input waveform with the appropriate definitions.

The duty factor is defined as:  $\frac{t_p}{t_p + t_n} \times 100\%$ 

## APPLICATION INFORMATION

The function is described against the corresponding pin number.

#### 1. V<sub>SS</sub> --- ground (0 V)

#### 2. F6 - 6,041957 MHz clock input

Obtained from video processor (SAA5030) or other source. The permissible mark/space ratio is in the range from 56:44 to 40:60 (see also Fig. 10).

#### 3. TR6 – 6,041957 MHz clock output

Dot-rate clock for Teletext character generator SAA5050 series.

#### 4. F1 - 1,007 MHz clock output

Character-rate clock for Teletext character generator SAA5050 series.

## 5. AHS - after hours sync output

A composite sync waveform consisting of a successive sequence of line sync pulses ( $\overline{LSP}$ ) followed by six equalizing pulses ( $\overline{EP}$ ), six broad pulses ( $\overline{BP}$ ) and six equalizing pulses ( $\overline{EP}$ ), and is followed by another sequence of  $\overline{LSP}$ . This composite sync waveform occurs at the end and beginning of each field/picture (see also Fig. 6).

#### 6. DE --- display enable input

A LOW level signal from the Teletext acquisition and control circuit (SAA5040 series) to this input switches output DEN to the LOW state.

### 7. FLR --- fast line reset input

This is the input for a positive-going pulse with a duration of 0,5  $\mu$ s to 63  $\mu$ s which resets the line rate counter ( $\div$  64).

After accepting an FLR pulse, further resets are inhibited for one line period of approximately  $63,5 \ \mu$ s.

### 8. GLRD - general line reset delay output

A negative-going pulse with a duration of 993 ns which commences 5,96  $\mu$ s from the start of each line (see also Fig. 3).

### 9. GLR - general line reset output

A negative-going pulse with a duration of 993 ns which commences 3,97  $\mu$ s from the start of each line (see also Fig. 3).

### 10. GLRS -- general line reset starting output

A negative-going pulse with starting 3,97  $\mu$ s and ending 7,94  $\mu$ s from the start of each line (see also Fig. 3).

## 11. PL -- phase lock open drain output

This open drain output is used to lock the oscillator in the SAA5030 to the line rate. It is a negative-going pulse with a duration of  $3,96 \,\mu s$  which starts at  $61,58 \,\mu s$  on one line and it ends at  $1,98 \,\mu s$  after the start of the following line (see also Fig. 3).

# rk/space ratio i

#### APPLICATION INFORMATION (continued)

#### 12. CBB -- colour burst blanking output

This open-drain output blanks the colour burst in the SAA5030. It is a  $7,94 \,\mu s$  negative-going pulse which starts at the beginning of each line (t = 0; see also Fig. 3).

#### 13. FS - field (picture) sync input

This input accepts a positive-going pulse of approximately 160  $\mu$ s duration. Its leading edge occurs during the second half of line one on even fields (half picture) and correspondingly in odd fields (other half picture). It is ignored during the odd field.

#### 14. CRS — character rounding select output

The output signal starts HIGH during the even field (lines 1 to 263), goes LOW after the 1st LOSE pulse, again HIGH after the 2nd LOSE pulse, then LOW after the 6th LOSE pulse and finally HIGH at the end of the 7th LOSE pulse. This sequence repeats every 8 lines (every row) for the entire display period (see also Fig. 5). For the odd field (lines 264 to 525) CRS starts HIGH, goes LOW after the 2nd LOSE pulse, again HIGH after the 5th LOSE pulse, then LOW after the 7th LOSE pulse and finally HIGH at the end of the 8th LOSE pulse. This sequence repeats every 8 lines (every row) for the entire display period (see also Fig. 5).

#### 15. V - positive supply (+ 5 V)

#### 16. LOSE - load output shift register enable output

This is a positive-going output pulse of 39,72 µs duration commencing 13,41 µs from start of line valid during line 47 to 238 inclusive, for the even field. A step-pulse starting at the count of 3 characterrate clock pulses (F1) after the 2nd and 7th LOSE pulses and of the count of 3 characterrate clock pulses repeated every row is included. For the odd field, the LOSE pulse is preceded by a pre-pulse of 7  $\mu$ s duration commencing 7,41  $\mu$ s in line 20 and has a step-pulse after the 5th and 8th pulse, repeated every row (see also Fig. 5).

#### 17. DEW - data entry window output

This output defines the period during which data may be extracted from the incoming television signal. It is HIGH during line 7 to 18 inclusive for the even fields and line 270 to 281 inclusive for the odd fields. The positive-going pulse has a duration of 762,67  $\mu$ s and commences at 6,95  $\mu$ s from the start of the line (see also Fig. 4).

#### 18. DEN - display enable output

The output pulse is positive-going at 13,5  $\mu$ s from the start of a line to 56,5  $\mu$ s and is active during line 47 to 238 inclusive if the DE input is HIGH. If the DE input is LOW, the DEN is held in the LOW state.

#### 19. TLC - transmitted large characters input

When this input is LOW, it enables rows of double-height characters to be displayed as required. Large characters descend into the next memory row address location.  $\overline{TLC}$  is always HIGH (i.e. small) for the first line of a row, even if it contains large characters.

#### 20. HIE — high impedance enable input

When this input is in the HIGH state it will force the RACK and memory row address output into the high-impedance state. For normal Teletext operation this input should be connected to the DEW output (pin 17).

276

### 21. BCS - big character select input

For normal size character display this input signal must be HIGH while a LOW gives double-height characters.

## 22. T/B -- top/bottom select input

When both  $\overline{BCS}$  and  $\overline{T}/B$  are LOW the top half of a page is displayed with double-height characters. If  $\overline{T}/B$  is HIGH and  $\overline{BCS}$  is LOW the bottom half of the page is displayed also with double-height characters.

## 23 to 27. A<sub>0</sub> to A<sub>4</sub> - memory row address outputs (3-state)

These binary count outputs sequencing from 00000 (count 0) to address 10111 (count 23) for the  $40 \times 24$  format.

The binary count changes every 8 TV lines per row in the display period of line 47 to 238 inclusive for the 24 row display. The count changes between 6,5  $\mu$ s and 9,0  $\mu$ s during the line period.

### 28. RACK - read address clock output

This is the read address clock output to the SAA5045 (GALA) column address counter during the display period. It consists of 39 positive pulses at the 1,007 MHz rate starting at 13,57  $\mu$ s from the start of the line period with the last negative edge occuring at 51,8  $\mu$ s. This sequence is active on line 45 to 238 inclusive. RACK is delayed by two F1 clock periods for the whole of the field when input DE is LOW for the whole of line 39. On line 19 to 44 inclusive output RACK is permanently delayed by two F1 clock periods, unaffected by DE.

#### Note

In the big character top mode the memory row address count is 0 to 11 and in the big character bottom mode the count is 12 to 23.

Each big character row is equal to 16 television lines.

The memory row addresses are held LOW for one line period starting 6,5  $\mu$ s to 9  $\mu$ s from the beginning of line 36 which is only valid in the big character bottom mode.




## TELETEXT VIDEO PROCESSOR

The SAA5030 is a monolithic bipolar integrated circuit used for teletext video processing. It is one of a package of four circuits to be used in teletext tv data systems. The SAA5030 extracts data and data clock information from the television composite video signal and feeds this to the Acquisition and Control circuit SAA5040. A 6 MHz crystal controlled phase locked oscillator is incorporated which drives the Timing Chain circuit SAA5020. An adaptive sync separator is also provided which derives line and field sync pulses from the input video in order to synchronise the timing chain.

## QUICK REFERENCE DATA

Supply voltage	V <sub>CC</sub>	nom.	12	V
Supply current ( $V_{CC} = 12 V$ )	lcc	typ.	110	mA
Video input amplitude (sync-white)	V <sub>16video</sub> (p-p)	nom.	2.4	v
Teletext data input amplitude	V <sub>16teletext(p-p)</sub>	nom.	1.1	V
Sync amplitude	V <sub>16sync(p-p)</sub>	nom.	0.7	v
Operating ambient temperature range	T <sub>amb</sub>	-2	0 to +70	٥C





## PACKAGE OUTLINE

24-lead DIL; plastic (SOT-101A with internal heat spreader).

## PINNING




Fig.2 Pinning diagram

280

RATINGS	Limiting values in accordance with the Absolute Maximum System. (IE	C134)
---------	---	-------

Voltages						
Supply voltage	V <sub>17-4</sub>	v <sub>cc</sub>	max.	1:	3.2	v
Input voltages	V <sub>5-4</sub>	V <sub>I</sub>	max.	9	9.0	v
	V <sub>10-4</sub>	V <sub>I</sub>	max.	v	CC	v
	V <sub>11-4</sub>	V <sub>1</sub>	max.	-	7.5	V
Temperatures						
Storage tempera	ture range	T <sub>stq</sub>		20 to +1	25	٥C
Operating ambie	nt temperature range	T <sub>amb</sub>		-20 to +	70	°C
CHARACTERIS	TICS (At T <sub>amb</sub> = 25 °C, V <sub>CC</sub> = unless otherwise stated).	= 12 V and with ext	ternal co	mponents a	s shown	in Fig.3
			min.	typ.	max.	
Supply voltage		V <sub>CC</sub>	10.8	12.0	13,2	v
Supply current (	V <sub>CC</sub> = 12.0 V)	ICC	-	110	-	mA
Video input and	sync separator					
Video input amp	litude (sync to white) Fig.4	V16video(p-p)	2.0	1.4	3.0	v
Source impedance	ce, f = 100 kHz	Zs	_	_	250	Ω
Sync amplitude		V <sub>16sync(p-p)</sub>	0.07	0.7	1.0	v
Delay through sy	nc separator	td	_	0.5	—	μs
and the leadin	eld sync datum at pin 12 g edge of separated field (Note 1, Fig.4)	td	32	48	62	μs
Field sync outpu		-u	92	.0	02	دىم
V <sub>O</sub> (LOW) (I <sub>13</sub>		VOL			0.5	v
V <sub>O</sub> (HIGH) (–I1	•	VOH	2.4		-	v
0	5	· UH				v

## Crystal controlled phase-locked oscillator

Measured using a crystal with the following specification e.g. catalogue number 4322 143 03241

$C_1 = 27.5 \text{ fF (typ.)}$ $C_0 = 6.8 \text{ pF (typ.)}$ $C_L = 20 \text{ pF}$					
Trimability (CL increased to 30 pF)	> 750 Hz				
Fundamental ESR	< 50 Ω				
		min.	typ.	max.	
Frequency	fF6	-	6.0	-	MHz
Holding range		1.5	3.0	-	kHz
Catching range		1.5	3.0	-	kHz
Control sensitivity of phase detector measured as voltage at pin 7 with respect to phase difference between separated syncs and phase lock pulse PL		_	0.3	_	mV/ns
Control sensitivity of oscillator measured as change in 6 MHz phase shift from pin 8 to pin 9 with respect to voltage at pin 7			2		deg/mV
Gain of sustaining amplifier, Vg <sub>-8</sub> measured with input voltage of 100 mV <sub>p-p</sub> and phase detector immobilised		2.5	_	_	V/V
Output voltage of 6 MHz signal at pin 6, measured into 20 pF load capacitance; peak-to-peak value		_	5.5	_	v
Output rise and fall times at pin 6 into 20 pF load	t <sub>r</sub> ; tf		_	30	ns
Data slicer and clock regenerator					
Teletext data input amplitude, pin 16 (Note 2, Fig.4); peak-to-peak value		_	1.1	-	v
Data input amplitude at pin 16 require to enable amplitude gate flip-flop; peak-to-peak value	d		0.46		V
Attack rate, measured at pins 23 and 2 with a step to pin 16 (positive) (negative)	4	-	15 9		V/μs V/μs

			ノヘ		
Data slicer and clock regenerator (continued)		min.	typ.	max.	
Decay rate, measured at pins 23 and 24 with a step input to pin 16		48	100	144	mV/µs
Width of clock coil drive pulses from pin 21 when clock amplitude is not being controlled (Note 3)		_	40	_	ns
Clock hangover measured at pin 18 as the time the clock coil continues ringing after the end of data (Note 4)		20	_	_	Clock Periods
Clock and data output voltages at pins 18 and 19 measured with 20 pF load capacitance; peak-to-peak value		_	5.5		v
Output rise and fall times at pins 18 and 19 into 20 pF loads	t <sub>r</sub> ; t <sub>f</sub>	-	_	30	ns
Sandcastle input					
Sandcastle detector thresholds, pin 5 Phase lock pulse (PL) on Phase lock pulse off Blanking pulse (CBB) on Blanking pulse off		2  4.5 		3 5.5	V V V V
Dual polarity sync buffer					
After hours sync ( <del>AHS</del> ) pulse input pin 11 Threshold for <del>AHS</del> active Threshold for <del>AHS</del> off		- 2.0		1.0	V 🖛 V 🖛
Picture On (PO) input, pin 10 Threshold for PO active Threshold for PO off		2.0 _	_	 1.0	v 🛶 v 🛶
Sync output, pin 12 AHS output with pin 10 < 1 V (Note 5) peak-to-peak value Composite sync output with pin 10		_	0.7	_	v
> 2 V (Notes 5 and 6); peak-to-peak value Output current			0.7	1.0 3	V mA
Line reset and signal presence detectors				Ū	
Schmitt trigger threshold on pin 2 to inhibit line reset output at pin 3 (syncs coincident)		_	6.2	_	v
Schmitt trigger threshold on pin 2 to permit line reset output at pin 3 (syncs non-coincident)		_	7.8	_	v
Line reset output $V_{OL}$ (I <sub>3</sub> = 20 $\mu$ A)		_		0.5	v
Line reset output V <sub>OH</sub> ( $-I_3 = 100 \mu A$ )		2.4	-	<u> </u>	V
Signal presence Schmitt trigger threshold on pin 2 below which the circuit accepts the input signal		_	6.0		v
Signal presence Schmitt trigger threshold on pin 2 above which the input signal is rejected.			6.3	_	v

### Notes

- This is measured with the dual polarity buffer external resistor connected to give negative-going syncs. The measurement is made after adjustment of the potential divider at pin 14 for optimum delay.
- The teletext data input contains binary elements as a two level NRZ signal shaped by a raised cosine filter. The bit rate is 6.9375 M bit/s. The use of odd parity for the 8-bit bytes ensures that there are never more than 14-bit periods between each data transition.
- 3. This is measured by replacing the clock coil with a small value resistor.
- 4. This must be measured with the clock coil tuned and using a clock-cracker signal into pin 16. The clock-cracker is a teletext waveform consisting of only one data transition in each byte.
- 5. With the external resistor connected to the ground rail, syncs are positive-going centred on +2.3 V. With the resistor connected to the supply rail, syncs are negative-going centred on +9.7 V.
- 6. When the composite sync is being delivered, the level is substantially the same as that at the video input.

## APPLICATION DATA

#### The function is quoted against the corresponding pin number

Pin No.

#### 1. Signal presence time constant

A capacitor and a resistor connected in parallel between this pin and supply determine the delay in operation of the signal presence detector.

## 2. Line reset time constant

A capacitor between this pin and supply integrates current pulses from the coincidence detector; the resultant level is used to determine whether to allow FLR pulses (see pin 3).

## 3. Fast line reset output (FLR)

Positive-going sync pulses are produced at this output if the coincidence detector shows no coincidence between the syncs separated from the incoming video and the CBB waveform from the timing chain circuit SAA5020. These pulses are sent to the timing chain circuit and are used to reset its counters, so as to effect rapid lock-up of the phase locked loop.

#### 4. Ground (0 V)

## 5. Sandcastle input (PL and CBB)

This input accepts a sandcastle waveform which is formed from  $\overline{PL}$  and  $\overline{CBB}$  from the timing chain SAA5020.  $\overline{PL}$  is obtained by slicing the waveform at 2.5 V, and this, together with separated sync, are inputs to the phase detector which forms part of the phase locked loop. When the loop has locked up, the edges of  $\overline{PL}$  are nominally 2  $\mu$ s before and 2  $\mu$ s after the leading edge of separated line syncs.

CBB is obtained by slicing the waveform at 5 V, and is used to prevent the data slicer being offset by the colour burst.

#### 6. 6 MHz output (F6)

This is the output of the crystal oscillator (see pins 8 and 9), and is taken to the timing chain circuit SAA5020 via a series capacitor.

#### 7. Phase detector time constant

The integrating components for the phase detector of the phase locked loop are connected between this pin and supply.

## **APPLICATION DATA** (continued)

#### 8, 9.6 MHz crystal

A 6 MHz crystal in series with a trimmer capacitor is connected between these pins. It forms part of an oscillator whose frequency is controlled by the voltage on pin 7, which forms part of the phase locked loop.

## 10. Picture On input (PO)

The PO signal from the acquisition and control circuits SAA5040 Series is fed to this input and is used to determine whether the input video (pin 16) or the AHS waveform (pin 11) appears at pin 12.

## 11. After hours sync (AHS)

A composite sync waveform  $\overline{AHS}$  is generated in the timing chain circuit SAA5020 and is used to synchronise the tv (see pin 10).

## 12. Sync output to tv

Either the input video of  $\overline{AHS}$  is available at this output dependent on whether the PO signal is HIGH or LOW. In addition either signal may be positive-going or negative-going, dependent on whether the load resistor at this output is connected to ground or supply.

## 13. Field sync output (FS)

A pulse, derived from the input video by the field sync separator, which is used to reset the line counter in the timing chain circuit SAA5020.

#### 14. Field sync separator timing

A capacitor and adjusting network is connected to this pin and forms the integrator of the field sync separator.

## 15. Sync separator capacitor

A capacitor connected to this pin forms part of the adaptive sync separator.

## 16. Composite video input (VI)

The composite video is fed to this input via a coupling capacitor.

## 17. Supply voltage (+12 V)

#### 18. Clock output

The regenerated clock, after extraction from the teletext data, is fed out to the acquisition and control circuits SAA5040 Series via a series capacitor.

## 19. Data output

The teletext data is sliced off the video waveform, squared up and latched within the SAA5030. The latched output is fed to the acquisition and control circuits SAA5040 Series via a series capacitor.

## 20. Clock decoupling

A 1 nF capacitor between pin 20 and ground is required for clock decoupling.

## 21. Clock regenerator coil

A high-Q parallel tuned circuit is connected between this pin and an external potential divider. The coil is part of the clock regeneration circuit (see pin 22).

## **APPLICATION DATA** (continued)

## 22. Clock pulse timing capacitor

Short pulses are derived from both edges of data with the aid of a capacitor connected to this pin. The resulting pulses are fed, as a current, into the clock coil connected to pin 21. Resulting oscillations are limited and taken to the acquisition and control circuits SAA5040 Series via pin 18.

## 23, 24 Peak detector capacitors

The teletext data is sliced with an automatic data slicer whose slicing level is the mid-point of two peak detectors working on the video signal. Storage capacitors are connected to these pins for the negative and positive peak detectors.




Fig.3 Peripheral circuit





Fig.4 Part of teletext line, with burst showing nominal levels.



# TELETEXT ACQUISITION AND CONTROL CIRCUIT

## GENERAL


The SAA5040A, SAA5040B, SAA5040C, SAA5041, SAA5042 and form the SAA5040 series of MOS N-channel integrated circuits. They perform the control, data acquisition and data routing functions of the teletext system. The circuits differ in the on-screen display that is provided and in the decoding of the remote control commands. The functions of the circuits are detailed in Tables 1, 2 and 3; throughout the remainder of the data the SAA5040 is referred to when the complete series of the circuits is being described.

The SAA5040 is a 28-lead device which receives serial teletext data and clock signals from the remote control systems incorporating the SAA5012 or SAB3022, SAB3023 decoder circuits. The SAA5040 selects the required page information and feeds it in parallel form to the teletext page memory.

The SAA5040 works in conjunction with the SAA5020 timing chain and the SAA5050 series of character generators.

#### QUICK REFERENCE DATA

Supply voltage	V <sub>DD</sub>	nom.	5	v
Supply current	<sup>I</sup> DD	typ.	80	mA
Operating ambient temperature range	T <sub>amb</sub>	-20	to +70	oC




## PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117)

Fig.1 Block diagram.

## PINNING





290

## DESCRIPTION

The circuit consists of two main sections.

a) Data acquisition section

The basic input to this section is the serial teletext data stream DATA from the SAA5030 video processor circuit. This data stream is clocked at a 6.9375 MHz clock rate (F7) from the SAA5030. The incoming data stream is processed and sorted so that the page of data selected by the user is written as 7-bit parallel words into the system memory. Hamming and parity checks are performed on the incoming data to reduce errors. Provision is also made to process the control bits in the page header.

b) Control section

The basic input to this section is the 7-bit serial data ( $\overline{DATA}$ ) from the remote control decoder circuit such as the SAA5012 or SAB3012. This is clocked by the DLIM signal.

The remote control commands are decoded and the control functions are stored.

Full details of the remote control commands used in the various SAA5040 series options are given in Tables 1, 2 and 3 below. The control section also writes data into the page memory independently of the data acquisition section. This gives an on-screen display of certain user-selected functions such as page number and programme name.

The 3-state data and address outputs to the system memory are set to high impedance state if certain remote control commands are received (e.g. viewdata mode). This is to allow another circuit to access the memory using the same address and data lines. The address lines are also high impedance while the acquisition and control circuit is not writing into the memory. Further information on the control of the complete teletext system is available.

The circuit is designed in accordance with the September 1976 Broadcast Teletext specification published by BBC/IBA/BREMA.

A typical circuit diagram of a teletext decoder is shown in Fig.7.

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS devices").

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134).

Voltages (with respect to pin 1)

		min.	max.	
Supply voltage (pin 14)	V <sub>DD</sub>	-0.3	7.5	V
Input voltage (all inputs)	VI	0.3	7.5	V
Output voltage (pin 8)	V <sub>O8</sub>	-0.3	13.2	V
Output voltage (all other outputs)	vo	-0.3	7.5	V
Temperatures				
Storage temperature range	т <sub>stg</sub>		-20 to +125	oC
Operating ambient temperature range	Tamb		20 to +70	٥C

CHARACTERISTICS		min.	typ.	max.	
Supply voltage (pin 14)	مم۷	4.5		5.5	v
The following characteristics apply at $T_{amb} = 25$ °C and $^{\circ}$			herwise		-
Supply current	IDD	_	80	120	mA
Inputs	.00				
F7 DATA (pin 2), F7 CLOCK (pin 3)					
Input voltage; HIGH	VIH	3.5	_	5.5	V
Input voltage; LOW Note 1	VIL		_	0.5	v
Rise time	tr	-		30	ns
Fall time	t <sub>f</sub>	-		30	ns
Input resistance (measured at 4 V)	RI	2		18	MΩ
Input capacitance	с <sub>I</sub>	_	-	7	pF
F1 (pin 13)					
Input voltage; HIGH	VIH	2.4		V <sub>DD</sub>	v
Input voltage; LOW	VIL	0		0.6	v
Rise time	tr	_	-	50	ns
Fall time	tf	_		30	ns
Input capacitance	C <sub>1</sub>			7	pF
Input leakage current ( $V_1 = 0$ to 5.5 V)	I <sub>IR</sub>	-	—	10	μA
All other inputs					
DLIM (pin 5), DATA (pin 6), DEW (pin 7), GLR (pin 12)					
Input voltage; HIGH	VIH	2.0	_	V <sub>DD</sub>	v
Input voltage; LOW	VIL	0	_	0.8	v
Input capacitance	CI		-	7	рF
Input leakage current (V <sub>I</sub> = 0 to 5.5 V)	IR	-		10	μA
Outputs					
DE (pin 9), $\overline{BCS}$ (pin 10), $\overline{T}/B$ (pin 11) (with internal pull	-up to VD[	כ)			
Output voltage; LOW ( $I_{OL} = 400 \ \mu A$ )	VOL	0	_	0.5	v
Output voltage; HIGH $-I_{OH} = 50 \mu A$ for pin 9					
-I <sub>OH</sub> = 30 μA for pin 10 -I <sub>OH</sub> = 20 μA for pin 11	V <sub>OH</sub>	2.4	_	V <sub>DD</sub>	v
Output voltage rise time	tr	<u> </u>	—	10	
Output voltage fall time	tf			1	μs
Output capacitance	с <sub>О</sub>		· · · ·	7	pF
Output current with output in HIGH state $(V_0 = 0.5 V)$	-l0	50		500	μA

292

CHARACTERISTICS Continued		min.	tvn	max.	
PO (pin 8) (with internal pull-up to V <sub>DD</sub> )			typ.	max.	
Output voltage; LOW ( $I_{OL} = 140 \ \mu A$ )	VOL	0		0.5	v
Output voltage; HIGH $(-1_{OH} = 50 \mu\text{A})$	VOL VOH	2.4		V <sub>DD</sub>	v
Output rise and fall time ( $C_L = 40 \text{ pF}$ ) (Note 3)	∙OA t <sub>r</sub> , t <sub>f</sub>			10	μs
Output capacitance	C <sub>O</sub>	_	_	7	рF
Output current with output in HIGH state	-0			•	μ.
$(V_{O} = 0.5 V)$	- <sup>I</sup> 0	50		500	μA
D1 to D7 (pins 16 to 22) (3-state)					
Output voltage; LOW ( $I_{OL} = 100 \mu A$ )	VOL	0		0.5	V
Output voltage; HIGH (I <sub>OH</sub> = -100 μA)	V <sub>OH</sub>	2.4	-	V <sub>DD</sub>	v
Output rise and fall time ( $C_L = 40 \text{ pF}$ ) (Note 3)	t <sub>r</sub> , t <sub>f</sub>			100	ns
Output leakage current in 'OFF' state					
(V <sub>O</sub> = 0 to 5.5 V)	<sup>±I</sup> ORoff	-	-	10	μA
Output capacitance	с <sub>О</sub>	-		7	pF
$\overline{\text{WOK}}$ (pin 15) (3-state with internal pull-up to V <sub>DD</sub> )					
Output voltage; LOW ( $I_{OL} = 400 \mu A$ )	VOL	0	-	0.5	V
Output voltage; HIGH (—I <sub>OH</sub> = 200 μA)	V <sub>OH</sub>	2.4		V <sub>DD</sub>	$\mathbf{V}^{*}$
Output voltage rise time (C1 = 80 pF) (Note 3)	tr	-	-	50	ns
Output voltage fall time	t <sub>f</sub>		—	100	ns
Output current with 3-state 'OFF' ( $V_0 = 0.5 V$ )	-lORoff	80		500	μA
Output capacitance	с <sub>О</sub>	-	_	7	рF
WACK (pin 28) (3-state)					
Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL	0	_	0.5	v
Output voltage; HIGH ( $-I_{OH} = 100 \mu$ A)	VOH	2.4	_	VDD	v
Output voltage rise time	t <sub>r</sub>	_	_	50	ns
Output voltage fall time $(C_L = 40 \text{ pF})$ (Note 3)	t <sub>f</sub>		_	300	ns
Output leakage current in 'OFF' state	•				
$(V_0 = 0 \text{ to } 5.5 \text{ V})$	<sup>±I</sup> ORoff	-	—	10	μA
Output capacitance	с <sub>О</sub>	-	-	7	рF
A0 to A2 (pins 25 to 27) (3-state)					
Output voltage; LOW ( $I_{OL} = 200 \mu A$ )	VOL	0	_	0.5	V
Output voltage; HIGH (-I <sub>OH</sub> = 200 μA)	v <sub>он</sub>	2.4	_	V <sub>DD</sub>	V
Output rise and fall time ( $C_L = 90 \text{ pF}$ ) (Note 3)	t <sub>r</sub> , t <sub>f</sub>		-	300	ns
Output leakage current in 'OFF' state					
(V <sub>O</sub> = 0 to 5.5 V)	<sup>±I</sup> ORoff		-	10	μΑ
Output capacitance	с <sub>О</sub>	-	-	7	рF

CHARACTERISTICS (Continued)

Outputs		min.	typ.	max.	
A3 and A4 (pins 23 and 24) (3-state)					
Output voltage; LOW ( $I_{O1} = 1.6 \text{ mA}$ )	VOL	0	_	0.5	v
Output voltage; HIGH ( $-I_{OH} = 200 \mu$ A)	VOH	2.4		V <sub>DD</sub>	v
Output rise and fall time ( $C_L = 40 \text{ pF}$ ) (Note 3)	t <sub>r</sub> , t <sub>f</sub>	-		300	ns
Output leakage current in 'OFF' state					
(V <sub>O</sub> = 0 to 5.5 V)	<sup>+I</sup> ORoff	-	-	10	μA
Output capacitance	с <sub>О</sub>	-		7	рF
TIMING CHARACTERISTICS					
Teletext Data and Clock (F7 DATA + F7 CLOCK) (Note 2 and Fig.3)					
F7 Clock cycle time	TF7	144			ns
F7 Clock duty cycle (HIGH to LOW)		30	-	70	%
F7 Clock to data set-up time	<sup>t</sup> SU		60	-	ns
F7 Clock to data hold time	tHOLD		40	-	ns
Control DATA and Clock (DATA + DLIM) (Note 3 and Fig.4)					
DLIM Clock HIGH time	<sup>t</sup> CH	6.5	8	Note 4	μs
DLIM Clock LOW time	tCL	3.5	8	60	μs
DLIM to DATA set-up time	tsu	0	14	_	μs
DLIM to DATA hold time	tHOLD	8	14		μs
Writing Teletext data into memory during DEW (Fig.5)					
WACK cycle time	тwack	1150			ns
WACK rising edge to WOK falling edge	tAWW	250	_	450	ns
WACK rising edge to WOK rising edge	twrw	150	-	310	ns
WOK pulse width	twpd	300	-		ns
Data output set-up time	tDW	330	_	-	ns
Data output hold time	<sup>t</sup> DH	0	_	-	ns
Row address set-up time before first WOK	<sup>t</sup> RAW	190	-	-	ns
Row address valid time after last WOK	tRWR	0		-	ns


294

## TIMING CHARACTERISTICS

		min.	typ.	max.	
Writing Header information into memory during tv line 40					
(Fig.6)					
This arrangement is a combined phasing of the SAA5040 and the SAA5020 an <u>d is</u> therefore referred to F1 input. The first WOK is related to F1 No 14½ from the SAA5020					
F1 Clock cycle time		1000		_	ns
Time from F1 to WOK falling edge	tWF	300	_	500	ns
Time from F1 to WOK rising edge	tFW	0		120	ns
Data output set-up time	tDW	330			ns
Data output hold time	tDH	0		_	ns

#### Notes

- 1. These inputs may be a.c. coupled. Minimum rating is -0.3 V but the input may be taken more negative if a.c. coupled.
- 2. Transition times measured between 0.5 and 3.5 volt levels. Delay times are measured from 1.5 V level.
- 3. Transition times measured between 0.8 and 2.0 volt levels. Delay times are measured from 1.5 V level.
- There is no maximum DLIM cyle time provided the DLIM duty cycle is such that t<sub>CLmax</sub>. requirement is not exceeded.







Fig.6 Writing data into memory during tv line 40






Fig.3 Teletext data timing




Fig.4 Remote control data input timing

## APPLICATION DATA

The function is quoted against the corresponding pin number Pin No.

1. VSS Ground - 0 V

### 2. DATA Data input from SAA5030

This input is a serial data stream of broadcast teletext data from the SAA5030 video processor, the data being at a rate of 6.9375 MHz.

This input from the SAA5030 is a.c. coupled with internal d.c. restoration of the signal levels.

### 3. F7 Clock input from SAA5030

This input is a 6.9375 MHz clock from the SAA5030 video processor which is used to clock the teletext data acquisition circuitry. The positive edge of this clock is nominally at the centre of each teletext data bit.

This input from the SAA5030 is a.c. coupled with internal d.c. restoration of the signal levels.

## 5. DLIM Remote control clock input

This input from the remote control receiver decoder is used to clock remote control data into the SAA5040. The positive-going edge of every second clock pulse is nominally in the centre of each remote control data bit.

## 6. DATA Remote control data

This input is a 7-bit serial data stream from the remote control receiver decoder. This data contains the teletext and viewdata remote control user functions. The nominal data rate is 32  $\mu$ s/bit. The remote control commands used in the SAA5040 series are shown in Tables 1, 2 and 3.

## 7. DEW Data entry window

This input from the SAA5020 Timing Chain defines the period during which received teletext data may be accepted by the SAA5040. This signal is also used to enable the 5 memory address outputs (pins 23 to 27) and the 7-bit parallel data outputs (pins 16 to 22).

#### 8. PO Picture On

This output to the SAA5012, SAA5030 and SAA5050 circuits is a static level used for the selection of tv picture video 'on' or 'off'. The output is HIGH for tv picture 'ON', LOW for tv picture 'OFF'. The output has an internal pull-up to  $V_{DD}$ .

## 9. DE Display enable

This output to the SAA5050 teletext character generator is used to enable the teletext display. The output is HIGH for display enabled, LOW for display disabled.

The output is also forced to the LOW state during the DEW and tv line 40 periods and when a teletext page is cleared.

The output has an internal pull-up to VDD.

## 10. BCS Big character select

This output to the SAA5020 timing chain and to the SAA5050 character generator is used to select double height character format under user control. The output is HIGH for normal height characters, LOW for double height characters. It is also forced to the HIGH state on page clear. The output has an internal pull-up to  $V_{DD}$ .

## 11. T/B Top/bottom

This output to the SAA5020 timing chain is used to select whether top or bottom half page is being viewed. The output is HIGH for bottom half page and LOW for top half page. It is also forced to the LOW state on page clear.

The output has an internal pull-up to VDD.

## APPLICATION DATA

## 12. GLR General line reset

This input from the SAA5020 timing chain is used as a reset signal for internal control and display counter.

#### 13. F1

This input is a 1 MHz clock signal from the SAA5020 timing chain used to clock internal remote control processing and encoding circuits.

## 14. V<sub>DD</sub> +5 V Supply

This is the power supply input to the circuit.

## 15. WOK Write O.K.

This 3-state output signal to the system memory is used to control the writing of valid data into the system memory. The signal is LOW to write, and is in the high impedance state when viewdata is selected. The three-state buffer is enabled at the same time as the data outputs (see below). An internal pull-up device prevents the output from floating into the LOW state when the 3-state buffer is OFF.

## 16, 17, 18, D7 to D1, Data outputs


- 19, 20, 21, These 3-state outputs are the seven bit parallel data outputs to the system memory. The outputs are enabled at the following times:
  - a) During the data entry window (DEW) to write teletext data into the memory. The data rate is 867 kbytes per second and is derived from the teletext data clock.
  - b) During tv line 40 for encoded status information about user commands (e.g. programme number), to be written into the memory. This period is known as EDIL (encoded data insertion line). The data rate is 1 Mbyte per second and is derived from the 1 MHz display clock F1.
  - c) When the page is cleared. In this case the data output is forced to the space code (0100000) during the display period for one field. This data is held at the space code from either tv line 40 (if page clear is caused by user command), or the received teletext data line causing the clear function, until the start of the data entry window (DEW) of the next field.

## 23, 24, 25, A4 to A0 Memory addresses

26, 27 These 3-state outputs are the 5-bit row address to the page memory. This address specifies in which of 24 rows the teletext data is to be written. The outputs are enabled during the data entry period (DEW).

## 28. WACK Write address clock


This 3-state output is used to clock the memory address counter during the data entry period (DEW). The output is enabled only during this period. The positive-going edge of WACK is used to clock the address counter.



April 1983

## Teletext acquisition and control circuit

# SAA5040 SERIES



## Fig.7 Typical circuit diagram of a teletext decoder.

#### TABLE 1 (Note 8)

## Remote control commands used in the SAA5040A/SAA5040B/SAA5040C/SAA5043

	с	ODE				·
b5	b4	b3	<sup>b</sup> 2	b <sub>1</sub>	TELEVISION MODE (b <sub>7</sub> = b <sub>6</sub> = 0) (Note 7)	TELETEXT MODE (b7 = 1, b6 = 0) (Note 7)
0	0	0	0	0	RESET (Note 1)	
0	0	0	0	1		
0	0	0	1	0		
0	0	0	1	1	TV/ON Gives programme display.	
0	0	1	0	0	STATUS Gives programme display.	STATUS Programme/header display (Note 6)
0	0	1	0	1		HOLD Stops reception of teletext. (Note 9)
0	0	1	1	0		
0	0	1	1	1	TIME Gives time display.	DISPLAY CANCEL (Note 3)
0	1	0	0	0		
0	1	0	0	1		
0	1	0	1	0		
0	1	0	1	1		
0	1	1	0	0		TAPE Resets to small characters.
0	1	1	0	1		
0	1	1	1	0		TIMED PAGE OFF
0	1	1	1	1		TIMED PAGE ON
1	0	0	0	0	ſ	( 1
1	0	0	0	1		2
1	0	0	1	0		3
1	0	0	1	1		4
1	0	1	0	0		5
1	0	1	0	1	PROGRAMMES	NUMBERS 6
1	0	1	1	0	(Note 2)	(Notes 4 and 6) 7
1	0	1	1	1		8
1	1	0	0	0		9
1	1	0	0	1		0
1	1	0	1	0		SMALL CHARACTERS
1	1	0	1	1	l l	LARGE CHARACTERS TOP HALF PAGE
1	1	1	0	0		LARGE CHARACTERS BOTTOM HALF PAGE
1	1	1	0	1		
1	1	1	1	0		SUPERIMPOSE (Note 6)
1	1	1	1	1		TELETEXT/ON (Note 5)

### Notes for Table 1

- 1. Reset clears the page memory, sets page number to 100 and time code to 00.00 and resets timed page and display cancel modes.
- Programme names are displayed for 5 s in a box at the top left of the screen in large characters. Programme commands clear the page memory except in timed page mode.

The following boxed information is displayed.

	E CON <sup>-</sup> MMANE <sup>b</sup> 3 <sup>b</sup> 2	D	SAA5040A	SAA5040B	SAA5040C	SAA5043
1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	0       0         0       1         0       1         1       0         1       1         1       1         0       0         0       1         1       1         0       0         0       0         0       1         0       1         0       1         0       1         0       1         0       1         0       1	1 0 1 0 1 0 1 0 1 0	BBC1 BBC2 ITV 4 5 6 7 VCR 9 10 11 11	Gives no status box	BBC1 ITV BBC2 BBC1 ITV VTR BBC1 ITV BBC2 BBC1 ITV VTR	Ch 1 Ch 2 Ch 3 Ch 4 Ch 5 Ch 6 Ch 7 Ch 8 Ch 9 Ch 0 Ch 10 Ch 11

- 3. Display cancel removes the text and restores the television picture. The device then reacts to any update indicator on the selected page. An updated newsflash or subtitle is displayed immediately. When an updated normal page arrives the page number only is displayed in a box at the top left of the screen. The full page of text can then be displayed when required using the teletext/on command.
- 4. Three number commands in sequence request a new page, and four number commands select a new time code in timed page mode. When a new page has been requested the page header turns green and the page numbers roll until the new page is captured.
- 5. The teletext/on command resets display cancel, hold and superimpose modes.
- 6. Status, timed page on, timed page off, numbers, superimpose and teletext/on commands all reset to top half page and produce a box round the header for 5 s. This allows the header to be seen if the television picture is on (e.g. newsflash or display cancel modes).
- $\dot{7}$ . In viewdata mode (b<sub>7</sub> = b<sub>6</sub> = 1) the device is disabled and teletext cannot be received. All 3-state outputs are high impedance.
- 8. Table 1 shows code required for functions specified. The device requires the inverse of these codes i.e. b7 to b1. The code is transmitted serially in the following order: b7, b1, b2, b3, b4, b5, b6.
- 9. When hold node is selected 'HOLD' is displayed in green at the top right of the screen.
- 10. A 'P' is displayed before the page number at the top left of the screen (e.g. P123).

## TABLE 2 (Note 9)

Remote control commands used in the SAA5041

b5	CODE <sup>b</sup> 5 <sup>b</sup> 4 <sup>b</sup> 3 <sup>b</sup> 2 <sup>b</sup> 1			b <sub>1</sub>	TELEVISION MODE (b7 = b <sub>6</sub> = 0) (Note 8)	TELETEXT MODE (b <sub>7</sub> = 1, b <sub>6</sub> = 0) (Note 8)		
0 0 0	0 0 0	0 0 0	0 0 1	0 1 0				
0 0 0 0	0 0 0 0	0 1 1 1	1 0 1 1	1 0 1 0 1	TIME Gives time display.	STATUS Gives header and time display. (Note 6 TIMED PAGE On/off toggle function.		
0 0 0 0 0 0	1 1 1 1 1 1 1	0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0				
0 1 1 1 1 1	1 0 0 0 0 0	1 0 0 0 0 1	1 0 1 1 0	1 0 1 0 1 0		TELETEXT RESET (Note 1)           0           1           2           3           4		
1 1 1 	0 0 0	1 1 1 	0 1 1 0	1 0 1 0	PROGRAMMES (Note 10)	NUMBERS 5 (Notes 2 and 7) 6 7 8		
1 1 1	1 1 1	0 0 0	0 1 1	1 0 1		9 SMALL CHARACTERS LARGE CHARACTERS Top/bottom toggle function		
1 1 1	1 1 1 1	1 1 1 1	0 0 1 1	0 1 0 1		HOLD Stops reception of teletext - toggle function (Note 3) DISPLAY CANCEL (Note 4) SUPERIMPOSE NORMAL DISPLAY (Note 5)		

#### Notes for Table 2

- 1. The teletext reset command clears the page memory, selects Page 100, goes to small characters and resets hold, timed page and display cancel modes.
- Three number commands in sequence request a new page, and four number commands select a new time code in timed page mode. When a new page has been requested the page header turns green and the page numbers roll until the new page is captured.
- 3. When hold mode is selected 'HALT' is displayed in green at the top right of the screen.
- 4. Display cancel removes the text and restores the television picture. The SAA5041 then reacts to any update indicator on the selected page. An updated newsflash or subtitle is displayed immediately. When an updated normal page arrives the page number only is displayed in a box at the top left of the screen. The full page of text can then be displayed when required using the normal display command.
- 5. The normal display command resets display cancel, hold and superimpose modes.
- 6. Status, timed page, numbers, hold, superimpose and normal display commands all reset to top half page and produce a box round the header for five seconds. This allows the header to be seen even if the television picture is on (e.g. newsflash or display cancel modes).
- 7. An 'S' is displayed before the page number at the top left of the screen (e.g. S123).
- 8. In viewdata mode ( $b_7 = b_6 = 1$ ) the SAA5041 is disabled and teletext cannot be received. All 3-state outputs are high impedance.
- Table 2 shows code required for functions specified. The SAA5041 requires the inverse of these codes i.e. b<sub>7</sub> to b<sub>1</sub>. The code is transmitted serially in the following order: b<sub>7</sub>, b<sub>1</sub>, b<sub>2</sub>, b<sub>3</sub>, b<sub>4</sub>, b<sub>5</sub>, b<sub>6</sub>.
- 10. Clear Memory occurs except in Timed Page Mode.

## TABLE 3 (Note 9)

Remote control commands used in the SAA5042

b5	со <sub>b4</sub>		<sup>b</sup> 2	b <sub>1</sub>	TELEVISION MODE (b <sub>7</sub> = b <sub>6</sub> = 0) (Note 8)	TELETEXT MODE (b <sub>7</sub> = 1, b <sub>6</sub> = 0) (Note 8)		
0	0	0	0	0	RESET (Note 1)			
0	0	0	0	1				
0	0	0	1	0				
0	0	0	1	1				
0	0	1	0	0		STATUS Gives header and time display. (Note 6)		
0	0	1	0	1		HOLD Stops reception of teletext - toggle function (Note 3)		
0	0	1	1	0				
0	0	1	1	1	TIME Gives time display			
0	1	0	0	0				
0	1	0	0	1				
0	1	0	1	0		SMALL CHARACTERS		
0	1	0	1	1				
0	1	1	0	0		LARGE CHARACTERS TOP HALF PAGE		
0	1	1	0	1		LARGE CHARACTERS BOTTOM HALF PAGE		
0	1	1	1	0		DISPLAY CANCEL/RECALL (Note 4)		
0	1	1	1	1		DISPLAY RECALL		
1	0	0	0	0		( 0		
1	0	0	0	1		1		
1	0	0	1	0		2		
1	0	0	1	1		3		
1	0	1	0	0		4		
1	0	1	0	1	PROGRAMMES (Note 10)	NUMBERS < 5		
1	0	1	1	0		(Notes 2 and 7) 6		
1	0	1	1	1	{	7		
1	1	0	0	0		8		
1	1	0	0	1		9		
1	1	0	1	0		TIMED PAGE On/Off toggle function		
1	1	0	1	1		CLEAR MEMORY		
1	1	1	0	0		LONG TERM STORE/SMALL CHARACTERS		
1	1	1	0	1				
1	1	1	1	0		SUPERIMPOSE		
1	1	1	1	1		TELETEXT/ON (Note 5)		

#### Notes for Table 3

- 1. Reset clears the page memory, sets page number to 100 and time code to 00.00 and resets timed page and display cancel modes.
- Three number commands in sequence request a new page, and four number commands select a new time code in timed page mode. When a new page has been requested the page header turns green and the page numbers roll until the new page is captured.
- 3. When hold mode is selected 'STOP' is displayed in green at the top right of the screen.
- 4. Display cancel/recall removes the text and restores the television picture. The SAA5042 then reacts to any update indicator on the selected page. An updated newsflash or subtitle is displayed immediately. When an updated normal page arrives the page number only is displayed in a box at the top left of the screen. The same command will then cause a normal page to be displayed, but will cancel a newsflash or subtitle page. Alternatively, text can be recalled by using the teletext/on command.
- 5. The teletext/on command resets display cancel, hold and superimpose modes.
- 6. Status, timed page, numbers, superimpose and teletext/on commands all reset to top half page and produce a box round the header for five seconds. This allows the header to be seen even if the television picture is on (e.g. newsflash or display cancel modes).
- 7. A 'P' is displayed before the page number at the top left of the screen (e.g. P123).
- 8. In viewdata mode ( $b_7 = b_6 = 1$ ) the SAA5042 is disabled and teletext cannot be received. All 3-state outputs are high impedance.
- Table 3 shows code required for functions specified. The SAA5042 requires the inverse of these codes i.e. b<sub>7</sub> to b<sub>1</sub>. The code is transmitted serially in the following order: b<sub>7</sub>, b<sub>1</sub>, b<sub>2</sub>, b<sub>3</sub>, b<sub>4</sub>, b<sub>5</sub>, b<sub>6</sub>.
- 10. Clear Memory occurs except in Timed Page Mode.



# GEARING AND ADDRESS LOGIC ARRAY FOR USA TELETEXT (GALA)

## GENERAL DESCRIPTION

The SAA5045 is a PCF0700 CMOS process gate array designed to interface the SAA5040B Teletext Acquisition Control (TAC) IC to the SAA5030 Video Processor (VIP) data output for modified U.K. standard 525-line Teletext. It also provides an address interface between SAA5040B, SAA5025D Teletext Timing Chain for USA 525 line system (USTIC) and the page memory RAM. The memory interface includes read/write control compatible with the geared 32 + 8 transmission system at 5,727272 MHz data rate employed in the modified U.K. system.

## For RATINGS and CHARACTERISTICS see data sheet: CMOS GATE ARRAYS (PCF0700).

## SYSTEM CONTENT

Functionally the chip contains two main sections which operate during the acquisition and display periods.

## Gearing control section

The data from the SAA5030 (VIP) and data clock, are processed to detect the presence of the gearing bit and convert the data for correct operation of the SAA5040B (TAC). Data and clock outputs to the TAC are internally compensated for processing delays, so that correct clocking-in of data is ensured.

## Addressing section

Column counters are included, which operate from the WACK (TAC) and RACK (USTIC) column clock signals during acquisition and display respectively.

Five row-address input circuits (pins A0 to A4) are provided for (TAC) and (USTIC) address outputs. These are multiplexed with the column address from the internal counters for correct mapping of the RAM via ten output address pins (AA0 to AA9). During acquisition, the multiplexer is controlled by the gearing bit detection to give correct assembly of the 40 character per row page structure.

The address output buffers are 3-state devices controlled by the line reset signal (pin 8; GLRS). During the horizontal flyback period the address pins are 3-state to allow alternative addressing for customized applications.

## Read/write control to RAM

An internal counter prevents overwriting if more than 32 character WOK pulses are received from TAC due to poor transmission conditions. Two control outputs, one for read/write  $\overline{(WE)}$  and the other for chip select ( $\overline{CS}$ ), are provided to eliminate conflicts on the input/output RAM bus.

PACKAGE OUTLINE 28-lead DIL; plastic (SOT-117D).

## SYSTEM CURRENT (continued)

#### Framing code detection


When a valid data line is received and the framing code is detected in the gearing section, then flag pulses (pair of pulses) are available at output  $\overline{WE}$ , before the  $\overline{CS}$  output is driven LOW for normal writting into the RAM. If a framing-code-present signal is required, it can be obtained by gating  $\overline{WE}$  and  $\overline{CS}$  outputs such, that an output from the  $\overline{WE}$ , when output  $\overline{CS}$  is HIGH, indicates the detection of a framing code; N.B., each framing code produces a pair of pulses.

#### RAM ADDRESS CONTROL

Figure 2 shows that the ten RAM address outputs are controlled by a multiplexer (MUX3), which interchanges the two groups of five address lines, when a gearing bit equal to logic "1" is received during data input. During display, MUX3 is switched by bit number 6 of the column counter. MUX1, which is switched by the gearing bit, controls stepping of the row address when fill-in rows are received. MUX2 is switched by either the gearing bit or bit 6 of the column counter to access the part of RAM storing the last eight bytes of each row of data.

The mapping of the 1024-byte RAM is shown in Fig. 1. Area "A" stores data corresponding to the left-hand side (32 bytes wide) of the display whilst area "B" stores the remainder for the right-hand side.

Access to the RAM for custom operations can be made during the time that GLRS (pin 8) is LOW, which causes all ten address buffers to be in the open state. It should be noted that GLRS LOW also resets the column counters and the gearing-bit detection system to logic "0". This normally occurs during the horizontal interval (between 5 and 8  $\mu$ s) after the horizontal sync pulse falling edge.



## Fig. 1 Memory map for the SAA5045 address system.




Fig. 2 Block diagram.

October 1984 311

## PIN DESCRIPTION

pin no.	symbol	name and function			
1	WRACK	input clock to column counter			
2	A0				
3	A1				
4	A2	row address system inputs			
5	A3		WRACK 1	U	28 V <sub>DD</sub>
6	A4	J	AC 2		27 AA 0
7	DEW	data entry window input			
8	GLRS	general line reset starting output	A1 3		26 AA 1
9	F5,7 DATA	5,7 MHz data output	A2 4		25 AA 2
10	F5,7 CLOCK	5,7 MHz clock output	A3 5		24 AA 3
11	WOK	write enable input	A4 6		23 AA 4
12	CS	chip select output	DEW 7	-	22 AA 5
13	DE	display enable input	GLRS 8	SAA5045	21 AA 6
14	V <sub>SS</sub>	ground			
15	DK5,7	5,7 MHz data clock input	F 5,7 DATA 9		20 AA7
16	DA5,7	5,7 MHz data input	F 5,7 CLOCK 10		19 AA 8
17	WE	write enable output	WOK [11		18 AA 9
18	AA9	)	CS 12		17 WE
19	AA8		DE 13		16 DA 5,7
20	AA7				15 DK 5,7
21	AA6		V <sub>SS</sub> 14		
22	AA5	memory address outputs		728051	17
23	AA4	memory address outputs			
24	AA3		Fig. 3	Pin config	uration.
25	AA2				
26	AA1				
27	AA0	1			
28	V <sub>DD</sub>	positive supply (+ 4,5 V to + 5,5 V)			

## APPLICATION INFORMATION

The function is described against the corresponding pin number.

#### 1. WRACK - input clock to column counter

Input clock to column counter during data input or display; WACK from SAA5040B (TAC) or RACK from SAA5025D (USTIC).

#### 2 to 6. A0 to A4 - row address system inputs

Inputs to row address system during data input or display. Row address numbers greater than 0 to 23 disable writing to the RAM during input.

#### 7. DEW – data entry window input

Data entry window input enables gearing bit detection and data processing part of system.

#### 8. GLRS - general line reset starting output

Input from the SAA5025D is a negative reset pulse at line rate for column counters and gearing system. When this input is LOW, it opens 3-state address buffers.

#### 9. F5,7 DATA - 5,7 MHz data output

Data output at 5,7 MHz rate to SAA5040B (TAC) during the data acquisition period when DEW is HIGH.

## 10. F5,7 CLOCK - 5,7 MHz clock output

Data clock output at 5,7 MHz rate to SAA5040B (TAC), synchronized to data at pin 9 (F5,7 DATA).

## 11. WOK - write enable input

Write enable input from SAA5040B (TAC) during data acquisition, when correct data is received, for RAM write/read control (via output  $\overline{WE}$ ; pin 17).

## 12. $\overline{CS}$ — chip select output

Output to drive the RAM chip enable during data input and display periods controlled by the display enable output (DE) and write O.K. (WOK) output of the SAA5040B (TAC), avoiding input/ output bus conflict.

#### 13. DE – display enable input

Display enable input from SAA5040B (TAC) to control  $\overline{CS}$ .

#### 14. V<sub>SS</sub> – ground

## 15. DK5,7 - 5,7 MHz data clock input

Data clock input at 5,7 MHz rate from the SAA5030 (VIP); this pin is capacitively coupled with a d.c. restoring diode and is externally connected to  $V_{\mbox{SS}}$ .

#### 16. DA5,7 - 5,7 MHz data input

Data input at 5,7 MHz rate from SAA5030 (VIP); this pin is capacitively coupled with a d.c. restoring diode and is externally connected to  $V_{SS}$ .

## 17. WE - write enable output

Write enable output to control RAM write/read. This output is the gated and delay version of the WOK from the SAA5040B, but limited to 32 pulses which are possible before the WACK count is equal to 32.

A pair of pulses on this output precedes the  $\overline{\text{WOK}}$  pulses, whilst  $\overline{\text{CS}}$  is HIGH whenever a framing code is detected.

## **APPLICATION INFORMATION** (continued)

## 18 to 27. AA9 to AA0 - memory address outputs

Memory address outputs; 3-state buffered outputs, open when  $\overline{GLRS}$  is LOW for auxiliary access to the RAM address bus if required.

N.B.: AA9 and AA8 are simultaneously HIGH whenever a gear bit with logic "1" is received during DEW is HIGH. This enables detection of gearing bit reception, following GLRS reset on each line, which always resets AA0 to AA9 to logic "0".

## 28. V<sub>DD</sub> - positive supply (4,5 V to 5,5 V)

## Note

Input pins other than 15 and 16 have internal 15 k $\Omega$  pull-up resistors for compatibility with SAA5025D and SAA5040B output signal ranges. Pins 15 and 16 are CMOS inputs for d.c. restored drive from the SAA5030 (VIP) clock and data output signals.

Gearing and address logic array for USA Teletext (GALA)





Fig. 4 Schematic diagram of the 5-chip decoder.

October 1984 315



# TELETEXT CHARACTER GENERATOR

The SAA5050 series of MOS N-channel integrated circuits provides the video drive signals to the television receiver necessary to produce the teletext/viewdata display. The variants are described in the Quick Reference Data and full details of the characters sets are given in Figs. 11 to 18.

### QUICK REFERENCE DATA

Supply voltage		V <sub>DD</sub>	nom.	5	v
Supply current		I <sub>DD</sub>	typ.	85	mA
Operating ambient te	mperature range	T <sub>amb</sub>	20	οС	
Variant	Character set	Variant	Characte	r set	
5050	English	5054	Belgi	an	
5051	German	5055	US AS	CII	
5052	Swedish	5056	Hebrew		
5053	Italian	5057	Cyril	lic	




Fig.1 Block diagram

# PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).




Fig.2 Pinning diagram

# DESCRIPTION

The SAA5050 is a 28 pin device which incorporates a fast access character generator ROM (4.3 k bits), the logic decoding for all the teletext control characters and decoding for some of the remote control functions. The circuit generates 96 alphanumeric and 64 graphic characters. In addition there are 32 control characters which determine the nature of the display.

The SAA5050 is suitable for direct connection to the SAA5010, SAA5012, SAA5020 and SAA5040 Series integrated circuits.

The basic input to the SAA5050 is the character data from the teletext page memory. This is a 7 bit code. Each character code defines a dot matrix pattern. The character period is 1  $\mu$ s and the character dot rate is 6 MHz. The timings are derived from the two external input clocks F1 (1 MHz) and TR6 (6 MHz) which are amplified and re-synchronised internally. Each character rectangle is 6 dots wide by 10 TV lines high. One dot space is left between adjacent characters, and there is one line space left between rows. Alphanumeric characters are generated on a 5 x 9 matrix, allowing space for descending characters. Each of the 64 graphic characters is decoded to form a 2 x 3 block arrangement which occupies the complete 6 x 10 dot matrix (Fig.9). Graphics characters may be either contiguous or separated (Fig.10). The alphanumeric characters are character rounded, i.e. a half dot is inserted before or after a whole dot in the presence of a diagonal in a character matrix.

The character video output signals comprise a monochrome signal and RGB signals for a colour receiver. A blanking output signal is provided to blank out the television video signal under the control of the PO and DE inputs and the box control characters (see Table 3).

The monochrome data signal can be used to inlay characters into the television video. The use of the 32 control characters provides information on the nature of the display, e.g. colour. These are also used to provide other facilities such as 'concealed display' and flashing words etc. The full character set is given in Table 1.

# HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (See 'Handling MOS Devices').

RATINGS Limiting values in accordance with the Absolute Maximum System, (IEC134)

			min.	typ.	max.	
Voltages (with respect to pin 1)						
Supply voltage (pin 18)		V <sub>DD</sub>	-0.3		7.5	V
Input voltages (all inputs + input/output	ut)	VI	-0.3	-	7.5	V
Output voltage (pin 16)		V <sub>016</sub>	-0.3		7.5	v
(all other outputs )		Vo	-0.3		14.0	V
Temperature						
Storage temperature range		T <sub>stg</sub>		-20 to	+125	٥C
Operating ambient temperature range		Tamb		-20	to +70	°C
CHARACTERISTICS			min.	turo	-	
Supply voltage (pin 18)		VDD	4.5	typ. —	max. 5.5	v
The following parameters apply at $T_{amb} = 25 \text{ °C}$ and $V_{DD} = 5 \text{ V}$ unless otherwise stated.						
Supply current				85	160	mA
Inputs						
Character data D1 to D7 (pins 4 to 10	)					
Input voltage; HIGH		VIH	2.65	-	V <sub>DD</sub>	v
Input voltage; LOW		VIL	0		0.6	V
Old 1 in the 51 (sin 20) TDC (sin 10						
Clock inputs F1 (pin 20) TR6 (pin 19 Input voltage; HIGH	u)	ViH	2.65	_	V <sub>DD</sub>	v
Input voltage; LOW			2.05	_	▼DD 0.6	v
Input voltage; LOW		VIL	U		0.0	•
Logic inputs						
	OSE (pin 26)					
	) (pin 27) E (pin 28)					
	L (pm 20)	Maria	2.0		Vaa	v
Input voltage; HIGH		VIH	2.0 0		V <sub>DD</sub> 0.8	v
Input voltage; LOW		VIL	U	-	0.0	v
All inputs						
Input leakage current ( $V_I = 5.5 V$ )		<sup>I</sup> IR		-	10	μA
Input capacitance		CI	-	_	7	рF

	CHARACTERISTICS (continued)		min.	t. (m		
	Outputs			typ.	max.	
	Character video outputs + Blanking output (open dra	in) (note 3)				
	B – (pin 22), G – (pin 23), R – (pin 24), Y – (pin 2 Blanking (pin 25)	1),				
	Output voltage; LOW (I <sub>OL</sub> = 2 mA)	VOL		_	0.5	v
	Output voltage; LOW (IOL = 4 mA)	VOL		_	1.0	v
•	Output voltage; HIGH (note 5)	VOH	V <sub>DD</sub>	-	13.2	v
	Output load capacitance	CL	-		15	рF
	Output fall time note 1	t <sub>f</sub>	-	_	30	ns
	Variation of fall time between any outputs	$\Delta t_{\mathbf{f}}$	0	-	20	ns
	TLC (pin 16)					
	Output voltage; LOW ( $I_{OL} = 100 \ \mu A$ )	VOL	0	_	0.5	v
	Output voltage; HIGH ( $-I_{OH} = 100 \mu A$ )	V <sub>OH</sub>	2.4	_	V <sub>DD</sub>	v
	Output load capacitance	CL	-		30	рF
	Output rise time ( Measured between 0.8 V )	t <sub>r</sub>	<u> </u>	_	1.0	μs
	Output fall time and 2.0 V levels	t <sub>f</sub>		-	1.0	μs
	Input/output					
	SI (pin 2) (open drain)					
	Input voltage; HIGH	VIH	2.0	-	6,5	ν
	Input voltage; LOW	VIL	0	_	0.8	v
	Input leakage current (VI = 5.5 V)	IR	-	-	10	μA
	Input capacitance	Cl	-	-	7	рF
	Output voltage; LOW (I <sub>OL</sub> = 0.4 mA)	VOL	0	-	0.5	v
	Output voltage; LOW (I <sub>OL</sub> = 1.3 mA)	VOL	0		1.0	v
	Output load capacitance	CL	-	-	45	рF
	Output voltage; HIGH state (note 2)	V <sub>OH</sub>	-	-	6.5	v

# Timing characteristics

For typical display of 40 characters per line.

Line rate = 64  $\mu$ s.

Field rate = 20 ms.

# Character data timing (Fig.4)


Character data timing (Fig.4)					
		min.	typ.	max.	
TR6 rising edge to F1 falling edge	tD	6	-	60	ns
TR6 frequency	<sup>f</sup> TR6	-	6	_	MHz
TR6 mark/space ratio		40:60	-	60:40	
F1 frequency	f <sub>F1</sub>		1	_	MHz
F1 mark/space ratio		40:60	_	60:40	
Data set-up time	<sup>t</sup> CDS	80	-		ns
Data hold time	<sup>t</sup> CDH	100	-		ns
Delay time – character in/ Graphics	tCDG	_	2.6	_	μs
character data at outputs 🥠 Alphanumerics	<sup>t</sup> CDA	-	2.767		μs
Display period timing (Fig.5)					
F1 falling edge to LOSE rising edge	<sup>t</sup> LDH	0	_	250	ns
F1 falling edge to LOSE falling edge	<sup>t</sup> LDL	0	_	250	ns
LOSE rising edge to 'Display on'	<sup>t</sup> DON	_	2.6		μs
LOSE falling edge to 'Display off'	<sup>t</sup> DOFF	-	2.6	-	μs
'Display period'	<sup>t</sup> DP	-	40		μs
Line rate timing (Fig.6)					
F1 rising edge to GLR falling edge	<sup>t</sup> DGL	0	-	200	ns
F1 rising edge to GLR rising edge	<sup>t</sup> DGH	0	_	200	ns
GLR LOW time	<sup>t</sup> GLP	-	1	_	μs
Line start* to GLR falling edge	<sup>t</sup> GLR	-	5		μs
Line start* to LOSE rising edge	<sup>t</sup> LSL	-	14.5		μŝ
LOSE falling edge to Line start*	<sup>t</sup> LLS	_	9.5		μs
Line period	tLNP	-	64	-	μs
LOSE HIGH time	tLHP		40		μs
Remote data input timing (Fig.8)					
Assuming F1 period = 1 $\mu$ s and GLR period = 64 $\mu$ s					
DLIM clock HIGH time	<sup>t</sup> CH	6.5	8	(note 4)	μs
DLIM clock LOW time	<sup>t</sup> CL	3.5	8	60	μs
DATA to DLIM set-up time	<sup>t</sup> DS	0	14	-	μs
DLIM to DATA hold time	<sup>t</sup> DH	8	14		μs

\*Taken as falling edge of 'line sync' pulse.

## Notes to characteristics

1. Fall time,  $t_f$  and  $\Delta t_f$ , are defined as shown and are measured using the circuit shown below:  $t_f$  is measured between the 9 V and 1 V levels.

 $\Delta$  t<sub>f</sub> is the maximum time difference between outputs.



- 2. Recommended pull-up resistor for  $\overline{SI}$  is 18 k $\Omega$ .
- 3. The R, G, B, Y and blanking outputs are protected against short circuit to supply rails.
- 4. There is no maximum DLIM cycle time, provided the DLIM duty cycle is such that the t<sub>CL max</sub> requirement is not exceeded.
- 5. With maximum pull-up voltage applied to R, G, B and BLAN outputs the leakage current will not exceed 20 μA with the outputs in the OFF state.

## SPECIAL FEATURES

### Flash oscillator

The circuit generates a 0.75 Hz signal with a 3:1 ON/OFF ratio to provide the flashing character facility.

### Power-on-reset

When the supply voltage is switched on, the character generator will reset to tv, conceal, and not superimpose modes.

### Character rounding

The character rounding function is different for the small and double height characters. In both cases the ROM is accessed twice during the character period of 1  $\mu$ s. The dot information of two rows is then compared to detect the presence of any diagonal in the character matrix and to determine the positioning of the character rounding half dots.

For small characters rounding is always referenced in the same direction (i.e. row before in even fields and row after in odd fields as determined by the CRS signal).

For double height characters rounding is always referenced alternately up and down changing every line using an internally generated signal. (The CRS signal is '0' for the odd field and '1' for the even field of an interlaced tv picture).

### Graphics decoder

The 64 graphics characters are decoded directly from the character data inputs and they appear on a  $2 \times 3$  matrix. Figure 9 gives details of the graphics decoding.

## APPLICATION DATA

### The function is quoted against the corresponding pin numbers

Pin No.

# 1. V<sub>SS</sub> Ground - 0 V

## 2. SI Superimpose

This is a dual purpose input/output pin. The output is an open drain transistor (capable of sinking current to  $V_{SS}$ ), which is in the conducting state when superimpose mode is selected. This allows contrast reduction of the tv picture in superimpose mode if required. If the pin is held LOW, the internal 'tv mode' flip-flop is held in the 'text' state. This is for VDU applications when the remote control is not used.

# 3. DATA Remote control data

This input accepts a 7-bit serial data stream from the remote control decoder. This data contains the teletext and viewdata remote control functions. The nominal data rate is  $32 \,\mu$ s/bit. The command codes used in the SAA5050 are shown in Table 2.

# 4,5,6 D1 to D7 Character data

7,8,9, 10 These inputs accept a 7-bit parallel data code from the page memory. This data selects the alphanumeric characters, the graphics characters and the control characters. The alphanumeric addresses are ROM column addresses, the graphics and control data are decoded internally.

## 11. DLIM

This input receives a clock signal from the remote control decoder and this signal is used to clock remote control data into the SAA5050. The positive-going edge of every second clock pulse is nominally in the centre of each remote control data bit (Fig.8).

## 12 GLR General line reset

This input signal from the SAA5020 Timing Chain is required for internal synchronisation of remote control data signals.

## 13. DEW Data entry window

This input signal from the SAA5020 Timing Chain is required to reset the internal ROM row address counter prior to the display period. It is also used internally to derive the 'flash' period.

## APPLICATION DATA (continued)

#### 14. **CRS** Character rounding select

This input signal from the SAA5020 Timing Chain is required for correct character rounding of displayed characters. (Normal height characters only).

#### 15. BCS Big character select

This input from the SAA5040 Teletext Acquisition and Control device allows selection of large characters by remote control.

#### 16. TLC Transmitted large characters

This output to the SAA5020 Timing Chain enables double height characters to be displayed as a result of control characters stored in the page memory.

#### 18. Vnn + 5 V supply

This is the power supply input to the circuit.

#### 19 TR6

This input is a 6 MHz signal from the SAA5020 Timing Chain used as a character dot rate clock.

#### 20 F1

This input is a 1 MHz equal mark/space ratio signal from the SAA5020 Timing Chain. It is used to latch the 7-bit parallel character data into the input latches. It is also used to synchronise an internal divide-by 6 counter. The F1 signal is internally synchronised with TR6.

#### 21. Y Output

This is a video output signal which is active in the HIGH state containing character dot information for ty display.

The output is an open drain transistor capable of sinking current to VSS

#### 22.23. **B.G.R** outputs 24.

These are the Blue, Green and Red Character video outputs to the tv display circuits. They are active HIGH and contain both character and background colour information. The outputs are open drain transistors capable of sinking current to Vos.

#### 25. **BLAN Blanking**

This active HIGH output signal provides ty picture video blanking. It is active for the duration of a box when Picture On and Display Enable are HIGH. It is also activated permanently for normal teletext display when no tv picture is required (PO LOW). The output is an open drain transistor capable of sinking current to VSS. Full details given in Table 3.

#### 26. LOSE Load output shift register enable

This input signal from the SAA5020 Timing Chain resets the internal control character flip-flops prior to the start of each display line.

This signal also defines the character display period.

#### 27. PO Picture On

This input signal from the SAA5040 Teletext Acquisition and Control device is used to control the character video and blanking outputs. When PO is HIGH, only text in boxes is displayed unless in superimpose mode. The input is HIGH for tv picture video on, LOW for picture off. See Table 3.

#### 28. **DE Display enable**

This input signal from the SAA5040 Teletext Acquisition and Control device is used to enable the teletext display. The input is HIGH for teletext display enabled. LOW for display cancelled. See Table 3.





Fig.5 Display period timing (for typical 40 character display)

325

February 1984



February 1984






Fig.8 Remote control input timing



Each cell is illuminated if particular 'bit' ( $b_1$ ,  $b_2$ ,  $b_3$ ,  $b_4$ ,  $b_5$ , or  $b_7$ ) is a '1'. For graphics characters  $b_6$  is always a '1' – See Table 1.

Fig.9 Graphics Character


328



SAA5050 SERIES

Fig.10 Character format

# TABLE 1



<b>6</b>					<b>r</b>										D	80 6 8 a
Bits b					°°00	<sup>0</sup> 01	0	10	01	1	<sup>1</sup> 0 <sub>0</sub>	<sup>1</sup> 0 <sub>1</sub>	1	0	1	1
, <b>b</b> i	ΪÞ.	, b,	, <sup>b</sup> 1	Col	0	1	2	2a	3	3а	4	5	6	6a	7	7a
	0		0	0	<u>NUL</u> *	<u>dle</u> *			0		0	Ρ	Ξ		١	
0	0	0	1	1	Alpha <sup>n</sup> Red	Graphics Red	!		1		A	Q	а		a	
0	0	1	0	2	Alpha <sup>n</sup> Green	Graphics Green	[``]		2		В	R	b		ſ	
о	0	1	1	3	Alpha <sup>n</sup> Yellow	Graphics Yellow	£		3		C	S	С		S	
0	1	0	0	4	Alpha <sup>n</sup> Blue	Graphics Blu <b>e</b>	\$		4		D	T	d		t	
0	1	0	1	5	Alpha <sup>n</sup> Magenta	Graphics Magenta	%		5		E	U	e		u	
0	1	1	0	6	Alpha <sup>n</sup> Cyan **	Graphics Cyan	&		6		F	$\lor$	f			
٥	1	1	1	7	Alpha <sup>n</sup> White	Graphics White	Ċ		7		G	W	g		ω	
1	0	0	0	8	Flásh	Conc <b>e</b> al Display			8		Н	X	h		×	
1	0	0	1	9	** Steady	** Contiguous Graphics	)		9		I	Y	i		y	
1	0	1	0	10	** End Box	Separated Graphics	*		:		IJ	Z	[]		Z	
1	0	1	1	11	Start Box	<u>ESC</u> *	+		;		K	•	k		14	
1	1	0	0	12	** Normal Height	## Black Background	,		<		L	12	1			
1	1	0	1	13	Double Height	New Background	-		=		M	-	m		34	
1	1	1	0	14	<u>so</u> *	Hold Graphics			Þ		N	۱	n		÷	
1	1	1	1	15	<u>\$1</u>	** Release Graphics	[/]		?		0	#	0			

Control characters shown in columns 0 and 1 are normally displayed as spaces.

The SAA5050 character set is shown as example. Details of character sets are given in Figs. 11 to 18.

- \* These control characters are reserved for compatability with other data codes.
- \*\* These control characters are presumed before each row begins.

Codes may be refered to by their column and row e.g. 2/5 refers to % Character rectangle

Black represents display colour.

White represents background.

# TABLE 2

## Remote control command codes used in the SAA5050

b7	<sup>b</sup> 6		COD 64	_	b2	b <sub>1</sub>	COMMAND	FUNCTION
0	х	х	х	X	х	х	'tv' mode	Allows text on top row of display only.
1	х	х	х	х	Х	х	'Text' mode	Allows text throughout display period.
1	0	1	1	1	1	0	Superimpose	Sets Superimpose mode.
1	0	1	1	1	1	1	teletext	Resets Superimpose mode.
0	х	х	х	х	х	х	'tv' mode	Resets Superimpose mode.
1	1	х	х	х	х	х	viewdata mode	Resets Superimpose mode;
1	х	0	0	1	1	0	Reveal	Reveals for time-out (notes 3, 4).
1	x	0	1	0	1	1	Reveal set	Sets Reveal mode (note 3).
Any command apart from reveal set.							Resets Reveal mode (note 3)	

X = Don't care.

### Notes

- 1. When the power is applied the SAA5050 is set into the 'tv' mode and reset out of Superimpose and Reveal modes.
- 2. 'Text' mode is selected when SI (pin 2) is held LOW
- 3. Reveal mode allows display of text previously concealed by 'conceal display' control characters.
- 4. This code is sent from the SAA5010 or the SAA5012 Series as a repeated command. Thus Reveal mode is set for as long as the Reveal key is depressed. The SAA5050 reverts to normal 'not Reveal' mode 160 ms after the last Reveal command.
- 5. The Superimpose output is LOW only if Superimpose mode is set and the DE (display enable) input is HIGH.
- 6. The above table shows code required for functions specified. The SAA5010 or the SAA5012 Series transmits and the SAA5050 requires the inverse of these codes i.e. b7 to b1. The code is transmitted serially in the following order: b7 b1 b2 b3 b4 b5 b6. For full details of remote control data coding see the SAA5010 or the SAA5012 data sheets.

# TABLE 3

Conditions affecting display (see note 3)

	Inp	outs	Control da	ta	Outputs		
	Picture On (PO)	Display Enable (DE)	Superimpose Mode	Вох	Text Display Enabled (i.e. R,G,B,Y outputs)	Blanking	
(a)	1	0	1 or 0	1 or 0	0	0	
(b)	0	1	1 or 0	1 or 0	1	1	
(c)	0	0	1 or 0	1 or 0	0 (note 2)	1	
(d)	1	1	0	0	0	0	
(e)	1	1	1	0	1	0	
(f)	1	1	1	1	1	1	
(g)	1	1	0	1	1	1	

### Notes

- 1. For tv mode (Picture On = '1', Superimpose mode not allowed) rows (a), (d) and (g) of Table 3 refer to display row 0 only. For all other rows text display is disabled and Blanking = '0'.
- 2. The R, G, B outputs may contain character and background colour information. The only exception is that background colours are inhibited when Blanking = '0'.
- 3. Valid during display period only (see Fig.5) otherwise no character or background information is displayed as blanking is determined by the Picture On. (No blanking if PO = '1').




Fig. 11 SAA5050 character set (English).

332




Fig.12 SAA5051 character set (German).




Fig. 13 SAA5052 character set (Swedish).




Fig.14 SAA5053 character set (Italian).




Fig. 15 SAA5054 character set (Belgian)

7/8 7/9 7/10
7/11
7/12
7/13
7/15

Fig.16 SAA5055 character set (US ASCII).




Fig.17 SAA5056 character set (Hebrew).




Fig.18 SAA5057 character set (Cyrillic).



# MICROCOMPUTER/MICROPROCESSOR PERIPHERAL IC FOR VIEWDATA (LUCY)

The SAA5070 is a complex microcomputer/microprocessor peripheral integrated circuit in N-channel MOS technology intended for use in wired data communication systems, notably viewdata.

# Features

- Microcomputer/microprocessor interface. Modem both 1200/75 and 1200/1200 baud.
- Line "UART" and tape recorder "UART", both with software parity control (or 8-bit without parity).
- Tape recorder modem (modified 'Kansas City' standard 1300 baud).
- Autodialler for British Post Office and Continental requirements.
- IBUS receivers and transmitters. Timer circuits (60 s and 1.5 s time-outs).
- General input/output ports.
- Provision for connection of any external modem through V24 interface.

## QUICK REFERENCE DATA

Supply voltage	V <sub>DD</sub>	nom.	5	V
Supply current	<sup>I</sup> DD	typ.	75	mA
Operating ambient temperature range	Tamb	-20	to +70	°C






Fig.1a Simplified block diagram

# PACKAGE OUTLINE


40-lead DIL; plastic (SOT-129).



June 1981



June 1981



#### Fig.2 Pinning diagram

344

## DESCRIPTION

The SAA5070 is a 40 pin integrated circuit in N-channel MOS with a 1 MHz clock supplying all the operating frequencies. It performs most of the hardware functions of a viewdata terminal including an autodialling circuit, a 1200 baud demodulator and asynchronous receiver, and a 75/1200 baud modulator and asynchronous transmitter.

The device also includes a tape interface circuit suitable for the recording of character codes of pages of text on a standard audio cassette recorder, and an IBUS receiver and receiver/transmitter on separate ports enabling the software recoding of IBUS transmissions. The 75 baud modulator and asynchronous transmitter can be switched to operate at 1200 baud for private telecommunications systems.

There are also two general purpose input/output ports. Port A could, for example, be used as an interface to a non volatile RAM which can store telephone numbers for autodialling and user passwords and Port B could be used for display control.

The SAA5070 has been partitioned for flexibility of use, e.g. an external modem can be used, if required, in conjunction with the internal asynchronous receiver and transmitter, or the internal modem can be used independently of the internal receiver and transmitter. Also the tape interface can work independently of, and simultaneously with, the line receiver.

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices. (See 'HANDLING MOS DEVICES').

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134).

Voltages (with respect to pin 1)		min.	typ.	max.			
Supply voltage (pin 20)	V <sub>DD</sub>	0.3		7.5	V		
Input voltage:							
PORT A (pins 15 to 10) and PB0 (pin 24)	VI	-0.3	-	14.0	V		
Input voltage (all other pins)	VI	0.3		7.5	V		
Temperatures							
Storage temperature range	T <sub>stq</sub>		-20 1	to +125	oC		
Operating ambient temperature range	5						
CHARACTERISTICS							
Supply voltage (pin 20)	V <sub>DD</sub>	4.5		5.5	V		
The following characteristics apply at $T_{amb}$ = 25 °C and $V_{DD}$ = 5 V unless otherwise stated.							
Supply current	DD		75	150	mA		
Inputs							
All inputs (except F1 clock)							
Input voltage; LOW	VIL	-0.3		0.8	V		
Input voltage; HIGH	VIH	2.0		5.5	V		
Input leakage current (V <sub>1</sub> = 0 to 5.5 V)	<sup>I</sup> IR	_		10	μA		
Input capacitance	Cl	_		7	рF		

June 1981

Data specific to certain inputs

		min.	typ.	max.	
F1 (1 MHz) Clock					
Input voltage; LOW	VIL	0.3	-	0.6	V
Input voltage; HIGH	VIH	2.2		5.5	v
Input leakage current ( $V_1 = 0$ to 5.5 V)	IIR		-	10	μA
Input capacitance	CI	· <u>-</u> ·	-	7	рF
Mark/space ratio (measured at 1.5 V level)		40:60	· _ ·	60:40	
DATA A, DLIM A/DLEN A (IBUS A)					
Data set up time	tDS	3			μs
Data hold time	<sup>t</sup> DH	3	-		μs
DLIM clock; HIGH	<sup>t</sup> CH	4			μs
DLIM clock; LOW	<sup>t</sup> CL	4	-	62	μs
Time between commands	<sup>t</sup> BC	140	-	~	μs
DLIM frequency	<sup>f</sup> DLIM	16		160	kHz
ALE (Address Latch Enable) (Figs. 3 and 4)					
Pulse width (HIGH)	<sup>t</sup> ALEH	400	-	_	ns
Cycle time	TALE	-	2500		ns
$\overline{RD}$ , $\overline{WR}$ and $\overline{CS}$ (Figs. 3 and 4)					
Control pulse width	twl	-	700	-	ns
Address hold time	<sup>t</sup> LA	80	·	-	ns
Address set-up time	<sup>t</sup> AL	120			ns
Read cycle timings (Fig.3) ALE to read pulse delay time	<sup>t</sup> ALR	80	-	_	ns
Read pulse (falling edge) to data bus delay time	tRD	_		500	ns
Data hold time	<sup>t</sup> DR	0		200	ns
Write cycle timings (Fig.4)	-011	-			
ALE to write pulse delay time	<sup>t</sup> ALW	80	-		ns
Address set-up time to $\overline{WR}$	<sup>t</sup> AW	230			ns
Data set up time before WR	tDW	500	_	-	ns
Data hold time after WR	twd	120	· -		ns




Fig.3 Read cycle timing




Fig.4 Write cycle timing

June 1981

Inputs/(	Outputs
----------	---------

These are protected against connection to  $V_{SS}$  or  $V_{DD}$ 

These are protected against connection to vss of vpp			min.	typ.	max.		
DATA B, DLIM B, DLEN B, IBCLCK (IBUS B) min. typ. max.							
Input voltage; LOW	1	VIL	-0.3		0,8	V	
Input voltage; HIGH		VIH	2.0		5.5	V	
Input leakage current (V <sub>I</sub> = 0 to 5.5 V) (3 state buffers off)	Fig.14	IIR			10	μA	
Input capacitance	F 19.14	CI	-	-	7	рF	
Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)		VOL	-		0.4	v	
Output voltage; HIGH ( $-I_{OH} = 200 \ \mu A$ )		v <sub>он</sub>	2.4			v	
Output rise and fall times (C <sub>L</sub> = 300 pF) $^{ }$		t <sub>r</sub> ∣ t <sub>f</sub> ∫		-	1	μs	
other timings as IBUS A							
DOCDI (open drain output)							
Input voltage; LOW		VIL	0.3		0.8	v	
Input voltage; HIGH		VIH	2.0		5.5	v	
Input leakage current; (V <sub>1</sub> = 0 to 5.5 V) (output transistor off)		IIR	_	0.4	10	μA	
Input capacitance		CI	-		7	рF	
Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)		VOL	-	0.4	-	v	
TXDATA							
(Internal resistive pull-up, permitting wired - AND connection)							
Input voltage; LOW		VIL	-0.3	_	0.8	v	
Input voltage; HIGH		VIH	2.0		5.5	V	
Input current; LOW ( $V_1 = 0.4 V$ )	-11L	_		500	μA		
Input capacitance	CI			7	рF		
Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL		-	0.4	v		
Output voltage; HIGH ( $-I_{OH} = 50 \mu A$ )	v <sub>он</sub>	2.4	-	-	V		
Load capacitance	сL		·	40	рF		
Output rise time ( $C_L = 40 \text{ pF}$ )		t <sub>r</sub>		3	-	μs	
PA0 to PA4 (PORT A) (open drain output)							
Input voltage; LOW		VIL	-0.3		0.8	V	
Input voltage; HIGH	VIH	2.0	- , <sup>1</sup>	13.2	V		
Input capacitance	CI	-	· - '	7	pF		
Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL	, <del></del>	-	0.4	V		
Off state leakage current ( $V_1 = 0$ to 13.2 V	IOR			10	μA		
Load capacitance	CL			40	рF		
Fall time	tf			1	μs		

### Microcomputer/microprocessor peripheral IC for viewdata

-						
	Inputs/Outputs (continued)		min.	typ.	max.	
PBO (PORT B) (open drain output) as PORT A except						
	Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL		-	0.4	v
	Output voltage; HIGH	VOH			13.2	V
	Load capacitance	CL			100	рF
	PB1 to PB3 (PORT B)					
	Input voltage; LOW	VIL	-0.3	-	0.8	V
	Input voltage; HIGH	VIH	2.0	-	5.5	V
	Input capacitance	CI		-	7	рF
	Load capacitance	CL	_	-	100	рF
	Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL		-	0.4	V
	Off state leakage current ( $V_1 = 0$ to 5.5 V)	IOR	-	-	10	μA
	D0 to D7 (8-bit Data bus)					
	Input voltage; LOW	VIL	-0.3		0.8	V
	Input voltage; HIGH	VIH	2.0	-	5.5	V
	Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL		-	0.4	V
	Output voltage; HIGH ( $-I_{OH} = 200 \ \mu A$ )	Voн	2.4	-	-	V
	Input leakage current ( $V_1 = 0$ to 5.5 V)					
	(3-state buffers off)	IR		-	10	μA _
	Input capacitance	CI	-	-	7	pF
	Output rise and fall times ( $C_L = 150 \text{ pF}$ )	t <sub>r</sub>   t <sub>f</sub> ∫	-	_	150	ns
	Outputs					
	These are protected against connection to V <sub>SS</sub> or V <sub>DD</sub>					
	FSKOUT and TFSKOUT					
	Output voltage; LOW (I <sub>OL</sub> = 1.6 mA)	VOL		-	0.4	V
	Output voltage; HIGH ( $-I_{OH} = 200 \ \mu A$ )	V <sub>OH</sub>	2.4		_	V
	Rise and fall times ( $C_L = 100 \text{ pF}$ )	tr	_	_	500	ns
		tf				
	DON and IMP	N/			0.2	v
	Output voltage; LOW ( $I_{OL} = 50 \mu A$ )	VOL	-		2000	
	Output current; HIGH ( $V_{OH} = 0.8 \text{ V clamped}$ )*	<sup>I</sup> OH	200 2.4	_	2000	μA V
	Output voltage; HIGH $(-I_{OH} = 200 \ \mu \text{A})$	VOH	2.4	_	_	v
	Autodialling timings are given in Fig.6					

\*These outputs are normally intended to drive the base-emitter junction of a bipolar transistor and so in normal use the  $V_{OH}$  may be clamped to  $V_{be}$ .

### RESET FUNCTION

It is possible to reset the SAA5070 to its nominal state either automatically on power-on by means of an internal power-on reset circuit, or by setting D5 in command register (R3) to '1', which returns to '0' on completion of the reset sequence. The device resets to viewdata mode, i.e. 75 baud transmit rate, even parity, etc, as shown by the all zero's state in registers R0 to R3, R6, R7 and R8 except for LTXRDY, IBTXRDY, and TTXRDY (in the status registers R0 and R1) which will come up as '1' after the transmitters have been reset, showing that they are ready to accept new data.

```
June 1981
```

## APPLICATION DATA

### Chip organisation

Each section of the SAA5070 may be accessed by the microprocessor via a register (of up to 8-bits) connected to an internal data bus. There are 15 registers on chip accessed by 11 addresses. Some of the registers are two-level, i.e. two bytes of data are transferred by two successive read (or write) sequences to the same address, also some read only registers have the same address as a write only register.

An appendix lists the registers, their contents, and their use.

#### Section descriptions

The description of each section includes associated registers, flags, and pins, as well as the method of operation. On the following block diagrams external pins are shown boxed and internal flags are shown underlined.

### **Microprocessor Interface**

D0 to D7 –	I/O	<ul> <li>8-bit input/output port</li> </ul>		
Associated pins:	ALE	input	address latch enable from microprocessor	
	WR	input	write pulse from microprocessor	
	RD	input	read pulse from microprocessor	
	CS	input	chip select	

### Operation

The control microprocessor communicates with the SAA5070 via an 8-bit data I/O port D0 to D7. An internal read or write pulse is produced by gating  $\overline{RD}$  and  $\overline{WR}$  with  $\overline{CS}$ . A single register is enabled onto the internal bus by gating the read or write lines with the address decoder outputs. The register address is taken from the 4 least significant data bits latched on the falling edge of ALE. (See timing diagrams Figs. 3, 4). The address (D3 most significant, D0 least significant) relates directly to the register numbers shown in the register map, detailed in the appendix, and referred to in other section descriptions.

Four registers not specifically related to any one section are included. These are the status registers R0 and R1, the mode register R2, and the command register R3. These registers are used to determine the current status of the device, to dictate the mode of operation or to initiate a specific operation. The status registers are read only, the mode and command registers are read/write. When writing to these registers, it is recommended that the unallocated bits are set to '0'. On reading the registers the state of the unallocated bits should be assumed to be random. The exact functions of the flags contained in these registers are described in the section description to which they relate.

Autodial section (see Fig.5)

Associated Register: - R8 - D0 to D3 write only D4 to D7 read/write

Associated flags in other registers: None

Associated pins: DON output to drive dialling relays

June 1981

## Operation

The autodial section includes a clock divider, a digit impulse counter, a sequence controller and an impulse generator (see block diagram Fig.5). A sequence to generate the impulses for one digit is initiated by setting D5 (DIAL GO) to '1', D3 to D0 to the binary code of the required digit, and D7 to the required mode. This initiates the sequence controller which loads the binary code into the digit impulse counter. The counter the generates the correct number of impulses at the rate of 10 per second, together with a DON pulse which overlaps the impulses by about 7 ms at the start and end (see Figs.6, 7); the interdigit pause period is also added by the sequence controller. D5 is reset to '0' at the end of a dialling sequence and may be read by the microprocessor to determine when the dial circuit is free to accept the next digit.

D7 (UK/ $\overline{EUR}$ ) determines the mark/space ratio of the IMP pulses UK = 2 off to 1 on  $\overline{EUR}$  = 1.5 off to 1 on both one pulse per 100 ms

There is a timer in the dial circuit which can be used to time out 1.5 seconds or 60 seconds by setting D4 or D6 respectively. These bits are read/write and are reset after the relevant time out period. In addition the 60 second timer can be reset by writing a '0' to D6. The 60 second timer may be used typically by the microprocessor to release the telephone line if connection has not been made within 60 seconds. The DON pulse resets the counter so that the time out is taken from the end of the last digit dialled. Once a dialling sequence for one digit has been initiated, R8 should be used only in read mode until D5 has been reset internally to '0' indicating the end of the dial sequence for that digit.

When D5 (DIAL GO) is set to '1' the carrier detect circuit (see the next section and Fig.8) is disabled.




Fig.5 Autodial block diagram

352

SAA5070




Fig.7 Simplified relay diagram

Line Demodulator and Carrier Detect (see Fig.8) Associated Register:- None Associated flags in other registers:

		D2	-	RU (Status)	_	instantaneous carrier detect flag
LDCD	-	D5	-	R0 (Status)	-	carrier detect flag
75/1200		D5		R2 (Mode)		transmit frequency baud rate (used in demodulator carrier detect circuit)
LDBEN	-	D4		R3 (Command)		line demodulator output buffer and carrier detect enable
DIAL GO	-	D5	-	R8 (Dial control)	-	used to disable carrier detect circuit during dialling sequence
Associated (	oins:	FSKIN CARD DOCD	ΕT	— input — input — input/output	— u	ltered, squared F.S.K. signal nfiltered (squared) F.S.K. signal. emodulator output, external LDCD in

instantaneous carrier detect flag

#### Operation

The input to the demodulator is the previously filtered and squared up F.S.K. signal from the telephone line. Its output is a pseudo analogue signal which must be externally filtered and squared to produce the demodulated data. The carrier detect circuit functions in the following modes:

a) Viewdata mode (1200 baud receive, 75 baud transmit). Initially, a narrow frequency band 'window' around 1300 Hz is accepted as carrier, this must be applied to the CARDET input. If a frequency in this range is present, the 'instantaneous carrier detected' flag will be HIGH (LIDCD), after about 2 seconds the 'line carrier detected' flag will be set HIGH (LDCD). When this occurs, the frequency window is widened to include 2100 Hz and the circuit no longer takes its input from the CARDET pin, but from the FSKIN pin.

If carrier is then removed LIDCD immediately goes LOW, and after about 1 second LDCD is reset, the frequency window again becomes narrow and around 1300 Hz and the CARDET input again, becomes active. Reappearance of carrier in the 1300 Hz range will cause a repeat of the above.

b) 1200 baud each way mode

Only the instantaneous carrier detect is active in this mode. LDCD is forced LOW and the CARDET input inhibited (only FSKIN should be used in this mode).

c) External carrier detect input

If an external modem is used its (active LOW) carrier detect output is connected to DOCDI. Provided that the demodulator is not enabled, LDCD will be set if DOCDI is LOW and reset if it is HIGH.

#### Demodulator enable

LDCD is produced by the carrier detect circuit, which is enabled by LDBEN and disabled by DIAL GO, In the viewdata mode the demodulator is enabled by LDCD.

In the 1200 baud each way mode the demodulator is enabled directly by LDBEN.




Fig.8 Line demodulator and carrier detect block diagram

 $\mathcal{T}$ 


Line Receiver (see Fig.9) Associated Register: – R4 read only Associated flags in other registers:

LRXRDY	<del></del>	D6	÷	RO (status)		valid data available in receive holding register
LFERR	-	D4	-	RO (status)	-	line framing error (derived from STOP bit of message).
LPERR	_	D3	-	RO (status)	-	line parity error.
LPO/E	-	D7	-	R2 (mode)		odd or even parity detection mode select
LPEN	-	D6	-	R2 (mode)	-	8 bit data or 7 bit plus parity mode select
LRXEN		D7	<del></del>	R3 (command)	-	line receiver enable.
Associated	pins:	RXDA	TA	— input —	rece	eived data input

#### Operation

The receiver may be configured to work with either 7 data bits and 1 parity, or with 8 data bits and no parity. Odd or even parity can be detected on chip, the LPERR flag being set when an error is detected. The required mode of operation should be selected by setting LPEN and LPO/E to the required states by writing to mode register (R2) before enabling the receiver by setting LRXEN to '1' in command register (R3). The data format is 10 bits per data word. The data word is made up of a start bit (LOW), 8 data bits, the 8th being an optional parity bit, and a stop bit (HIGH). The receive data will remain HIGH after the stop bit until the next data word. When the receiver has been enabled a negative transition is looked for on the RXDATA input indicating a possible start bit. After half a bit rate period the data is sampled again and if it is still LOW it is interpreted as a start bit, initiating a sequence which clocks the data into a shift register. When the full ten bit message has been received, the 8 data bits are parallel loaded into the receiver holding register (R4), the LRXRDY flag is set to '1'. The complement of the stop bit is loaded into the LFERR latch and the result of the parity check is loaded into LPERR latch. If line parity is not enabled i.e. LPEN = '1', then LPERR is held at '0'. The LRXRDY flag is reset to '0' after the microprocessor has read the receiver holding register (R4). The receiver has a 52 times baud rate factor to allow for maximum isochronous distortion.

#### **DEVELOPMENT DATA**



SAA5070

Line Transmitter (see Fig.10) Associated Register: – R4 write only Associated flags in other registers:

LTXRDY	-	D7	R0 (status)	<ul> <li>transmit holding register ready to accept new data</li> </ul>
LPO/E	_	D7 —	R2 (mode)	<ul> <li>odd or even parity mode select</li> </ul>
LPEN		D6 –	R2 (mode)	<ul> <li>8 bit data or 7 bit data with parity mode select</li> </ul>
75/1200	-	D5 —	R2 (mode)	<ul> <li>select transmit baud rate</li> </ul>
LTXEN	-	D6 –	R3 (command)	<ul> <li>line transmitter/modulator output enable</li> </ul>
Associated	pins:	TXDATA	A – I/O –	transmitter output (and also modulator input)

#### Operation


The data format of the transmitter is the same as that of the line receiver <u>i.e. 10</u>-bits, a start bit (LOW) followed by 8-data bits, the 8th bit being an optional parity (selected by LPEN), odd or even parity being selectable (by LPO/ $\overline{E}$ ) ending with a STOP bit (HIGH) the output remaining HIGH until the next data word is written.

The transmitter and modulator may be used together or separately. The transmitter output is brought to the TXDATA pin (if LTXEN = 1) which is connected internally to the modulator input. The TXDATA pin has an internal resistive pull up permitting wire - AND connection. If the modulator is used with an off chip data source (e.g. UART) then data should not be written to the internal transmit holding register (R4). The STOP bit (HIGH) will then be continuously output when LTXEN = 1 (required to enable modulator output) allowing the external UART to control the TXDATA (pin 6).

To operate the transmitter the required mode should be set-up initially by writing to the mode register (R2) the required states of  $\overline{75}/1200$ , LPEN, LPO/E. The transmitter can then be enabled by setting LTXEN to '1' in the command register (R3). The 8-bit data word can then be written to the transmit holding register (R4). If parity is enabled then the 8th bit is ignored and the value of the parity bit calculated from the first 7-data bits and LPO/E. The LTXRDY flag is set to zero when the holding register is written into. If the transmit output shift register is not currently in use the contents of the holding register are transferred to the output shift register and LTXRDY returns to '1'. This means that new data may now be written to the holding register but will not be transferred to the output shift register with the data word automatically.

Two transmit baud rates are selectable, 75 baud for viewdata transmissions or 1200 baud for private data communication systems.

DEVELOPMENT DATA



SAA5070

359


Line Modulat	tor	(see Fig.11)	)					
Associated R	egis	ter: —	None					
Associated fla	ags	in other reg	jisters:					
LTXEN	-	D6 —	R3 (cc	ommand)		line transmitter/modulator output enable.		
Associated Pi	ins:	TXDATA FSKOUT		I/O output	-	modulator input (also (on chip) transmitter output). line modulator output		

#### Operation

The modulator generates a pseudo analogue signal from a serial shift register which is parallel loaded with patterns from an internal ROM. The frequency of the sine wave is determined by the selected baud rate  $\overline{75}/1200$ , and the value of the data on TXDATA (pin 6).

data	'1'	Ό'
1200 baud	1300 Hz	2100 Hz
75 baud	390 Hz	450 Hz

One sine wave cycle is comprised of a 92-bit pattern which after minimal external low pass filtering provides a suitable F.S.K. signal out (see Fig.11)





-	Tape section (see Fig.12)         Associated registers:       R5         Consists of two registers with the same address:         transmit holding register write only         receive holding register read only										
Associated fla	Associated flags in other registers:										
TTXRDY -	-	D7		R1 (status)		transmit holding register ready to accept new data					
TRXRDY -	-	D6		R1 (status)		valid data available in receive holding register					
TDCD -	-	D5	-	R1 (status)	-	tape data carrier detect flag					
TFERR -	-	D4		R1 (status)		tape framing error (derived from STOP bit of message)					
TPERR -	-	D3	-	R1 (status)		tape parity error					
TPO/E -	-	D3	-	R2 (mode)		odd or even parity mode select.					
TPEN -	-	D2		R2 (mode)		8-bit data or 7-bit plus parity mode select					
TRXEN -	-	D3		R3 (command)	_	tape receiver enable					
TTXEN -	-	D2	-	R3 (command)		tape transmitter enable					
Associated pir	ns:		KIN KOU	— input IT — output	-	F.S.K. input to tape sections F.S.K. modulated data out					

#### Operation of tape section (see Fig.12)

The tape data modulation system is a modified form of the 'Kansas City' standard. A logic '1' is represented by one cycle of 1300 Hz, and a logic '0' by two cycles of 2600 Hz, the data rate being 1300 baud. The data format is the same as that for viewdata, i.e. 10-bit words consisting of a START bit (LOW), followed by 8-data bits, the 8th being an optional parity bit, ending with a STOP bit (HIGH) which is continuous until the next data word.

To operate the tape section the required parity mode should first be set up by writing the required states of TPEN and TPO/ $\vec{E}$  to the mode register (R2). The TTXEN command enables the output of the transmit shift register into the modulator, and should be set before data is written to the transmit holding register. (With TTXEN = '0' the modulator outputs a continuous 1300 Hz signal '1'). When a data word is written to the transmit holding register the TTXRDY flag is reset to '0'. If the transmit shift register is not currently active the contents of the holding register, along with valid parity bit (if enabled) and the START and STOP bits are transferred to the transmit shift register or 1'. The holding register is then free to accept new data but this will not be transferred to the shift register until the current data has been clocked out. Data should be written to the tape transmit holding register, therefore, only when TTXRDY = '1'.


The modulator produces 1300 Hz and 2600 Hz signals which occur synchronously with the data from the transmitter. Hence a '1' is one complete 1300 Hz cycle, and a '0' two complete 2600 Hz cycles. The modulator output, TFSKOUT, requires minimal external low pass filtering to produce data suitable for audio cassette tape recorders.

To overcome the tendency of cassette recorders to attenuate high frequencies, the 1300 Hz signal contains 2  $\mu$ s wide attenuating pulses every 12  $\mu$ s. This reduces the 1300 Hz signal by approximately 3 dB relative to the 2600 Hz signal after external filtering.

The data rate of 1300 baud is slightly faster than the 1200 baud line receive rate, allowing incoming data from the line to be transferred simultaneously (via the microprocessor) to tape.

The TFSKIN input accepts the previously filtered and squared data from the tape recorder. The demodulator uses the fact that the modulated data is in phase with clock to regenerate the clock from the data. This permits a wide tolerance on replay speeds. A carrier detect circuit is included which sets the TDCD flag to '1' if carrier (1300 Hz or 2600 Hz) is valid for 100 ms. If carrier is lost for 100 ms the TDCD flag is reset to '0'. This flag may be read by the microprocessor to determine when to enable the tape receiver by setting TRXEN to '1'.

If TRXEN is set, then on detection of a start bit (LOW) data is shifted into the tape receive shift register by the clock which has been extracted from the data. After ten clocks, the contents of the shift register are transferred to the receive holding register. At the same time the complement of the STOP bit is loaded into the TFERR latch, the results of the parity calculation loaded into the TPERR latch, and TRXRDY is set to '1'. The TRXRDY flag is read by the microprocessor to identify when valid data is in the holding register and is reset to '0' when the holding register (R5) is read. **DEVELOPMENT DATA** 



SAA5070

IBUS A receiver and IBUS B receiver/transmitter (see Fig.13)

Associated registers:				
Receiver A (2 bytes)			R1	0 — read only
Receiver B (2 bytes)			R1	1 — read only
Transmitter B (2 byt	es)		R1	1 — write only
Associated flags in or	ther	registe	ers:	
IBRXRDY		D1	_	R0 (status) – valid data available in receiver B holding register
IBTXRDY	_	D0		R0 (status) – transmitter B holding register ready to accept new data
IARXRDY		D1		R1 (status) valid data available in receiver A holding register
CLCK IN/OUT		D1	_	R3 (command) _ input/output control for 62.5 kHz pin
DLEN A/DLIM A		D0	-	R3 (command) – 3-line/2-line control for IBUS A receiver.
Associated pins:				
DATA A	_	input		receiver A data input
DLIM A/DLEN A		input		receiver A data clock or bus enable signal
DATA B		1/0	-	receiver B data input/transmitter B data output
DLIM B		1/0		receiver B data clock input/transmitter B data clock output
DLEN B		1/0		receiver B bus enable input/transmitter B bus enable output
IBCLCK		1/0	-	62.5 kHz clock input/output

#### Operation

All three IBUS circuits (receiver A, receiver B, and transmitter B) are capable of handling variable length codes from 1 to 12 bits. (In fact 15 bits can be transmitted 12 being data the rest being trailing zero's, and 15 bits may be received but only the last 12 being retained). Each of the three circuits have two 8-bit registers which are accessed by two successive read or write operations to the same address. There is a pointer for each pair of registers which selects the first or second byte. The pointers act in a bistable fashion with each access and are reset to point to the first byte with power on, D5 set in R3, or by reading either of the status registers R0 and R1. The two bytes of data in each holding register contain 12 bits of message, and 4-bits which specify the word length of message. For the transmitter the word length is used to generate the correct number of data clocks, for the receivers it may be used to identify the source of the message, or to establish that the message was a valid length.

The contents of each receiver register pair is organised as:

1st byte	D7	D6	D5	D4	D3	D	2	D1	D	0
RXA – R10A <sup>–</sup> RXB – R11A _	L – 4	L — 5	L-6	L – 7	L – 8	L	9	L – 10	D L -	- 11
2nd byte	D7		D6	D5	D	4	D3	D2	D1	DO
RXA – R10B RXB – R11B	Word ler MSB	~ IVVC	ord length	Word length	Word I LS		L	L – 1	L – 2	L – 3

Where L, L - 1 etc. means last data bit received, last minus one etc.

364




Fig. 13 IBUS block diagram

1st byte	D7	D6	D5	D4	D3	D2	D	I	D <b>0</b>	
TXB - R11A	8	7	6	5	4	3	2		1	
2nd byte	D7	D	6	D5		D4	D3	D2	D1	D0
TXB - R11B	Word length MSB	Word le	ngth	Word length		l length .SB	12	11	10	9


Where 1, 2, etc. means first data bit transmitted, second data bit transmitted, etc.

IARXRDY or IBRXRDY (D1 in status registers R1 and R0) are set when a message has been received by RXA or RXB respectively. These flags also inhibit the receive holding registers from being overwritten by subsequent messages until the holding registers have been read. Reading a holding register pair will reset the relevant IARXRDY or IBRXRDY flags.

Transmitter B is initiated by writing two bytes to the transmit holding register (R11). This sets IBTXRDY to '0'. The DLIM line is sampled to detect the line busy state, and when the line is free a time out starts. If further DLIM's are detected before the end of the time out period the time out is reset and the sequence will begin again. When the time out has been completed the contents of the holding register are transferred to the output shift register and word length counter. The data and correct number of data clocks are then transmitted, at the completion of which IBTXRDY is returned to a '1'. New data should not be written to the transmit holding register (R11) while IBTXRDY = '0'. If the line is busy when a transmission is requested, the transmission will not start until  $300 - 330 \, \mu$ s after the line becomes free (last DLIM). Receiver B is inhibited from receiving data transmitted by transmitter B.

Receiver A may operated either as a two line receiver with DATA and DLIM, or as a three line DATA, DLEN and CLK receiver. DLIM A/DLEN A use the same pin, the function of which is selected by the DLEN A/DLIM A command D0, register R3 (command).

The 62.5 kHz clock (pin IBCLCK) may be used either as an input for receiver A (as described above), or to synchronise transmitter B outputs, or as an output synchronous with transmitter B. The function is selected by CLCK IN/OUT command D1 in R3



#### Fig. 14 IBUS waveforms

#### PORT A

Associated register: R6 – bits 0 to 4 – read/write Associated pins: PA0 to PA4

#### Operation

This is a 5-bit general purpose input/output port. The outputs are latched and are open drain up to nominal 12 V.

The latches may be accessed by the microprocessor via BUS D0 to D7 by a read or write sequence to register R6. If any pin of the port is used as an input then its output latch must first be written with a '1'. This allows the external circuit to control the pin. The state of the pins may be read by the microprocessor by reading R6. If the supply to the open drain outputs is turned on before the V<sub>DD</sub> supply to the IC, then the PORT must first be cleared by writing 1's to the output latch before operation.

PORT A might typically be used in viewdata mode as an interface to a non-volatile memory in which telephone and password numbers may be stored.

#### PORT B

Associated register: R7 — bits 0 to 3 — read/write Associated pins: PB0 to PB3

#### Operation

This is a 4-bit general purpose input/output port. It behaves in exactly the same way as PORT A except that access is by addressing R7, and that outputs PB1 to PB3 are open drain to nominal 5 V. PB0 is open drain to nominal 12 V, and might typically be used in combined teletext/viewdata applications to control the Picture On function.

# APPENDIX Register map

	D7	D6	D5	D4	D3	D2	D1	D0	
RO		LRXRDY R	LDCD R	LFERR R	LPERR R	LIDCD	IBRXRDY R	IBTXRDY R	STATUS REGISTER 0
R1	TTXRDY R	TRXRDY R	TDCD R	TFERR R	TPERR R		IARXRDY R		STATUS REGISTER 1
R2	LPO/E R/W	LPEN R/W	75/1200 R/W		TPO/E R/W	TPEN R/W			MODE REGISTER
R3	LRXEN R/W	LTXEN R/W	RESET R/W	LDBEN R/W	TRXEN R/W	TTXEN R/W	CLCK IN/OUT R/W	DLEN A/DLIM A R/W	COMMAND REGISTER
R4	PARITY	B7	B6	B5	B4	В3	B2	B1	LINE RECEIVE
R	B8 (R)	R	R	R	R	R	R	R	REGISTER
R4	PARITY OR	B7	B6	B5	B4	B3	B2	B1	LINE TRANSM HOLDING
<u>w  </u>	B8 (W)	W	W	· W	W	w	w	W	REGISTER
R5	PARITY OR	B7	B6	85	В4	B3	B2	B1 <sup>1</sup>	TAPE RECEIV HOLDING
<u>R</u>	B8 (R)	R	R	R	R	<u> </u>	R	R	REGISTER
R5	PARITY OR	B7	B6	85	В4	B3	B2	B1	TAPE TRANSM HOLDING
w	B8 (W)	W	W	W	W	w	W	W	REGISTER
R6				PA4 R/W	PA3 R/W	PA2 R/W	PA1 R/W	PA0 R/W	PORT A
R7					PB3 R/W	PB2 R/W	PB1 R/W	PBO R/W	PORTB
R8	UK/EUR	60s TIMER	DIAL GO	1.5s TIMER	DI 3	DI 2	DI 1	DIO	DIAL CONTRO
	R/W	R/W	R/W	R/W	w	W	W .	w	REGISTER
R10 A	B8 R	B7 R	B6 R	85 R	84 R	83 R	82 R	B1 R	IBUS A
R10 B	wL3	WL2	WL1	WLO	B12	- B11		- B9	REGISTERS
	R	R	R	R	R	R	R	R	

SAA5070

#### DEVELOPMENT DATA

#### APPENDIX

Register map (continued)

	D7	D6	D5	D4	D3	D2	D1	D0	
R11 A	B8 R/W	B7 R/W	B6 R/W	B5 R/W	B4 R/W	B3 R/W	B2 R/W	B1 R/W	IBUS B
R11 B	WL3 R/W	- WL2 R/W	WL1 R/W	- WLO R/W	– B12 R/W	– B11 R/W	– B10 R/W	– B9 R/W	REGISTERS

## NOTE R9 is unused.

For details of bit movement in R10 and R11 see discussion of IBUS operation. A mnemonic list for use with this register map and Fig.1b is given on the next page.

## MNEMONIC LIST

ALE	address latch enable from microprocessor
CLCK IN/OUT	input/output control for 62.5 kHz clock pin
CPNTR	pointer signal for two byte registers
DLEN A/DLIM A	three line/two line control for IBUS A receiver
DON	dial off normal relay control for dialling
IMP	impulsing relay control for dialling
IARXRDY	IBUS A receiver ready – data available
IBRXRDY	IBUS B receiver ready – data available
IBTXRDY	IBUS B transmitter ready - previous transmission complete
LDBEN	line demodulator output buffer enable
LDCD	line data carrier detected
LFERR	line receiver framing error - received stop bit not HIGH
LIDCD	line instantaneous data carrier detect
LPEN	line parity enable command
LPERR	line receiver parity error flag
LPO/E	line parity odd/even command
LRXEN	line receiver enable
LRXRDY	line receiver ready – data available
LTXEN	line transmitter and modulator enable
LTXRDY	line transmitter ready — transmit holding register empty
SRn	select register 'n'
TDCD	tape data carrier detected
TFERR	tape receiver framing error - received stop bit not HIGH
TPEN	tape parity enable command
TPERR	tape receiver parity error flag
TPO/E	tape parity odd/even command
TRXEN	tape receiver enable
TRXRDY	tape receiver ready — data available
TTXEN	tape transmitter enable
TTXRDY	tape transmitter ready — transmit holding register empty
UK/EUR	impulsing ratio control for UK and European standards
75/1200	baud rate selection command for line modulator and line transmit shift register

# TELETEXT VIDEO PROCESSOR

#### **GENERAL DESCRIPTION**

The SAA5230 is a bipolar integrated circuit intended as a successor to the SAA5030. It extracts Teletext Data from the video signal, regenerates Teletext Clock and synchronizes the text display to the television syncs. The integrated circuit is intended to work in conjunction with CCT (Computer Controlled Teletext), EUROM or other compatible devices.

#### Features

- Adaptive data slicer
- Data clock regenerator
- Adaptive sync separator, horizontal phase detector and 6 MHz VCO forming display phase locked loop (PLL)

#### QUICK REFERENCE DATA

Supply voltage (pin 16)	Vcc	typ.	12 V
Supply current (pin 16)	lcc	typ.	70 mA
Video input amplitude (pin 27) (peak-to-peak value) pin 2 LOW	V27-13(p-p)	typ.	1 V
pin 2 HIGH	V27-13(p-p)	typ.	2,5 V
Storage temperature range	T <sub>stg</sub>	-20 to	+ 125 °C
Operating ambient temperature range	Tamb	20 t	o + 70   °C

PACKAGE OUTLINE 28-lead DIL; plastic (SOT-117). February 1985

372

video composite sandcastle video recorder vcc input pulse mode input sync output (vcs) (PL/CBB) (VCR) (+12V) text composite 25 24 23 22 21 19 10 20 18 16 sync input (TCS) 28 or PULSE HORIZONTAL VOLTAGE 6 MHz clock output (F6) scan composite 17 GENERATOR PHASE CONTR. sync input DETECTOR OSCILLATOR (SCS) SAA5230 ADAPTIVE teletext data SENSE 15 LATCHES DATA output 'NO INPUT' SLICER -0 (TTD) ADAPTIVE DUAL -0 composite CLOCK 27 SYNC POLARITY video input PHASE BUFFER SEPARATOR DETECTOR teletext clock 14 output (TTC) SENSE SENSE 'NO LOAD' PHASE 12 EXTERNAL 26 SHIFTER DATA HF LOSS GAIN OSCILLATOR COMPEN-SWITCH ÷2 SATOR P 3 6 11 13 12 5 8 7 9 7291274.1 7/17 video input sync output external level select data input

Fig. 1 Block diagram.

## PINNING




Fig. 2 Pinning diagram.

#### RATINGS

Limiting values in accordance with the Absolute Maximum System	(IEC 134)		
Supply voltage (pin 16)	V <sub>CC</sub>	max. 13,2	V
Storage temperature range	т <sub>stg</sub>	-20 to + 125	οС
Operating ambient temperature	т <sub>атb</sub>	-20 to + 70	οС

### CHARACTERISTICS

 $V_{CC}$  = 12 V;  $T_{amb}$  = 25 °C with external components as shown in Fig. 3a or Fig. 3b unless otherwise stated.

parameter	symbol	min.	typ.	max.	unit
Supply (pin 16)				THE PROPERTY AND A CONTRACT OF A	
Supply voltage	Vcc	10,8	12,0	13,2	v
Supply current	Icc	-	70	-	mA
Video input and sync separator					
Video input amplitude (sync to white)					
(peak-to-peak value) video input select level LOW (pin 2)	Veries	0,7	1	1,4	v
video input select level LOW (pin 2)	V27-13(p-p)	1,75	2,5	3,5	v
Source impedance	V <sub>27-13(p-p)</sub>  Z <sub>s</sub>		2,5	250	Ω
Sync amplitude (peak-to-peak value)	V27-13(p-p)	0,1	_	1	v
Syne amphtude (peak-to-peak value)	* 27-13(p-p)	0,1		·	
Video input level select					
Input voltage LOW	V <sub>2-13</sub>	0	-	0,8	V
Input voltage HIGH	V <sub>2-13</sub>	2,0	-	5,5	V
Input current LOW	12	0		-150	μA
Input current HIGH	<sup>1</sup> 2	· 0	-	1	mA
Text composite sync input (TCS)					
Input voltage LOW	V <sub>28-13</sub>	0	_	0,8	V
Input voltage HIGH	V <sub>28-13</sub>	2,0	_	7,0	v
Scan composite sync input (SCS)					
Input voltage LOW	V <sub>28-13</sub>	0	_	1,5	v
Input voltage HIGH	V <sub>28-13</sub>	3,5	-	7,0	v
Select video sync from pin 1					
Input current (pin 28)					
at $V_1 = 0$ to 7 V	I <sub>28</sub>	-40	-70	-100	μA
at V <sub>I</sub> = 10 V to V <sub>CC</sub>	1 <sub>28</sub>	-5		+ 5	μA
Video composite sync output (VCS)					
Output voltage LOW	V <sub>25-13</sub>	0		0,4	v
Output voltage HIGH	V <sub>25-13</sub>	2,4	_ *	5,5	v
D.C. output current LOW	l <sub>25</sub>	_		0,5	mA
D.C. output current HIGH	I <sub>25</sub>	_	_	-1,5	mA
Sync separator delay time	td	_	0,35		μs

#### Teletext video processor


## SAA5230

Video sync amplitude (peak-to-peak value)NOutput currentID.C. output voltage RL to ground (0 V)NRL to ground (0 V)NRL to VCC (12 V)NSandcastle input pulse (PL/CBB)NPhase lock pulse (PL)NPL on (LOW)NPL off (HIGH)NBlanking pulse (CBB)CBB on (LOW)CBB off (HIGH)NInput currentIPhase locked loop (PLL)PPhase detector timingPPulse duration using composite video1using scan composite sync time PL must be LOW1	V <sub>1-13(p-p)</sub> V <sub>1-13(p-p)</sub> 1 V <sub>1-13</sub> V <sub>1-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub>	 	0,45  1,4 10,1     	 1 + 3  5,5 0,5 5,5 + 10	V MA V V V V V μA
(peak-to-peak value)       Video sync amplitude         (peak-to-peak value)       Video sync amplitude         (peak-to-peak value)       Video sync amplitude         Output current       I         D.C. output voltage       R         RL to ground (0 V)       Video sync amplitude         RL to VCC (12 V)       Video sync amplitude (PL/CBB)         Phase lock pulse (PL)       PL on (LOW)         PL on (LOW)       Video sync amplitude (CBB)         CBB on (LOW)       Video sync amplitude (PL)         Phase locked loop (PLL)       Phase locked loop (PLL)         Phase detector timing       Pulse duration         using scan composite video       time PL must be LOW	V <sub>1-13(p-p)</sub> 1 V <sub>1-13</sub> V <sub>1-13</sub> V <sub>1-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub>	  3,9 0 1,0	  1,4	+ 3  - 3 5,5 0,5 5,5	V mA V V V V V V V
(peak-to-peak value)       N         Output current       I         D.C. output voltage       R         RL to ground (0 V)       N         RL to V <sub>CC</sub> (12 V)       N         Sandcastle input pulse (PL/CBB)       P         Phase lock pulse (PL)       P         PL on (LOW)       N         PL off (HIGH)       N         Blanking pulse (CBB)       CBB off (HIGH)         CBB off (HIGH)       N         Phase locked loop (PLL)       P         Phase detector timing       P         Pulse duration       using scan composite video       1         using scan composite sync       1         time PL must be LOW       1	1 V <sub>1-13</sub> V <sub>1-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub>	  3,9 0 1,0		+ 3  - 3 5,5 0,5 5,5	mA V V V V V V
D.C. output voltage R <sub>L</sub> to ground (0 V) R <sub>L</sub> to V <sub>CC</sub> (12 V) Sandcastle input pulse (PL/CBB) Phase lock pulse (PL) PL on (LOW) PL off (HIGH) Blanking pulse (CBB) CBB on (LOW) CBB off (HIGH) Input current Phase locked loop (PLL) Phase detector timing Pulse duration using composite video time PL must be LOW	V <sub>1-13</sub> V <sub>1-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub> V <sub>22-13</sub>	  3,9 0 1,0		_ _ 5,5 0,5 5,5	
RL to ground (0 V)       N         RL to V <sub>CC</sub> (12 V)       N         Sandcastle input pulse (PL/CBB)       N         Phase lock pulse (PL)       N         PL on (LOW)       N         PL off (HIGH)       N         Blanking pulse (CBB)       CBB on (LOW)         CBB off (HIGH)       N         Input current       N         Phase locked loop (PLL)       Phase detector timing         Pulse duration       using scan composite video       1         using scan composite sync       1         time PL must be LOW       1	V √1-13 V 22-13 V 22-13 V 22-13 V 22-13	3,9 0 1,0		 3 5,5 0,5 5,5	v v v v
RL to V <sub>CC</sub> (12 V)       Y         Sandcastle input pulse (PL/CBB)       Phase lock pulse (PL)         PL on (LOW)       Y         PL off (HIGH)       Y         Blanking pulse (CBB)       CBB on (LOW)         CBB off (HIGH)       Y         Input current       Y         Phase detector timing       Pulse duration         using scan composite sync       t         time PL must be LOW       Y	V √1-13 V 22-13 V 22-13 V 22-13 V 22-13	3,9 0 1,0		 3 5,5 0,5 5,5	v v v v
Sandcastle input pulse (PL/CBB) Phase lock pulse (PL) PL on (LOW) PL off (HIGH) Blanking pulse (CBB) CBB on (LOW) CBB off (HIGH) Input current Phase locked loop (PLL) Phase detector timing Pulse duration using composite video time PL must be LOW	V22-13 V22-13 V22-13 V22-13 V22-13	3,9 0 1,0	10,1    	5,5 0,5 5,5	v v v
Phase lock pulse (PL)         PL on (LOW)         PL off (HIGH)         Blanking pulse (CBB)         CBB on (LOW)         CBB off (HIGH)         Input current         Phase locked loop (PLL)         Phase detector timing         Pulse duration         using scan composite video         time PL must be LOW	V22-13 V22-13 V22-13	3,9 0 1,0		5,5 0,5 5,5	v v v
PL on (LOW)       Y         PL off (HIGH)       Y         Blanking pulse (CBB)       Y         CBB on (LOW)       Y         CBB off (HIGH)       Y         Input current       Y         Phase locked loop (PLL)       Y         Phase detector timing       Y         Pulse duration       y         using scan composite video       Y         time PL must be LOW       Y	V22-13 V22-13 V22-13	3,9 0 1,0	-	5,5 0,5 5,5	v v v
PL off (HIGH)PLBlanking pulse (CBB)CBB on (LOW)CBB off (HIGH)PLInput currentPLPhase locked loop (PLL)Phase detector timingPulse durationusing composite videousing scan composite synctime PL must be LOW	V22-13 V22-13 V22-13	3,9 0 1,0	-	5,5 0,5 5,5	v v v
Blanking pulse (CBB)       Y         CBB on (LOW)       Y         CBB off (HIGH)       Y         Input current       H         Phase locked loop (PLL)       P         Phase detector timing       P         Pulse duration       using composite video       1         using scan composite sync       1         time PL must be LOW       1	√ <sub>22-13</sub> √ <sub>22-13</sub>	0 1,0	-	0,5 5,5	v v
CBB on (LOW)       Y         CBB off (HIGH)       Y         Input current       H         Phase locked loop (PLL)       P         Phase detector timing       P         Pulse duration       using composite video       1         using scan composite sync       1         time PL must be LOW       1	V22-13	1,0		5,5	v
CBB off (HIGH)NInput currentInput currentPhase locked loop (PLL)Phase detector timingPulse durationusing composite videousing scan composite synctime PL must be LOW	V22-13	1,0	-	5,5	v
Input current I Phase locked loop (PLL) Phase detector timing Pulse duration using composite video 1 using scan composite sync 1 time PL must be LOW			_		-
Phase locked loop (PLL)         Phase detector timing         Pulse duration         using composite video         using scan composite sync         time PL must be LOW	22	-10	-	+ 10	μA
Phase detector timing       Pulse duration       using composite video       using scan composite sync       time PL must be LOW					
Pulse duration using composite video 1 using scan composite sync 1 time PL must be LOW					
using composite video 1 using scan composite sync 1 time PL must be LOW					
using scan composite sync 1 time PL must be LOW					
time PL must be LOW	<sup>t</sup> p	-	2	_	μs
	<sup>t</sup> p	-	3	-	μs.
	<sup>t</sup> L	100		-	μs
6 MHz clock output (F6)					
A.C. output voltage (peak-to-peak value)	V17-13(p-p)	1	2	3	v
	V17-13(max)	4	_	8,5	V
	r; t <sub>f</sub>	20	_	40	ns
	C <sub>17-13</sub>	_	-	40	рF
Video recorder mode input (VCR)					
• • •	V <sub>10-13</sub>	0	_	0,8	v
	v 10-13 V 10-13	2,0	_	V <sub>CC</sub>	v
Input current	10-13	10		+ 10	μA


## CHARACTERISTICS (continued)


parameter	symbol	min.	typ.	max.	unit
Data slicer					
Data amplitude of video input (pin 27)					
video input level select LOW (pin 2)	V <sub>27-13</sub>	0,30	0,46	0,70	v
video input level select HIGH (pin 2)	V <sub>27-13</sub>	0,75	1,15	1,75	v
Teletext clock output					
A.C. output voltage		0.5	0.5	4 -	
(peak-to-peak value)	V14-13(p-p)	2,5	3,5	4,5	V
D.C. output voltage (centre)	V <sub>14-13</sub>	-	4	-	V
Load capacitance	CL	-	_	40	рF
Rise and fall times	t <sub>r</sub> ; t <sub>f</sub>	20	30	45	ns
Delay of falling edge relative to other edges of TTD	td	-20	0	+ 20	ns
Teletext data output					
A.C. output voltage (peak-to-peak value)	V <sub>15-13(p-p)</sub>	2,5	3,5	4,5	v
D.C. output voltage (centre)	V <sub>15-13</sub>	_	4		v
Load capacitance	Շլ	·	-	40	рF
Rise and fall times	t <sub>r</sub> ;t <sub>f</sub>	20	30	45	ns

#### APPLICATION INFORMATION



(1) Ceramic resonator e.g. Kyocera KBR 6,0M. Adjust the free-running frequency to 6010 kHz ± 5 kHz.





(1) Quartz crystal e.g. catalogue number 4322 143 04101. Adjust the free-running frequency to 6000,2 kHz ± 0,2 kHz.

Fig. 3b Application circuit using quartz crystal in PLL.

#### **APPLICATION INFORMATION (continued)**

#### **Component specifications**

Specifications of some external components in Fig. 3a and Fig. 3b.

#### Ceramic resonator (preferred type KBR 6,0 M, Kyocera; Fig. 3a)

Load resonance frequency (f) 6 MHz; adjustment tolerance ± 0,5%

Load capacitance (CL) 20 pF

Temperature range (T) -20 to + 70 °C; frequency tolerance ± 0,3% max.

Resonance resistance ( $R_r$ ) 6  $\Omega$  typ.

Motional capacitance (C1) 9 pF typ.

Static parallel capacitance (Co) 60 pF typ.

Ageing (10 years) f ± 0,3% max.

#### Quartz crystal

Load resonance frequency (f) 13,875 MHz; adjustment tolerance  $\pm$  40  $\cdot$  10<sup>-6</sup> Load capacitance (C<sub>L</sub>) 20 pF Temperature range (T) -20 to + 70 °C; frequency tolerance  $\pm$  30  $\cdot$  10<sup>-6</sup> max. Resonance resistance (R<sub>r</sub>) 10  $\Omega$  typ. 60  $\Omega$  max. Motional capacitance (C<sub>1</sub>) 19 fF typ. Static parallel capacitance (C<sub>0</sub>) 5 pF typ.

#### **Fixed inductance**

Inductance (L)  $15 \mu H \pm 20\%$ Quality factor (Q) 20 min.

Quartz crystal (preferred type catalogue number 4322 143 04101; Fig. 3b)

Load resonance frequency (f) 6 MHz; adjustment tolerance  $\pm$  40  $\cdot$  10<sup>-6</sup>

Load capacitance (CL) 20 pF

Temperature range (T) -20 to + 70 °C; frequency tolerance ± 30.10<sup>-6</sup> max.

Resonance resistance ( $R_r$ ) 60  $\Omega$ 

Motional capacitance (C1) 28 fF typ.

Static parallel capacitance (Co) 7 pF typ.

The function is quoted against the corresponding pin number.

#### 1. Synch output to TV

Output with dual polarity buffer, a load resistor to 0 V or + 12 V selects positive-going or negative-going syncs.

#### 2. Video input level select

When this pin is LOW a 1 V video input level is selected. When the pin is not connected it floats HIGH selecting a 2,5 V video input level.

#### 3. HF filter

The video signal for the h.f.-loss compensator is filtered by a 15 pF capacitor connected to this pin.

#### 4. Store h.f.

The h.f. amplitude is stored by a 1 nF capacitor connected to this pin.

#### 5. Store amplitude

The amplitude for the adaptive data slicer is stored by a 470 pF capacitor connected to this pin.

#### 6. Store zero level

The zero level for the adaptive data slicer is stored by a 22 nF capacitor connected to this pin.

#### 7. External data input

Current input for sliced teletext data from external device. Active HIGH level (current), low impedance input.

#### 8. Data timing

A 270 pF capacitor is connected to this pin for timing of the adaptive data slicer.

#### 9. Store phase

The output signal from the clock phase detector is stored by a 100 pF capacitor connected to this pin.

#### 10. Video tape recorder mode (VCR)

Signal input to command PLL into short time constant mode. Not used in application circuit Fig. 3a or Fig. 3b.

#### 11. Crystal

A 13,875 MHz crystal,  $2 \times data$  rate, connected in series with a 15 pF capacitor is applied via this pin to the oscillator and divide-by-two to provide the 6,9375 MHz clock signal.

#### 12. Clock filter

A filter for the 6,9375 MHz clock signal is connected to this pin.

#### 13. Ground (0 V)

#### 14. Teletext clock output (TTC)

Clock output for CCT (Computer Controlled Teletext).

#### **APPLICATION INFORMATION** (continued)

15. Teletext data output (TTD)

Data output for CCT.

#### 16. Supply voltage V<sub>CC</sub> (+ 12 V typ.)

#### 17. Clock output (F6)

6 MHz clock output for timing and sandcastle generation in CCT.

#### 18. Oscillator output (6 MHz)

A series resonant circuit is connected between this pin and pin 20 to control the nominal frequency of the VCO.

#### 19. Filter 2

A filter with a short time constant is connected to this pin for the horizontal phase detector. It is used in the video recorder mode and while the loop is locking up.

#### 20. Oscillator input (6 MHz)

See pin 18.

#### 21. Filter 1

A filter with a long time constant is connected to this pin for the horizontal phase detector.

#### 22. Sandcastle input pulse (PL/CBB)

This input accepts a sandcastle waveform, which is formed from PL and CBB from the CCT. Signal timing is shown in Fig. 4.

#### 23. Pulse timing resistor

The current for the pulse generator is defined by a 56 k $\Omega$  resistor connected to this pin.

#### 24. Pulse timing capacitor

The timing of the pulse generator is determined by a 220 pF capacitor connected to this pin.

#### 25. Video composite sync output (VCS)

This output signal is for CCT.

#### 26. Black level

The black level for the adaptive sync separator is stored by a 68 nF capacitor connected to this pin.

#### 27. Composite video input (CVS)

The composite video signal is input via a 2,2  $\mu\text{F}$  clamping capacitor to the adaptive sync separator.

#### 28. Text composite sync input (TCS)/Scan composite sync input (SCS)

TCS is input from CCT or SCS from external sync circuit. SCS is expected when there is no load resistor at pin 1. If pin 28 is not connected the sync output on pin 1 will be the composite video input at pin 27, internally buffered.




Fig. 4 Sandcastle waveform and timing.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



SAA5240

# EUROPEAN COMPUTER CONTROLLED TELETEXT CIRCUIT (EURO CCT)


#### GENERAL DESCRIPTION

The SAA5240 is a MOS N-channel integrated circuit which performs all the digital logic functions of a 625-line World System Teletext decoder. It operates in conjunction with the teletext video processor SAA5230, standard static RAM's and is controlled via the 2-wire I<sup>2</sup>C bus. The device can be used to provide videotex display conforming to a serial character attribute protocol.

#### Features

- Microcomputer controlled for flexibility
- High quality flicker-free display using a 12 x 10 character matrix
- Field flyback (lines 6 to 22), or full channel (all lines) data acquisition
- Up to four simultaneous page requests enabling acquisition during one magazine cycle
- Direct interface up to 8 K bytes static RAM
- Automatic language selection of up to three different languages
- 25th display row for software generated status messages

- Cursor control for videotex/telesoftware
- 7-bits parity or 8-bit data acquisition
- Ghost row reception option (extension packets)
- Standard I<sup>2</sup>C bus slave transceiver (slave address 0010001)
- Single 5 volt power supply
- Mask programmable character sets: SAA5240A; English, German, Swedish SAA5240B; Italian, German, French



PACKAGE OUTLINES 40-lead DIL; plastic (SOT-129).




Fig. 2 Pinning diagram.

Ρ	1	٧I	NI	N	G
---	---	----	----	---	---

1	V <sub>DD</sub>	Power supply: + 5 V power supply pin.
2, 3, 40	A11, A12, A10	Chapter Address: three outputs that select which 1 K byte chapter of external RAM is being accessed for any read or write cycle.
4	ŌĒ	Output Enable: active low output signal used to control the reading of the external RAM. It occurs continuously at a 1 MHz rate.
5	WE	Write Enable: active low output signal used to control the writing of data to the external RAM. It occurs for a valid write cycle only and is interleaved with the read cycles.
6	TTD	<b>Teletext Data:</b> input from the SAA5230 Video Input Processor (VIP2). It is clamped to $V_{SS}$ for 4 to 8 $\mu$ s of each television line to maintain the correct d.c. level following the external a.c. coupling.

7	ттс	<b>Teletext Clock:</b> 6,9375 MHz clock input from the SAA5230. It is internally a.c. coupled to an active clamp input buffer.
8	нок	Hamming O.K.: an active high output signal indicating reception of a valid teletext data line with no Hamming errors in the magazine or row bytes. It is reset at line rate.
9	F6	<b>Character display clock</b> : 6 MHz clock input from the SAA5230. It is internally a.c. coupled to an active clamp input buffer.
10	VCS	Video Composite Sync: input from the SAA5230 derived from the incoming video signal. Sync pulses are active high.
11	SAND	Sandcastle: 3-level sandcastle output to the SAA5230 containing the phase locking and colour burst blanking information.
12	TCS/SCS	<b>Text Composite Sync/Scan Composite Sync:</b> as an output an active low composite sync waveform (TCS) with interlaced or non-interlaced format (see Fig. 6) which is fed to the SAA5230 to drive the display timebases. Alternatively this pin can act as an input for an active low composite sync waveform (SCS) to 'slave' the display timing circuits.
13, 14, 15	R, G, B	Red, Blue, Green: these 3 open drain outputs are the character video signals to the television display circuits. They are active high and contain character and background information.
16	COR	<b>Contrast Reduction</b> : open drain, active low output which allows selective contrast reduction of the television picture to enhance a mixed mode display.
17	BLAN	Blanking: open drain, active high output which controls the blanking of the television picture for a normal text display and for a mixed display.
18	Y	<b>Character foreground</b> : open drain, active high video output signal containing all the foreground information displayed on the television screen (e.g. for driving a display printer).
19	SCL	Serial Clock: input signal which is the I <sup>2</sup> C bus clock from the microcontroller.
20	SDA	Serial Data: is the $l^2C$ bus data line. It is an input/output function with an open drain output.
21	V <sub>SS</sub>	Ground: 0 volts.
22-29	DO-D7	<b>8 RAM data lines:</b> 3-state input/output pins which carry the data bytes to and from the external RAM.
30-39	A0-A9	RAM address: 10 output signals that determine which byte location within a 1 K byte chapter of external RAM is accessed for any read or write cycle.

## RATINGS

Limiting values in accordance with the Absolute Maximum System	i (IEC 134)	
Supply voltage range (pin 1)	V <sub>DD</sub>	–0,3 to +7,5 V
Input voltage range VCS, SDA, SCL, D0-D7	V <sub>I</sub>	–0,3 to +7,5 V
TTC, TTD, F6, TCS/SCS	Vi	0,3 to + 10,0 V
Output voltage range SAND, A0-A12, OE, WE, D0-D7, SDA, HOK, R, G, B, BLAN, COR, Y TCS/SCS	V <sub>O</sub> Vo	—0,3 to   + 7,5  V —0,3 to + 10,0  V
Storage temperature range	∨0 T <sub>stg</sub>	-20 to $+125$ °C
Operating ambient temperature range	T <sub>amb</sub>	-20 to +70 °C

### CHARACTERISTICS

 $V_{DD}$  = 5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = 25 <sup>o</sup>C unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
SUPPLY					
Supply voltage (pin 1)	V <sub>DD</sub>	4,5	5,0	5,5	v
Supply current (pin 1)	IDD		160	-	mA
INPUTS (note 1)					
TTD (note 2)					
External coupling capacitor	C <sub>ext</sub>	-	-	50	nF
Input voltage (peak-to-peak value)	V <sub>I(p-p)</sub>	2,0	_	7,0	v
Input data rise and fall times (note 3)	t <sub>r</sub> , t <sub>f</sub>	10	-	80	ns
Input data set-up time (note 4)	t <sub>DS</sub>	40	_	-	ns
Input data hold time (note 4)	tDH	40	-		ns
Input leakage current at V <sub>I</sub> = 0 to 10 V	ILI		_	20	μA
Input capacitance		_	_	7	pF
				-	P'
TTC; F6 (note 5)					
D.C. input voltage range	VI	-0,3	-	+ 10,0	V
A.C. input voltage (peak-to-peak value)	V <sub>I(p-p)</sub>	1,0	-	7,0	V
Input peaks relative to 50% duty cycle	± Vp	0,2	_	3,5	V
TTC clock frequency	fttc	_	6,9375	-	MHz
F6 clock frequency	<sup>f</sup> F6	-	6,0		MHz
Clock rise and fall times (note 3)	t <sub>r</sub> , t <sub>f</sub>	10	-	80	ns
Input leakage current at V <sub>I</sub> = 0 to 10 V	I ILI	_	<u> </u>	20	μA
Input capacitance	CI	_	-	7	pF
VCS					
Input voltage LOW	VIL	0	_	0,8	v
Input voltage HIGH		2,0	_	0,0 V <sub>DD</sub>	v
Input rise and fall times (note 3)	t <sub>r</sub> , t <sub>f</sub>		_	▼DD 500	ns
Input leakage current	י <b>רי י</b> ד	-		500	113
at $V_1 = 5.5 V$	ILI	_	_	10	μA
Input capacitance	CI	_	_	7	рF

# CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
SCL					
Input voltage LOW	VIL	0	-	1,5	v
Input voltage HIGH	VIH	3,0	-	VDD	v
SCL clock frequency	fSCL	0	-	100	kHz
Input rise and fall times (note 3)	t <sub>r</sub> , t <sub>f</sub>	-	-	2	μs
Input leakage current					
at V <sub>I</sub> = 5,5 V	1	-	-	10	μA
Input capacitance	CI	-	-	7	рF
INPUT/OUTPUTS (note 6)					
TCS (output)/SCS (input)					
Input voltage LOW	VIL	0	-	1,5	v
Input voltage HIGH	VIH	3,5	-	10,0	V
Input rise and fall times (note 3)	t <sub>r</sub> , t <sub>f</sub>	-	-	500	ns
Input leakage current at V <sub>I</sub> = 0 to 10 V					
and output in high impedance state	±ILI	-	-	10	μA
Input capacitance	CI	-	-	7	pF
Output voltage LOW					
at $I_{OL} = 1,6 \text{ mA}$	VOL	0	-	0,4	V
Output voltage HIGH at -I <sub>OH</sub> = 0,2 mA	V <sub>OH</sub>	2,4		V <sub>DD</sub>	v
at $I_{OH} = 0.1 \text{ mA}$	VOH VOH	2,4	_	6,0	v
Output rise and fall times	0				
between 0,6 V and 2,2 V levels	t <sub>r</sub> , t <sub>f</sub>	-	-	100	ns
Load capacitance	CL	-	-	50	рF
SDA (note 7)					
Input voltage LOW	VIL	0	-	1,5	v
Input voltage HIGH	VIH	3,0	_	V <sub>DD</sub>	v
Input rise and fall times (note 3)	t <sub>r</sub> , t <sub>f</sub>	-	_	2	μs
Input leakage current					
at $V_{I} = 5,5 V$ with output off	I LI		-	10	μA
Input capacitance	CI	-	1 - n	7	pF
Output voltage LOW	N.			0.5	
at $I_{OL} = 3 \text{ mA}$	VOL	0	_	0,5	V
Output fall time between 3,0 V and 1,0 V levels	t <sub>f</sub>	_	_	200	ns
Load capacitance		_	_	400	pF
en	Ľ	1	1		

# European computer controlled teletext circuit

# SAA5240

parameter	symbol	min.	typ.	max.	unit
INPUT/OUTPUTS (continued)					
<b>D0-D7</b> (note 8)					
Input voltage LOW	VIL	0	_	0,8	V
Input voltage HIGH	VIH	2,0	-	V <sub>DD</sub>	V
Input leakage current at V <sub>I</sub> = 0 V to 5,5 V and output in high impedance state				10	
Input capacitance	<sup>±  </sup> Li   Ci		_	7	μA pF
Output voltage LOW		-	_	1	рг
at $I_{OL} = 1,6 \text{ mA}$	VOL	0	_	0,4	v
Output voltage HIGH	UL				
at —I <sub>OH</sub> = 0,2 mA	V <sub>OH</sub>	2,4	-	V <sub>DD</sub>	V
Output rise and fall times					
between 0,6 V and 2,2 V levels	t <sub>r</sub> , t <sub>f</sub>	-	-	50	ns
Load capacitance	CL	-	-	120	рF
OUTPUTS (note 6)					
A0-A12; OE; WE (note 8)					
Output voltage LOW at I <sub>OL</sub> = 1,6 mA	VOL	0	_	0,4	v
Output voltage HIGH	02				
atI <sub>OH</sub> = 0,2 mA	∨он	2,4	-	V <sub>DD</sub>	V
Output rise and fall times between 0,6 V and 2,2 V levels	t <sub>r</sub> , t <sub>f</sub>	_	_	50	ns
Load capacitance	CL	-	-	120	pF
HOK (note 9)	-				
Output voltage LOW					
at $I_{OL} = 1,6 \text{ mA}$	VOL	0	-	0,4	v
Output voltage HIGH					
at –I <sub>OH</sub> = 0,2 mA	∨он	2,4	-	V <sub>DD</sub>	V
Output rise and fall times				100	
between 0,6 V and 2,2 V levels	t <sub>r</sub> , t <sub>f</sub>	-	-	100	ns
Load capacitance	CL	-	-	50	pF
SAND (note 9)					
Output voltage LOW					
at I <sub>OL</sub> = 0,2 mA	VOL	0	-	0,2	V
Output voltage INTERMEDIATE at $I_{OL} = \pm 30 \ \mu A$	v <sub>OI</sub>	1,3	-	2,7	v

August 1984


# CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
SAND (continued)					
Output voltage HIGH at I <sub>OH</sub> = 0 to -30 μA	V <sub>OH</sub>	4,2	-	V <sub>DD</sub>	v
Output rise time V <sub>OL</sub> to V <sub>OI</sub> between 0,4 V and 1,1 V levels	t <sub>r1</sub>	_	-	400	ns
Output rise time V <sub>OI</sub> to V <sub>OH</sub> between 2,9 V and 4,0 V levels	t <sub>r2</sub>	_	_	200	ns
Output fall time V <sub>OH</sub> to V <sub>OL</sub> between 4,0 V and 0,4 V levels	t <sub>f</sub>	_	_	50	ns
Load capacitance	CL	-	-	30	рF
R; G; B; COR; BLAN; Y (note 10)					
Output voltage LOW					
at I <sub>OL</sub> = 2 mA	VOL	0	-	0,4	v
Output voltage LOW at I <sub>OL</sub> = 5 mA	VOL	0		1,0	v
Pull-up voltage as seen at pin	VPU	_	-	6,0	v
Output fall time with a load resistor of 1,2 k $\Omega$ to 6 V and measured between 5,5 V and 1,5 V	t <sub>f</sub>	_	_	20	ns
Skew delay between outputs with a load resistor of 1,2 k $\Omega$ to 6 V and measured on the falling edges at 3,5 V	tour			20	20
Load capacitance	<sup>t</sup> SK CL	-	-	20	ns pF
Output leakage current		_	_	20	μг
at $V_{PU} = 0$ to 6 V with output off	ILO	_	-	10	μA
TIMING					
I <sup>2</sup> C bus (note 11)					
Clock low period	tLOW	4	_	_	μs
Clock high period	tHIGH	4	-	_	μs
Data set-up time	<sup>t</sup> SU; DAT	250		_	ns
Data hold time	tHD; DAT	170	_ <sup>1</sup>	_	ns
Stop set-up time from clock high	tSU; STO	4	-	-	μs
Start set-up time following a stop	tBUF	4	-	_	μs
Start hold time	<sup>t</sup> HD; STA	4	-	-	μs
Start set-up time following clock low to high transition	<sup>t</sup> SU; STA	4	_	_	μs


parameter	symbol	min.	typ.	max.	unit
TIMING (continued)					
Memory interface (note 12)					
Cycle time	tCY	-	500	-	ns
Address change to $\overline{OE}$ LOW	tOE	60	-	-	ns
Address active time	tADDR	450	500	-	ns
OE pulse duration	tOEW	320	-	-	ns
Access time from $\overline{OE}$ to data valid	<sup>t</sup> ACC	-	-	200	ns
Data hold time from OE HIGH or address change	tDH	0	_	_	ns
Address change to WE LOW	tWE	40	_	_	ns
WE pulse duration	tWEW	200	-	_	ns
Data set-up time to WE HIGH	t <sub>DS</sub>	100	-	_	ns
Data hold time from WE HIGH	tDHWE	20	-	-	ns
Write recovery time	tWR	25	-	-	ns

# Notes to the characteristics

- 1. All inputs are protected against static charge under normal handling.
- 2. The TTD input incorporates an internal clamping diode in addition to the active clamping transistor (see Fig. 3).
- 3. Rise and fall times between 10% and 90% levels.
- 4. Teletext input data set-up and hold times are with respect to a 50% duty cycle level of the rising edge of the teletext clock input (TTC). Data stable  $1 \ge 2,0$  V; data stable  $0 \le 0,8$  V (see Fig. 4).
- 5. The TTC and F6 inputs have internal clamping diodes and are a.c. coupled (see Fig. 3).
- All outputs and input/outputs are protected against static charge under normal handling and connection to V<sub>DD</sub> and V<sub>SS</sub>.
- 7. For details of I<sup>2</sup>C bus timing see Fig. 8.
- 8. For details of RAM timing see Fig. 9.
- 9. For details of synchronization and HOK timing see Fig. 5.
- 10. For details of display output timing see Fig. 7.
- 11. The I<sup>2</sup>C bus timings are referred to  $V_{IH}$  = 3 V and  $V_{IL}$  = 1,5 V. For waveforms see Fig. 8.
- 12. The memory interface timings are referred to  $V_{1L}$  = 1,5 V. For waveforms see Fig. 9.








shaded regions equal in area


7Z91395

(b)



European computer controlled teletext circuit

SAA5240



Data stable: 1 is  $\geq$  2,0 V; 0 is  $\leq$  0,8 V.

Fig. 4 Teletext data input timing.







Fig. 5 Synchronization and HOK timing.



Line sync pulses ( $\overline{LSP}$ ), equalizing pulses ( $\overline{EP}$ ) and broad pulses ( $\overline{BP}$ ) are combined to provide the text composite sync waveform ( $\overline{TCS}$ ) as shown. All timings measured from falling edge of  $\overline{LSP}$  with a tolerance of  $\pm$  100 ns.

Fig. 6 Composite sync waveforms.










Fig. 8 I<sup>2</sup>C bus timing.






Fig. 9 Memory interface timing (a) read (b) write.

#### DEVELOPMENT DATA





European computer controlled teletext circuit

**SAA5240** 

August 1984

#### APPLICATION INFORMATION (continued)

### EURO CCT page memory organization

The organization of a page memory is shown in Fig. 11. The EURO CCT provides an additional row compared with first generation decoders bringing the display format up to 40 characters by 25 rows. Rows 0 to 23 form the teletext page as broadcast and row 24 is the extra row available for usergenerated status messages.

### A MORE DETAILED DESCRIPTION OF CCT OPERATION AND APPLICATION IS AVAILABLE ON REQUEST.




Fig. 11 Page memory organization.

Table 1 Row 25 received control data format

-	DUO	DTO		1470			07	014		
D0	PU0	PTO	MUO	мто	HUO	НТО	C7	C11	MAG0	0
D1	PU1	PT1	MU1	MT1	HU1	HT1	C8	C12	MAG1	0
D2	PU2	PT2	MU2	MT2	HU2	C5	C9	C13	MAG2	0
D3	PU3	PT3	MU3	C4	HU3	C6	C10	C14	0	0
D4	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	FOUND	0
D5	0	0	0	0	0	0	0	0	0	PBLF
D6	0	0	0	0	0	0	0	0	0	0
D7	0	0	0	0	0	0	0	0	0	0
	L	1	1	1				L	L	J
Colu	ımn 0	1	2	3	4	5	6	7	8	9
Whe	re:									
MAG	G m	agazine	)			MU	minut	es units		
PU	-	age units	page nu	mber		MT		es tens		
PT	•	•	pagena			HU	hours		page su	b-code
1.3										
F=5- = 5 - E E						HT hours tens				
						C4-C14	transr	nitted con	troi dits	
HAN	И.ER Н	amming er	ror in corr	esponding	byte					

### Row 0

Row 0 is for the page header. The first seven columns (0 to 6) are free for status messages. The eighth is an alphanumeric white or green control character, written automatically by EURO CCT to give a green rolling header when a page is being looked for. The last eight characters are for rolling time.

#### Row 25

The first 10 bytes of row 25 contain control data relating to the received page. Seven digits are used to identify a page as shown in Table 1. The remaining 14 bytes are free for use by the microcomputer.

#### **Register maps**

EURO CCT mode registers R1 to R11 are shown in Table 2. R1 to R10 are WRITE only; R11 is READ/WRITE.

Register map (R3), for page requests, is shown in detail in Table 3.

D7	D6	D5	D4	D3	D2	D1	D0			
ТА	7 + P/ 8 BIT	ACQ. ON/OFF	GHOST ROW ENABLE	DEW/ FULL FIELD	TCS ON	T1	то		R1	Mode
-	BANK SELECT A2	ACQ. CCT A1	ACQ. CCT A0	ТВ	START COLUMN SC2	START COLUMN SC1	START COLUMN SCO		R2	Page request address
-	-		PRD4	PRD3	PRD2	PRD1	PR D0		R3	Page request data
-	-	-	-	-	A2	A1	A0	h	R4	Display chapter
BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN		R5	Display control (normal)
BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN		R6	Display control (newsflash/subtitle)
STATUS ROW BTM/TOP	CURSOR ON	CONCEAL/ REVEAL	ТОР/ ВОТТОМ	SINGLE/ DOUBLE HEIGHT	BOX ON 24	BOX ON 1-23	BOX ON 0		R7	Display mode
-	-	-	-	CLEAR MEM.	A2	A1	A0		R8	Active chapter
-	-	-	R4	R3	R2	R1	R0	K	R9	Active row
-	-	C5	C4	СЗ	C2	C1	со	K	R10	Active column
D7 (R/W)	D6 (R/W)	D5 (R/W)	D4 (R/W)	D3 (R/W)	D2 (R/W)	D1 (R/W)	D0 (R/W)		R11	Active data

#### Table 2 EURO CCT register map

- bit does not exist

### Notes to Table 2

The arrows shown on the right of the register map indicate that the register auto-increments to the next one on the following I<sup>2</sup>C transmission byte. TA and TB must be logic 0 for normal operation. All bits in registers R1 to R10 are cleared to logic 0 on power-up except bits D0 and D1 of registers R5 and R6 which are set to logic 1.

All memory is cleared to 'space' (00100000) on power-up, except row 0 column 7 chapter 0, which is 'alpha white' (00000111) as the acquisition circuit is enabled but all pages are on hold.

# **APPLICATION INFORMATION** (continued)

Table 2 (continued)	
Where:	
R1 Mode	
T.O, T1 TCS ON <u>DEW</u> /FULL FIELD 7 + P/8 BIT	interlace/non interlace 312/313 line control text composite sync or direct sync select field-flyback or full channel mode 7 bits with parity checking or 8-bit mode
TA, TB	test bits; 0 for normal operation
R2 Page request address	
START COLUMN ACQ CCT BANK SELECT	start column for page request data selects one of four acquisition circuits selects bank of four pages being addressed for acquisition
R3 Page request data	see Table 3
R4 Display chapter	determines which of the 8 pages is displayed
R5, R6 Display control PON TEXT COR BKGND	for normal and newsflash/subtitle picture on text on contrast reduction on background colour on
These functions have IN and	OUT referring to inside and outside the boxing function respectively.
R7 Display mode	
BOX ON 0 (1-23, 24) STATUS ROW BTM/TOP	boxing function allowed on row 0 (row 1-23, 24) row 25 displayed above or below the main text
R8 to R11	active chapter, row, column and data information written to or read from page memory via the $l^2C$ bus.

Start PRD0 PRD4 PRD3 PRD2 PRD1 Column 0 Do care HOLD MAG2 MAG1 MAG0 Magazine Do care PT3 PT2 PT1 PT0 Page tens Do care PU3 PU2 PU1 PUO Page units Do care HT1 нто Х Х Hours tens Do care HU3 HU2 HU1 HU0 Hours units Do care х MT2 MT1 мто Minutes tens Do care MU3 MU2 MU1 MUO Minutes units

## Table 3 Register map for page requests (R3)

## Notes to Table 3

Abbreviations are as for Table 1 except for D0 CARE bits.

When the D0 CARE bit is set to logic 1 this means the corresponding digit is to be taken into account for page requests. If the D0 CARE bit is set to logic 0 the digit is ignored. This allows, for example, 'normal' or 'timed page' selection.

If HOLD is set LOW, the page is held and not updated.

There are four groups of data shown in Table 3, one for each acquisition circuit (four simultaneous page requests).

Columns auto-increment on successive I<sup>2</sup>C transmission bytes.

1

2

3

4

5

# **APPLICATION INFORMATION (continued)**

### CHARACTER SETS

The UK teletext specification allows the selection of national character sets via the page header transmission bits, C12 to C14 as shown in Table 4. The basic 96 character sets differ only in the 13 national option characters as indicated in Tables 8 and 9 with reference to their table position in the basic character matrix shown in Table 7. EURO CCT automatically decodes control bits C12 to C14. Other combinations of C12 to C14 are defaulted to SAA5240A (English); SAA5240B (German). With 8-bit decoding the character matrices are shown in Table 5 and 6.

Table 4 Selection of national character sets

РНСВ	ENGLISH	GERMAN	SWEDISH	ITALIAN	FRENCH
C12	0	0	0	0	1
C13	0	0	1	1	0
C14	0	1	0	1	0

Where:

PHCB page header control bits.




Fig. 12 Character format.

B	Ł	- 8 b	,		0	0	0 0		0	or 1	0 or 1	0 or 1	0 0	or 1.	0 c	or 1	1	1
T S			b6 -	> ; ->	0	0		1 0		1 1	o o	0		1 0		1 1	0 0	0 1
b4 ∳	bg ∳	b2 ∳	ib1 ∳	010	<sup>umn</sup> 0	1	2	<b>2</b> a	3	3a	4	5	6	6a	7	7a	8	9
0	0	0	0	й О	alpha– numerics black	graphics black			O		S	P	•		p		Q	É
0	0	0	1	1	alpha– numerics red	graphics red			1		A	Q	a		q			é
0	0	1	0	2	alpha– numerics green	graphics green	77		2		B	R	Ь		-		14	ä
0	0	1	1	3	alpha– numerics yellow	graphics yellow	#		3		С	5	C		S		£	#
0	1	0	0	4	alpha numerics blue	graphics blue	\$		4		D	T	d		t		\$	¥
0	1	0	1	5	alpha numerics magenta	graphics magenta	%		5		E	U	e		u	~	G	Ð
0	1	1	0	6	alpha– numerics cyan	graphics cyan	8		6		F	V	F		$\checkmark$		Ð	0
0	1	1	1	7	** alpha– numerics white	graphics white	7				G	W	g		W		2	Ð
1	0	0	0	8	flash	conceal display	(		8		Η	X	h		×			ö
1	0	0	1	9	** steady	** contiguous graphics	2		9		I	Y	ī		У		3,	å
1	0	1	Ó	10	** end box	separated graphics	ж				J	Ζ	Ţ.		Z		-	ü
1	0	1	1	11	start box	ESC *	+		;		К	Ä	k		ä		-	Ä
1	1	0	0	12	** normal height	black ** back ground	,		<			Ö	1		ö		12	Ö
1	1	0	1	13	double height	new back– ground					Μ	Ü	m		ü		+	Å
1	1	1	0	14	<u>so</u> *	hold graphics	•		Y		N		n		ദ		1	Ü
1	1	1	1	15	* <u>SI</u>	** release graphics			?		0		0				#	

Table 5 Character data input decoding (SAA5240A)

\* These control characters are reserved for compatibility with other data codes.

\*\* These control characters are presumed before each row begins.

## APPLICATION INFORMATION (continued)

Table 6 Character data input decoding (SAA5240B)

B I T S	b	b7	°6 -		0 0 0	0 0 0	0 c 0		0 0		0 or 1 1 0	0 or 1 1 0	0 c 1	or 1. 1 0	0 c 1	1	1 0 0	1 0 0
	b3 ↓	b₂ ↓	b1 ↓		<sup>,,,,,</sup> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1	2	2a	3 ,	3a	0 4	5	6	6a	7	1 7a	8	1 9
0	o	0		Log 0	alpha– numerics black	graphics black			0		é	P	ù		р		S	à
0	0	0	1	1	alpha– numerics red	graphics red			1		A	Q	a		q		•	è
0	0	1	0	2	alpha– numerics green	graphics green	77		2		B	R	b		-1		ä	â
0	0	1	1	3	alpha– numerics yellow	graphics yellow	£		3		С	S	C		S		#	é
0	1	0	0	4	alpha– numerics blue	graphics blue	\$		4		D	T	d		t		\$	ï
0	1	0	1	5	alpha– numerics magenta	graphics magenta	%		5		E	U	Ø		u		C	Ð
0	1	1	0	6	alpha– numerics cyan	graphics cyan	8.		6		F	V	F		$\mathbf{\sim}$		Ð	D
0	1	1	1	7	alpha- numerics white	graphics white	7		7		G	W	g		W		?)	Ð
1	0	0	0	8	flash	conceal display	C		8		H	X	h		×		ö	ô
1	0	0	1	9	** steady	** contiguous graphics	)		9		I	Y	i		Y		ü	û
1	0	1	0	10	** end box	separated graphics	ж				J	Ζ	j		Z		ദ	ç
1	0	1	1	11	start box	ESC *	-		:		К	Ð	k		à		Ä	ë
1	1	0	0	12	** normal height	black ** back- ground	,		<		L	ç	1		ò		Ö	ê
1	1	0	1	13	double height	new back– ground			=		M	->-	m		è		Ü	ù
1	1	1	0	14	<u>so</u> *	hold graphics	•		>		N	1	n		ì		$\mathbf{}$	î
1	1	1	1	15	* <u>SI</u>	** release graphics			?		O	#	O					#
														•		-	7	Z91484

\* These control characters are reserved for compatibity with other data codes.

\*\* These control characters are presumed before each row begins.

#### Notes to Tables 5 and 6

- 1. Control characters shown in columns 0 and 1 are normally displayed as spaces.
- 2. Codes may be referred to by column and row. For example 2/5 refers to %.
- 3. Black represents displayed colour. White represents background.
- 4. Character rectangle shown as follows:  $\Box$
- 5. The SAA5240A national option characters are shown in Table 8.
- 6. The SAA5240B national option characters are shown in Table 9.
- 7. Characters 8/6, 8/7, 9/5, 9/6 and 9/7 are special characters to combine with character 8/5.
- 8. With bit 8 = 0 national option characters will be decoded according to the setting of control bits C12 to C14 (see Table 4).

## **APPLICATION INFORMATION (continued)**

### Table 7 SAA5240 basic character matrix

2/0	2/8	3/0	3/8	4/0 NC	4/8	5/0	5/8	6/0 NC	6/8	7/0	
			3/9		4/9		5/9				
2/2			3/10		4/10	5/2					
2/3 NC		3/3	3/11			5/3	5/11 NC	6/3			7/11 NC
2/4	2/12		3/12		4/12	5/4	5/12 NC		6/12		7/12 NC
2/5	2/13	3/5	3/13	4/5	4/13	5/5	5/13	6/5	6/13	7/5	7/13
							NC				NC
2/6	2/14	3/6	3/14	4/6	4/14	5/6	5/14	6/6		7/6	7/14
							NC				NC
2/7	2/15				4/15		5/15 NC	6/7	6/15		7/15

Where: NC national option character position.

August 1984


7Z91405

# Table 8 SAA5240A character set (national option characters)

ENGLISH						
			5/11	5/12	5/13	
			7/12	7/13		
GERMAN						
			5/11	5/12	5/13	
5/15			7/12		7/14	
SWEDISH						
	2/4		5/11	5/12	5/13	
5/15		7/11				7Z91403

### **APPLICATION INFORMATION** (continued)

Table 9 SAA5240B character set (national option characters)





Purchase of Philips'  $I^2C$  components conveys a license under the Philips'  $I^2C$  patent to use the components in the  $I^2C$ -system provided the system conforms to the  $I^2C$  specifications defined by Philips.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

SAA5350

# SINGLE-CHIP COLOUR CRT CONTROLLER (EUROM)

### **GENERAL DESCRIPTION**

The SAA5350 EUROM is a single-chip VLSI NMOS crt controller capable of handling all display functions required by the CEPT videotex terminal, model A4. Only minimal hardware is required to produce a videotex terminal using EUROM – the simplest configuration needs just a microcontroller and 4 Kbytes of display memory.

#### Features


- Minimal additional hardware required
- Screen formats of 40/80 character by 1-to-25 row display
- 512 alphanumeric or graphical characters on-chip or extendable off-chip
- Serial attribute storage (STACK) and parallel attribute storage
- Dynamically redefinable character (DRCS) capability over full field
- Interfaces with 8/16-bit microprocessors with optional direct memory access
- On-chip scroll map minimizes data to be transferred when scrolling
- On-chip colour map RAM (4096 locations) and three on-chip digital-to-analogue converters allow 32 colours on-screen
- On-chip digital-to-analogue converters are non-linear to compensate for crt non-linearity
- Memory interface capable of supporting multi-page terminals. EUROM can access up to 128 Kbytes of display memory
- Programmable cursor
- Programmable local status row
- Three synchronization modes:

stand-alonebuilt-in oscillator operating with an external 6 MHz crystalsimple slavedirectly synchronized from the source of text composite syncphase-locked slaveindirect synchronization allows picture-in-text displays (e.g. VCR/VLP videowith text overlay)with text overlay

- On-chip timing composite sync output
- Zoom feature which allows the height of any group of rows to be increased to enhance legibility

PACKAGE OUTLINE 40-lead DIL; plastic (SOT-129).





# PINNING

	9	
1	TEST	Input to be connected to V <sub>SS</sub> .
2	BUFEN	Buffer enable input to the 8-bit link-through buffer.
3	RË	Register enable input. This enables A1 to A6 and $\overline{\text{UDS}}$ as inputs, and D8 to D15 as input/outputs.
4 to 19	A16 to A1/ D15 to D0	Multiplexed address and data bus input/outputs. These pins also function as the 8-bit link-through buffer.
20	V <sub>SS</sub>	Ground (0 V).
21	REF	Analogue reference input.
22 23 24	B G R	Analogue outputs (signals are gamma-corrected).
25	VDS	Switching output for dot, screen (row), box and window video data; for use when video signal is present (e.g. from tv, VLP, alpha + photographic layer). This output is LOW for tv display and HIGH for text and will inter- face directly with a number of colour decoder ICs (e.g. TDA3560, TDA3505).
26	OD	Output disable causing R, G, B and $\overline{\text{VDS}}$ outputs to go to high-impedance state. Can be used at dot-rate.
27	CLKO	12 MHz clock output for hard-copy dot synchronization (referenced to output dots).
28	SAND	Sandcastle feedback output for SAA5230 teletext video processor or other circuit. Used when the display must be locked to the video source (e.g. VLP). The phase-lock part of the sandcastle waveform can be disabled to allow free-running of the SAA5230 phase-locked loop.
29	F1/6	1 MHz or 6 MHz output.
30	F6	6 MHz clock input (e.g. from SAA5230). Internal a.c. coupling is provided.
31	VCS/OSCO	Video composite sync input (e.g. from SAA5230) for phase reference of vertical display timing when locking to a video source (e.g. VLP) or, in stand-alone sync mode, output from internal oscillator circuit (fixed frequency).
32	TCS	Text composite sync input/output depending on master/slave status.
33	FS/DDA	Field sync pulse output or defined-display-area flag output (both referenced to output dots).
34	UDS	Upper data strobe input/output.
35	LDS	Lower data strobe output.
36	DTACK	Data transfer acknowledge (open drain output).
37	BR	Bus request to microprocessor (open drain output).
38	ĀS	Address strobe output to external address latches.
39	R/₩ (S/R)	Read/write input/output. Also serves as send/receive for the link-through buffer.
40	V <sub>DD</sub>	Positive supply voltage (+ 5 V).

**PINNING** (continued)




Fig. 2 Pinning diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 40)	V <sub>DD</sub>	-0,3 to + 7,5 V
Maximum input voltage (except F6, TCS, REF)	V <sub>Imax</sub>	-0,3 to + 7,5 V
Maximum input voltage (F6, TCS)	V <sub>Imax</sub>	0,3 to + 10,0 V
Maximum input voltage (REF)	V <sub>REF</sub>	-0,3 to + 3,0 V
Maximum output voltage	V <sub>Omax</sub>	-0,3 to + 7,5 V
Maximum output current	lOmax	10 mA
Operating ambient temperature range	T <sub>amb</sub>	-20 to + 70 °C
Storage temperature range	τ <sub>stg</sub>	-55 to + 125 °C

Outputs other than CLKO, OSCO, R, G, B, and VDS are short-circuit protected.

## CHARACTERISTICS

 $V_{DD}$  = 5 V  $\pm$  10%;  $V_{SS}$  = 0 V;  $T_{amb}$  = -20 to + 70  $^{o}C$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
SUPPLY					
Supply voltage (pin 40)	V <sub>DD</sub>	4,5	5,0	5,5	v
Supply current (pin 40)	IDD	-	-	350	mA
INPUTS					
F6 (note 1)					
Slave modes (Fig. 3)					
Input voltage (peak-to-peak value)	V <sub>I (p-p)</sub>	1,0	_	7,0	v
Input peaks relative to 50% duty factor	± Vp	0,2	_	3,5	v
Input leakage current at V <sub>I</sub> = 0 to 10 V; T <sub>amb</sub> = 25 <sup>o</sup> C	I <sub>LI</sub>	_	_	20	μA
Input capacitance	Ci	_	-	12	pF
Stand-alone mode (Fig. 4)					
Series capacitance of crystal	C <sub>1</sub>	_	28	_	fF
Parallel capacitance of crystal	CO	-	7,1	_	рF
Resonance resistance of crystal	Rr	_	_	60	Ω
Gain of circuit	G	-	-	tbf	V/V
BUFEN, RE, OD					
Input voltage LOW	VIL	0	_	0,8	v
Input voltage HIGH	VIH	2,0	_	6,5	v
Input current at					
V <sub>I</sub> = 0 to V <sub>DD</sub> + 0,3 V; T <sub>amb</sub> = 25 <sup>o</sup> C	Ц I	-10	-	+ 10	μA
Input capacitance	Cl	-	-	7	pF
REF (Fig. 5)					
Input voltage	V <sub>REF</sub>	0	1 to 2	2,7	v
Resistance (pin 21 to pin 20) with REF supply and R, G, B outputs OFF	R <sub>REF</sub>		125	-	Ω

# CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
OUTPUTS					
SAND					
Output voltage high level at I <sub>O</sub> = 0 to –30 μA	∨он	4,2	_	V <sub>DD</sub>	v
Output voltage intermediate level at $I_0 = -30$ to + 30 $\mu$ A	VOI	1,3	2,0	2,7	v
Output voltage low level at I <sub>O</sub> = 0,2 mA	VOL	0	_	0,2	v
Load capacitance	CL	-	-	30	рF
F1/6, CLKO, DDA/FS					
Output voltage HIGH at I <sub>OH</sub> = -200 μA	V <sub>OH</sub>	2,4		V <sub>DD</sub>	v
Output voltage LOW at I <sub>OL</sub> = 3,2 mA	VOL	0	-	0,4	v_
Load capacitance	сL	-		50	pF
LDS, AS					
Output voltage HIGH at $I_{OH} = -200 \mu A$	V <sub>OH</sub>	2,4	_	V <sub>DD</sub>	v
Output voltage LOW at I <sub>OL</sub> = 3,2 mA	VOL	0	-	0,4	v
Load capacitance	CL	-	-	200	pF
DTACK, BR (open drain outputs)					
Output voltage LOW at $I_{OL}$ = 3,2 mA	VOL	0	-	0,4	v
Load capacitance	CL	-	-	150	pF
Capacitance (OFF state)	COFF	-	-	7	pF
R, G, B (note 2)					
Output voltage HIGH (note 3) at $I_{OH} = -100 \ \mu A; V_{BEF} = 2,7 V$	v <sub>он</sub>	2,4	_		v
Output voltage LOW at IOL = 2 mA	VOL	_	— ·	0,4	v
Output resistance during line blanking	ROBL			150	Ω
Output capacitance (OFF state)	COFF	-		12	pF
Output leakage current (OFF state) at V <sub>I</sub> = 0 to V <sub>DD</sub> + 0,3 V;					
T <sub>amb</sub> = 25 °C	OFF	_10	-	+ 10	μA

parameter	symbol	min.	typ.	max.	unit
VDS					
Output voltage HIGH at I <sub>OH</sub> = $-250 \mu$ A	V <sub>OH</sub>	2,4	_	VDD	V
Output voltage LOW at I <sub>OL</sub> = 2 mA	VOL	0		0,4	V
Output voltage LOW at I <sub>OL</sub> = 1 mA	VOL	0	-	0,2	V
Output leakage current (OFF state) at V <sub>I</sub> = 0 to V <sub>DD</sub> +0,3 V; T <sub>amb</sub> = 25 °C	IOFF	-10	_	+ 10	μA
INPUT/OUTPUTS					
VCS/OSCO					
Input voltage HIGH	VIH	2,0	_	6,0	V
Input voltage LOW	VIL	0	_	0,8	V
Input current (output OFF) at $V_1 = 0$ to $V_{DD}$ +0,3 V; $T_{amb} = 25 \ ^{\circ}C$	1	-10	_	+ 10	μA
Input capacitance	CI	-	-	10	pF
TCS					
Input voltage HIGH	VIH	3,5	_	10,0	V
Input voltage LOW		0	_	1,5	v
Input current at $V_I = 0$ to $V_{DD}$ +0,3 V; $T_{amb} = 25 \text{ °C}$	1	-10	_	+ 10	μA
Input capacitance	CI	-	-	10	рF
Output voltage HIGH at $I_{OH} = -200$ to $100 \mu$ A	∨он	2,4	_	6,0	v
Output voltage LOW at V <sub>OL</sub> = 3,2 mA	VOL	0	_	0,4	V
Load capacitance	CL	-	-	50	рF
A1/D0 to A16/D15, UDS, R/W					
Input voltage LOW	VIL	0	_	0,8	v
Input voltage HIGH	VIH	2,0	_	6,0	v
Input current at $V_I = 0$ to $V_{DD} + 0.3 V$ ;					
$T_{amb} = 25 \text{ °C}$	1	-10	-	+ 10	μA
Input capacitance	CI	-	-	10	рF
Output voltage HIGH at $I_{OH} = -200 \mu A$	∨он	2,4	-	V <sub>DD</sub>	V
Output voltage LOW at I <sub>OL</sub> = 3,2 mA	VOL	0	-	0,4	V
Load capacitance	CL	-	-	200	pF

# CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
TIMING					
F6 (Fig. 3)					
Rise and fall times	t <sub>r</sub> , t <sub>f</sub>	10	-	80	ns
Frequency	<sup>f</sup> F6	5,9	-	6,1	MHz
CLKO, F1/6, R, G, B, VDS, FS/DDA, OD (notes 4, 5 and Fig. 6)					
CLKO HIGH time	<sup>t</sup> CLKH	30	-	-	ns
CLKO LOW time	<sup>t</sup> CLKL	20	-	-	ns
CLKO rise and fall times	<sup>t</sup> CLKr <sup>t</sup> CLKf	-	-	10	ns
CLKO HIGH to R, G, B, VDS change	<sup>t</sup> VCH	10	_	-	ns
R, G, B, VDS valid to CLKO rise	tvoc	10	-	-	ns
CLKO HIGH to R, G, B, VDS valid	tcov	-	-	60	ns
CLKO HIGH to R, G, B, VDS floating after OD fall	tFOD	_	_	30	ns
Skew between outputs R, G, B, VDS	tvs	_	_	20	ns
R, G, B, $\overline{VDS}$ rise and fall times	t <sub>Vr</sub> , t <sub>Vf</sub>	-	-	30	ns
CLKO HIGH to R, G, B, VDS active after OD rise	tAOD	0	_	_	ns
CLKO HIGH to FS/DDA change	tCOD	_	_	55	ns
FS/DDA valid to CLKO rise	tDOC	5	_	_	ns
F1 HIGH time (note 6)	<sup>t</sup> F1H	-	500	-	ns
F1 LOW time (note 6)	t <sub>F1L</sub>	-	500	_	ns
F6 HIGH time	<sup>t</sup> F6H	_	83	_	ns
F6 LOW time	<sup>t</sup> F6L	-	83	-	ns
OD to CLKO rise set-up	tODS	-	_	45	ns
OD to CLKO HIGH hold	todh	-	-	0	ns
MEMORY ACCESS TIMING					
(notes 7, 8, 9 and Fig. 7)					
UDS, LDS, AS					
Cvcle time	t		500		ns
UDS HIGH to bus-active for address output	t <sub>cyc</sub>	75			ns
Address valid set-up to $\overline{AS}$ fall	<sup>t</sup> SAA	20			ns
Address valid hold from AS LOW	<sup>t</sup> ASU <sup>t</sup> ASH	20	_		ns
Address float to UDS fall		0			ns

parameter	symbol	min.	typ.	max.	unit
AS LOW to UDS fall delay	<sup>t</sup> ATD	50	-	-	ns
UDS, LDS HIGH time	tHDS	220	-	-	ns
UDS, LDS LOW time	<sup>t</sup> LDS	200	-	-	ns
AS HIGH time	tHAS	125	-	-	ns
AS LOW time	<sup>t</sup> LAS	320	-	-	ns
AS LOW to UDS HIGH	<sup>t</sup> AUH	305	-	-	ns
Data valid set-up to UDS rise	<sup>t</sup> DSU	30	-	-	ns
Data valid hold from UDS HIGH	<sup>t</sup> DSH	0	-	-	ns
UDS HIGH to AS rise delay	<sup>t</sup> UAS	0	-	-	ns
AS LOW to data valid	<sup>t</sup> AFA	-	-	270	ns
Link-through buffers					
(notes 7, 8 and Fig. 8)					
BUFEN LOW to output valid	<sup>t</sup> BEA	-	-	100	ns
Link-through delay time	tLTD	-	-	85	ns
Input data float prior to direction change	tifr	0	-	-	ns
Output float after direction change	tOFR	-	-	60	ns
Output float after BUFEN HIGH	<sup>t</sup> BED	-	-	60	ns
Microprocessor READ from EUROM					
(Fig. 9)					
R/W HIGH set-up to UDS fall	tRUD	0	-	-	ns
UDS LOW to returned-data access time	<sup>t</sup> UDA	-	-	210	ns
RE LOW to returned data access time	<sup>t</sup> REA	-	-	210	ns
Data valid to DTACK LOW delay	<sup>t</sup> DTL	-20	-	-	ns
DTACK LOW to UDS rise	<sup>t</sup> DLU	0	-	-	ns
UDS HIGH to DTACK rise	<sup>t</sup> DTR	0	-	50	ns
UDS HIGH to address hold	<sup>t</sup> DSA	0	-	-	ns
UDS HIGH to data hold	<sup>t</sup> DSH	10	-	-	ns
UDS HIGH to RE rise	<sup>t</sup> SRE	10	-	-	ns
UDS HIGH to R/W fall	<sup>t</sup> UDR	0	-	-	ns
UDS LOW to DTACK LOW	tDSD	190	-	260	ns
Address valid to UDS fall	<sup>t</sup> AUL	0	-	-	ns

#### **CHARACTERISTICS** (continued)

parameter	symbol	min.	typ.	max.	unit
MEMORY ACCESS TIMING (continued)					
Microprocessor WRITE to EUROM (Fig. 10)					
Write cycle time (note 10)	tWCY	500	-	-	ns
R/W LOW set-up to UDS fall	twud	0	-	-	ns
RE LOW to UDS fall	tRES	30	-	-	ns
Address valid to UDS fall	<sup>t</sup> ASS	30	-		ns
UDS LOW time	tLUS	100	] -	-	ns
Data valid to UDS rise	tDSS	80	-	-	ns
UDS LOW to DTACK LOW	<sup>t</sup> DTA	0	-	60	ns
DTACK LOW to UDS rise	<sup>t</sup> DLU	0	-	-	ns
UDS HIGH to DTACK rise	<sup>t</sup> DTR	0	-	50	ns
UDS HIGH to data hold	<sup>t</sup> DSH	0	-	-	ns
UDS HIGH to address hold	tDSA	0	-	-	ns
UDS HIGH to RE rise	<sup>t</sup> SRE	10	-	-	ns
UDS HIGH to R/W rise	tudw	0	-	-	ns
F1/6 to memory access cycle (Fig. 11)					
UDS HIGH to F6 (component of F1/6) rise	<sup>t</sup> UF6	20	-	-	ns
F6 (component of F1/6) HIGH to $\overline{\text{UDS}}$ rise	tF6U	40	-	-	ns
SYNCHRONIZATION and BLANKING					
TCS, SAND, FS/DDA					
See Fig. 12 for timing relationships and Fig. 13 for vertical sync and blanking waveforms.					

## Notes to the characteristics

- 1. Pin 30 must be biased externally as it is internally a.c. coupled.
- 2. 16-level analogue voltage outputs.
- 3. Output voltage guaranteed when programmed for top level.
- CLKO, R, G, B, F1/6, VDS: C<sub>L</sub> = 25 pF FS/DDA: C<sub>L</sub> = 50 pF
- CLKO, F1/6, VDS, FS/DDA: reference levels = 0,8 to 2,0 V R, G, B: reference levels = 0,8 to 2,0 V with VBFF = 2,7 V
- 6. These times may momentarily be reduced to a nominal 83 ns in slave-sync mode at the moment of re-synchronization.
- 7.  $C_L = 150 \, pF$ .
- 8. Reference levels = 0,8 to 2,0 V.
- 9. F6 input at 6 MHz.
- Microprocessor write cycle times of less than 500 ns are permitted but often result in Wait States being generated, the precise timing of DTACK will then depend on the internal synchronization time.

SAA5350







Fig. 3 F6 input waveform.




(1) Catalogue number of crystal: 4322 143 04101


Fig. 4(a) Oscillator circuit for SAA5350 stand-alone sync mode and (b) equivalent circuit of crystal at resonance (see **characteristics** for values).






















Fig. 9 Timing of microprocessor read from EUROM.




Fig. 10 Timing of microprocessor write to EUROM.




Fig. 11 Timing of F1/6 to memory access cycle.

DEVELOPMENT DATA



Fig. 12 Timing of synchronization and blanking outputs; all timings are nominal and assume  $f_{F6} = 6$  MHz.

424




Fig. 13 Vertical synchronization and blanking waveforms; separation of broad pulses =  $4,75 \ \mu$ s; equalizing pulse widths =  $2,25 \ \mu$ s.

SAA5350

#### **APPLICATION INFORMATION**

More detailed application information is available on request

#### BASIC VIDEOTEX DECODER CONFIGURATION

A basic, practical decoder configuration is shown in Fig. 14, reference should also be made to the block diagram Fig. 1.




Fig. 14 Basic videotex decoder configuration.

Character and attribute data is fetched from the external memory, processed by the row buffer fill logic according to the stack coding scheme (in stack mode) and then fed into one half of the dual display row buffer. The data fetch process takes place during one line-flyback period (per row) and, since time is required to complete the fill, the other half of the dual row buffer is used for display. The row buffers exchange functions on alternate rows – each holds the 40 columns of 32 bits required to define explicitly every character in a row.

The addresser is used for row buffer filling and for fetching screen colours, and during the display time it is also used for addressing DRCS characters.

### Timing

The timing chain operates from an external 6 MHz clock or an on-chip fixed-frequency crystal oscillator. The basic video format is 40 characters per row, 24/25 rows per page and 10 video lines per row. EUROM will also operate with 20/21 rows per page and 12 video lines per row. The two extra lines per row are added symmetrically and contain background colour only for ROM-based alpha-numeric characters. DRCS characters, block and smooth mosaics and line drawing characters occupy all 12 lines.

The display is generated to the normal 625-line/50 Hz scanning standard (interlaced or non-interlaced). In addition to composite sync (pin 32) for conventional timebases, a clock output at 1 MHz or 6 MHz (pin 29) is available for driving other videotex devices, and a 12 MHz clock (pin 27) is available for hard-copy dot synchronization. A defined-display-area timing signal (pin 33) simplifies the application of external peripherals such as a light pen; this signal is nominally coincident with the character dot information.

## APPLICATION INFORMATION (continued)

### Character generation

EUROM supports eight character tables, each of (nominally) 128 characters. Four tables are in on-chip ROM and contain fixed characters and four are stored in an external RAM. The contents of the fixed character tables (Tables 0 to 3) are shown in Figs 15 and 16.




Fig. 15 On-chip characters: (a) Table 0; (b) Table 1.

SAA5350




Fig. 16 On-chip characters: (a) Table 2; (b) Table 3.

## **APPLICATION INFORMATION (continued)**

#### Character generation (continued)

The 128 most commonly used characters are contained in Table 0, these are the standard upper and lower-case letters of the Roman alphabet, numerals, punctuation and the more common accented characters. In normal text transmission, Table 0 is used most of the time. Table 1 contains other accented characters. Miscellaneous characters, mathematical symbols, the line drawing character set and accents without associated symbols are contained in Table 2. Table 3 contains the block mosaics for the basic alpha-mosaic service and also the new smooth mosaics.

The four tables stored in the external RAM (Tables 4 to 7) are used for DRCS.

#### Scroll map

The scroll map uses a 26-byte area of on-chip RAM and functions in association with the timing chain. It maps the scan row on to the fetched memory row so allowing the stored page to be displayed in any row order. For each row, a 1-byte pointer to the display memory row is stored in the scroll map. This allows scrolling without the need for data transfer to, or from, side storage.

Additional control bits are stored, allowing 1 to 25 rows to be displayed at any location on the screen.

## Colour map and digital-to-analogue converters

The colour map RAM contains thirty-two 12-bit words that are loaded by the microprocessor and read out in three 4-bit groups at pixel rate. Each group is fed to a non-linear (gamma-corrected) D-A converter. The resulting R, G and B outputs are low-impedance with peak-to-peak amplitudes controlled by the reference voltage applied at pin 21.

### Cursor

The cursor is available in the stack mode. Its position, character code, character table, foreground colour, background colour, lining and flash attributes are all software programmable via internal register bits.

### NON-VIDEOTEX APPLICATIONS

For non-Videotex applications, the device will also support the following operating modes:

**Explicit fill mode.** An alternative 40 character/rows mode which does not use the memory compression technique of stack coding. More display memory is required but there are no limitations on the number of display attribute changes per row.

80 characters/rows mode. When operating with 80 characters per row, the available display attributes are eight foreground colours, eight (potentially different) background colours (including transparent) as well as underline and blink.

**Full field DRCS mode.** This mode is not mutually exclusive to the explicit fill and 80 characters/rows modes but rather the available DRCS memory is expanded so that the whole screen can be covered, thus enabling a 'bit map'. All ROM-based characters and all display attributes remain available.

#### MICROPROCESSOR and RAM BUS INTERFACE

Three types of data transfer take place at the bus interface:

- EUROM fetches data from the display memory
- The microprocessor reads from, or writes to, EUROM's internal register map
- The microprocessor accesses the display memory

SAA5350

### EUROM access to display memory (Figs 17 and 18)

EUROM accesses the external display memory via a 16-bit multiplexed address and data bus with a cycle time of 500 ns. The address strobe ( $\overline{AS}$ ) signal from EUROM flags the bus cycle and writes the address into octal latches (74LS373). The display data is stored in bytes of upper (most-significant) and lower (least-significant) display information and is always fetched in pairs of bytes (upper + lower = 16 bits). The upper and lower display RAM sections are enabled simultaneously by the upper and lower data strobes (respectively  $\overline{UDS}$  and  $\overline{LDS}$ ) which are always asserted together to fetch a 16-bit word. The read/write control R/ $\overline{W}$  is included although EUROM only reads from the display memory.






Fig. 17 Simple RAM interface circuit for display memory access.




Fig. 18 Bus timing for display memory access.

# **APPLICATION INFORMATION** (continued)

#### EUROM access to display memory (continued)

The display memory organization uses the word/byte addressing convention adopted for the SCN68000 microprocessor series. Data fetched on the 16-bit bus is considered in terms of bytes where the even numbered bytes use the upper (most-significant) part of the bus as shown in Fig. 19. The word addresses are numerically the same as the upper byte that they contain — there are no odd-numbered word addresses.




Fig. 19 Display memory word/byte organization.

### Warning time

As EUROM is a real-time display device, it must have direct access to the display memory with priority over the microprocessor and other peripheral devices. This is achieved by EUROM issuing a bus request  $(\overline{BR})$  signal for the duration of the memory access plus a programmable advance warning time which allows the microprocessor to complete its current bus cycle.

In systems where the buses of the microprocessor and EUROM are intimately connected (connected systems),  $\overline{BR}$  may be used to suspend all microprocessor activity so that EUROM can act as a dedicated DMA controller. In systems where the two buses are separated by buffers (disconnected systems),  $\overline{BR}$  may be used either to generate an interrupt or as a direct signal. To these ends, the warning time between the assertion of  $\overline{BR}$  and the beginning of EUROM's bus activity is programmable to be between 0 and 23  $\mu$ s.

SAA5350

#### Microprocessor access to register map

EUROM has a set of internal registers which, when memory-mapped, behave as an 8-bit wide RAM connected to the upper part of the data bus (Fig. 20). The control signals  $\overline{\text{UDS}}$  and  $R/\overline{W}$  are reversed to become inputs and the register map is enabled by the signal  $\overline{RE}$ . Addresses are input via the lower part of the bus. A data transfer acknowledge signal ( $\overline{\text{DTACK}}$ ) indicates to the microprocessor that the data transfer is complete.




Fig. 20 Microprocessor access to register map.

The main data and address paths used in a connected 68000 interface are shown in Fig. 21. The outputs from the octal latches (74LS373) are enabled only when the 68000 has made the bus available in response to a bus request (BR). When the register map is accessed data is transferred via the upper part of the bus and the microprocessor's low-order address is passed to EUROM via the octal buffers (74LS244). At the same time the bidirectional buffers (74LS245) disable the signals from the low order data bus of the 68000.


The buffers '244 and '245 may be omitted in a 16-bit write-only configuration where the least-significant data byte is interpreted by EUROM as an address. Here it will generally be necessary for the micro-processor to hold a (readable) 'master copy' of EUROM's scroll map contents at a location in its main memory.

#### 8-bit microprocessors

Although the control bus is optimised for the SCN68000 16-bit microprocessor unit, EUROM will operate with a number of widely differing industry-standard 8, 16 or more-bit microprocessors or microcontrollers (e.g. SCN68008, MAB8051). The interfacing of 8-bit microprocessors to the 16-bit wide display memory is made simple by EUROM's on-chip link-through buffer which provides the microprocessor with bidirectional access to the lower (odd) half of the memory. The link-through buffer is enabled by the buffer-enable signal  $\overline{\text{BUFEN}}$ , and the send/receive direction is controlled by the signal  $\overline{S}/R$ .

The main data and address paths used in a connected 8-bit microprocessor system are shown in Fig. 22. The interface is similar to that of the 16-bit system but here the display memory does not receive A0 as an address, rather A0 is used as the major enabling signal for BUFEN (enables when HIGH).

**APPLICATION INFORMATION (continued)** 




- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)
- (3) 74LS245 octal bus transceiver (3-state)
- (4) SCN68000 microprocessor unit



,

SAA5350



(1) 74LS373 octal transparent latch (3-state) (2) 74LS244 octal buffer (3-state)


Fig. 22 Connected 8-bit microprocessor system.

December 1984 433

# **APPLICATION INFORMATION** (continued)

### **Disconnected systems**

For many applications it may be desirable to disconnect EUROM and the display memory from the microprocessor and its ROM, RAM and other peripherals by using isolating buffers as shown in Fig. 23. The two parts of the system then operate independently and communicate only when the microprocessor accesses EUROM's register map or the display memory.



(1) 74LS373 octal transparent latch (3-state)

(2) 74LS244 octal buffer (3-state)

(3) 75LS245 octal bus transceiver (3-state)

Fig. 23 Disconnected 8-bit system.

SAA5350

#### Synchronization

#### Stand-alone mode

As a stand-alone device (e.g. in terminal applications) EUROM can output a composite sync signal (TCS) to the display timebase IC or to a monitor. Timing is obtained from a 6 MHz on-chip oscillator using an external crystal as shown in Fig. 24.






Fig. 24 Stand-alone synchronization mode.

### Simple-slave

In the simple-slave mode EUROM synchronizes directly to another device, such as to the  $\overline{\text{TCS}}$  signal from the SAA5240 European computer-controlled teletext circuit (CCT) or from another EUROM as shown in Fig. 25. EUROM's horizontal counter is reset by the falling edge of  $\overline{\text{TCS}}$ . A dead time of 250 ns is built in to avoid resetting the counter at every tv line and so prevents screen jitter. Field synchronization is made using EUROM's internal field sync separator.






## **APPLICATION INFORMATION** (continued)

### Synchronization (continued)

#### Phase-locked slave

The phase-locked slave (indirect sync) mode is shown in Fig. 26. A phase-locked VCO in the SAA5230 teletext video processor provides sync to the timebases. When EUROM is active, its horizontal counter forms part of the phase control loop – a horizontal reference is fed back to the SAA5230 from the SAND output and a vertical reference is generated by feeding separated composite sync to EUROM's field sync separator via the VCS input. In the phase-locked slave mode, the display derived from EUROM can sync with that from a tv source or a local VLP player, thus giving picture-in-text display possibilities.





# SENSITIVE 1 GHz DIVIDER-BY-64

This silicon monolithic integrated circuit is a prescaler in current-mode logic. It contains an amplifier, a divide-by-64 scaler and an output stage. It has been designed to be driven by a sinusoidal signal from the local oscillator of a television tuner, with frequencies from 70 MHz up to 1 GHz, for a supply voltage of 5 V  $\pm$  10% and an ambient temperature of 0 to 70 °C. It features a high sensitivity and low harmonic contents of the output signal.




Fig. 1 Block diagram. CTR6 = 6 binary dividers =  $(\div 64)$ .

# QUICK REFERENCE DATA

Supply voltage (pin 8)	Vcc	5 ± 10% V
Input frequency range (pins 2 and 3)	fi	70 to 1000 MHz
Output voltage swing (pins 6 and 7)	V <sub>o(p-p)</sub>	typ. 1 V
Supply current; unloaded (pin 8)	Icc	typ. 42 mA
Operating ambient temperature	T <sub>amb</sub>	0 to + 70 °C
Operating ambient temperature	T <sub>amb</sub>	0 to + 70 °C

## PACKAGE OUTLINES

SAB1164P: 8-lead DIL; plastic (SOT-97A). SAB1165P: 8-lead DIL; plastic (SOT-97A).




Fig. 2 Pinning diagram.

# FUNCTIONAL DESCRIPTION

The circuit contains an amplifier, a divide-by-64 scaler and an output stage. It has been designed to be driven by a sinusoidal signal from the local oscillator of a TV tuner, with frequencies from 70 MHz up to 1 GHz, for a supply voltage of 5 V  $\pm$  10% and an ambient temperature of 0 to 70 °C.

The inputs are differential and are internally biased to permit capacitive coupling. For asymmetrical drive the unused input should be connected to ground via a capacitor.

The first divider stage will oscillate in the absence of an input signal; an input signal within the specified range will suppress this oscillation.

The output differential stage has two complementary outputs. The output voltage edges are slowed down internally to reduce the harmonic contents of the signal.

Wide, low-impedance ground connections and a short capacitive bypass from the  $V_{\mbox{CC}}$  pin to ground are recommended.

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (d.c.)	VCC	max.	7	v
Input voltage	Vi	0 to	Vcc	v
Storage temperature	T <sub>stg</sub>	-55 to +	125	oC
Junction temperature	тj	max.	125	oC
THERMAL RESISTANCE				
From crystal to ambient	R <sub>th c-a</sub>	=	120	K/W

# D.C. CHARACTERISTICS

 $V_{EE} = 0 V$  (ground);  $V_{CC} = 5 V$ ;  $T_{amb} = 25 \circ C$  unless otherwise specified.

The circuit has been designed to meet the d.c. specifications as shown below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed-circuit board.

Output voltage				
HIGH level	V <sub>OH</sub>	max.	V <sub>CC</sub>	V
LOW level	VOL	max.	V <sub>CC</sub> -0,8	V
Supply current	lcc	typ. max.	42 50	mA mA

# A.C. CHARACTERISTICS

$V_{EE} = 0 V$ (ground); $V_{CC} = 5 V \pm 10\%$ ; $T_{amb} = 0 \text{ to } + 70 ^{o}\text{C}$ .					
Input voltage r.m.s. value (see Fig. 4)		min.	typ.	max.	unit
input frequency 70 MHz	V <sub>i(rms)</sub>	_	9	17,5	mV
150 MHz			4	10	mV
300 MHz			3	10	mV
500 MHz		_	3	10	mV
900 MHz		-	2	10	mV
1 GHz			3	17,5	mV
Input overload voltage r.m.s. value					
input frequency range 70 MHz up to 1 GHz	V <sub>i(rms)</sub>	-		200	mV
Output voltage swing	V <sub>o(p-p)</sub>	0,8	1	-	V
Output resistance					
SAB1164	Ro		1	-	kΩ
SAB1165	Ro		0,5	-	kΩ
Output unbalance	$\Delta V_0$	_	_	0,1	V
Output rise time*					
f <sub>i</sub> = 1 GHz	<sup>t</sup> TLH	-	25	-	ns
Output fall time*					
f <sub>i</sub> = 1 GHz	<sup>t</sup> THL	-	25	-	ns




Fig. 3 Test circuit for defining input voltage.

- Cables must be 50  $\Omega$  coaxial.
- The capacitors are leadless ceramic (multilayer capacitors) of 10 nF.
- All connections to the device and to the meter must be kept short and of approximately equal lengths.
- Hybrid junction is ANZAC H-183-4 or similar.

\* Between 10% and 90% of observed waveform.

# SAB1164 SAB1165




Fig. 4 Typical sensitivity curve under nominal conditions.





Fig. 5 Smith chart of typical input impedance.  $V_{i(rms)} = 25 \text{ mV}; V_{CC} = 5 \text{ V};$  reference value = 50  $\Omega$ .

Sensitive 1 GHz divider-by-64

SAB1164 SAB1165








Fig. 7 Output stage.  $V_{CC} = 5 V$ . SAB1164: R1 = R2 = 1 k $\Omega$ ; I = 1 mA SAB1165: R1 = R2 = 0,5 k $\Omega$ ; I = 2 mA.

APPLICATION INFORMATION




Fig. 8 Circuit diagram. Application in a television tuning system. The output peak-to-peak voltage is about 1 V.



# SENSITIVE 1 GHz DIVIDER-BY-256

This silicon monolithic integrated circuit is a prescaler in current-mode logic. It contains an amplifier, a divide-by-256 scaler and an output stage. It has been designed to be driven by a sinusoidal signal from the local oscillator of a television tuner, with frequencies from 70 MHz up to 1 GHz, for a supply voltage of 5 V  $\pm$  10% and an ambient temperature of 0 to 70 °C. It features a high sensitivity and low harmonic contents of the output signal.




Fig. 1 Block diagram. CTR8 = 8 binary dividers = (÷ 256).


# QUICK REFERENCE DATA

Supply voltage (pin 8)	V <sub>CC</sub>	5 ± 10%	v
Input frequency range (pins 2 and 3)	fi	70 to 1000	MHz
Output voltage swing (pins 6 and 7)	V <sub>o(p-p)</sub>	typ. 1	v
Supply current, unloaded (pin 8)	Icc	typ. 47	mA
Operating ambient temperature	$T_{amb}$	0 to + 70	oC

# PACKAGE OUTLINE

SAB1256P: 8-lead DIL; plastic (SOT-97A).





PINNING	
V <sub>CC</sub>	positive su
VEE	0 V; gro
C <sub>1</sub> , C <sub>2</sub>	differen

ylgqi ound differential inputs complementary outputs internally connected

Fig. 2 Pinning diagram.

## FUNCTIONAL DESCRIPTION

The circuit contains an amplifier, a divide-by-256 scaler and an output stage. It has been designed to be driven by a sinusoidal signal from the local oscillator of a TV tuner, with frequencies from 70 MHz up to 1 GHz, for a supply voltage of 5 V  $\pm$  10% and an ambient temperature of 0 to 70 °C.

Q<sub>H</sub>, Q<sub>I</sub>

i.c.

The inputs are differential and are internally biased to permit capacitive coupling. For asymmetrical drive the unused input should be connected to ground via a capacitor.

The first divider stage will oscillate in the absence of an input signal; an input signal within the specified range will suppress this oscillation.

The output differential stage has two complementary outputs. The output voltage edges are slowed down internally to reduce the harmonic contents of the signal.

Wide, low-impedance ground connections and a short capacitive bypass from the  $V_{CC}$  pin to ground are recommended.

# RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (d.c.)	V <sub>CC</sub>	max.	7 V
Input voltage	Vi	0 to	v <sub>cc</sub> v
Storage temperature	T <sub>stg</sub>		+125 °C
Junction temperature	тј	max.	125 °C

# THERMAL RESISTANCE

From crystal to ambient

R<sub>th c-a</sub> 120 K/W

# D.C. CHARACTERISTICS

 $V_{EE} = 0 V$  (ground);  $V_{CC} = 5 V$ ;  $T_{amb} = 25 \circ C$  unless otherwise specified.

The circuit has been designed to meet the d.c. specifications as shown below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed-circuit board.

Output voltage				
HIGH level	V <sub>OH</sub>	max.	Vcc	V
LOW level	V <sub>OL</sub>	max.	V <sub>CC</sub> 0,8	V
Supply current	lcc	typ.	47	mA
	00	max.	55	mΑ

# A.C. CHARACTERISTICS

 $V_{EE} = 0 V$  (ground);  $V_{CC} = 5 V \pm 10\%$ ;  $T_{amb} = 0 \text{ to } + 70 \text{ }^{\circ}\text{C}$ .

Input voltage r.m.s. value (see Fig. 4)		min.	typ.	max.	unit
	V <sub>i(rms)</sub>		9	17,5	mV
150 MHz	1(1113)	-	4	10	mV
300 MHz		-	3	10	mV
500 MHz		<u>.</u>	3	10	mV
900 MHz		-	2	10	mV
1 GHz		-	3	17,5	mV
Input overload voltage r.m.s. value					
input frequency range 70 MHz to 1 GHz	V <sub>i(rms)</sub>	-	-	200	mV
Output voltage swing	V <sub>o(p-p)</sub>	0,8	1		V
	Ro	-	1	<u> </u>	kΩ
Output unbalance	ΔVo		-	0,1	V
Output rise time*					
f <sub>i</sub> = 1 GHz	<sup>t</sup> TLH	-	40	-	ns
Output fall time					
f <sub>i</sub> = 1 GHz	<sup>t</sup> THL	-	40	_	ns

\* Between 10% and 90% of observed waveform.




Fig. 3 Test circuit for defining input voltage.

- Cables must be 50  $\Omega$  coaxial.
- The capacitors are leadless ceramic (multilayer capacitors) of 10 nF.
- All connections to the device and to the meter must be kept short and of approximately equal lengths.
- Hybrid junction is ANZAC H-183-4 or similar.




Fig. 4 Typical sensitivity curve under nominal conditions.





Fig. 5 Smith chart of typical input impedance.  $V_{i(rms)} = 25 \text{ mV}$ ;  $V_{CC} = 5 \text{ V}$ ; reference value = 50  $\Omega$ .

ş

# SAB1256






Fig. 6 Input stage.

Fig. 7 Output stage.  $V_{CC} = 5 V; I = 1 mA.$ 

**APPLICATION INFORMATION** 




Fig. 8 Circuit diagram.

Application in a television tuning system. The output peak-to-peak voltage is about 1 V.

# 6-FUNCTION ANALOGUE MEMORY; MICROCOMPUTER CONTROLLED


The SAB3013 is a MOS N-channel integrated circuit which provides 6 analogue memories constrolled by a microcomputer.

### Features

- 6-function analogue memory; D/A converter with 6-bit resolution.
- The output of the analogue values is pulse-width modulated with adjustable repetition rate (max. 21,8 kHz).
- Microcomputer-adapted asynchronous serial interface for data input (CBUS).
- Parallel operation of up to four SAB3013 circuits is possible.


## QUICK REFERENCE DATA

Supply voltage	V <sub>DD</sub>	typ.	5 V
Operating ambient temperature range	T <sub>amb</sub>	0 to	+70 °C
Clock frequency	<sup>f</sup> clk	<	1,4 MHz
Supply current; $V_{DD} = 5 V$ ; $I_O = 0$ ; $T_{amb} = 25 °C$	<sup>I</sup> dd	typ.	15 mA



PACKAGE OUTLINE 16-lead DIL; plastic (SOT-38).

# SAB3013



### GENERAL DESCRIPTION

The SAB3013 is designed to deliver analogue values in microcomputer-controlled television receivers and radio receivers. The circuit comprises an analogue memory and D/A converter for 6 analogue functions with a 6-bit resolution for each. The information for the analogue memory is transfered by the microcomputer via an asynchronous serial data bus.

The SAB3013 accomplishes a word format recognition, so it is able to operate one common data bus together with circuits having different word formats.

The data word of the microcomputer used for the SAB3013 consists of information for addressing the appropriate SAB3013 circuit (2-bits), for addressing the analogue memories concerned (3-bits) and processing of the wanted analogue value (6-bits). The address of the circuit is externally programmable via two inputs. It is possible to address up to four SAB3013 circuits via one common bus.

The built-in oscillator can be used for a frequency between 30 kHz and 1,4 MHz. The analogue values are generated as a pulse pattern with a repetition rate of  $f_{CLK}/64$  (max. 21,8 kHz at  $f_{CLK}$  = 1,4 MHz), and the analogue values are determined by the ratio of the HIGH-time and the cycle time. A d.c. voltage proportional to the analogue value is obtained by means of an external integration network (low-pass filter).

#### HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

6-function analogue memory; microcomputer controlled

# SAB3013

# RATINGS

Limiting values in accordance to the Absolute Maximum System (IE	EC 134)		
Supply voltage range	$v_{DD}$	-0,3 to	o+7,5 V
Input voltage range	VI	0,3 t	o+15 V
Input current	±I	max.	<b>100</b> μA
Output voltage (open drain outputs)	vo	Vss	sto 15 V
Output current (open drain/push-pull outputs)	± IO	max.	10 mA
Power dissipation per output	PO	max.	25 mW
Total power dissipation per package	P <sub>tot</sub>	max.	250 mW
Operating ambient temperature range	т <sub>атb</sub>	0 1	to + 70 °C
Storage temperature range	т <sub>stg</sub>	-20 to	+125 °C

# SAB3013

# CHARACTERISTICS

 $V_{SS}$  = 0;  $T_{amb}$  = 0 to + 70 °C;  $V_{DD}$  = 4,5 to 5,5 V; unless otherwise specified

VDD IDD VIL VIH IR VOL IOR CL	4,5  2,0   	5    	5,5 V 35 mA 12 V 12 V 1 μA 0,7 V 20 μA	V <sub>DD</sub> = 5,5 V V <sub>I</sub> = -0,3 to + 12 V I <sub>O</sub> = 6 mA V <sub>OH</sub> = 15 V *
VIL VIH IIR VOL IOR			12 V 12 V 1 μΑ 0,7 V	V <sub>1</sub> =0,3 to + 12 V I <sub>O</sub> = 6 mA
V <sub>IH</sub> <sup>I</sup> IR VOL IOR			12 V 1 μΑ 0,7 V	IO = 6 mA
V <sub>IH</sub> <sup>I</sup> IR VOL IOR		-	12 V 1 μΑ 0,7 V	IO = 6 mA
V <sub>IH</sub> <sup>I</sup> IR VOL IOR	2,0 		1 μA 0,7 V	IO = 6 mA
I <sub>IR</sub> V <sub>OL</sub> I <sub>OR</sub>	-		0,7 V	IO = 6 mA
IOR		_		•
IOR	_	_		•
1	_		20 µA	0H = 12 A
CL			4000 5	
		_	1000 pF	
VII	-0.3	_	08 V	
			-	
1		_		V <sub>I</sub> = -0,3 to 12 V
1		_	•	
1	355	_	– ns	
N			09.1/	Ιο 500 μΑ
1				0
∨он	3,5		V	−I <sub>O</sub> = 100 μA
+	450		56	
				see Fig. 3
CLB	Ū		1 101112	
R	27	-	1000 kΩ	
с	27		1000 pF	
fCLK	0,7	1,0	1,4 MHz	R = 27 kΩ; C = 27 pF
fclk	0,03	_	1,4 MHz	
	C <sup>f</sup> CLK	VIL         -0,3           VIH         3,5           IIR         -           tWH         355           tWL         355           VOL         -           VOH         3,5           tWH         450           tWL         450           fCLB         0           R         27           C         27           fCLK         0,7	V <sub>IL</sub> -0,3 - V <sub>IH</sub> 3,5 - I <sub>IR</sub> t <sub>WH</sub> 355 - t <sub>WL</sub> 355 - V <sub>OL</sub> V <sub>OH</sub> 3,5 - t <sub>WH</sub> 450 - t <sub>WL</sub> 450 - t <sub>WL</sub> 450 - f <sub>CLB</sub> 0 - R 27 - C 27 - f <sub>CLK</sub> 0,7 1,0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

\* For correct operation:  $V_{OHmin} = 3 V$ .

452

# CHARACTERISTICS (continued)

 $V_{SS} = 0$ ;  $T_{amb} = 0$  to + 70 °C;  $V_{DD} = 4,5$  to 5,5 V; unless otherwise specified

	symbol	min.	typ.	max.	conditions
Timing (see Fig. 3) Data set-up time DATA → CLB	tSUDA	800		— ns	
Data hold time DATA ──► CLB	<sup>t</sup> HDDA	300	_	– ns	measured with a
Enable set-up time DLEN —— CLB	tSUEN	400	_	— ns	voltage swing of min. VIH-VIL
Disable set-up time CLB DLEN	<sup>t</sup> SUDI	400		— ns	
Set-up time DLEN —► CLB (load pulse	tsuld	1000	_	— ns	




Fig. 3 CBUS timing.

## **OPERATION DESCRIPTION**

The data input is achieved serially via the inputs DATA, DLEN and CLB. Clock pulses have to be applied at input CLB for data processing at input DATA. Data processing is only possible when DLEN = HIGH. The data from the data buffer is loaded directly into the output latch on receipt of a load pulse at input CLB (DLEN = LOW), provided the following conditions are met:

- 12 clock pulses must be received at input CLB (word format control) during transmission (DLEN = HIGH).
- The start-bit must be LOW.
- The system address bits must be A = SAA and B = SAB.
- The analogue address must be valid.

The data word for the SAB3013 consists of the following bits (see Fig. 4):

- 1 start-bit
- 2 system address bits (A and B)
- 3 address bits for selection of the required analogue memory
- 6 data bits for processing the analogue value




Fig. 4 Waveforms showing a CBUS transmission.

### ADDRESS inputs (SAA, SAB)


The address of the SAB3013 is programmed at the inputs SAA and SAB. These inputs must be defined and not left open-circuit.

#### Reset

The circuit generates internally a reset-cycle with a duration of one clock cycle after switching on the supply. If a spike on the supply is likely to destroy data, a reset signal will be generated. All analogue memories are set to 50% (analogue value 32/64) after the reset cycle. The supply voltage rise  $dV_{DD}/dt$  must be max. 0,5 V/µs and min. 0,2 V/µs.

# Oscillator inputs (CLK, OSC)

The oscillator frequency is determined by the external circuitry connected to the terminals CLK and OSC as shown in Fig. 5. Instead of this circuitry an externally generated oscillator signal can be connected to input CLK.



At output CLO a buffered oscillator signal is available for control of other circuits.

For f<sub>CLK</sub> = 0,7 to 1,4 MHz; R = 27 kΩ; C = 27 pF.

Fig. 5 Application advice for the oscillator.

Analogue outputs (ANAL1 to ANAL6)

The analogue values are generated as a pulse pattern with a repetition rate of  $f_{CLK}/64$  at the outputs ANAL1 to ANAL6. The analogue value is determined by the ratio of the HIGH-time and the cycle time (values between 1/64 and 64/64 can be obtained).

R <sub>A</sub> LSB	R <sub>B</sub>	R <sub>C</sub> MSB	addressing
0	0	0	not valid
1	0	0	ANAL1
0	1	0	ANAL2
1	1	0	ANAL3
0	0	1	ANAL4
1	0	1	ANAL5
0	1	1	ANAL6
1	1	1	not valid

Table 1 Addressing of the analogue data registers

Table 2 Correlation of analogue value to analogue output signal

analogue value	binary input data LSB MSB					duty duty d	cycle 'high'	
	LOD					10130	1000	
lowest value	0	0	0	0	0	0	63/64	1/64
lowest value	1	0	0	0	0	0	62/64	2/64
power-on reset value	1	1	1	1	1	0	32/64	32/64
highest value	0	1	1	1	1	1	1/64	63/64 64/64
highest value	1	1	1	1	1	1	0	64/64



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

# SAB3034

# ANALOGUE AND TUNING CIRCUIT (A & T)

The SAB3034 is a MOS N-channel analogue and tuning (A & T) integrated circuit which provides closed loop digital tuning and control of up to six analogue functions. The IC is used in combination with a microcomputer.

## Features

- Tuning by comparison of the required frequency with the actual value; digital tuning windows selectable: 250 kHz to 500 kHz.
- Tuning with a.f.c.: holding range selectable from 1 MHz to 1,5 MHz.
- 4 MHz quartz crystal oscillator or a 400 kHz synchronization from the microcomputer.
- Four tuning pulse widths selectable, so the characteristics of various tuners can be accommodated.
- Simple tuning interface.
- Digital output signal for correct tuning.
- Six 63-step digital to analogue converters.
- CBUS interface for 12-bit data words.

# QUICK REFERENCE DATA

Supply voltage	V <sub>DD</sub>	typ.	5	V
Operating ambient temperature range	т <sub>атb</sub>	0 to +	70	оС
Supply current	IDD	typ.	18	mA




Fig. 1 Block diagram.

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102CS).

# SAB3034




Fig. 2 Pinning diagram.

### PINNING

1	v <sub>ss</sub>	ground (0 V)				
10	v <sub>DD</sub>	positive supply (+ 5 V)				
13	DATA	data word				
12	DLEN	data line enable				
11	CLB	clock burst				
18	FDIV	input for the divided TV tuner oscillator frequency				
3	CLI	oscillator/clock input				
2	CLO	quartz crystal oscillator output				
16	FUP	tuning voltage control output for tuner frequency up (+)				
15	FDN	tuning voltage control output for tuner frequency down (—)				
14	AFCON	automatic frequency control output for indicator				
17	TEST	test pin; held LOW for the circuit to operate				
4 5 6 7 8 9	ANO AN1 AN2 AN3 AN4 AN5	6 analogue outputs				

458

### GENERAL DESCRIPTION

The SAB3034 performs frequency-locked loop digital tuning and also provides a digital-to-analogue converter for control of six analogue functions (e.g. volume control, bass/treble control etc.). The 17 12-bit words are loaded into the data latch, if valid (12-bit data word, startbit = 0), via the CBUS interface. Six words out of the 17 define the tuning window, the a.f.c. holding range, the tuning speed and the clock oscillator frequency. Eight data words control the analogue functions. Two data words are used for internal/external clock frequency control, the remaining data word is no-operation. The clock frequency of 400 kHz can be derived directly from a microcomputer (e.g. MAB8048) and this can be used instead of the quartz crystal oscillator by applying this clock to input CLI. The 12-bit frequency and tuning counter has an accuracy of 1024 MHz/2<sup>12</sup> = 250 kHz, which is within the catching range of a.f.c. circuits. The required frequency (max. 1024 MHz) can be specified in increments of 1 MHz (10-bit). While, with a second data word increments of 250 kHz, 500 kHz or 750 kHz in frequency can be specified. The counter result at the end of a measuring period generates the output of a positive or negative tuning pulse, respectively FUP or FDN. The tuning pulse duration of FUP or FDN depends on the value of the measured deviation and is approximately 2,5 ms maximum. The measuring and tuning process is repeated until the counter value has reached zero, giving the required frequency.

Six data words set the required values (0 to 63) into the 6-bit analogue registers. The contents of the registers are converted into pulse-width modulated outputs with a frequency of  $f_{CLI}/64$ . Only an external RC filter is needed to smooth the analogue values. Two data words enable or disable all of the analogue outputs simultaneously.

# HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	V <sub>DD</sub>	–0,3 to + 7,5 V
Input voltage range	V <sub>1</sub>	-0,3 to + 7,5 V
Input current	lj –	max. 0,5 mA
Output voltage range	VO	V <sub>SS</sub> to +15 V
Power dissipation per output	PO	max. 20 mW
Total power dissipation per package	P <sub>tot</sub>	max. 600 mW
Operating ambient temperature range	T <sub>amb</sub>	0 to + 70 °C
Storage temperature range	т <sub>stg</sub>	-20 to + 125 °C

## D.C. CHARACTERISTICS

 $V_{SS}$  = 0 V;  $V_{DD}$  = 5 V;  $T_{amb}$  = 0 to + 70 °C; unless otherwise specified


	symbol	min.	typ.	max.		conditions
Supply voltage	V <sub>DD</sub>	4,5	5	5,5	v	
Supply current	IDD	-	18	40	mΑ	
Inputs CLB, DLEN, DATA						
Input voltage HIGH	VIH	2,4		V <sub>DD</sub>	v	
Input voltage LOW	VIL	-0,3	_	0,8	v	
Input leakage current	I <sub>IR</sub>	-		20	μA	V <sub>1</sub> = -0,3 to + 5,5 V
Input FDIV						
Input voltage HIGH	VIH	2,4	_	V <sub>DD</sub>	v	
Input voltage LOW	VIL	-0,3		0,6	v	
Input leakage current	IIR	-	-	20	μA	V <sub>1</sub> = -0,3 to + 5,5 V
Input TEST						
Should be connected to ground						
Outputs AN0 to AN5, FUP, FDN, AFCON (open drain)						
Output voltage HIGH	VOH	-		12	v	
Output voltage LOW	VOL	_	-	0,4	v	I <sub>OL</sub> = 1 mA
Output current LOW	IOL	-	1	10	mA	Limited by external resistor
Output leakage current	IOR	-	-	10	μA	V <sub>OH</sub> = 5,5 V
Clock oscillator input CLI						
Input voltage HIGH	VIH	3			v	÷
Input voltage LOW	VIL	-		0 <i>,</i> 8	v	
Clock oscillator output CLO						
Output voltage HIGH	VOH	-		VDD	v	
Output voltage LOW	VOL	-		0,5	v	
Output current LOW	IOL			0,1	mΑ	

## A.C. CHARACTERISTICS

 $V_{SS} = 0 V$ ;  $V_{DD} = 5 V$ ;  $T_{amb} = 0$  to + 70 °C; unless otherwise specified

	symbol	min.	typ.	max.		conditions
Inputs DATA, DLEN, CLB						
Rise and fall times	t <sub>r</sub> , t <sub>f</sub>	-	-	1	μs	
Data set-up time						
DATA — CLB	<sup>t</sup> SUDA	500	-		ns	
Data hold time DATA —— CLB	<sup>t</sup> HDDA	150	-	-	ns	
Enable set-up time DLEN CLB	<sup>t</sup> SUEN	500	-	_	ns	
Disable set-up time CLB —— DLEN	tSUDI	300	_		ns	
Set-up time						
DLEN CLB (load pulse)	<sup>t</sup> SULD	400	-		ns	
Input CLB						see Fig. 3
CLB frequency	<sup>f</sup> CLB	0		66	kHz	-
400 kHz synchronization f <sub>o</sub> from microcomputer at CLI						
Duty factor	δ	0,5		0,8		
CLB pulse width HIGH (90%)	<sup>t</sup> wн	$\frac{3}{f_0}$	_	-	S	
CLB pulse width LOW (10%)	<sup>t</sup> WL	$\frac{1}{f_0}$		-	S	
Quartz crystal oscillator at pins CLI and CLO						
CLB pulse width HIGH (90%)	twH	$\frac{30}{f_{OSC}}$	_	-	s	
CLB pulse width LOW (10%)	tw∟	$\frac{10}{f_{osc}}$		-	s	
Input FDIV						
Rise and fall times	t <sub>r</sub> , t <sub>f</sub>	-	_	65	ns	
Pulse width HIGH and LOW	<sup>t</sup> WH, <sup>t</sup> WL	60	_	-	ns	
Input CLI (400 kHz input)						
Rise and fall times	t <sub>r</sub> , t <sub>f</sub>	_		1	μs	
Pulse width HIGH	twn	0,4	_	5	μs	
Pulse width LOW	twl	1,7	_	5	μs	
Quartz crystal frequency	fosc	1		4	MHz	
Switch-on reset	500					
Supply voltage						
transition rate	dV <sub>DD</sub> /dt	-	0,02	4	V/ms	

## SAB3034





#### **OPERATION DESCRIPTION**

#### 1. Command data handling

The command data words are entered via a serial CBUS interface. Either a continuously running clock or a clock burst of 14 clock periods can be used to transmit a 12-bit data word.

Serial data, which is applied at input DATA, is shifted into the CBUS latch, with the trailing edge of the clock CLB if input DLEN is HIGH.

Each transmission is checked for word length (number of clock pulses during DLEN is HIGH) and the start-bit (first bit after start of transmission, see Fig. 5).


The valid data flag is only set if:

1. Start-bit is LOW during the first clock pulse at CLB.

2. Word length is correct; one start-bit and 11 data bits.

Loading the information into the selected latch register is done by the load pulse (first clock pulse after the HIGH-to-LOW transition of DLEN). The loading takes two pulses of the main clock and resets the valid data flag. The loading occurs only once, further CLB pulses have no effect. Only after the valid data flag is reset, will new data be accepted.





\_\_\_\_\_

May 1981




Fig. 5 CBUS data transmission.

Definitions to Figs 4 and 5:

- Word length: number of clock pulses during DLEN is active (HIGH); n + 1 bits.
- Start-bit (e.g. leading zero): bit number 0.
- Data bits: bit numbers 1 to n.
- Load pulse: first clock pulse after DLEN returns to inactive (LOW).

#### 1.1 Load of data

To initialize the SAB3034 after power on, either data word 1 or data word 2 must be applied first (e.g. programming of the clock oscillator mode, see Table 1). There are three different types of command data (see Table 1).

- a. The first seven data words (B1 = HIGH) carry information for initialization of the operation mode, and specification of the frequency offset, tuning window, a.f.c. holding range and tuning speed (see Table 2).
- b. Eight further data words (commands 9 to 16) change the contents of the analogue registers (B0 and B1 = LOW). In commands 9 to 14, bits B2, B3 and B4 form the addresses and bits B5 to B10 the 6-bit analogue values of the analogue registers. Each can be set by a binary value between 0 and 63. Enable and disable control over the six analogue outputs is achieved with data word command 15 and 16. All analogue outputs are set to logic '0' with the switch-on reset. The contents of all analogue registers are set to '0' after receiving command 1 or 2 (initialization) and the outputs are enabled.
- c. The last data word (command 17) loads the 10-bit frequency data into the frequency buffer (B0 = HIGH). This 10-bit data is the binary equivalent of the required frequency in MHz. The frequency can be altered with this data word in increments of 1 MHz. If smaller steps are needed, the frequency offset can be changed in minimum steps of 250 kHz with command 3. The tuning steps are 500 kHz after the circuit is initialized by switch-on and the a.f.c. holding range is 750 kHz.

Fig. 6 Data bit organization; see also Tables 1 and 2.

#### Table 1. 12-bit command data words (1 to 17)

			data						Iress I			start-
command/address	B10	В9	B8	B7	B6	B5	B4	B3	B2	B1	B0	bit S
Initialization/400 kHz clock	х	X		- DA	TA -	>	0	0	0	1	0	0
Initialization/4 MHz clock	х	х					0	0	1	1	0	0
Command according to Table 2	х	х					0	1	0	1	0	0
Tuning window $\Delta f_{t} = 250 \text{ kHz}$	Х	х	х	Х	х	х	0	1	1	1	0	0
Tuning window $\Delta f_t = 500 \text{ kHz}$	х	х	Х	х	Х	Х	1	0	0	1	0	0
A.F.C. holding range $\Delta f_a = 500 \text{ kHz}$	х	Х	Х	х	Х	Х	1	0	1	1	0	0
A.F.C. holding range $\Delta f_a = 750 \text{ kHz}$	х	х	х	х	х	х	1	1	0	1	0	0
No operation	х	х	х	х	х	х	1	1	1	1	0	0
Analogue register 0	-		- DA	TA -		>	0	0	0	0	0	0
Analogue register 1							0	0	1	0	0	0
Analogue register 2							0	1	0	0	0	0
Analogue register 3							0	1	1	0	0	0
Analogue register 4							1	0	0	0	0	0
Analogue register 5							1	0	1	0	0	0
Analogue outputs enabled	х	х	Х	Х	Х	Х	1	1	0	0	0	0
Analogue outputs disabled	х	X	х	х	х	х	1	1	1	0	0	0
Data transmission of 10-bit												
required frequency	۹	·····			- DA	TA –	I				- 1	0


Table 2. Frequency offset and tuning speed.

frequency offset	tuning speed	B8	B7	B6	B5
0 MHz		x	х	0	0
+ 250 kHz		x	х	0	1
+ 500 kHz		X	х	1	0
+ 750 kHz		X	х	1	1
	2,5 μs/250 kHz	0	0	X	х
	5 μs/250 kHz	0	1	х	х
	10 μs/250 kHz	1	0	х	х
	20 µs/250 kHz	1	1	х	х

Note: X = state is immaterial.

#### 2. Analogue output value (see Fig. 7)

The six analogue registers can be loaded with any binary number between 0 and 63. After the internal D to A conversion, the stored contents of each register is presented at the corresponding output by a pulse-width modulated signal. The repetition time of this output signal is 64/f<sub>CL1</sub> (64 clock periods). External RC filters smooth the analogue outputs to obtain the d.c. control voltage levels. The commands 'analogue outputs enabled' and 'analogue outputs disabled' will simultaneously enable/disable respectively, all outputs.







#### 3. Basic tuning principle

Tuning to a transmitted frequency is controlled in the closed loop system as shown in Fig. 9. The method used is the frequency lock loop system (FLL). The tuner oscillator frequency is applied to FDIV via the divide-by-256 prescaler SAB1018. This incoming frequency  $f_{OSC}/256$  is once again divided by a factor N3 of the on-chip programmable prescaler, in a defined time  $t_m$  (see Fig. 8), and is then applied to the tuning counter. The tuning pulses are then compared with the required frequency. If the counter result is within the specified range (tuning window), output AFCON becomes HIGH and the a.f.c. is switched on, which enables the i.f. part to complete tuning.

At the same time, the allowed deviation in frequency is extended to the value of the a.f.c. holding range.

When the measured frequency is outside the specified limits, output AFCON will stay LOW. Defined by the test results, frequency too high or too low, a tuning pulse is generated at respectively output FDN or FUP until the tuner is accurately tuned. The pulse duration of the FUP and FDN pulses is proportional to the measured frequency deviation and has a maximum duration of 2,5475 ms. At the end of the tuning period the frequency counter is loaded again, just before the next frequency measurement starts.








Fig. 9 The frequency lock loop system (FLL).

#### 4. Frequency measurement

For the FLL system the following is valid:

$$f_{osc} = \frac{256 \cdot N3}{N2} \cdot f_{ref} \cdot K$$

where: fref = 400 kHz (from internal clock)

N3 = dividing factor of the internal prescaler

K = programmable factor

N2 = see below

The tuning accuracy is defined by:

 $\Delta f_i = \frac{256 \cdot N3}{N2} \cdot f_{ref}$  and this is, based on the 12-bit length of the frequency counter and the

maximum frequency to be measured of 1 GHz,

 $\Delta f_i = \frac{1 \text{ GHz}}{2^{12}} = 250 \text{ kHz}$ , which is within the catching range of the a.f.c. circuit.

For practical reasons the factor 5 is chosen for N3. With  $f_{ref} = 400 \text{ kHz}$ , N2 can be calculated:

$$N2 = \frac{256 \cdot N3}{250 \text{ kHz}} \cdot 400 \text{ kHz} = 2048$$

## May 1981

The frequency measuring time tm is:

$$t_{m} = \frac{N2}{f_{ref}} = 2048 \cdot 2.5 \ \mu s = 5.12 \ ms$$

In the following time period of 2,56 ms, correction pulses can be generated (FUP/FDN) of which the width is proportional to the error in frequency.

The minimum width is defined as 2,5  $\mu$ s for each 250 kHz deviation in frequency.

The factor of 5 for N3 implies a possible frequency error fer in the measurement of:

$$f_{er} = \frac{\Delta f_i}{N3} = \frac{250}{5} = 50 \text{ kHz}$$

#### 5. The tuning window $(\Delta f_{\dagger})$

When a tuning procedure is started, the oscillator frequency ( $f_{OSC}$ ) of the tuner is corrected until the measured deviation is within the tuning window  $\Delta f_t$ .

Width and position of  $\Delta f_t$  is calculated below.

The frequency applied to the i.f.-part of the TV receiver for correct tuning must be:

 $f_{if} = f_{osc} - f_{Vn}$  where:  $f_{Vn}$  is the vision frequency of channel n.

At the moment the a.f.c. is switched on, the frequency to the i.f. part could be:

 $f_{if} = f_{osc} \pm \Delta f_t \pm f_{er} - f_{Vn}$  (in MHz)

With the required value  $f_{if} = 38,9$  MHz, the maximum  $f_{if}(+)$  is:

 $f_{if}(+) = (38,9 + \Delta f_t + 0,05) \text{ MHz}$ 

Given is  $f_{if}(+) < 40.4$  MHz (the trap frequency), so  $\Delta f_t + 50$  kHz = 1,5 MHz.

A practical value for  $\Delta f_t(+)$ : < 500 kHz.

The minimum allowed intermediate frequency  $f_{if}$  (–) is defined by the sound carrier of the adjacent channel  $f_{S(n-1)}$ . In v.h.f.-bands with 7 MHz channel spacing applies:

 $f_{S(n-1)} = (f_{Vn} - 1,5) MHz.$ 

This results in  $f_{if}(-) = f_{OSC} - \Delta f_t - f_{er} - f_{V(n-1)} + 1.5 \text{ MHz} =$ = 40,4 - ( $\Delta f_t - 0.05$ )

Required is  $f_{if}(-) = 40,4$  MHz, when  $\Delta f_t = 0$ .

The calculations show, that the tuning window  $\Delta f_t$  must be positive only (see Fig. 10).

#### 6. A.F.C. holding window ( $\Delta f_a$ )


When the measured frequency is specified within the tuning window  $\Delta f_t$ , the a.f.c. is switched on (AFCON = HIGH). The accuracy of the measurement is now set to a wider area, the a.f.c. holding window  $\Delta f_a$ , operational either positive or negative.

The width of  $\Delta f_a$  is defined by the following:

- The margin in frequency at the lower band ends of the tuners limits:  $-\Delta f_a \leq 1$  MHz.
- Searching to unallocated frequencies with 1 MHz increments defines: + Δf<sub>a</sub> < 1 MHz.</li>
- To cover the complete frequency band  $\pm \Delta f_a$  must have an overlap or  $\pm \Delta f_a$  must be larger than the smallest frequency increment.

The SAB3034 has two different tuning windows and two a.f.c. holding windows, and are independently controllable.

### SAB3034





#### 7. Programmable factor K

The oscillator frequency of the tuner  $f_{osc} = \frac{N1 \cdot N3}{N2} \cdot f_{ref} \cdot K$ .

The programmable factor is calculated from  $f_{osc} = f_{Vn} + f_{if}$ . For standard frequencies, CCIR norm B and G:

 $f_{OSC} = X, 25 + 38,9 = (X + 39), 15 MHz where X + 39 = K.$ 

The remainder of 150 kHz needs an additional offset in the frequency measurement of 150 kHz. This is done by presetting the on-chip prescaler. An example of frequency measurement is shown in Table 3, where for simplicity a measurement of 1,15 MHz is illustrated, with a +  $\Delta f_t = 250$  kHz and a<sup>+</sup>/- $\Delta f_a = 750$  kHz.

468

prescaler N3 = 5	frequency counter contents		
1 1 1 0 1 1 1 0 1	0 0 1 0 0 0 0 0 0 0 0 0	frequency loading	150 kHz correction
$\begin{array}{ccccc} 0 & 0 & 1 \\ 1 & 1 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 0 & 0 & 0 \end{array}$			
0 0 1 1 1 0 0 1 0 1 0 0 0 0 0	1 1 0 0 0 0 0 0 0 0 0 0 0		
0 0 1 1 1 0 0 1 0 1 0 0 0 0 0	0 1 0 0 0 0 0 0 0 0 0 0 0		
$\begin{array}{ccccc} 0 & 0 & 1 \\ 1 & 1 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 0 & 0 & 0 \end{array}$	1 0 0 0 0 0 0 0 0 0 0 0 0	0 < + Δf <sub>t</sub> < 250 kHz	
0 0 1 1 1 0 0 1 0 1 0 0 0 0 0	000000000000000		$\Delta f_a = \pm 750 \text{ kHz}$
0 0 1 1 1 0 0 1 0 1 0 0 0 0 0	11111111111111		
0 0 1 1 1 0 0 1 0 1 0 0 0 0 0	01111111111111		
0 0 1 1 1 0 0 1 0 1 0 0 0 0 0	1011111111111		
0 0 1 1 1 0 0 1 0 1 0 0 0 0 0	0011111111111		
001	1 1 0 1 1 1 1 1 1 1 1 1 1		

Table 3. Example of frequency measurement at f = 1,15 MHz

#### 8. Tuning speed

Basically the SAB3034 generates a pulse at one of the correction outputs with a width of 2,5  $\mu$ s for each 250 kHz detected deviation in frequency. However, the steepness of tuner characteristics are different. To realize a more equable tuning time through the frequency bands, the correction pulse width is made programmable. A choice can be made between 2,5  $\mu$ s, 5  $\mu$ s, 10  $\mu$ s or 20  $\mu$ s for each 250 kHz deviation (see Table 2).

#### 9. Power-on reset

The on-chip power-on reset circuits ( $dV_{DD}/dt < 4 V/ms$ ) set the IC in the following defined states:

= HIGH,

- analogue outputs (AN0 to AN5) = LOW,
- outputs FDN and AFCON = LOW,
- output FUP
- reset the CBUS latch,
- set the clock logic for  $f_{ref} = 400 \text{ kHz}$ .

The IC is activated by data word 1 or 2 (see also Table 1); so the first message must be one of these and the logic will be initialized, including:

- analogue latches contents set to zero,
- enabling of all outputs,
- set  $\Delta f_t = 0.5$  MHz and  $\Delta f_a = 0.75$  MHz,
- load frequency offset and tuning speed control bits.
- clears all other logic.

#### Note

For correct power-on reset, the pull-up voltage used for the open drain outputs must have some delay in the rise time in respect to the  $V_{DD}$  = +5 V rise time.

DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



## COMPUTER INTERFACE FOR TUNING AND CONTROL (CITAC)

#### GENERAL DESCRIPTION

The SAB3035 provides closed-loop digital tuning of TV receivers, with or without a.f.c., as required. It also controls up to 8 analogue functions, 4 general purpose I/O ports and 4 high-current outputs for tuner band selection.

The IC is used in conjunction with a microcomputer from the MAB8400 family and is controlled via a two-wire, bidirectional  $I^2C$  bus.

#### Features

- Combined analogue and digital circuitry minimizes the number of additional interfacing components required
- Frequency measurement with resolution of 50 kHz
- Selectable prescaler divisor of 64 or 256
- 32 V tuning voltage amplifier
- 4 high-current outputs for direct band selection
- 8 static digital to analogue converters (DACs) for control of analogue functions
- Four general purpose input/output (I/O) ports
- Tuning with control of speed and direction
- Tuning with or without a.f.c.
- Single-pin, 4 MHz on-chip oscillator
- I<sup>2</sup> C bus slave transceiver

#### QUICK REFERENCE DATA

Supply voltages			
(pin 16)	V <sub>P1</sub>	typ.	12 V
(pin 22)	V <sub>P2</sub>	typ.	13 V
(pin 17)	V <sub>P3</sub>	typ.	32 V
Supply currents (no outputs loaded)			
(pin 16)	<sup>I</sup> P1	typ.	32 mA
(pin 22)	IP2	typ.	0,1 mA
(pin 17)	lp3	typ.	0,6 mA
Total power dissipation	P <sub>tot</sub>	typ.	400 mW
Operating ambient temperature range	T <sub>amb</sub>	20 t	o +70 °C

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT-117).

SAB3035





Fig. 1 Block diagram.

June 1983

472





Purchase of Philips  $I^2 C$  components conveys a licence under the Philips'  $I^2 C$  patent to use the components in the  $I^2 C$  system provided the system conforms to the  $I^2 C$  specifications defined by Philips.

June 1983

#### FUNCTIONAL DESCRIPTION

The SAB3035 is a monolithic computer interface which provides tuning and control functions and operates in conjunction with a microcomputer via an  $l^2 C$  bus.

#### Tuning

This is performed using frequency-locked loop digital control. Data corresponding to the required tuner frequency is stored in a 15-bit frequency buffer. The actual tuner frequency, divided by a factor of 256 (or by 64) by a prescaler, is applied via a gate to a 15-bit frequency counter. This input (FDIV) is measured over a period controlled by a time reference counter and is compared with the contents of the frequency buffer. The result of the comparison is used to control the tuning voltage so that the tuner frequency equals the contents of the frequency buffer multiplied by 50 kHz within a programmable tuning window (TUW).

The system cycles over a period of 6,4 ms (or 2,56 ms), controlled by the time reference counter which is clocked by an on-chip 4 MHz reference oscillator. Regulation of the tuning voltage is performed by a charge pump frequency-locked loop system. The charge IT flowing into the tuning voltage amplifier is controlled by the tuning counter, 3-bit DAC and the charge pump circuit. The charge IT is linear with the frequency deviation  $\Delta f$  in steps of 50 kHz. For loop gain control, the relationship  $\Delta IT/\Delta f$  is programmable. In the normal mode (when control bits TUHN0 and TUHN1 are both at logic 1, see OPERATION), the minimum charge IT at  $\Delta f = 50$  kHz equals 250  $\mu A \mu_s$  (typical).

By programming the tuning sensitivity bits (TUS), the charge IT can be doubled up to 6 times. If correction-in-band (COIB) is programmed, the charge can be further doubled up to three times in relation to the tuning voltage level. From this, the maximum charge IT at  $\Delta f = 50$  kHz equals  $2^6 \times 2^3 \times 250 \ \mu A \ \mu s$  (typical).

The maximum tuning current I is 875  $\mu$ A (typical). In the tuning-hold (TUHN) mode (TUHN is active LOW), the tuning current I is reduced and as a consequence the charge into the tuning amplifier is also reduced.

An in-lock situation can be detected by reading FLOCK. When the tuner oscillator frequency is within the programmable tuning window (TUW), FLOCK is set to logic 1. If the frequency is also within the programmable a.f.c. hold range (AFCR), which always occurs if AFCR is wider than TUW, control bit AFCT can be set to logic 1. When set, digital tuning will be switched off, a.f.c. will be switched on and FLOCK will stay at logic 1 as long as the oscillator frequency is within AFCR. If the frequency of the tuning oscillator does not remain within AFCR, AFCT is cleared automatically and the system reverts to digital tuning. To be able to detect this situation, the occurrence of positive and negative transitions in the FLOCK signal can be read (FL/1N and FL/ON). AFCT can also be cleared by programming the AFCT bit to logic 0.

The a.f.c. has programmable polarity and transconductance; the latter can be doubled up to 3 times, depending on the tuning voltage level if correction-in-band is used.

The direction of tuning is programmable by using control bits TDIRD (tuning direction down) and TDIRU (tuning direction up). If a tuner enters a region in which oscillation stops, then, providing the prescaler remains stable, no FDIV signal is supplied to CITAC. In this situation the system will tune up, moving away from frequency lock-in. This situation is avoided by setting TDIRD which causes the system to tune down. In normal operation TDIRD must be cleared.

If a tuner stops oscillating and the prescaler becomes unstable by going into self-oscillation at a very high frequency, the system will react by tuning down, moving away from frequency lock-in. To overcome this, the system can be forced to tune up at the lowest sensitivity (TUS) value, by setting TDIRU.

Setting both TDIRD and TDIRU causes the digital tuning to be interrupted and a.f.c. to be switched on.

The minimum tuning voltage which can be generated during digital tuning is programmable by VTMI to prevent the tuner being driven into an unspecified low tuning voltage region.

#### Control

For tuner band selection there are four outputs P10 to P13 which are capable of sourcing up to 50 mA at a voltage drop of less than 600 mV with respect to the separate power supply input  $V_{P2}$ .

For additional digital control, four open collector I/O ports P20 to P23 are provided. Ports P22 and P23 are capable of detecting positive and negative transitions in their input signals. With the aid of port P20, up to three independent module addresses can be programmed.

Eight 6-bit digital-to-analogue converters DAC0 to DAC7 are provided for analogue control.


#### Reset


CITAC goes into the power-down-reset mode when  $V_{P1}$  is below 8,5 V (typical). In this mode all registers are set to a defined state. Reset can also be programmed.

#### OPERATION

#### Write

CITAC is controlled via a bidirectional two-wire  $I^2 C$  bus; the  $I^2 C$  bus is specified in our data handbook "ICs for digital systems in radio, audio, and video equipment". For programming, a module address,  $R/\overline{W}$  bit (logic 0), an instruction byte and a data/control byte are written into CITAC in the format shown in Fig. 3.





The module address bits MA1, MA0 are used to give a 2-bit module address as a function of the voltage at port P20 as shown in Table 1.

Acknowledge (A) is generated by CITAC only when a valid address is received and the device is not in the power-down-reset mode ( $V_{P1} > 8.5 V$  (typical)).

MA1	MAO	P20
0	0	don't care
0	1	GND
1	0	<sup>1</sup> ⁄ <sub>2</sub> V <sub>P1</sub> V <sub>P1</sub>
1	1	V <sub>P1</sub>



#### **OPERATION** (continued)

#### Tuning

Tuning is controlled by the instruction and data/control bytes as shown in Fig. 4.

			IN	STRUCT	ION BY	TE						DAT	A/CON	TROL B	YTE		
	I <sub>7</sub>	<sup>1</sup> 6	۱5	14	۱ <sub>3</sub>	12	1	۱o	D	7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D3	D2	D <sub>1</sub>	D <sub>0</sub>
freq.	1	F14	F13	F12	F11	F10	F9	F8	F	7	F6	F5	F4	F3	F2	F1	FO
TCD0	0	0	1	0	1	0	0	1	AF	ст	VTMIO	AFCR1	AFCRO	TUHN1	TUHNO	TUW1	TUWO
TCD1	0	0	1	0	1	0	1	0	∣∨т	MI1	COIB1	COIBO	AFCS1	AFCS0	TUS2	TUS1	TUSO
TCD2	0	0	1	0	1	0	1	1		D	0	0	0	AFCP	FDIVM	TDIRD	TDIRU
		I	L	L	L			•			r	L		L	L		729012

Fig. 4 Tuning control format.

#### Frequency

Frequency is set when bit  $1_7$  of the instruction byte is set to logic 1; the remainder of this byte together with the data/control byte are loaded into the frequency buffer. The frequency to which the tuner oscillator is regulated equals the decimal representation of the 15-bit word multiplied by 50 kHz. All frequency bits are set to logic 1 at reset.

#### Tuning hold

The TUHN bits are used to decrease the maximum tuning current and, as a consequence, the minimum charge IT (at  $\Delta f = 50$  kHz) into the tuning amplifier.

TUHN1	TUHNO	typ. I <sub>max</sub> μΑ	typ. IT <sub>min</sub> μΑ μs	typ. ΔV <sub>TUNmin</sub> at C <sub>INT</sub> = 1 μF μV
0	0	3,5*	1*	1*
0	1	29	8	8
1	0	110	30	30
1	1	875	250	250

#### Table 2 Tuning current control

\* Values after reset.

During tuning but before lock-in, the highest current value should be selected. After lock-in the current may be reduced to decrease the tuning voltage ripple.

The lowest current value should not be used for tuning due to the input bias current of the tuning voltage amplifier (max. 5 nA). However it is good practice to program the lowest current value during tuner band switching.

#### Tuning sensitivity

To be able to program an optimum loop gain, the charge IT can be programmed by changing T using tuning sensitivity (TUS). Table 3 shows the minimum charge IT obtained by programming the TUS bits at  $\Delta f = 50 \text{ kHz}$ ; TUHN0 and TUHN1 = logic 1.

TUS2	TUS1	TUS0	typ. IT <sub>min</sub> mA μs	typ. $\Delta V_{TUNmin}$ at C <sub>INT</sub> = 1 $\mu$ F mV
0	0	0	0,25*	0,25*
0	0	1	0,5	0,5
0	1	0	1	1
0	1	1	2	2
1	0	0	4	4
1	0	1	8	8
1	1	0	16	16

**Table 3** Minimum charge IT as a function of TUS  $\Delta f = 50 \text{ kHz}$ ; TUHN0 = logic 1; TUHN1 = logic 1

\* Values after reset.

#### Correction-in-band

This control is used to correct the loop gain of the tuning system to reduce in-band variations due to a non-linear voltage/frequency characteristic of the tuner. Correction-in-band (COIB) controls the time T of the charge equation IT and takes into account the tuning voltage  $V_{TUN}$  to give charge multiplying factors as shown in Table 4.

#### Table 4 Programming correction-in-band

COIB1	COIBO	charge multiplying factors at typical values of V <sub>TUN</sub> at: $<$ 12 V $\mid$ 12 to 18 V $\mid$ 18 to 24 V $\mid$ $>$ 24 V						
0	0	1*	1*	1*	1*			
0	1	1	1	1	2			
1	0	1	1	2	4			
1	1	1	2	4	8			

\* Values after reset.

The transconductance multiplying factor of the a.f.c. amplifier is similar when COIB is used, except for the lowest transconductance which is not affected.

#### Tuning window

Digital tuning is interrupted and FLOCK is set to logic 1 (in-lock) when the absolute deviation  $|\Delta f|$  between the tuner oscillator frequency and the programmed frequency is smaller than the programmed TUW value (see Table 5). If  $|\Delta f|$  is up to 50 kHz above the values listed in Table 5, it is possible for the system to be locked depending on the phase relationship between FDIV and the reference counter.

Table 5 Tunir	g window	programming
---------------	----------	-------------

TUW1	TUWO	∆f  (kHz)	tuning window (kHz)
0	0	0*	0*
0	1	50	100
1	0	150	300

\* Values after reset.

#### **OPERATION** (continued)

## A.F.C.

When AFCT is set to logic 1 it will not be cleared and the a.f.c. will remain on as long as  $|\Delta f|$  is less than the value programmed for the a.f.c. hold range AFCR (see Table 6). It is possible for the a.f.c. to remain on for values of up to 50 kHz more than the programmed value depending on the phase relationship between FDIV and the reference counter.

Table 6	A.F.C.	hold	range	programming
---------	--------	------	-------	-------------

AFCR1	AFCR0	∆f  (kHz)	a.f.c. hold range (kHz)
0	0	0*	0*
0	1	350	700
1	0	750	1500

\* Values after reset.

#### Transconductance

The transconductance (g) of the a.f.c. amplifier is programmed via the a.f.c. sensitivity bits AFCS as shown in Table 7.

#### Table 7 Transconductance programming

AFCS1	AFCS0	typ. transconductance ( $\mu A/V$ )
0	0	0,25*
0	1	25
1	0	50
1	1	100

#### \* Value after reset.

#### A.F.C. polarity

If a positive differential input voltage is applied to the (switched on) a.f.c. amplifier, the tuning voltage  $V_{TUN}$  falls when the a.f.c. polarity bit AFCP is at logic 0 (value after reset). At AFCP = logic 1,  $V_{TUN}$  rises.

#### Minimum tuning voltage

Both minimum tuning voltage control bits, VTMI1 and VTMI0, are at logic 0 after reset. Further details are given in CHARACTERISTICS.

#### Frequency measuring window

The frequency measuring window which is programmed must correspond with the division factor of the prescaler in use (see Table 8).

#### Table 8 Frequency measuring window programming

FDIVM	IVM prescaler division factor cycle period (ms)		measuring window (ms)
0	256	6,4*	5,12*
1	64	2,56	1,28

\* Values after reset.

#### Tuning direction


Both tuning direction bits, TDIRU (up) and TDIRD (down), are at logic 0 after reset.


478

#### Control

The instruction bytes POD (port output data) and DACX (digital-to-analogue converter control) are shown in Fig. 5, together with the corresponding data/control bytes. Control is implemented as follows:
 P13, P12, P11, P10 Band select outputs. If a logic 1 is programmed on any of the POD bits D<sub>3</sub> to D<sub>0</sub>, the relevant output goes HIGH. All outputs are LOW after reset.
 P23, P22, P21, P20 Open collector I/O ports. If a logic 0 is programmed on any of the POD bits D<sub>7</sub> to D<sub>4</sub>, the relevant output is forced LOW. All outputs are at logic 1 after reset (high impedance state).
 DACX Digital-to-analogue converters. The digital-to-analogue converter selected corresponde to the designal equivalent of the DACX bits Y2, Y1, Y0. The


corresponds to the decimal equivalent of the DACX bits X2, X1, X0. The output voltage of the selected DAC is set by programming the bits AX5 to AX0; the lowest output voltage is programmed with all data AX5 to AX0 at logic 0, or after reset has been activated.





#### Read

Information is read from CITAC when the R/W bit is set to logic 1. An acknowledge must be generated by the master after each data byte to allow transmission to continue. If no acknowledge is generated by the master the slave (CITAC) stops transmitting. The format of the information bytes is shown in Fig. 6.





#### **OPERATION** (continued)

Tuning/reset information bits

FLOCK	Set to logic 1 when the tuning oscillator frequency is within the programmed tuning window.
FL/1N	Set to logic 0 (active LOW) when FLOCK changes from 0 to 1 and is reset to logic 1 automatically after tuning information has been read.
FL/ON	As for FL/1N but is set to logic 0 when FLOCK changes from 1 to 0.
FOV	Indicates frequency overflow. When the tuner oscillator frequency is too high with respect to the programmed frequency, FOV is at logic 1, and when too low, FOV is at logic 0. FOV is not valid when TDIRU and/or TDIRD are set to logic 1.
RESN	Set to logic 0 (active LOW) by a programmed reset or a power-down-reset. It is reset to logic 1 automatically after tuning/reset information has been read.
MWN	MWN (frequency measuring window, active LOW) is at logic 1 for a period of 1,28 ms, during which time the results of frequency measurement are processed. This time is independent of the cycle period. During the remaining time, MWN is at logic 0 and the received frequency is measured.
	When slightly different frequencies are programmed repeatedly and a.f.c. is switched on, the received frequency can be measured using FOV and FLOCK. To prevent the frequency counter and frequency buffer being loaded at the same time, frequency should be programmed only during the period of MWN = logic 0.

#### Port information bits

P23/1N, P22/1N	Set to logic 0 (active LOW) at a LOW-to-HIGH transition in the input voltage on P23 and P22 respectively. Both are reset to logic 1 after the port information has been read.
P23/0N, P22/0N	As for P23/1N and P22/1N but are set to logic 0 at a HIGH-to-LOW transition.
PI23, PI22, PI21, PI20	Indicate input voltage levels at P23, P22, P21 and P20 respectively. A logic 1 indicates a HIGH input level.

#### Reset

The programming to reset all registers is shown in Fig. 7. Reset is activated only at data byte HEX 06. Acknowledge is generated at every byte, provided that CITAC is not in the power-down-reset mode. After the general call address byte, transmission of more than one data byte is not allowed.




Fig. 7 Reset programming.

## SAB3035

#### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage ranges: (pin 16) -0,3 to +18 V VP1 -0,3 to +18 V (pin 22) VP2 (pin 17) VP3 -0,3 to +36 v Input/output voltage ranges: (pin 5) VSDA -0,3 to +18 v (pin 6) VSCL -0,3 to +18 V (pins 7 to 10) VP2X -0,3 to +18 V  $V_{AFC+,AFC-}$  -0,3 to  $V_{P1}$ \* V (pins 11 and 12) (pin 13) VTI -0,3 to VP1\* V (pin 15) -0,3 to VP3\* V VTUN -0,3 to VP2\*\*V (pins 18 to 21) V<sub>P1X</sub> (pin 23) VFDIV -0,3 to VP1\* V (pin 24) Vosc -0.3 to +5 V (pins 1 to 4 and 25 to 28) -0,3 to Vp1\* V VDACX Total power dissipation Ptot max. 1000 mW Storage temperature range T<sub>sta</sub> -55 to +125 οС Operating ambient temperature range Tamb -20 to +70 °C

\* Pin voltage may exceed supply voltage if current is limited to 10 mA.

\*\* Pin voltage must not exceed 18 V but may exceed Vp2 if current is limited to 200 mA.

## CHARACTERISTICS

 $T_{amb}$  = 25 °C;  $V_{P1}$ ,  $V_{P2}$ ,  $V_{P3}$  at typical voltages, unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltages	V <sub>P1</sub>	10,5	12	13,5	v
	VP2	4,7	13	16	v
	V <sub>P3</sub>	30	32	35	v
Supply currents (no outputs loaded)	I <sub>P1</sub>	20	32	50	mA
	IP2	0	_	0,1	mA
	I <sub>P3</sub>	0,2	0,6	2	mA
Additional supply currents (A)	IP2A	-2		IOHP1X	mA
(note 1)	IP3A	0,2	-	2	mΑ
Total power dissipation	Ptot		400	-	mW
Operating ambient temperature	Tamb	20		+ 70	°C
I <sup>2</sup> C bus inputs/outputs					
SDA input (pin 5); SCL input (pin 6)			-		
Input voltage HIGH (note 2)	VIH	3	-	V <sub>P1</sub> -1	v
Input voltage LOW	VIL	-0,3		1,5	v
Input current HIGH (note 2)	Чн	-	_	10	μA
Input current LOW (note 2)	ηL	-	_	10	μA
SDA output (pin 5, open collector)					
Output voltage LOW at I <sub>OL</sub> = 3 mA	VOL	-	_	0,4	v
Maximum output sink current	<sup>I</sup> OL	-	5		mA
Open collector I/O ports					
P20, P21, P22, P23 (pins 7 to 10, open collector)					
Input voltage HIGH	VIH	2	_	16	v
Input voltage LOW	VIL	0,3		0,8	v
Input current HIGH	Чн	-		25	μA
Input current LOW	-IIL	-	_	25	μA
Output voltage LOW at I <sub>OL</sub> = 2 mA	VOL	-	- <sup>1</sup>	0,4	v
Maximum output sink current	<sup>I</sup> OL	<u> </u>	4	_	mA

## SAB3035

parameter	symbol	min.	typ.	max.	unit
A.F.C. amplifier					
Inputs AFC+, AFC- (pins 11, 12)					
Transconductance for input voltages up to 1 V differential:					
AFCS1 AFCS2 0 0 0 1 1 0 1 1	900 901 910 911	100 15 30 60	250 25 50 100	800 35 70 140	nA/V μA/V μA/V μA/V
Tolerance of transconductance multiplying factor (2, 4 or 8) when correction-in-band is used	∆M <sub>g</sub>	-20	_	+20	%
Input offset voltage	V <sub>loff</sub>	-75	-	+ 75	mV
Common mode input voltage	V <sub>com</sub>	3	-	V <sub>P1</sub> 2,5	v
Common mode rejection ratio	CMRR	-	50	-	dB
Power supply (V <sub>P1</sub> ) rejection ratio	PSRR	_	50	-	dB
Input current	Ц	-	-	500	nA
Tuning voltage amplifier					
Input TI, output TUN (pins 13, 15) Maximum output voltage at $I_{load} = \pm 2,5 \text{ mA}$ Minimum output voltage at $I_{load} = \pm 2,5 \text{ mA}$ :	V <sub>TUN</sub>	V <sub>P3</sub> 1,6	-	Vp3-0,4	v
VTMI1 VTMI0 0 0 1 0 1 1	Vтмоо Vтм10 Vтм11	300 450 650		500 650 900	mV mV mV
Maximum output source current	-ITUNH	2,5	-	8	mA
Maximum output sink current	ITUNL	-	40	-	mA
Input bias current	111	-5	-	+5	nA
Power supply (VP3) rejection ratio	PSRR	_	60	_	dB

June 1983

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Tuning voltage amplifier (continued)					
Minimum charge IT to tuning voltage amplifier					
TUHN1 TUHN0 0 0 0 1 1 0 1 1	CH <sub>00</sub> CH <sub>01</sub> CH <sub>10</sub> CH <sub>11</sub>	0,4 4 15 130	1 8 30 250	1,7 14 48 370	μΑ μs μΑ μs μΑ μs μΑ μs μΑ μs
Tolerance of charge (or ΔV <sub>TUN</sub> ) multiplying factor when COIB and/or TUS are used	ДСН	-20		+ 20	%
Maximum current I into tuning amplifier					
TUHN1 TUHN0 0 0 0 1 1 0 1 1	<sup>I</sup> T00 <sup>I</sup> T01 <sup>I</sup> T10 <sup>I</sup> T11	1,7 15 65 530	3,5 29 110 875	5,1 41 160 1220	μΑ μΑ μΑ μΑ
Correction-in-band					
Tolerance of correction-in-band levels 12 V, 18 V and 24 V	ΔV <sub>CIB</sub>	-15	_	+ 15	%
Band-select output ports					
P10, P11, P12, P13 (pins 18 to 21)					
Output voltage HIGH at —I <sub>OH</sub> = 50 mA (note 3)	V <sub>OH</sub>	V <sub>P2</sub> 0,6	_	-	v
Output voltage LOW at I <sub>OL</sub> = 2 mA	VOL	-	-	0,4	v
Maximum output source current (note 3)	–Іон	-	130	200	mA
Maximum output sink current	IOL	-	5	-	mA
FDIV input (pin 23)					
Input voltage (peak-to-peak value) (t <sub>rise</sub> and t <sub>fall</sub> ≤ 40 ns)	V <sub>FDIV(p-p</sub>			2	V
Duty cycle	-	40	-	60	%
Maximum input frequency	f <sub>max</sub>	14,5		-	MHz
Input impedance	Zi	-	8	-	kΩ
Input capacitance	Ci	-	5	-	рF

Computer interface for tuning and control (CITAC)

## SAB3035

parameter	symbol	min.	typ.	max.	unit
OSC input (pin 24)					
Crystal resistance at resonance (4 MHz)	RX	-	-	150	Ω
DAC outputs 0 to 7 (pins 25 to 28 and 1 to 4)					
Maximum output voltage (no load) at Vp1 = 12 V (note 4)	V <sub>DH</sub>	10	_	11,5	v
Minimum output voltage (no load) at Vp1 = 12 V (note 4)	V <sub>DL</sub>	0,1	_	1	v
Positive value of smallest step (1 least-significant bit)	ΔVD	0	_	350	mV
Deviation from linearity	-	-	-	0,5	v
Output impedance at I <sub>load</sub> = ± 2 mA	Zo	-	-	70	Ω
Maximum output source current	− <sup>I</sup> DH	-	-	6	mA
Maximum output sink current	<sup>I</sup> DL	-	8	-	mA
Power-down-reset					
Maximum supply voltage Vp1 at which power-down-reset is active	VPD	7,5	_	9,5	v
Vp1 rise-time during power-up (up to VpD)	tr	5	_	_	μs
Voltage level for valid module address					
Voltage level at P20 (pin 7) for valid module address as a function of MA1, MA0		1			
MA1 MA0					
0 0	V <sub>VA00</sub>	0,3	-	16	v
0 1	VVA01	-0,3	-	0,8	V
1 0	VVA10	2,5	-	V <sub>P1</sub> -2	V
1 1	VVA11	V <sub>P1</sub> -0,3	3 -	V <sub>P1</sub>	V

#### Notes to the characteristics

- 1. For each band-select output which is programmed at logic 1, sourcing a current I<sub>OHP1X</sub>, the additional supply currents (A) shown must be added to I<sub>P2</sub> and I<sub>P3</sub> respectively.
- 2. If  $V_{P1} < 1 V$ , the input current is limited to 10  $\mu$ A at input voltages up to 16 V.
- 3. At continuous operation the output current should not exceed 50 mA. When the output is shortcircuited to ground for several seconds the device may be damaged.
- 4. Values are proportional to Vp1.

June 1983

## SAB3035

I<sup>2</sup>C BUS TIMING (Fig. 8)

I<sup>2</sup> C bus load conditions are as follows:


4 k $\Omega$  pull-up resistor to +5 V; 200 pF capacitor to GND.


All values are referred to  $V_{IH} = 3 V$  and  $V_{IL} = 1,5 V$ .

parameter	symbol	min.	typ.	max.	unit
Bus free before start	<sup>t</sup> BUF	4	_	-	μs
Start condition set-up time	<sup>t</sup> SU,STA	4	-	<b>—</b> 1	μs
Start condition hold time	<sup>t</sup> HD,STA	4	-	<u> </u>	μs
SCL, SDA LOW period	<sup>t</sup> LOW	4	-		μs
SCL HIGH period	thigh	4	-	-	μs
SCL, SDA rise time	tR	-	-	1	μs
SCL, SDA fall time	tF		-	0,3	μs
Data set-up time (write)	<sup>t</sup> SU,DAT	1	-	-	μs
Data hold time (write)	<sup>t</sup> HD,DAT	1		-	μs
Acknowledge (from CITAC) set-up time	<sup>t</sup> SU,CAC	-	·	2	μs
Acknowledge (from CITAC) hold time	<sup>t</sup> HD,CAC	0		-	μs
Stop condition set-up time	<sup>t</sup> SU,STO	4	-	-	μs
Data set-up time (read)	<sup>t</sup> SU,RDA		_	2	μs
Data hold time (read)	<sup>t</sup> HD,RDA	0	-	-	μs
Acknowledge (from master) set-up time	<sup>t</sup> SU,MAC	1	_	-	μs
Acknowledge (from master) hold time	<sup>t</sup> HD, MAC	2	_	-	μs

#### Note

Timings t<sub>SU,DAT</sub> and t<sub>HD,DAT</sub> deviate from the I<sup>2</sup>C bus specification . After reset has been activated, transmission may only be started after a 50  $\mu$ s delay.





DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



## COMPUTER INTERFACE FOR TUNING AND CONTROL (CITAC)

#### **GENERAL DESCRIPTION**

The SAB3036 provides closed-loop digital tuning of TV receivers, with or without a.f.c., as required. It also controls 4 general purpose I/O ports and 4 high-current outputs for tuner band selection.

The IC is used in conjunction with a microcomputer from the MAB8400 family and is controlled via a two-wire, bidirectional  $l^2C$  bus.

#### Features

- Combined analogue and digital circuitry minimizes the number of additional interfacing components required
- Frequency measurement with resolution of 50 kHz
- Selectable prescaler divisor of 64 or 256
- 32 V tuning voltage amplifier
- 4 high-current outputs for direct band selection
- Four general purpose input/output (I/O) ports
- Tuning with control of speed and direction
- Tuning with or without a.f.c.
- Single-pin, 4 MHz on-chip oscillator
- I<sup>2</sup>C bus slave transceiver


#### QUICK REFERENCE DATA

Supply voltages (pin 5)	V <sub>P1</sub>	typ.	12 V
(pin 14)	V <sub>P2</sub>	typ.	13 V
(pin 9)	V <sub>P3</sub>	typ.	32 V
Supply currents (no outputs loaded) (pin 5)	<sup>I</sup> P1	typ.	23 mA
(pin 14)	IP2	typ.	0,1 mA
(pin 9)	IP3	typ.	0,6 mA
Total power dissipation	P <sub>tot</sub>	typ.	300 mW
Operating ambient temperature range	T <sub>amb</sub>	20 to	o + 70 °C

#### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).

SAB3036



#### Fig. 1 Block diagram.

488




Fig. 2 Pinning diagram.

### PINNING

FININ	DVI	
1	P20	general purpose
2	P21 )	input/output ports
3	P22/AFC+	general purpose input/output
4	P23/AFC-	ports and a.f.c. inputs
5	V <sub>P1</sub>	+ 12 V supply voltage
6	ТІ	tuning voltage amplifier inverting input
7	GND	ground
8	TUN	tuning voltage amplifier output
9	V <sub>P3</sub>	+ 32 V supply for tuning voltage amplifier
10	P10	
11	P11	high-current band-selection
12	P12	output ports
13	P13	
14	V <sub>P2</sub>	positive supply for high-current band-selection output circuits
15	FDIV	input from prescaler
16	OSC	crystal oscillator input
17	SDA	serial data line
18	SCL	serial clock line ∫





Purchase of Philips  $I^2 C$  components conveys a licence under the Philips'  $I^2 C$  patent to use the components in the  $I^2 C$  system provided the system conforms to the  $I^2 C$  specifications defined by Philips.

#### FUNCTIONAL DESCRIPTION

The SAB3036 is a monolithic computer interface which provides tuning and control functions and operates in conjunction with a microcomputer via an  $I^2 C$  bus.

#### Tuning

This is performed using frequency-locked loop digital control. Data corresponding to the required tuner frequency is stored in a 15-bit frequency buffer. The actual tuner frequency, divided by a factor of 256 (or by 64) by a prescaler, is applied via a gate to a 15-bit frequency counter. This input (FDIV) is measured over a period controlled by a time reference counter and is compared with the contents of the frequency buffer. The result of the comparison is used to control the tuning voltage so that the tuner frequency equals the contents of the frequency buffer multiplied by 50 kHz within a programmable tuning window (TUW).

The system cycles over a period of 6,4 ms (or 2,56 ms), controlled by the time reference counter which is clocked by an on-chip 4 MHz reference oscillator. Regulation of the tuning voltage is performed by a charge pump frequency-locked loop system. The charge IT flowing into the tuning voltage amplifier is controlled by the tuning counter, 3-bit DAC and the charge pump circuit. The charge IT is linear with the frequency deviation  $\Delta f$  in steps of 50 kHz. For loop gain control, the relationship  $\Delta IT/\Delta f$  is programmable. In the normal mode (when control bits TUHN0 and TUHN1 are both at logic 1, see OPERATION), the minimum charge IT at  $\Delta f = 50$  kHz equals 250  $\mu A \mu_s$  (typical).

By programming the tuning sensitivity bits (TUS), the charge IT can be doubled up to 6 times. If correction-in-band (COIB) is programmed, the charge can be further doubled up to three times in relation to the tuning voltage level. From this, the maximum charge IT at  $\Delta f = 50$  kHz equals  $2^6 \times 2^3 \times 250 \ \mu A \ \mu s$  (typical).

The maximum tuning current I is 875  $\mu$ A (typical). In the tuning-hold (TUHN) mode (TUHN is active LOW), the tuning current I is reduced and as a consequence the charge into the tuning amplifier is also reduced.

An in-lock situation can be detected by reading FLOCK. When the tuner oscillator frequency is within the programmable tuning window (TUW), FLOCK is set to logic 1. If the frequency is also within the programmable a.f.c. hold range (AFCR), which always occurs if AFCR is wider than TUW, control bit AFCT can be set to logic 1. When set, digital tuning will be switched off, a.f.c. will be switched on and FLOCK will stay at logic 1 as long as the oscillator frequency is within AFCR. If the frequency of the tuning oscillator does not remain within AFCR, AFCT is cleared automatically and the system reverts to digital tuning. To be able to detect this situation, the occurrence of positive and negative transitions in the FLOCK signal can be read (FL/1N and FL/0N). AFCT can also be cleared by programming the AFCT bit to logic 0.

The a.f.c. has programmable polarity and transconductance; the latter can be doubled up to 3 times, depending on the tuning voltage level if correction-in-band is used.

The direction of tuning is programmable by using control bits TDIRD (tuning direction down) and TDIRU (tuning direction up). If a tuner enters a region in which oscillation stops, then, providing the prescaler remains stable, no FDIV signal is supplied to CITAC. In this situation the system will tune up, moving away from frequency lock-in. This situation is avoided by setting TDIRD which causes the system to tune down. In normal operation TDIRD must be cleared.

If a tuner stops oscillating and the prescaler becomes unstable by going into self-oscillation at a very high frequency, the system will react by tuning down, moving away from frequency lock-in. To overcome this, the system can be forced to tune up at the lowest sensitivity (TUS) value, by setting TDIRU.

Setting both TDIRD and TDIRU causes the digital tuning to be interrupted and a.f.c. to be switched on.

The minimum tuning voltage which can be generated during digital tuning is programmable by V.TMI to prevent the tuner being driven into an unspecified low tuning voltage region.

#### Control

For tuner band selection there are four outputs P10 to P13 which are capable of sourcing up to 50 mA at a voltage drop of less than 600 mV with respect to the separate power supply input  $V_{P2}$ .

For additional digital control, four open collector I/O ports P20 to P23 are provided. Ports P22 and P23 are capable of detecting positive and negative transitions in their input signals and are connected with the AFC+ and AFC- inputs respectively. The a.f.c. amplifier must be switched off when P22 and/or P23 are used. When a.f.c. is used, P22 and P23 must be programmed HIGH (high impedance state). With the aid of port P20, up to three independent module addresses can be programmed.

#### Reset

CITAC goes into the power-down-reset mode when  $V_{P1}$  is below 8,5 V (typical). In this mode all registers are set to a defined state. Reset can also be programmed.

#### OPERATION

#### Write

CITAC is controlled via a bidirectional two-wire  $l^2 C$  bus; the  $l^2 C$  bus is specified in our data handbook "ICs for digital systems in radio, audio, and video equipment". For programming, a module address,  $R/\overline{W}$  bit (logic 0), an instruction byte and a data/control byte are written into CITAC in the format shown in Fig. 3.




Fig. 3 I<sup>2</sup> C bus write format.

The module address bits MA1, MA0 are used to give a 2-bit module address as a function of the voltage at port P20 as shown in Table 1.

Acknowledge (A) is generated by CITAC only when a valid address is received and the device is not in the power-down-reset mode ( $V_{P1} > 8,5 V$  (typical)).

#### **OPERATION** (continued)

#### Table 1 Valid module addresses

MA1	MAO	P20
0	0	don't care
0	1	GND ½V <sub>P1</sub>
1	1	V <sub>P1</sub>

#### Tuning

#### Tuning is controlled by the instruction and data/control bytes as shown in Fig. 4.

INSTRUCTION BYTE

	17	1 <sub>6</sub>	۱ <sub>5</sub>	I <sub>4</sub>	1 <sub>3</sub>	12	1 <sub>1</sub>	10		D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D3	D <sub>2</sub>	D <sub>1</sub>	
q.	1	F14	F13	F12	F11	F10	F9	F8		F7	F6	F5	F4	F3	F2	F1	<b>r</b>
DO	0	0	1	0	1	0	0	1		AFCT	VTMI0	AFCR1	AFCR0	TUHN1	TUHNO	TUW1	т
D1	0	0	1	0	1	0	1	0		VTMI1	COIB1	COIBO	AFCS1	AFCS0	TUS2	TUS1	т
2	0	0	1	0	1	0	1	1		0	0	0	0	AFCP	FDIVM	TDIRD	т
								- <b>I</b>				L			L		7Z

DATA/CONTROL BYTE

Fig. 4 Tuning control format.

#### Frequency

Frequency is set when bit 17 of the instruction byte is set to logic 1; the remainder of this byte together with the data/control byte are loaded into the frequency buffer. The frequency to which the tuner oscillator is regulated equals the decimal representation of the 15-bit word multiplied by 50 kHz. All frequency bits are set to logic 1 at reset.

#### Tuning hold

The TUHN bits are used to decrease the maximum tuning current and, as a consequence, the minimum charge IT (at  $\Delta f = 50 \text{ kHz}$ ) into the tuning amplifier.

#### Table 2 Tuning current control

TUHN1	TUHNO	typ. I <sub>max</sub> μΑ	typ. IT <sub>min</sub> μΑ μs	typ. $\Delta V_{TUNmin}$ at C <sub>INT</sub> = 1 $\mu$ F $\mu$ V
0	0	3,5*	1*	1*
0	1	29	8	8
1	0	110	30	30
1	1	875	250	250

\* Values after reset.

During tuning but before lock-in, the highest current value should be selected.

After lock-in the current may be reduced to decrease the tuning voltage ripple.

The lowest current value should not be used for tuning due to the input bias current of the tuning voltage amplifier (max. 5 nA). However it is good practice to program the lowest current value during tuner band switching.

#### Tuning sensitivity

To be able to program an optimum loop gain, the charge IT can be programmed by changing T using tuning sensitivity (TUS). Table 3 shows the minimum charge IT obtained by programming the TUS bits at  $\Delta f = 50 \text{ kHz}$ ; TUHN0 and TUHN1 = logic 1.

# **Table 3** Minimum charge IT as a function of TUS $\Delta f = 50 \text{ kHz}$ ; TUHN0 = logic 1; TUHN1 = logic 1

TUS2	TUS1	TUS0	typ. IT <sub>min</sub> mA μs	typ. $\Delta V_{TUNmin}$ at C <sub>INT</sub> = 1 $\mu$ F mV
0	0	0	0,25*	0,25*
0	0	1	0,5	0,5
0	1	0	1	1
0	1	1	2	2
1	0	0	4	4
1	0	1	8	8
1	1	0	16	16

\* Values after reset.

#### Correction-in-band

This control is used to correct the loop gain of the tuning system to reduce in-band variations due to a non-linear voltage/frequency characteristic of the tuner. Correction-in-band (COIB) controls the time T of the charge equation IT and takes into account the tuning voltage V<sub>TUN</sub> to give charge multiplying factors as shown in Table 4.

 Table 4 Programming correction-in-band

COIB1	COIB0	charge mu < 12 V	Itiplying factors at t 12 to 18 V	ypical values of V <sub>T</sub>   18 to 24 V	UN at:   > 24 V
0 0	0 1	1* 1	1* 1	1* 1	1* 2
1	0 1	1	1 2	2 4	4 8

\* Values after reset.

The transconductance multiplying factor of the a.f.c. amplifier is similar when COIB is used, except for the lowest transconductance which is not affected.

#### Tuning window

Digital tuning is interrupted and FLOCK is set to logic 1 (in-lock) when the absolute deviation  $|\Delta f|$  between the tuner oscillator frequency and the programmed frequency is smaller than the programmed TUW value (see Table 5). If  $|\Delta f|$  is up to 50 kHz above the values listed in Table 5, it is possible for the system to be locked depending on the phase relationship between FDIV and the reference counter.

#### **OPERATION** (continued)

#### Table 5 Tuning window programming

TUW1	TUWO	∆f  (kHz)	tuning window (kHz)
0	0	0*	0*
0	1	50	100
1	0	150	300

\* Values after reset.

A.F.C.

When AFCT is set to logic 1 it will not be cleared and the a.f.c. will remain on as long as  $|\Delta f|$  is less than the value programmed for the a.f.c. hold range AFCR (see Table 6). It is possible for the a.f.c. to remain on for values of up to 50 kHz more than the programmed value depending on the phase relationship between FDIV and the reference counter.

Table 6 A.F.C. hold range programming

AFCR1	AFCR0	∆f  (kHz)	a.f.c. hold range (kHz)
0	0	0*	0*
0	1	350	700
1	0	750	1500

\* Values after reset.

#### Transconductance

The transconductance (g) of the a.f.c. amplifier is programmed via the a.f.c. sensitivity bits AFCS as shown in Table 7.

T-LL		<b>T 1 1</b>	
I aple	1	Transconductance	programming

AFCS1	AFCS0	typ. transconductance ( $\mu$ A/V)
0	0	0,25*
0	1	25
1	0	50
1	1	100

\* Value after reset.

#### A.F.C. polarity

If a positive differential input voltage is applied to the (switched on) a.f.c. amplifier, the tuning voltage VTUN falls when the a.f.c. polarity bit AFCP is at logic 0 (value after reset). At AFCP = logic 1, V<sub>TUN</sub> rises.

#### Minimum tuning voltage

Both minimum tuning voltage control bits, VTMI1 and VTMI0, are at logic 0 after reset. Further details are given in CHARACTERISTICS.

#### Frequency measuring window

The frequency measuring window which is programmed must correspond with the division factor of the prescaler in use (see Table 8).

			• •	
lable 8 Fr	requency	measuring	window	programming

FDIVM	prescaler division factor	cycle period (ms)	measuring window (ms)
0	256	6,4*	5,12*
1	64	2,56	1,28

\* Values after reset.

#### Tuning direction

Both tuning direction bits, TDIRU (up) and TDIRD (down), are at logic 0 after reset.

#### Control

The instruction byte POD (port output data) is shown in Fig. 5, together with the corresponding data/ control byte. Control is implemented as follows:

P13, P12, P11, P10 Band select outputs. If a logic 1 is programmed on any of the POD bits D<sub>3</sub> to D<sub>0</sub>, the relevant output goes HIGH. All outputs are LOW after reset.

P23, P22, P21, P20 Open collector I/O ports. If a logic 0 is programmed on any of the POD bits D7 to D4, the relevant output is forced LOW. All outputs are at logic 1 after reset (high impedance state).





Fig. 5 Control programming.

### **OPERATION** (continued)

#### Read

Information is read from CITAC when the R/W bit is set to logic 1. An acknowledge must be generated by the master after each data byte to allow transmission to continue. If no acknowledge is generated by the master the slave (CITAC) stops transmitting. The format of the information bytes is shown in Fig. 6.





### Tuning/reset information bits

FLOCK	Set to logic 1 when the tuning oscillator frequency is within the programmed tuning window.
FL/1N	Set to logic 0 (active LOW) when FLOCK changes from 0 to 1 and is reset to logic 1 automatically after tuning information has been read.
FL/0N	As for FL/1N but is set to logic 0 when FLOCK changes from 1 to 0.
FOV	Indicates frequency overflow. When the tuner oscillator frequency is too high with respect to the programmed frequency, FOV is at logic 1, and when too low, FOV is at logic 0. FOV is not valid when TDIRU and/or TDIRD are set to logic 1.
RESN	Set to logic 0 (active LOW) by a programmed reset or a power-down-reset. It is reset to logic 1 automatically after tuning/reset information has been read.
MWN	MWN (frequency measuring window, active LOW) is at logic 1 for a period of 1,28 ms, during which time the results of frequency measurement are processed. This time is independent of the cycle period. During the remaining time, MWN is at logic 0 and the received frequency is measured.
	When slightly different frequencies are programmed repeatedly and a.f.c. is switched on, the received frequency can be measured using FOV and FLOCK. To prevent the frequency counter and frequency buffer being loaded at the same time, frequency should be programmed only during the period of MWN = logic 0.

#### Port information bits

P23/1N, P22/1N	Set to logic 0 (active LOW) at a LOW-to-HIGH transition in the input voltage on P23 and P22 respectively. Both are reset to logic 1 after the port information has been read.
P23/0N, P22/0N	As for P23/1N and P22/1N but are set to logic ${f 0}$ at a HIGH-to-LOW transition.
PI23, PI22, PI21, PI20	Indicate input voltage levels at P23, P22, P21 and P20 respectively. A logic 1 indicates a HIGH input level.

#### Reset

The programming to reset all registers is shown in Fig. 7. Reset is activated only at data byte HEX 06. Acknowledge is generated at every byte, provided that CITAC is not in the power-down-reset mode. After the general call address byte, transmission of more than one data byte is not allowed.

	GENERAL CALL ADDRESS					HEX06													
s	0	0	0	0	0	0	0	0	A	0	0	0	0	0	1	1	0	A	Р
																		729	0128

Fig. 7 Reset programming.

#### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage ranges:

(pin 5)	V <sub>P1</sub>	0,3 to + 18 V
(pin 14)	V <sub>P2</sub>	0,3 to + 18 V
(pin 9)	V <sub>P3</sub>	0,3 to + 36 V
Input/output voltage ranges:		
(pin 17)	V <sub>SDA</sub>	0,3 to + 18 V
(pin 18)	V <sub>SCL</sub>	–0,3 to + 18 V
(pins 1 and 2)	Vp20, p21	-0,3 to + 18 V
(pins 3 and 4)	V <sub>P22</sub> , <sub>P23</sub> , AFC	–0,3 to V <sub>P1</sub> * V
(pin 6)	V <sub>TI</sub>	–0,3 to V <sub>P1</sub> * V
(pin 8)	VTUN	–0,3 to V <sub>P3</sub> * V
(pins 10 to 13)	V <sub>P1X</sub>	-0,3 to VP2** V
(pin 15)	VFDIV	–0,3 to V <sub>P1</sub> * V
(pin 16)	V <sub>OSC</sub>	-0,3 to + 5 V
Total power dissipation	P <sub>tot</sub>	max. 1000 mW
Storage temperature range	т <sub>stg</sub>	–55 to + 125 <sup>o</sup> C
Operating ambient temperature	T <sub>amb</sub>	—20 to + 70 <sup>o</sup> C

\* Pin voltage may exceed supply voltage if current is limited to 10 mA.

\*\* Pin voltage must not exceed 18 V but may exceed Vp2 if current is limited to 200 mA.

## CHARACTERISTICS

 $T_{amb}$  = 25 °C; V<sub>P1</sub>, V<sub>P2</sub>, V<sub>P3</sub> at typical voltages, unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltages	V <sub>P1</sub>	10,5	12	13,5	v
	V <sub>P2</sub>	4,7	13	16	v
	V <sub>P3</sub>	30	32	35	v
Supply currents (no outputs loaded)	IP1	14	23	40	mA
	IP2	0		0,1	mA
	IP3	0,2	0,6	2	mA
Additional supply currents (A)	IP2A	-2		IOHP1X	mA
(note 1)	IP3A	0,2	_	2	mA
Total power dissipation	P <sub>tot</sub>	_	300	-	mW
Operating ambient temperature	T <sub>amb</sub>	-20	-	+ 70	٥C
I <sup>2</sup> C bus inputs/outputs					
SDA input (pin 17); SCL input (pin 18)					
Input voltage HIGH (note 2)	VIH	3		V <sub>P1</sub> -1	v
Input voltage LOW	VIL	-0,3	-	1,5	v
Input current HIGH (note 2)	Чн	-		10	μA
Input current LOW (note 2)	IL	-		10	μA
SDA output (pin 17, open collector)					
Output voltage LOW at I <sub>OL</sub> = 3 mA	VOL	-		0,4	v
Maximum output sink current	<sup>I</sup> OL	-	5	_	mA
Open collector I/O ports					
P20, P21, P22, P23 (pins 1 to 4, open collector)					
Input voltage HIGH (P20, P21)	VIH	2	-	16	v
Input voltage HIGH (P22, P23) AFC switched off	VIH	2	—	V <sub>P1</sub> -2	v
Input voltage LOW	VIL	-0,3	-	0,8	v
Input current HIGH	Чн	-	-	25	μA
Input current LOW	-IIL	- <sup>1</sup>		25	μA
Output voltage LOW at I <sub>OL</sub> = 2 mA	VOL	_		0,4	v
Maximum output sink current	IOL	-	4		mA

parameter	symbol	min.	typ.	max.	unit
A.F.C. amplifier					
Inputs AFC+, AFC (pins 3, 4)					
Transconductance for input voltages up to 1 V differential:					
AFCS1 AFCS2 0 0 0 1 1 0	900 901 910	100 15 30	250 25 50	800 35 70	nA/ μΑ/ μΑ/
1 1	911	60	100	140	μΑ/
Tolerance of transconductance multiplying factor (2, 4 or 8) when correction-in-band is used	$\Delta M_{g}$	-20	_	+ 20	%
Input offset voltage	Vloff	-75	-	+ 75	mV
Common mode input voltage	V <sub>com</sub>	3	-	V <sub>P1</sub> -2,5	v
Common mode rejection ratio	CMRR	-	50	-	dB
Power supply (V <sub>P1</sub> ) rejection ratio	PSRR	-	50	-	dB
Input current (P22 and P23 programmed HIGH)	lj –	_	-	500	nA
Tuning voltage amplifier					
Input TI, output TUN (pins 6, 8)					
Maximum output voltage at I <sub>load</sub> = ±2,5 mA	V <sub>TUN</sub>	V <sub>P3</sub> -1,6	_	V <sub>P3</sub> 0,4	v
Minimum output voltage at I <sub>load</sub> = ± 2,5 mA:					
VTMI1 VTMI0 0 0 1 0 1 1	∨тмоо ∨тм10 ∨тм11	300 450 650		500 650 900	mV mV mV
Maximum output source current	-ITUNH	2,5	-	8	mΑ
Maximum output sink current	TUNL	-	40	-	mA
Input bias current	TI	-5	_	+5	nA
Power supply (VP3) rejection ratio	PSRR	_	60	_	dB

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Tuning voltage amplifier (continued)					
Minimum charge IT to tuning voltage amplifier					
TUHN1 TUHN0 0 0 0 1 1 0	CH <sub>00</sub> CH <sub>01</sub> CH <sub>10</sub>	0,4 4 15	1 8 30	1,7 14 48	μΑ μs μΑ μs μΑ μs
1 1 Tolerance of charge (or $\Delta V_{TUN}$ )	CH <sub>11</sub>	130	250	370	μΑ μs
multiplying factor when COIB and/or TUS are used	<b>ДСН</b>	-20	-	+ 20	%
Maximum current I into tuning amplifier					
TUHN1 TUHNO O O O 1 1 O 1 1	IT00 IT01 IT10 IT11	1,7 15 65 530	3,5 29 110 875	5,1 41 160 1220	μΑ μΑ μΑ μΑ
Correction-in-band					
Tolerance of correction-in-band levels 12 V, 18 V and 24 V	ΔV <sub>CIB</sub>	-15	_	+ 15	%
Band-select output ports					
P10, P11, P12, P13 (pins 10 to 13)					
Output voltage HIGH at -I <sub>OH</sub> = 50 mA (note 3)	V <sub>OH</sub>	V <sub>P2</sub> 0,6	-	-	V V
Output voltage LOW at I <sub>OL</sub> = 2 mA Maximum output source current (note 3)	VOL		- 130	0,4 200	v mA
Maximum output source current (note 3) Maximum output sink current	<sup>—I</sup> ОН IOL	_	5	200	mA
FDIV input (pin 15)					
Input voltage (peak-to-peak value) (t <sub>rise</sub> and t <sub>fall</sub> ≤ 40 ns)	V <sub>FDIV(p-p</sub>	0,1	_	2	v
Duty cycle	_	40	-	60	%
Maximum input frequency	f <sub>max</sub>	16	_		MHz
Input impedance	Zi		8		kΩ
Input capacitance	Ci	_ <sup>*</sup>	5	_	рF

parameter	symbol	min.	typ.	max.	unit
OSC input (pin 24)					
Crystal resistance at resonance (4 MHz)	RX	-	-	150	Ω
Power-down-reset			[		
Maximum supply voltage V <sub>P1</sub> at which power-down-reset is active	V <sub>PD</sub>	7,5	_	9,5	v
V <sub>P1</sub> rise-time during power-up (up to V <sub>PD</sub> )	t <sub>r</sub>	5	_	_	μs
Voltage level for valid module address					
Voltage level at P20 (pin 1) for valid module address as a function of MA1, MA0					
MA1 MA0 0 0 0 1 1 0 1 1	VVA00 VVA01 VVA10 VVA11	0,3 0,3 2,5 V <sub>P1</sub> 0,3	  	16 0,8 V <sub>P1</sub> —2 V <sub>P1</sub>	V V V V

#### Notes to the characteristics

- 1. For each band-select output which is programmed at logic 1, sourcing a current I<sub>OHP1X</sub>, the additional supply currents (A) shown must be added to Ip2 and Ip3 respectively.
- 2. If  $V_{P1}$  < 1 V, the input current is limited to 10  $\mu A$  at input voltages up to 16 V.
- 3. At continuous operation the output current should not exceed 50 mA. When the output is shortcircuited to ground for several seconds the device may be damaged.
- 4. Values are proportional to Vp1.

I<sup>2</sup>C BUS TIMING (Fig. 8)

I<sup>2</sup> C bus load conditions are as follows:

4 k $\Omega$  pull-up resistor to +5 V; 200 pF capacitor to GND.


All values are referred to  $V_{IH} = 3 V$  and  $V_{IL} = 1,5 V$ .


parameter	symbol	min.	typ.	max.	unit
Bus free before start	<sup>t</sup> BUF	4	-	_	μs
Start condition set-up time	<sup>t</sup> SU,STA	4	_	-	μs
Start condition hold time	<sup>t</sup> HD,STA	4	-	-	μs
SCL, SDA LOW period	<sup>t</sup> LOW	4	-	-	μs
SCL HIGH period	thigh	4	_	-	μs
SCL, SDA rise time	<sup>t</sup> R	-	_	1	μs
SCL, SDA fall time	tF	-	_	0,3	μs
Data set-up time (write)	<sup>t</sup> SU,DAT	1	-	-	μs
Data hold time (write)	<sup>t</sup> HD,DAT	1	-	-	μs
Acknowledge (from CITAC) set-up time	<sup>t</sup> SU,CAC	-	_	2	μs
Acknowledge (from CITAC) hold time	<sup>t</sup> HD,CAC	0	_	-	μs
Stop condition set-up time	<sup>t</sup> SU,STO	4	-	-	μs
Data set-up time (read)	<sup>t</sup> SU,RDA	-	_	2	μs
Data hold time (read)	<sup>t</sup> HD,RDA	0	_	_	μs
Acknowledge (from master) set-up time	<sup>t</sup> SU,MAC	1	-	-	μs
Acknowledge (from master) hold time	<sup>t</sup> HD, MAC	2	_	-	μs

#### Note

Timings  $t_{SU,DAT}$  and  $t_{HD,DAT}$  deviate from the I<sup>2</sup> C bus specification .

After reset has been activated, transmission may only be started after a 50  $\mu$ s delay.





DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



# COMPUTER INTERFACE FOR TUNING AND CONTROL (CITAC)

#### GENERAL DESCRIPTION

The SAB3037 provides closed-loop digital tuning of TV receivers, with or without a.f.c., as required. It also controls up to 4 analogue functions, 4 general purpose I/O ports and 4 high-current outputs for tuner band selection.

The IC is used in conjunction with a microcomputer from the MAB8400 family and is controlled via a two-wire, bidirectional  $l^2$ C bus.

#### Features


- Combined analogue and digital circuitry minimizes the number of additional interfacing components required
- Frequency measurement with resolution of 50 kHz
- Selectable prescaler divisor of 64 or 256
- 32 V tuning voltage amplifier
- 4 high-current outputs for direct band selection
- 4 static digital to analogue converters (DACs) for control of analogue functions
- Four general purpose input/output (I/O) ports
- Tuning with control of speed and direction
- Tuning with or without a.f.c.
- Single-pin, 4 MHz on-chip oscillator
- I<sup>2</sup> C bus slave transceiver

#### QUICK REFERENCE DATA

Supply voltages			_
(pin 13)	V <sub>P1</sub>	typ.	12 V
(pin 19)	V <sub>P2</sub>	typ.	13 V
(pin 14)	V <sub>P3</sub>	typ.	32 V
Supply currents (no outputs loaded)			
(pin 13)	<sup>I</sup> P1	typ.	30 mA
(pin 19)	IP2	typ.	0,1 mA
(pin 14)	lp3	typ.	0,6 mA
Total power dissipation	P <sub>tot</sub>	typ.	380 mW
Operating ambient temperature range	T <sub>amb</sub>	-20	to +70 <sup>o</sup> C

#### PACKAGE OUTLINE

24-lead DIL; plastic (SOT-101A).






June 1983

504

24 DAC2

## SAB3037



DAC3

## PINNING

PIN	NING	
1	DAC3	output of static DAC
2	SDA	serial data line
3	SCL	serial clock line
4	P20	
5	P21	general purpose
6	P22	input/output ports
7	P23	
8	AFC+)	r · ·
9	AFC−Ĵ	a.f.c. inputs
10	тι	tuning voltage amplifier inverting input
11	GND	ground
12	TUN	tuning voltage amplifier output
13	V <sub>P1</sub>	+ 12 V supply voltage
14	V <sub>P3</sub>	+ 32 V supply for tuning voltage amplifier
15	P10 )	
16	P11	
17	P12	high-current band-selection output ports
18	Р13	
19	V <sub>P2</sub>	positive supply for high-current band-selection output circuits
20	FDIV	input from prescaler
21	OSC	crystal oscillator input
22	DACO	
23	DAC1	outputs of static DACs
24	DAC2	



Purchase of Philips  $I^2 C$  components conveys a licence under the Philips'  $I^2 C$  patent to use the components in the  $I^2 C$  system provided the system conforms to the  $I^2 C$  specifications defined by Philips.

#### FUNCTIONAL DESCRIPTION

The SAB3037 is a monolithic computer interface which provides tuning and control functions and operates in conjunction with a microcomputer via an  $I^2$ C bus.

#### Tuning

This is performed using frequency-locked loop digital control. Data corresponding to the required tuner frequency is stored in a 15-bit frequency buffer. The actual tuner frequency, divided by a factor of 256 (or by 64) by a prescaler, is applied via a gate to a 15-bit frequency counter. This input (FDIV) is measured over a period controlled by a time reference counter and is compared with the contents of the frequency buffer. The result of the comparison is used to control the tuning voltage so that the tuner frequency equals the contents of the frequency buffer multiplied by 50 kHz within a programmable tuning window (TUW).

The system cycles over a period of 6,4 ms (or 2,56 ms), controlled by the time reference counter which is clocked by an on-chip 4 MHz reference oscillator. Regulation of the tuning voltage is performed by a charge pump frequency-locked loop system. The charge IT flowing into the tuning voltage amplifier is controlled by the tuning counter, 3-bit DAC and the charge pump circuit. The charge IT is linear with the frequency deviation  $\Delta f$  in steps of 50 kHz. For loop gain control, the relationship  $\Delta IT/\Delta f$  is programmable. In the normal mode (when control bits TUHN0 and TUHN1 are both at logic 1, see OPERATION), the minimum charge IT at  $\Delta f = 50$  kHz equals 250  $\mu A \mu$ s (typical).

By programming the tuning sensitivity bits (TUS), the charge IT can be doubled up to 6 times. If correction-in-band (COIB) is programmed, the charge can be further doubled up to three times in relation to the tuning voltage level. From this, the maximum charge IT at  $\Delta f = 50$  kHz equals  $2^6 \times 2^3 \times 250 \ \mu A \ \mu s$  (typical).

The maximum tuning current I is 875  $\mu$ A (typical). In the tuning-hold (TUHN) mode (TUHN is active LOW), the tuning current I is reduced and as a consequence the charge into the tuning amplifier is also reduced.

An in-lock situation can be detected by reading FLOCK. When the tuner oscillator frequency is within the programmable tuning window (TUW), FLOCK is set to logic 1. If the frequency is also within the programmable a.f.c. hold range (AFCR), which always occurs if AFCR is wider than TUW, control bit AFCT can be set to logic 1. When set, digital tuning will be switched off, a.f.c. will be switched on and FLOCK will stay at logic 1 as long as the oscillator frequency is within AFCR. If the frequency of the tuning oscillator does not remain within AFCR, AFCT is cleared automatically and the system reverts to digital tuning. To be able to detect this situation, the occurrence of positive and negative transitions in the FLOCK signal can be read (FL/1N and FL/ON). AFCT can also be cleared by programming the AFCT bit to logic 0.

The a.f.c. has programmable polarity and transconductance; the latter can be doubled up to 3 times, depending on the tuning voltage level if correction-in-band is used.

The direction of tuning is programmable by using control bits TDIRD (tuning direction down) and TDIRU (tuning direction up). If a tuner enters a region in which oscillation stops, then, providing the prescaler remains stable, no FDIV signal is supplied to CITAC. In this situation the system will tune up, moving away from frequency lock-in. This situation is avoided by setting TDIRD which causes the system to tune down. In normal operation TDIRD must be cleared.

If a tuner stops oscillating and the prescaler becomes unstable by going into self-oscillation at a very high frequency, the system will react by tuning down, moving away from frequency lock-in. To overcome this, the system can be forced to tune up at the lowest sensitivity (TUS) value, by setting TDIRU.

Setting both TDIRD and TDIRU causes the digital tuning to be interrupted and a.f.c. to be switched on.

The minimum tuning voltage which can be generated during digital tuning is programmable by VTMI to prevent the tuner being driven into an unspecified low tuning voltage region.

#### Control

For tuner band selection there are four outputs P10 to P13 which are capable of sourcing up to 50 mA at a voltage drop of less than 600 mV with respect to the separate power supply input  $V_{P2}$ .

For additional digital control, four open collector I/O ports P20 to P23 are provided. Ports P22 and P23 are capable of detecting positive and negative transitions in their input signals. With the aid of port P20, up to three independent module addresses can be programmed.

Four 6-bit digital-to-analogue converters DAC0 to DAC3 are provided for analogue control.


#### Reset

CITAC goes into the power-down-reset mode when V<sub>P1</sub> is below 8,5 V (typical). In this mode all registers are set to a defined state. Reset can also be programmed.

#### OPERATION

#### Write

CITAC is controlled via a bidirectional two-wire  $I^2 C$  bus; the  $I^2 C$  bus is specified in our data handbook "ICs for digital systems in radio, audio, and video equipment". For programming, a module address,  $R/\overline{W}$  bit (logic 0), an instruction byte and a data/control byte are written into CITAC in the format shown in Fig. 3.





The module address bits MA1, MA0 are used to give a 2-bit module address as a function of the voltage at port P20 as shown in Table 1.

Acknowledge (A) is generated by CITAC only when a valid address is received and the device is not in the power-down-reset mode ( $V_{P1} > 8,5 V$  (typical)).

Table 1 V	alid module	addresses
-----------	-------------	-----------

MA1	MAO	P20
0	0	don't care
0	1	GND
1	0	<sup>1</sup> ⁄ <sub>2</sub> V <sub>P1</sub> V <sub>P1</sub>
1	1	V <sub>P1</sub>

#### **OPERATION** (continued)

#### Tuning

Tuning is controlled by the instruction and data/control bytes as shown in Fig. 4.

		INSTRUCTION BYTE			DATA/CONTROL BYTE									
17	<sup>1</sup> 6	15	14	13	12	1	1 <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D5	D <sub>4</sub>	D3	D2	D <sub>1</sub>
1.	F14	F13	F12	F11	F10	F9	' F8	F7	F6	F5	F4	F3	F2	F1
0	0	1	0	1	0	0	1	AFCT	VTMI0	AFCR1	AFCR 0	TUHN1	TUHNO	TUW
0	0	1	0	1	0	1	0	VTMI1	COIB1	COIBO	AFCS1	AFCS0	TUS2	TUS
0	0	1	0	1	0	1	1	0	0	0	0	AFCP	FDIVM	TDIR

Fig. 4 Tuning control format.

#### Frequency

Frequency is set when bit  $1_7$  of the instruction byte is set to logic 1; the remainder of this byte together with the data/control byte are loaded into the frequency buffer. The frequency to which the tuner oscillator is regulated equals the decimal representation of the 15-bit word multiplied by 50 kHz. All frequency bits are set to logic 1 at reset.

#### Tuning hold

The TUHN bits are used to decrease the maximum tuning current and, as a consequence, the minimum charge IT (at  $\Delta f = 50$  kHz) into the tuning amplifier.

TUHN1	TUHN0	typ. I <sub>max</sub> μΑ	typ. IT <sub>min</sub> μΑ μs	typ. $\Delta V_{TUNmin}$ at C <sub>INT</sub> = 1 $\mu$ F $\mu$ V
0	0	3,5*	1*	1*
0	1	29 110	30	8 30
1	1	875	250	250

#### Table 2 Tuning current control

\* Values after reset.

During tuning but before lock-in, the highest current value should be selected. After lock-in the current may be reduced to decrease the tuning voltage ripple.

The lowest current value should not be used for tuning due to the input bias current of the tuning voltage amplifier (max. 5 nA). However it is good practice to program the lowest current value during tuner band switching.

#### Tuning sensitivity

To be able to program an optimum loop gain, the charge IT can be programmed by changing T using tuning sensitivity (TUS). Table 3 shows the minimum charge IT obtained by programming the TUS bits at  $\Delta f = 50 \text{ kHz}$ ; TUHN0 and TUHN1 = logic 1.

TUS2	TUS1	TUS0	typ. IT <sub>min</sub> mA μs	typ. ΔV <sub>TUNmin</sub> at C <sub>INT</sub> = 1 μF mV
0	0	0	0,25*	0,25*
0	0	1	0,5	0,5
0	1	0	1	1
0	1	1	2	2
1	0	0	4	4
1	0	1	8	8
1	1	0	16	16

**Table 3** Minimum charge IT as a function of TUS  $\Delta f = 50 \text{ kHz}$ ; TUHN0 = logic 1; TUHN1 = logic 1

\* Values after reset.

#### Correction-in-band

This control is used to correct the loop gain of the tuning system to reduce in-band variations due to a non-linear voltage/frequency characteristic of the tuner. Correction-in-band (COIB) controls the time T of the charge equation IT and takes into account the tuning voltage  $V_{TUN}$  to give charge multiplying factors as shown in Table 4.

#### Table 4 Programming correction-in-band

COIB1	COIBO	charge mu < 12 V	Itiplying factors at t 12 to 18 V	ypical values of V <sub>T</sub>   18 to 24 V	UN at:   > 24 V
0	0 1	1* 1	1* 1	1* 1	1* 2
1	1	1	2	4	4 8

\* Values after reset.

The transconductance multiplying factor of the a.f.c. amplifier is similar when COIB is used, except for the lowest transconductance which is not affected.

#### Tuning window

Digital tuning is interrupted and FLOCK is set to logic 1 (in-lock) when the absolute deviation  $|\Delta f|$  between the tuner oscillator frequency and the programmed frequency is smaller than the programmed TUW value (see Table 5). If  $|\Delta f|$  is up to 50 kHz above the values listed in Table 5, it is possible for the system to be locked depending on the phase relationship between FDIV and the reference counter.

Table 5	Tunina	window	programming
10010 0	. a		programming

TUW1	TUWO	Δf  (kHz)	tuning window (kHz)
0	0	0*	0*
0	1	50	100
1	0	150	300

\* Values after reset.

#### **OPERATION** (continued)

### A.F.C.

When AFCT is set to logic 1 it will not be cleared and the a.f.c. will remain on as long as  $|\Delta f|$  is less than the value programmed for the a.f.c. hold range AFCR (see Table 6). It is possible for the a.f.c. to remain on for values of up to 50 kHz more than the programmed value depending on the phase relationship between FDIV and the reference counter.

Table 6	A.F.C.	hold	range	programming
---------	--------	------	-------	-------------

AFCR1	AFCRO	∆f  (kHz)	a.f.c. hold range (kHz)
0	0	0*	0*
0	1	350	700
1	0	750	1500

\* Values after reset.

#### Transconductance

The transconductance (g) of the a.f.c. amplifier is programmed via the a.f.c. sensitivity bits AFCS as shown in Table 7.

#### Table 7 Transconductance programming

AFCS1	AFCS0	typ. transconductance ( $\mu$ A/V)
0	0	0,25*
0	1	25
1	0	50
1	1	100

\* Value after reset.

#### A.F.C. polarity

If a positive differential input voltage is applied to the (switched on) a.f.c. amplifier, the tuning voltage  $V_{TUN}$  falls when the a.f.c. polarity bit AFCP is at logic 0 (value after reset). At AFCP = logic 1,  $V_{TUN}$  rises.

#### Minimum tuning voltage

Both minimum tuning voltage control bits, VTMI1 and VTMI0, are at logic 0 after reset. Further details are given in CHARACTERISTICS.

#### Frequency measuring window

The frequency measuring window which is programmed must correspond with the division factor of the prescaler in use (see Table 8).

#### Table 8 Frequency measuring window programming

FDIVM	prescaler division factor	cycle period (ms)	measuring window (ms)
0	256	6,4*	5,12*
	64	2.56	1.28

\* Values after reset.

#### Tuning direction

Both tuning direction bits, TDIRU (up) and TDIRD (down), are at logic 0 after reset.

June 1983

#### Control

The instruction bytes POD (port output data) and DACX (digital-to-analogue converter control) are shown in Fig. 5, together with the corresponding data/control bytes. Control is implemented as follows: P13, P12, P11, P10 Band select outputs. If a logic 1 is programmed on any of the POD bits D<sub>3</sub> to

- D<sub>0</sub>, the relevant output goes HIGH. All outputs are LOW after reset. P23, P22, P21, P20 Open collector I/O ports. If a logic 0 is programmed on any of the POD bits D<sub>7</sub> to D<sub>4</sub>, the relevant output is forced LOW. All outputs are at logic 1 after reset (high impedance state). . DACX Digital-to-analogue converters. The digital-to-analogue converter selected
- DACX Digital-to-analogue converters. The digital-to-analogue converter selected corresponds to the decimal equivalent of the DACX bits X1, X0. The output voltage of the selected DAC is set by programming the bits AX5 to AX0; the lowest output voltage is programmed with all data AX5 to AX0 at logic 0, or after reset has been activated.





Fig. 5 Control programming.

## Read

Information is read from CITAC when the R/W bit is set to logic 1. An acknowledge must be generated by the master after each data byte to allow transmission to continue. If no acknowledge is generated by the master the slave (CITAC) stops transmitting. The format of the information bytes is shown in Fig. 6.





#### **OPERATION** (continued)

Tuning/reset information bits

Set to logic 1 when the tuning oscillator frequency is within the programmed tuning window.
Set to logic 0 (active LOW) when FLOCK changes from 0 to 1 and is reset to logic 1 automatically after tuning information has been read.
As for FL/1N but is set to logic 0 when FLOCK changes from 1 to 0.
Indicates frequency overflow. When the tuner oscillator frequency is too high with respect to the programmed frequency, FOV is at logic 1, and when too low, FOV is at logic 0. FOV is not valid when TDIRU and/or TDIRD are set to logic 1.
Set to logic 0 (active LOW) by a programmed reset or a power-down-reset. It is reset to logic 1 automatically after tuning/reset information has been read.
MWN (frequency measuring window, active LOW) is at logic 1 for a period of 1,28 ms, during which time the results of frequency measurement are processed. This time is independent of the cycle period. During the remaining time, MWN is at logic 0 and the received frequency is measured.
When slightly different frequencies are programmed repeatedly and a.f.c. is switched on, the received frequency can be measured using FOV and FLOCK. To prevent the frequency counter and frequency buffer being loaded at the same time, frequency should be programmed only during the period of MWN = logic 0.

#### Port information bits

P23/1N, P22/1N	Set to logic 0 (active LOW) at a LOW-to-HIGH transition in the input voltage on P23 and P22 respectively. Both are reset to logic 1 after the port information has been read.
P23/0N, P22/0N	As for P23/1N and P22/1N but are set to logic 0 at a HIGH-to-LOW transition.
PI23, PI22, PI21, PI20	Indicate input voltage levels at P23, P22, P21 and P20 respectively. A logic 1 indicates a HIGH input level.

#### Reset

The programming to reset all registers is shown in Fig. 7. Reset is activated only at data byte HEX 06. Acknowledge is generated at every byte, provided that CITAC is not in the power-down-reset mode. After the general call address byte, transmission of more than one data byte is not allowed.




Fig. 7 Reset programming.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134) Supply voltage ranges:

Suppry vortage ranges:					
(pin 13)	V <sub>P1</sub>	0,3	to	+ 18	V
(pin 19)	V <sub>P2</sub>	-0,3	to	+ 18	v
(pin 14)	V <sub>P3</sub>	-0,3	to	+36	V
Input/output voltage ranges:					
(pin 2)	V <sub>SDA</sub>	-0,3	to	+ 18	v
(pin 3)	V <sub>SCL</sub>	0,3	to	+ 18	V
(pins 4 to 7)	V <sub>P2X</sub>	-0,3	to	+ 18	V
(pins 8 and 9)	VAFC+, AFC-		to	V <sub>P1</sub> *	V
(pin 10)	VTI	-0,3	to	V <sub>P1</sub> *	v
(pin 12)	V <sub>TUN</sub>	-0,3	to	V <sub>P3</sub> *	V
(pins 15 to 18)	V <sub>P1X</sub>	-0,3	to	VP2**	V
(pin 20)	VFDIV	-0,3	to	V <sub>P1</sub> *	V
(pin 21)	VOSC	-0,3	to	+5	V
(pins 1 and 22 to 24)	VDACX	-0,3	to	Vp1*	v
Total power dissipation	P <sub>tot</sub>	max.		1000	mW
Storage temperature range	т <sub>stg</sub>	-55	to +	+125	oC
Operating ambient temperature range	T <sub>amb</sub>	-20 1	to	+ 70	οС

\* Pin voltage may exceed supply voltage if current is limited to 10 mA.

\*\* Pin voltage must not exceed 18 V but may exceed Vp2 if current is limited to 200 mA.

## CHARACTERISTICS

 $T_{amb}$  = 25 °C; V<sub>P1</sub>, V<sub>P2</sub>, V<sub>P3</sub> at typical voltages, unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltages	V <sub>P1</sub>	10,5	12	13,5	v
	V <sub>P2</sub>	4,7	13	16	v
	V <sub>P3</sub>	30	32	35	V
Supply currents (no outputs loaded)	IP1	18	30	45	mA
	IP2	0	_	0,1	mA
	IP3	0,2	0,6	2	mA
Additional supply currents (A)	IP2A	-2	_	IOHP1X	mA
(note 1)	IP3A	0,2	_	2	mA
Total power dissipation	P <sub>tot</sub>	-	380	-	mW
Operating ambient temperature	Tamb	-20	_	+ 70	°C
I <sup>2</sup> C bus inputs/outputs					
SDA input (pin 2); SCL input (pin 3)					
Input voltage HIGH (note 2)	VIH	3	_	V <sub>P1</sub> -1	v
Input voltage LOW	VIL	-0,3	_	1,5	V
Input current HIGH (note 2)	Чн	-	_	10	μA
Input current LOW (note 2)	IIL.	-	_	10	μA
SDA output (pin 2, open collector)					
Output voltage LOW at I <sub>OL</sub> = 3 mA	VOL	_	-	0,4	v
Maximum output sink current	IOL	-	5	-	mA
Open collector I/O ports					
P20, P21, P22, P23 (pins 4 to 7, open collector)					
Input voltage HIGH	VIH	2	-	16	v
Input voltage LOW	VIL	-0,3	-	0,8	v
Input current HIGH	Чн	-	_	25	μA
Input current LOW	-41	-	_	25	μA
Output voltage LOW at I <sub>OL</sub> = 2 mA	VOL	-	_	0,4	v
Maximum output sink current	<sup>I</sup> OL	-	4		mA

Computer interface for tuning and control (CITAC)

## SAB3037

parameter	symbol	min.	typ.	max.	unit
A.F.C. amplifier					
Inputs AFC+, AFC- (pins 8, 9)					
Transconductance for input voltages up to 1 V differential:					
AFCS1 AFCS2 0 0 0 1 1 0 1 1	900 901 910 911	100 15 30 60	250 25 50 100	800 35 70 140	nA/\ μA/\ μA/\ μA/\
Tolerance of transconductance multiplying factor (2, 4 or 8) when correction-in-band is used	ΔMg	-20	_	+ 20	%
Input offset voltage	Vloff	-75	-	+ 75	mV
Common mode input voltage	V <sub>com</sub>	3	-	V <sub>P1</sub> -2,5	v
Common mode rejection ratio	CMRR	-	50	-	dB
Power supply (V <sub>P1</sub> ) rejection ratio	PSRR	-	50	-	dB
Input current	1	-	-	500	nA
Tuning voltage amplifier					
Input TI, output TUN (pins 10, 12) Maximum output voltage at $I_{load} = \pm 2,5 \text{ mA}$ Minimum output voltage at $I_{load} = \pm 2,5 \text{ mA}$ : VTM11 VTM10	VTUN	V <sub>P3</sub> -1,6	-	V <sub>P3</sub> 0,4	v
0 0	VTM00	300	-	500	mV
1 O 1 1	Vтм10 Vтм11	450 650	_	650 900	mV mV
Maximum output source current	-ITUNH	2,5	_	8	mA
Maximum output sink current	TUNL	_	40	-	mA
Input bias current	ITI	-5	-	+5	nA
Power supply (VP3) rejection ratio	PSRR	-	60	-	dB

June 1983

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Tuning voltage amplifier (continued)					
Minimum charge IT to tuning voltage amplifier					
TUHN1 TUHN0					
0 0	CH <sub>00</sub>	0,4	1	1,7	μΑ μs
0 1 1 0	CH <sub>01</sub> CH <sub>10</sub>	4 15	8 30	14 48	μΑμs μΑμs
1 1	CH10 CH11	130	250	370	μΑμs
Tolerance of charge (or ∆V <sub>TUN</sub> ) multiplying factor when COIB and/or TUS are used	ДСН	-20	_	+ 20	%
Maximum current I into tuning amplifier					
TUHN1 TUHN0					
0 0 0 1	T00	1,7	3,5 29	5,1 41	μA
0 1 1 0	<sup> </sup> T01  T10	15 65	29 110	41 160	μΑ μΑ
1 1	IT10	530	875	1220	μA
Correction-in-band					
Tolerance of correction-in-band levels 12 V, 18 V and 24 V	ΔV <sub>CIB</sub>	-15	_	+ 15	%
Band-select output ports					
P10, P11, P12, P13 (pins 15 to 18)					
Output voltage HIGH at					
—I <sub>OH</sub> = 50 mA (note 3)	V <sub>OH</sub>	V <sub>P2</sub> -0,6	-	-	v
Output voltage LOW at I <sub>OL</sub> = 2 mA	VOL	-	-	0,4	v
Maximum output source current (note 3)	-іон	-	130	200	mA
Maximum output sink current	IOL	-	5	-	mA
FDIV input (pin 20)					
Input voltage (peak-to-peak value)					
(t <sub>rise</sub> and t <sub>fall</sub> ≤ 40 ns)	V <sub>FDIV</sub> (p-p)	1	-	2	v
Duty cycle	-	40	-	60	%
Maximum input frequency	f <sub>max</sub>	14,5	-		MHz
Input impedance	Zi	-	8	-	kΩ
Input capacitance	Ci	-	5	с — р	рF

parameter	symbol	min.	typ.	max.	unit
OSC input (pin 21)					
Crystal resistance at resonance (4 MHz)	RX	-		150	Ω
DAC outputs 0 to 3 (pins 22 to 24 and pin 1)					
Maximum output voltage (no load) at V <sub>P1</sub> = 12 V (note 4)	V <sub>DH</sub>	10	_	11,5	v
Minimum output voltage (no load) at V <sub>P1</sub> = 12 V (note 4)	V <sub>DL</sub>	0,1	_	1	v
Positive value of smallest step (1 least-significant bit)	ΔVD	0	_	350	mV
Deviation from linearity	-	-		0,5	V
Output impedance at $I_{load} = \pm 2 \text{ mA}$	Zo	-	-	70	Ω
Maximum output source current	− <sup>I</sup> DH	-	-	6	mA
Maximum output sink current	IDL	-	8	-	mA
Power-down-reset					
Maximum supply voltage Vp1 at which power-down-reset is active	V <sub>PD</sub>	7,5	_	9,5	v
V <sub>P1</sub> rise-time during power-up (up to V <sub>PD</sub> )	t <sub>r</sub>	5	-	_	μs
Voltage level for valid module address					
Voltage level at P20 (pin 4) for valid module address as a function of MA1, MA0					
MA1 MAO					
0 0	V <sub>VA00</sub>	-0,3	-	16	V
0 1	VVA01	-0,3	-	0,8	V
1 0 1 1	VVA10 VVA11	2,5 V <sub>P1</sub> -0,3	-	V <sub>P1</sub> -2 V <sub>P1</sub>	V V

#### Notes to the characteristics

- For each band-select output which is programmed at logic 1, sourcing a current I<sub>OHP1X</sub>, the additional supply currents (A) shown must be added to I<sub>P2</sub> and I<sub>P3</sub> respectively.
- 2. If V<sub>P1</sub> < 1 V, the input current is limited to 10  $\mu$ A at input voltages up to 16 V.
- 3. At continuous operation the output current should not exceed 50 mA. When the output is shortcircuited to ground for several seconds the device may be damaged.
- 4. Values are proportional to Vp1.

### I<sup>2</sup>C BUS TIMING (Fig. 8)

I<sup>2</sup> C bus load conditions are as follows:

4 k $\Omega$  pull-up resistor to +5 V; 200 pF capacitor to GND.


All values are referred to  $V_{IH} = 3 V$  and  $V_{IL} = 1,5 V$ .

parameter	symbol	min.	typ.	max.	unit
Bus free before start	tBUF	4	_	-	μs
Start condition set-up time	<sup>t</sup> SU,STA	4	_	_	μs
Start condition hold time	tHD,STA	4	_	_	μs
SCL, SDA LOW period	<sup>t</sup> LOW	4	-	_	μs
SCL HIGH period	thigh	4	-	_	μs
SCL, SDA rise time	t <sub>R</sub>	_	-	1	μs
SCL, SDA fall time	tF	_	-	0,3	μs
Data set-up time (write)	<sup>t</sup> SU,DAT	1		_	μs
Data hold time (write)	<sup>t</sup> HD,DAT	1		_	μs
Acknowledge (from CITAC) set-up time	<sup>t</sup> SU,CAC	_	_	2	μs
Acknowledge (from CITAC) hold time	<sup>t</sup> HD,CAC	0	_	_	μs
Stop condition set-up time	<sup>t</sup> SU,STO	4	-	_	μs
Data set-up time (read)	<sup>t</sup> SU,RDA	_		2	μs
Data hold time (read)	<sup>t</sup> HD,RDA	0	_	_	μs
Acknowledge (from master) set-up time	<sup>t</sup> SU,MAC	1	-	_	μs
Acknowledge (from master) hold time	<sup>t</sup> HD, MAC	2	_	-	μs

#### Note

Timings  $t_{SU,DAT}$  and  $t_{HD,DAT}$  deviate from the I<sup>2</sup>C bus specification .

After reset has been activated, transmission may only be started after a 50  $\mu$ s delay.





## REMOTE CONTROL SYSTEM FOR INFRARED OPERATION

The SAF1032P (receiver/decoder) and the SAF1039P (transmitter) form the basic parts of a sophisticated remote control system (pcm: pulse code modulation) for infrared operation. The ICs can be used, for example, in TV, audio, industrial equipment, etc. Features:

SAF1032P receiver/decoder:


- 16 programme selection codes
- automatic preset to stand-by at power 'ON', including automatic analogue base settings to 50% and automatic preset of programme selection '1' code
- 3 analogue function controls, each with 63 steps
- single supply voltage
- protection against corrupt codes.

SAF1039P transmitter:

- 32 different control commands
- static keyboard matrix
- current drains from battery only during key closure time
- two transmission modes selectable.

The devices are implemented in LOCMOS (Local Oxidation Complementary MOS) technology to achieve an extremely low power consumption.

Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations. However, to be totally safe, it is desirable to take handling precautions into account.






Fig. 1 Pin designations.

#### PACKAGE OUTLINES

SAF1032P: 18-lead DIL; plastic (SOT-102A). SAF1039P: 16-lead DIL; plastic (SOT-38Z).

### PINNING

To facilitate easy function recognition, each integrated circuit pin has been allocated a code as shown below.

### SAF1032P

1 2 3 4 5 6 7	L3ØT L2ØT BIND BINC BINB BINA	linear output linear output linear output binary 8 output binary 4 output binary 2 output binary 1 output	10 11 12 13 14 15 16	HØLD DATA MAIN ØSCI SELD SELC SELB	control input data input reset input clock input binary 8 output binary 4 output binary 2 output
8 9	тvøт V <sub>SS</sub>	on/off input/output	17 18	sela V <sub>DD</sub>	binary 1 output
SAF1	039P	•			
1 2 3 4 5 6 7 8	TRX0 TRX1 TRX2 TRX3 TRDT TINH TRØS VSS	keyboard input keyboard input keyboard input keyboard input data output inhibit output/mode select input oscillator output	9 10 11 12 13 14 15 16	TRØ1 TRØ2 TRSL TRY3 TRY2 TRY1 TRY0 VDD	oscillator control input oscillator control input keyboard select line keyboard input keyboard input keyboard input keyboard input


520

#### **BASIC OPERATING PRINCIPLES**

The data to be transmitted are arranged as serial information with a fixed pattern (see Fig. 2), in which the data bit-locations  $B_0$  to  $B_4$  represent the generated key-command code. To cope with IR (infrared) interferences of other sources a selective data transmission is present. Each transmitted bit has a burst of 26 oscillator periods.

Before any operation will be executed in the receiver/decoder chip, the transmitted data must be accepted twice in sequence. This means the start code must be recognized each time a data word is applied and comparison must be true between the data bits of two successively received data words. If both requirements are met, one group of binary output buffers will be loaded with a code defined by the stored data bits, and an internal operation can also take place. See operating code table.

The contents of the 3 analogue function registers are available on the three outputs in a pulse code versus time modulation format after D (digital) to A (analogue) conversion. The proper analogue levels can be obtained by using simple integrated networks. For local control a second transmitter chip (SAF1039P) is used (see Fig. 7).



(1)  $T_0 = 1$  clock period = 128 oscillator periods. (2)  $f_t$  in kHz.


Fig. 2 Pattern for data to be transmitted.

#### TIMING CONSIDERATIONS

The transmitter and receiver operate at different oscillator frequencies. Due to the design neither frequency is very critical, but correlation between them must exist. Calculation of these timing requirements shows the following.

With a tolerance of  $\pm 10\%$  on the oscillator frequency (f<sub>t</sub>) of the transmitter, the receiver oscillator frequency (f<sub>r</sub> = 3 x f<sub>t</sub>) must be kept constant with a tolerance of  $\pm 20\%$ .

On the other hand, the data pulse generated by the pulse stretcher circuit (at the receiver side) may vary  $\pm 25\%$  in duration.



#### GENERAL DESCRIPTION OF THE SAF1039P TRANSMITTER

Fig. 3 Block diagram of SAF1039P transmitter.

Any keyboard activity on the inputs TRX0 to TRX3, TRY0 to TRY3 and TRSL will be detected. For a legal key depression, one key down at a time (one TRX and TRY input activated), the oscillator starts running and a data word, as shown on the previous page, is generated and supplied to the output TRDT. If none, or more than 2 inputs are activated at the same time, the input detection logic of the chip will generate an overall reset and the oscillator stops running (no legal key operation).

This means that for each key-bounce the logic will be reset, and by releasing a key the transmitted data are stopped at once.

The minimum key contact time required is the duration of two data words. The on-chip oscillator is frequency controlled with the external components R1 and C1 (see circuit Fig. 6); the addition of resistor R2 means that the oscillator frequency is practically independent of supply voltage variations. A complete data word is arranged as shown in Fig. 2, and has a length of  $32 \times T_0$  ms, where  $T_0 = 2^7/f_{t}$ .

Operation mode

	DATA	FUNCTION OF TINH
1 2	unmodulated: LOCAL operation modulated: REMOTE control	output, external pull-up resistor to $V_{\mbox{DD}}$ input, connected to $V_{\mbox{SS}}$

## GENERAL DESCRIPTION OF THE SAF1032P RECEIVER/DECODER




Fig. 4 Block diagram of SAF1032P receiver/decoder.

The logic circuitry of the receiver/decoder chip is divided into four main parts as shown in the block diagram above.

#### Part I

This part decodes the applied DATA information into logic '1' and '0'. It also recognizes the start code and compares the stored data-bits with the new data-bits accepted.

#### Part II

This part stores the programme selection code in the output group (BINF) and memorizes it for condition H D = LOW.

It puts the functional code to output group (SELF) during data accept time, and decodes the internally used analogue commands (ANDEC).

#### Part III

This part controls the analogue function registers (each 6-bits long), and connects the contents of the three registers to the analogue outputs by means of D/A conversion. During sound mute, output L10T will be forced to HIGH level.

#### Part IV

This part keeps track for correct power 'ON' operation, and puts chip in 'stand-by' condition at supply voltage interruptions.

The logic design is dynamic and synchronous with the clock frequency (ØSCI), while the required control timing signals are derived from the bit counter (BITC).

#### Operation

Serial information applied to the DATA input will be translated into logic '1' and '0' by means of a time ratio detector.

After recognizing the start code (CSTØ) of the data word, the data bits will be loaded into the data shift register (SRDT). At the first trailing edge of the following data word a comparison (KØM) takes place between the contents of SRDT and the buffer register (BFR). If SRDT equals BFR, the required operation will be executed under control of the comparator counter (CØMP).

As shown in the operating code table on the next page, the 4-bit wide binary output buffer (BINF) will be loaded for BFR0 = '0', while for BFR0 = '1' the binary output buffer (SELF), also 4-bit wide will be activated during the data accept time.

At the same time operations involving the internal commands are executed. The contents of the analogue function registers (each 6-bits long) are controlled over 63 steps, with minimum and maximum detection, while the D/A conversion results in a pulsed output signal with a conversion period of 384 clock periods (see Fig. 5).

First power 'ON' will always put the chip in the 'stand-by' position. This results in an internal clearing of all logic circuitry and a 50% presetting of the contents of the analogue registers (analogue base value). The programme selection '1' code will also be prepared and all the outputs will be non-active (see operating output code table).

From 'stand-by' the chip can be made operational via a programme selection command, generated LOCAL or via REMOTE, or directly by forcing the TV ON/OFF output (TV $\emptyset$ T) to zero for at least 2 clock periods of the oscillator frequency.

For POWER ON RESET a negative-going pulse should be applied to input MAIN, when  $V_{DD}$  is stabilized; pulse width LOW  $\ge$  100  $\mu$ s.





### OPERATING CODE TABLE

key-matrix position			buffer BFR						BI (BI				SEL (SEL			function
TRX.	TRY.	TRSL	0	1	2	3	4	А	В	С	D	А	В	С	D	
0 0 0 1 1 1 1	0 1 2 3 0 1 2 3	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 1 1 1	1 0 1 0 1 0	1 0 1 1 0	0 0 0 0 0 0 0	0 1 0 1 0 1 0	0 0 1 1 0 0 1	0 0 0 1 1 1 1	0 0 0 0 0 0 0	1 1 1 1 1 1	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1	) programme select + ON
2 2 2 3 3 3 3 3 3	0 1 2 3 0 1 2 3	0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 1 1 1	1 0 1 0 1 0	1 0 1 1 0 0	1 1 1 1 1 1	0 1 0 1 0 1 0 1	0 1 1 0 1 1	0 0 0 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1	1 1 1 1 1 1	programme select + ON
0 0 0 1 1 1	0 1 2 3 0 1 2 3	1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 1 1 1	1 0 1 0 1 0	1 0 1 1 0	0 0 0 0 0 0 0	X X X X X X X X X	X X X X X X X X	× × × × × × × × ×	× × × × × × × × × ×	0 0 0 1 1	1 0 1 0 0 1 0	1 0 0 1 0	1 1 1 0 1 1	analogue base reg. (LIN3) + 1 reg. (LIN2) + 1 reg. (LIN1) + 1 OFF reg. (LIN3) - 1 reg. (LIN2) - 1 reg. (LIN1) - 1
2 2 2 3 3 3 3 3	0 1 2 3 0 1 2 3	1 1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 1 1 1	1 0 1 0 1 0 1	1 0 0 1 1 0 0	1 1 1 1 1 1	× × × × × × × × × ×	× × × × × × × ×	X X X X X X X X	× × × × × × × ×	0 0 0 1 1 1	1 0 1 0 1 0 1	1 0 1 1 0	0 0 0 0 0 0 0	mute (set/reset) <pre>spare functions</pre>

#### Note

Reset mute also on programme select codes, (LIN1)  $\pm$  1, and analogue base.

## OPERATING OUTPUT CODE

		(BI	N.)			(SE	EL.)		(L.ØT)			
	A	В	С	D	A	В	С	D	1	2	3	тvøт
'stand-by' OFF via remote	0	0	0	0	0	0	0	0	1	0	0	1
ON — 'not hold' condition non-operating	1	1	1	1	1	1	1	1	x	х	х	0
ON — 'hold' condition non-operating	x	x	х	x	1	1	1	1	x	х	X	0

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V <sub>DD</sub> -V <sub>S</sub>	s –0,5	to 11 V
Input voltage	VI	max.	11 V
Current into any terminal	±II	max.	10 mA
Power dissipation (per output)	Po	max.	50 mW
Power dissipation (per package)	P <sub>tot</sub>	max.	200 mW
Operating ambient temperature	T <sub>amb</sub>	-40 to	+85 °C
Storage temperature	T <sub>stg</sub>	-65 to	+150 °C

## CHARACTERISTICS

 $T_{amb} = 0$  to +85 °C (unless otherwise specified)

## SAF1039P only

	symbol	min.	typ.	max.		V <sub>DD</sub> V	T <sub>amb</sub> °C
Recommended supply voltage	V <sub>DD</sub>	7	-	10	v		
Supply current		_	_	10	μA	10	25
quiescent	IDD	_	1	50	μA	7	65
operating; TRØ1 at V <sub>SS</sub> ; outputs unloaded; one keyboard switch closed	I <sub>DD</sub>		 0,8	1,7 —	mA mA	10 10	all 25
Inputs (note 1) TRØ2; TINH (note 2) input voltage HIGH input voltage LOW input current	VIH VIL II	0,8V <sub>DD</sub> 0 —	  10 <sup>-5</sup>	V <sub>DD</sub> 0,2V <sub>DD</sub> 1	V V μA	7 to 10 7 to 10 10	all all 25
Outputs TRDT; TRØS; TRØ1 output current HIGH							
at V <sub>OH</sub> = V <sub>DD</sub> –0,5 V	— <sup>I</sup> он	0,4			mA	7	all
output current LOW at V <sub>OL</sub> = 0,4 V	<sup>I</sup> OL	0,4	-		mA	7	all
TRDT output leakage current when disabled VO = VSS to VDD	IOL	_	_	1	μA	10	25
TINH	02						
output current LOW V <sub>OL</sub> = 0,4 V	<sup>I</sup> OL	0,4		_	mA	7	all
Oscillator maximum oscillator frequency	f <sub>osc</sub>	120	_	_	kHz		
frequency variation with supply voltage, temperature and spread of IC properties at f <sub>nom</sub> = 36 kHz (note 3)	Δf			0,15f <sub>nor</sub>	n	7 to 10	all
oscillator current drain at f <sub>nom</sub> = 36 kHz	l <sub>osc</sub>	-	1,3	2,5	mA	10	25

Notes follow characteristics.

## CHARACTERISTICS

 $T_{amb} = 0$  to +85 °C (unless otherwise specified)

## SAF1032P only

	symbol	min.	typ.	max.		V <sub>DD</sub> V	T <sub>amb</sub> °C
Recommended supply voltage Supply current	V <sub>DD</sub>	8	-	10	v		
quiescent	IDD	_	_ 1	50 300	μΑ μΑ	10 10	25 85
operating; I <sub>O</sub> = 0; at ØSCI frequency of 100 kHz	IDD	-	-	1	mA	10	all
Inputs DATA; ØSCI; HØLD; TVØT (see note 4) input voltage HIGH input voltage LOW	VIH VIL	0,7V <sub>DD</sub> 0		V <sub>DD</sub> 0,2V <sub>DD</sub>	v v	8 to 10 8 to 10	all all
MAIN; tripping levels input voltage increasing input voltage decreasing	V <sub>ti</sub> V <sub>td</sub>	0,4V <sub>DD</sub> 0,1V <sub>DD</sub>		0,9V <sub>DD</sub> 0,6V <sub>DD</sub>	v v	5 to 10 5 to 10	all all
input current; all inputs except TVØT	II	-	10 <sup>-5</sup>	1	μA	10	25
input signal rise and fall times (10% and 90% V <sub>DD</sub> ) all inputs except MAIN	t <sub>r</sub> , t <sub>f</sub>			5	μs	8 to 10	all
Outputs programme selection: BINA/B/C/D auxiliary: SELA/B/C/D analogue: L30T; L20T; L10T TV0T (note 4) all open drain n-channel output current LOW							
at V <sub>OL</sub> = 0,4 V output leakage current	IOL	1,6	-	-	mA	8	all
at $V_0 = V_{SS}$ to $V_{DD}$	IOL	-	_	10	μA	10	all

For note 4 see next page.

528

#### Notes to characteristics


1. The keyboard inputs (TRX.; TRY.; TRSL) are not voltage driven (see application information diagram Fig. 6).


If one key is depressed, the circuit generates the corresponding code. The number of keys depressed at a time, and this being recognized by the circuit as an illegal operation, depends on the supply voltage ( $V_{DD}$ ) and the leakage current (between device and printed-circuit board) externally applied to the keyboard inputs.

If no leakage is assumed, the circuit recognizes an operation as illegal for any number of keys > 1 depressed at the same time with  $V_{DD}$  = 7 V. At a leakage due to a 1 M $\Omega$  resistor connected to each keyboard input and returned to either  $V_{DD}$  or  $V_{SS}$ , the circuit recognizes at least 2 keys depressed at a time with  $V_{DD}$  = 7 V.

The highest permissible values of the contact series resistance of the keyboard switches is 500  $\Omega$ .

- 2. Inhibit output transistor disabled.
- 3.  $\Delta f$  is the width of the distribution curve at 2  $\sigma$  points ( $\sigma$  = standard deviation).
- 4. Terminal TVØT is input for manual 'ON'. When applying a LOW level TVØT becomes an output carrying a LOW level.










Fig. 7 Interconnection diagram showing the SAF1032P and SAF1039P used in a TV control system.


SAF1032P SAF1039P

531

# SAF1032P SAF1039P










Fig. 8 Additional circuits from outputs L10T(1), L20T(2), L30T(3) and TV0T(4) of the SAF1032P in circuit of Fig. 7.

CLOCK/TIMER WITH SERIAL I/O




Fig. 1 Block diagram.

### Features

- serial bidirectional CBUS interface for input/output of minutes, hours, day and month
- additional pulse outputs for seconds and minutes
- time register for presetting a time for alarm or remote switching functions
- battery back-up for clock function during supply interruption
- controlled either by the 50 Hz mains frequency or a crystal oscillator (automatic switch)

### QUICK REFERENCE DATA

Supply voltage		V <sub>DD</sub>	typ. 5 V
Battery supply voltage range	$T_{amb} = -40 \text{ to} + 85 ^{\text{o}}\text{C}$ $T_{amb} = 0 \text{ to} + 70 ^{\text{o}}\text{C}$	V <sub>B</sub> V <sub>B</sub>	1,5 to 2,6 V 1,3 to 2,6 V
Crystal oscillator frequency		fosc	typ. 32 768 Hz
Alternative input frequency (pin 2)		<sup>f</sup> F50	typ. 50 Hz
Operating ambient temperature range		T <sub>amb</sub>	-40 to + 85 °C

## PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38DE).

### **GENERAL DESCRIPTION**

The SAF3019 is a C-MOS integrated circuit comprising a digital clock for minutes, hours, day and month, as well as an additional register for resetting minutes, hours, day and month. The time counter provides cycles of 28, 30 or 31 days automatically, depending on the length of the month.

The time reference is the 50 Hz mains frequency or a 32 768 Hz on-chip reference oscillator with an external crystal. If the 50 Hz mains frequency is interrupted, the circuit is automatically switched to crystal oscillator operation.

The circuit can be controlled by a microcomputer. The data transmission (e.g. TIME SET and TIME READ of the time counter and time register) is achieved via the CBUS. A microcomputer then controls the data processing and the display unit drive.

The circuit uses a 5 V supply for data transmission. If this 5 V supply is interrupted, the clock function is maintained by a 1,5 V battery. The clock can then continue to function for an extended period, because the battery load current is only a few  $\mu$ A.

### **OPERATION DESCRIPTION**

### Oscillator and prescaler (outputs OSCO, FSET; inputs OSCI, F50)

The 32 768 Hz reference oscillator is achieved by connecting a quartz crystal between the output OSCO and the input OSCI (see also Fig. 7). The oscillator frequency of 32 768 Hz is divided by 256, and again by 128, in a prescaler. This results in a pulse once every second which controls the time counter. The divided-by-256 oscillator frequency (128 Hz) is available at FSET, which is used for fine-adjustment of the oscillator without loading it.

The circuit can also be operated by applying the 50 Hz mains frequency to input F50. This signal is divided by 50 to obtain a pulse every second to drive the time counter. Input F50 has a Schmitt trigger characteristic which allows slowly rising pulses at this input.

If the mains frequency is interrupted, automatic quartz crystal operation is obtained (see Fig. 8). When the 50 Hz operation is not used, input F50 should be connected to ground ( $V_{SS2}$ ).

### Time counter (outputs SEC, MIN)

The one-second pulses are counted by a (no direct TIME READ) seconds counter and, after 60 seconds, they are transferred to successive counters for minutes, hours, day and month. This counter can be TIME SET and TIME READ by a microcomputer via the CBUS interface. The cycle length for the time counter is given in Table 1.

The seconds and minutes pulses are avilable at output SEC and MIN respectively, with a pulse ratio of 0,5.

The input/output DATA is set LOW at each transfer of seconds to the minutes counter (i.e. each minute), as long as the CBUS is not occupied by a DLEN = HIGH transmission.

DATA will be set HIGH again by a TIME ADDRESS/TIME READ or TIME SET instruction.

unit	counting cycle	carry for following unit	content of month counter
minutes	00 59	59 — 00	1 12
hours	00 23	23 00	1 12
days	01 28	28 → 01 or 29 → 01*	2 2
	01 30	30 — 01	4, 6, 9, 11
	01 31	31 01	1, 3, 5, 7, 8, 10, 12
months	01 12	12 01	

### Table 1 Cycle lengths of time counter

\* The day counter may be set to 29.2. by a TIME SET instruction (for a leap year), then the month transfer occurs at 1.3.

### Comparator (output COMP; input NODA)

The time register for a preset switching time (alarm or remote switching) is a 24-bit memory, which can also be set and read-out via the CBUS interface. If both the times of the time counter and the time register are equal, the output COMP becomes HIGH for one minute.

It is possible to choose a comparison between time counter and the time register either based upon minutes, hours, day and month (i.e. clock time *and* date) or minutes and hours (i.e. daily). It is controlled by bit 'UC' and input NODA (see also Table 3) during setting of the month register;

comparison with date: UC = 0 and NODA = LOW comparison daily: UC = 1 or NODA = HIGH.

### **CBUS** interface

The data transmission of the SAF3019 to the microcomputer (TIME READ) and vice versa (TIME SET) is possible via the CBUS; DATA (input/output), DLEN (input) and CLB (input).


Data and addresses are transmitted serially via the DATA line, which are synchronized with the clock burst (CLB) pulses from the microcomputer. The duration of the data transmission is determined by the number of CLB pulses when DLEN = HIGH.

The IC includes a word format checking function, which allows the CBUS to be used for controlling other circuits as well. The following word lengths are recognized as valid transmissions:

- TIME ADDRESS (3-bits and 1 start bit);
- TIME SET (10-bits and 1 start bit).

A TIME ADDRESS instruction always has to be followed by a TIME READ (7-bits) sequence. A TIME SET instruction combines address and data. With each instruction (each TIME ADDRESS and TIME READ instruction cycle) two digits of the time counter and time register can be set. The result is, that for a complete TIME READ and TIME SET transmission, 4 cycles TIME ADDRESS/TIME READ or 4 TIME SET instructions are needed.

# SAF3019








Fig. 3 CBUS timing.

5**36** 

## TIME READ

First the bits S, A0 and A1 are transferred from the microcomputer to the SAF3019 with the TIME ADDRESS instruction. With the next instruction (TIME READ), the contents of the selected digits are transferred from the SAF3019 to the microcomputer.




Fig. 4 TIME ADDRESS/TIME READ cycle.

Table 2 Selected digits with respect to the address bits and the TIME READ instruction function.

S	A0	A1	LA	LB	LC	LD	UA	UB	UC	instruction	
0	1	1	D	D	D	D	D	D	D	minutes	
0	0	1	D	D	D	D	D	D	0	hours time read	
0	1	0	D	D	D	D	D	D	0	date counter	
0	0	0	D	D	D	D	D	0	0	month	
1	1	1	D	D	D	D	D	D	D	minutes	
1	0	1	D	D	D	D	D	D	0	hours time read	
1	1	0	D	D	D	D	D	D	0	date register	
1	0	0	D	D	D	D	D	0	0	month	

D = data bit.

## TIME SET

The TIME SET instruction transfers the address bits S, A0 and A1 as well as the selected digits of the BCD-coded incoming data from the microcomputer to the SAF3019. The last bit (UC) can control special functions. A TIME SET instruction will not stop the time counter, and also will not generate a non-selected digit for transmission.

The prescaler and seconds counter are reset with the TIME SET instruction when S = 0, A0 = 0, A1 = 0 (addressed for month) and UC = 0. If the seconds counter is between 30 and 59, this instruction generates a transfer for the minutes counter. Therefore, this instruction may be used for a very simple correction of the time counter if the deviation is within ±30 seconds.

# SAF3019




Fig. 5 Data format for TIME SET instruction.

Table 3 Selected digits with respect to the address bits and the possible TIME SET instruction function.

S	A0	A1	LA	LB	LC	LD	UA	UB	UC	instruction
0 0 0 0	1 0 1 0	1 1 0 0	D D D X	D D D D X	D D D D X	D D D D X	D D D D X	D D D X X	D X X 1 0	minutes hours date month seconds time set counter reset counter
1 1 1 1 1	1 0 1 0 0	1 1 0 0 0	D D D D	D D D D	D D D D	D D D D D	D D D D D	D D X X	D X X 0 1	minutes hours date month* month**

D = data bit; X = 1 or 0.

\* Compare *with* date.

\*\* Compare without date.

## Level shifters

The circuit has been designed for low-voltage operation. However, to interface with the microcomputer, most inputs and outputs have level shifters to operate with the 5 V supply voltage of the microcomputer. These level shifters only function when the 5 V supply ( $V_{DD}$ ) is available. The internal clock function is independent of this supply.

### Power failure (output POWF)

If the supply voltage V<sub>DD</sub>-V<sub>SS1</sub> is below a certain internal value (V<sub>POWF</sub>), the power-failure output (POWF) is set HIGH. The threshold voltage V<sub>POWF</sub> is lower than the minimum battery voltage V<sub>DD</sub>-V<sub>SS1</sub>. This battery is required as back-up for the logic circuitry. It is impossible to have data transmission via the CBUS when V<sub>DD</sub>-V<sub>SS1</sub> < V<sub>POWF</sub>, however, the clock will continue running as long as V<sub>DD</sub>-V<sub>SS1</sub> does not drop to a lower value. The CBUS is released directly when V<sub>DD</sub>-V<sub>SS1</sub> becomes larger than V<sub>POWF</sub>, but POWF stays HIGH until the next TIME SET instruction, which sets POWF LOW again.

N.B. The 5 V supply voltage (V<sub>DD</sub>-V<sub>SS2</sub>) must be switched off when exchanging the battery.

May 1983

# **TEST** input

The TEST input is used for testing purposes and it is connected to ground (VSS2) for normal operation.




Fig. 6 Pinning diagram.

## PINNING

16	V <sub>DD</sub>	common positive supply (5 V; $V_B$ = 1,5 V)
15	V <sub>SS1</sub>	negative battery supply (V <sub>B</sub> )
8	V <sub>SS2</sub>	ground (V <sub>DD</sub> )
4	DATA	data input/output
5	DLEN	data line enable input { CBUS (bidirectional)
6	CLB	clock burst input
1	NODA	comparator mode select input
12	TEST	test mode input (normally ground)
2	F50	50 Hz mains frequency input
13	OSCI )	input and output of the on-chip oscillator
14	osco )	input and output of the on-chip oscillator
10	SEC	1 pulse per second output
9	MIN	1 pulse per minute output
3	COMP	comparator output
7	POWF	power failure output
11	FSET	frequency setting signal output (128 Hz)

# SAF3019

# RATINGS

### Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage ranges	V <sub>DD</sub> –V <sub>SS1</sub> V <sub>DD</sub> – V <sub>SS2</sub>	0,5 t 20,5 t		
Voltage on any pin (except OSCI, OSCO)	V <sub>I</sub>	$V_{SS2}$ –0,6 to $V_{DD}$	+ 0,6	V
Voltage on pins OSCI, OSCO	V <sub>I</sub>	$V_{SS1}$ –0,6 to $V_{DD}$	+ 0,6	v
Input currents	1111	max.	10	mΑ
Output currents	llol	max.	10	mΑ
Power dissipation per output	PO	max.	100	mW
Total power dissipation per package	P <sub>tot</sub>	max.	200	mW
Operating ambient temperature range	⊤ <sub>amb</sub>	40 to	+ 85	oC
Storage temperature range	Т <sub>stg</sub>	-65 to -	+ 150	oC

# D.C. CHARACTERISTICS

 $V_{SS2} = 0 V$ ;  $V_{DD} = 4,5$  to 5,5 V;  $T_{amb} = -40$  to + 85 °C; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage	with respect to V <sub>SS2</sub> *	VDD	4,5	5	5,5	V
Battery voltage	between V <sub>DD</sub> and V <sub>SS1</sub> at T <sub>AMB</sub> = 0 to 70 <sup>o</sup> C	V <sub>B</sub> V <sub>B</sub>	1,5 1,3		2,6 2,6	v v
Time keeping battery voltage		VBO	1,3		2,6	V
Supply current	I <sub>O</sub> = 0 mA**	-ISS2	-		50	μA
Battery current	V <sub>B</sub> = 1,5 V	-ISS1	-	-	10	μA
Inputs DLEN, DATA, CLB, F50, NODA						
Input voltage HIGH		VIH	0,7 V <sub>D</sub>	D —	-	V
Input voltage LOW		VIL	-		0,3 V <sub>DD</sub>	V
Input current at V <sub>I</sub> = V <sub>SS2</sub> or V <sub>DD</sub>	V <sub>DD</sub> = 5,5 V		_		1	μA
Input F50 hysteresis	$\Delta V = V_{IH} - V_{IL}$	ΔV	0,2	-		V
Outputs SEC, MIN, COMP, POWF (buffer outputs)						
Output voltage HIGH	-l <sub>O</sub> = 0,5 mA	VOH	V <sub>DD</sub> -	0,4 —		v
Output voltage LOW	I <sub>O</sub> = 1,6 mA	VOL	·		0,4	v
Output DATA						
(N-channel open drain)						
Output voltage LOW	I <sub>O</sub> = 1,6 mA	VOL			0,4	v
Output leakage current	V <sub>O</sub> = 5,5 V (HIGH)	IOR	_		1	μA

\*\*

All outputs are available down to  $V_{SS2} = V_B$  at reduced current capability.  $V_I = V_{SS2}$  or  $V_I = V_{DD}$  at all inputs; quartz crystal oscillator operation: f = 32768 Hz, series resistance of crystal  $R_{s max} = 25 \text{ k}\Omega$  (40 k $\Omega$  for 0 to + 70 °C),  $C_L = 10 \text{ pF}$ .

## A.C. CHARACTERISTICS

 $V_{SS2}$  = 0 V;  $V_{DD}$  = 4,5 to 5,5 V;  $T_{amb}$  = -40 to + 85 °C; unless otherwise specified See Figs 2 and 3 for all timing.

parameter	conditions	symbol	min.	typ.	max.	unit
Inputs DLEN, DATA, CLB, NODA						
Rise and fall times	note 1	t <sub>r</sub> , t <sub>f</sub>			1	μs
CLB pulse width HIGH		twн	4	-	∞	μs
CLB pulse width LOW		twl	4		∞	μs
Data set-up time						
		<sup>t</sup> SUDA	1		-	μs
Data hold time DATA — CLB		tuppa	2			μs
Enable set-up time		<sup>t</sup> HDDA	2	_	_	μδ
DLEN CLB		<sup>t</sup> SUEN	2		-	μs
Disable set-up time						
CLB DLEN		tsudi	2	-	-	μs
Set-up time			1			
DLEN> CLB (load pulse) Busy-time from load pulse		<sup>t</sup> SULD	1	_	-	μs
to next start of transmission		<sup>t</sup> BUSY	2	_	_	μs
CLB frequency		fCLB	0		100	kHz
Input F50						
Rise and fall times	notes 1 and 2	t <sub>r</sub> , t <sub>f</sub>	_	_	10	ms
Pulse width HIGH		twh	30		_	μs
Pulse width LOW		twL	30		_	μs
Oscillator (OSCI, OSCO)						
Series resistance of crystal	f = 32 768 Hz	Rs			25	kΩ
	at T <sub>amb</sub> =	3				
	0 to 70 <sup>o</sup> C	R <sub>s</sub>	-		40	kΩ
Load capacitance		CL		10	-	рF

### Notes

- 1. All timing values are referred to V<sub>IH</sub> and V<sub>IL</sub> within a voltage swing of minimum V<sub>SS2</sub> to V<sub>DD</sub>.
- 2. The supply current  $\mathsf{I}_{\ensuremath{\mathsf{SS2}}}$  increases at slow rise/fall times.

# SAF3019

## APPLICATION INFORMATION




Fig. 7 Typical application of the SAF3019 in a microcomputer controlled system.




Fig. 8 Circuitry for applying the 50 Hz mains to input F50.

# SOUND I.F. AMPLIFIER/DEMODULATOR FOR TV

The TBA120U is an i.f. amplifier with a symmetrical FM demodulator and an a.f. amplifier with adjustable output voltage. The a.f. amplifier is also provided with an output for volume control and an input for VCR operation.

The input and output of the TBA120U are especially designed for LC-circuits, but the input can also be used with a ceramic filter.

### QUICK REFERENCE DATA

Supply voltage (pin 11)	VP	typ.	12 <sup>·</sup> V
Supply current	١ <sub>P</sub>	typ.	13,5 mA
I.F. voltage gain at f = 5,5 MHz	G <sub>v if</sub>	typ.	68 dB
Input voltage starting limiting	Vi	typ.	30 µV
AM suppression at $\Delta f$ = ± 50 kHz	α	typ.	60 dB
A.F. output voltage adjustment range (pin 8)	$\Delta V_{o af}$	typ.	85 dB
A.F. output voltage at $\Delta f$ = ± 50 kHz (r.m.s. value)			
at pin 8	V <sub>o af(rms)</sub>	typ.	1,2 V
at pin 12	V <sub>o af(rms)</sub>	typ.	1,0 V




Fig. 1 Block diagram.

## PACKAGE OUTLINE

14-lead DIL; plastic (SOT-27K, M, T).

# **TBA120U**

# RATINGS


Limiting values in accordance with the Absolute Maximum Syste	em (IEC 134)			
Supply voltage (pin 11)	V <sub>P</sub> = V <sub>11-1</sub>	max.	18 V	/*
Adjustment voltage (pin 5)	V <sub>5-1</sub>	max.	6 \	/
Total power dissipation	P <sub>tot</sub>	max.	400 n	nW
By-pass resistance	R <sub>13-14</sub>	max.	1 k	Ω
Storage temperature range	T <sub>stg</sub>	40 to	+ 125 0	с
Operating ambient temperature range	Tamb	-15 to	+70 0	°C
CHARACTERISTICS				
V <sub>P</sub> = 12 V; T <sub>amb</sub> = 25 °C; f = 5,5 MHz				
I.F. voltage gain	G <sub>v if 6-14</sub>	typ.	68 d	JВ
Input voltage starting limiting		tun	30 µ	M
at $\Delta f = \pm 50 \text{ kHz}$ ; f <sub>m</sub> = 1 kHz	v <sub>i</sub>	typ. <	50 μ 60 μ	
I.F. output voltage at limiting				
(peak-to-peak value)	Voif(p-p)	typ.	250 n	nV
AM suppression at $\Delta f = \pm 50 \text{ kHz}$ ; $V_i = 500 \mu V$ ;		· >	50 d	1R
f <sub>m</sub> = 1 kHz; m = 30%	α	typ.	60 d	
I.F. residual voltage without de-emphasis				
at pin 12	V <sub>if 12</sub>	typ.	30 n	nV
at pin 8	V <sub>if 8</sub>	typ.	20 n	nV
A.F. voltage gain	G <sub>v af 8-3</sub>	typ.	7,5	
A.F. adjustment		20	to 36 d	IR
at R <sub>4-5</sub> = 5 k $\Omega$ ; R <sub>5-1</sub> = 13 k $\Omega$	ΔV <sub>o af</sub>	typ.	28 d	
		>	70 d	B
A.F. output voltage control range	ΔV <sub>o af</sub>	typ.	<b>85</b> d	ΙB
Adjustment resistor**	R <sub>4-5</sub>	1	to 10 k	Ω
D.C. voltage portion at the a.f. outputs				
pin 12	V <sub>12-1</sub>	typ.	5,6 V	
pin 8	V <sub>8-1</sub>	typ.	4,0 \	/
Output resistance of the a.f. outputs	D		4 4 1	.0
pin 12	R <sub>o 12-1</sub>	typ.	1,1 k	
pin 8	R <sub>o 8-1</sub>	typ.	1,1 k	
Input resistance of the a.f. input	Ri 3-1	typ.	2 k	
Stabilized reference voltage	V <sub>4-1</sub> = V <sub>ref</sub>	4,2 typ.	to 5,3 ۱ 4,8 ۱	
Source resistance of reference		.yp.	ч, <b>о</b> (	•
voltage source	R <sub>4-1</sub>	typ.	12 5	2
		••	_	

\* Supply voltage operating range is 10 to 18 V.
\*\* Pin 5 must be connected to pin 4, when volume control adjustment is not applicable.

May 1982

# **TBA120U**

Hum suppression
at pin 12 V <sub>12</sub> /V <sub>11</sub> typ. 30 dB
at pin 8 V <sub>8</sub> /V <sub>11</sub> typ. 35 dB
Supply current (pin 11)         Ip =  11         9,5 to 17,5 mA           12,5 mA         13,5 mA
I.F. input impedance $ \left  Z_{i} \right  \qquad \begin{array}{c} typ. \ 40 \ k\Omega/4.5 \ pF \\ > \ 15 \ k\Omega/<6 \ pF \end{array} $
A.F. output voltage at $\Delta f = \pm 50$ kHz; f <sub>m</sub> = 1 kHz; V <sub>j</sub> = 10 mV; Q <sub>0</sub> = 45; r.m.s. value
at pin 12 V <sub>o af (rms)</sub> typ. 1,0 V
at pin 8 V <sub>o af (rms)</sub> typ. 1,2 V
Distortion at $\Delta f = \pm 50 \text{ kHz}$ ; f <sub>m</sub> = 1 kHz;
$V_i = 10 \text{ mV}; Q_0 = 20$ $d_{tot}$ typ. 1 %
$SFC5.5MA \qquad 56 pF \qquad $
Fig. 2. Appliestics evenue using TRA12011



# **TBA120U**







Fig. 3 The a.f. output voltage at pin 8 as a function of the resistance values as shown in Fig. 4.




- (1) V<sub>o af</sub> with de-emphasis at Δf = ± 50 kHz; f<sub>m</sub> = 1 kHz; d<sub>tot</sub> = 1,5%; 0 dB ≙ 770 mV.
   (2) V<sub>i</sub>: 0 dB ≙ 200 mV at 60 Ω.
- \_\_\_\_

Fig. 5 The a.f. output voltage at pin 8 as a function of the input voltage with SFC 5,5 MA at the input (see Fig. 2).







- (1)  $V_0 a_f$  with de-emphasis at  $f_m = 1 kHz$ ;  $0 dB \triangleq 770 mV$ ; curve a:  $\Delta f = \pm 50 kHz$ ;  $d_{tot} = 3\%$ ; curve b:  $\Delta f = \pm 25 kHz$ ;  $d_{tot} = 1\%$ .
- (2)  $V_i$ : 0 dB  $\triangleq$  200 mV at pin 14.

Fig. 6 The a.f. output voltage at pin 8 as a function of the input voltage with broadband input (60  $\Omega$ ).






Fig. 7 The a.f. output voltages at pins 8 and 1 as a function of the supply voltage; 0 dB  $\triangleq$  770 mV.





Fig. 9 Supply current and the reference voltage at pin 4 as a function of supply voltage.





**TBA540** 

# **REFERENCE COMBINATION**

The TBA540 is an integrated reference oscillator circuit for colour television receivers incorporating an automatic phase and amplitude controlled oscillator employing a quartz crystal, together with a half-line frequency synchronous demodulator circuit. The latter compares the phases and amplitude of the swinging burst ripple and the PAL flip-flop waveform, and generates appropriate a.c.c., colour killer and identification signals. The use of synchronous demodulation for these functions permits a high standard of noise immunity.


QUICK REFERENCE DATA							
Supply voltage	V3-16	nom.	12	V			
Total current drain	I3	typ.	33	mA			
R-Y reference signal output peak-to-peak value	V4-16(p-p)	typ.	1,5	V			
Colour killer output: colour on colour off	V7-16 V7-16		12 250	V mV			
A.C.C. output voltage range at correct phase of PAL switch	V9-16		+4 to +0,2	v			
at incorrect phase of PAL switch	V9-16		+4 to +11	V			

### PACKAGE OUTLINES

TBA540 : 16-lead DIL; plastic (SOT-38).

January 1980

CIRCUIT DIAGRAM



7

-0

9

TR54

TR53

R72

TR50

R54 R61

R64

TR51

**TBA540** 

December 1971

D2975

\_\_\_\_

550

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage				
Supply voltage	V3-16	max.	13.2	V
Power dissipation				
Total power dissipation at $\rm T_{amb}$ = 50 $\rm ^{O}C$	Ptot	max.	680	mW
Temperatures				
Storage temperature	T <sub>stg</sub>	-55 te	o +125	оC
Operating ambient temperature	T <sub>amb</sub>	-20 to	+60	°C
CHARACTERISTICS at $V_{3-16} = 12 V$ ; $T_{amb} = 25 °C_{amb}$ (burst signal input); $V_{8-16}(p-put)$ Measured in circuit sho	(p) = 2.5 V (P)		iare wa	ve in -
Output signals				
<u>R-Y reference signal output</u> peak-to-peak value	V4-16(p-p)	typ.	1.5	v
Colour killer output: colour on colour off	V7-16 V7-16	typ. <	12 250	V mV
A.C.C. output signal range				
at correct phase of P.A.L. switch at incorrect phase of P.A.L. switch	V9-16 V9-16		5 +0.2 5 +11	V V
Oscillator section (amplifier)				
Input resistance	R15-16	typ.	3.5	$\mathbf{k}\Omega$
Input capacitance	C15-16	typ.	5	$_{\rm pF}$
Voltage gain	G <sub>15</sub> -1	typ.	4.7	
Reactance control section				
Voltage gain with pins 13 and 14 interconnected	G <sub>15</sub> -2	typ.	1.3	
Rate of change of gain $G_{15-2}$ with phase different				
between burst and reference signal	$\frac{\Delta G_{15-2}}{\Delta \varphi_{5-4}}$	typ.	5	$\frac{1}{rad}$
Supply current consumption	1 <sub>3</sub>	typ.	33	mA


# **TBA540**

## PINNING

- 1. Oscillator feedback output
- 2. Reactance control stage feedback
- 3. Supply voltage (12 V)
- 4. Reference waveform output
- 5. Burst waveform input
- 6. Reference waveform input
- 7. Colour killer output
- 8. P.A.L. flip-flop square wave input

### APPLICATION INFORMATION

- 9. A.C.C. output
- 10. A.C.C. level setting (see also pin 12)
- 11. A.C.C. gain setting
- 12. A.C.C. level setting (see also pin 10)
- 13.) D.C. control points for
- 14.) oscillator phase control loop
- 15. Oscillator feedback input
- 16. Earth (negative supply)



### APPLICATION INFORMATION (continued)

The function is quoted against the corresponding pin number

1. Oscillator feedback output

The crystal receives its energy from this pin. The input impedance is approximately 2 k $\Omega$  in parallel with 5 pF.

2. Reactance control stage feedback

This pin is fed internally with a sinewave derived from the reference input (pin 6) and controlled in amplitude by the internal reactance control circuit. The phase of the feedback from pin 2 to the crystal via Cl is such that the value of Cl is effectively increased. Pin 2 is held internally at a very low impedance therefore the tuning of the crystal is controlled automatically by the amplitude of the feedback waveform and its influence on the effective value of Cl.

- 3. Positive 12V supply The maximum voltage must not exceed 13.2 V.
- 4. Reference waveform output

This pin is driven internally by the regenerated subcarrier waveform in R-Y phase. An output amplitude of nominally 1.5 V peak-to-peak is produced at low impedance. No d.c.load to earth is required. A d.c. connection between pins 4 and 6 is, however, necessary via the bifilar coupling inductor. The function of this inductor is to produce, on pin 6, a signal of equal amplitude and opposite phase (-(R-Y)) to that on pin 4. A centre tap on the inductor, connected to earth via a d.c. blocking capacitor, is therefore necessary.

5. Burst waveform input

A burst waveform amplitude of 1 V peak-to-peak is required to be a.c.-coupled to this pin. The amplitude of the burst will normally be controlled by the adjustment and operation of the a.c.c. circuit. The input impedance at this pin is approximately 1 k $\Omega$  and a threshold level of 0.7 V must be exceeded before the burst signal becomes effective. A d.c. bias of 400 mV is internally derived for pin 5 The absolute level of the tip of the burst at pin 5 will normally reach 1.25 V (1.5 V peak-to-peak burst amplitude). Under abnormal conditions the burst amplitude should not be allowed to exceed 3 V peak-to-peak and a limiting condition will be reached in the i.c. which inhibits the performance of the phase lock loop.

### APPLICATION INFORMATION (continued)

6. Reference waveform input

This pin requires a reference waveform in the -(R-Y) phase, derived from pin 4 via a bifilar transformer (see pin 4), to drive the internal balanced reactance control stage. A d.c. connection between pins 4 and 6 must be made via the transformer.

7. Colour killer output

This pin is driven from the collector of an internal switching transistor and requires an external load resistor (typical 10 k $\Omega$ ) connected to +12 V. The unkilled and killed voltages on this pin are then +12 V and < 250 mV respectively. (The voltage on pin 9 at which switching of the colour killer output on pin 7 occurs is nominally +2.5 V

8. P.A.L. flip-flop square wave input

A 2.5 V peak-to-peak square wave derived from the P.A.L. flip-flop (in the TBA520 demodulator i.c.) is required at this pin, a.c.-coupled via a capacitor. The input impedance is about  $3.3 \text{ k}\Omega$ .

9. A.C.C. output

An emitter follower provides a low impedance output potential which is negativegoing with a rising burst input amplitude. With zero input signal the d.c. potential produced at pin 9 is set to be +4 V (RV1). The appearance of a burst signal on pin 5 will cause the potential on pin 9 to go in a negative direction in the event that the P.A.L. flip-flop is identified to be in the correct phase. The range of potential over which full a.c.c. control is excercised at pin 9 is determined by the control characteristics of the a.c.c. amplifier i.e. for the TBA560 from 1 V to 0.2 V. The potential at pin 9 will fall to a value within this range as the burst input signal is stabilised at 1.5 V peak-to-peak. The latter condition is achieved by correct adjustment of RV2. If, however, the P.A.L. flip-flop phase is wrong the potential on pin 9 will move positively. The potential divider R5, R6 will then operate a P.A.L. switch cut-off function in the TBA520 demodulator i.c. The switching of the colour killer output at pin 7 is designed to occur as the potential on pin 9 moves past +2.5 V.

10. A.C.C. level setting

The network connected between pins 10 and 12 balances the a.c.c. circuit and RV1 is adjusted to give +4 V on pin 9 with no burst input signal to pin 5. C5 provides filtering.

11. A.C.C. gain control

RV2 is adjusted to give the correct amplitude of burst signal on pin 5(1.5 V peak-to-peak) under a.c.c. control;

- 12. See pin 10.
- 13. See pin 14.

**TBA540** 

## APPLICATION INFORMATION (continued)

14. D.C. control points in reference control loop

Pins 13 and 14 are connected to opposite sides of a differential amplifier circuit and are brought out for the purposes d.c. balancing of the reactance stage and the connection of the bandwidth-determining filter network. The conventional double time constant filter networks are R2, C2, R3, C3 and R<sub>4</sub>, C<sub>4</sub>. The d.c. potentials on these pins are nominally +7, 2 V.

15. Oscillator feedback input

The input impedance at this pin is nominally  $3.5 \text{ k}\Omega$  in parallel with 5 pF. No d.c. connection is required on this pin. The voltage in the i.c. between pin 15 and pin 1 is nominally 4.7 times.

16. Negative supply (earth)

#### PERFORMANCE AND COMMENTS

Initial adjustment

- (a) Remove burst signal.
- (b) Short-circuit pins 13-14. Adjust oscillator to correct frequency by C1. Remove short circuit.
- (c) Set the a.c.c. level adjustment RV1, to give +4 V on pin 9.
- (d) Apply burst signal.
- (e) Adjust a.c.c. gain, RV2, to give a burst amplitude of 1.5 V peak-to-peak on pin 5.

Phase lock loop performance (with crystal type 4322 152 0110)

- (a) Phase difference between reference and burst signals for  $\pm 400$  Hz deviation of crystal frequency,  $\pm 10^{\circ}$ .
- (b) Typical holding range,  $\pm 600$  Hz.
- (c) Typical pull-in range, ± 300 Hz.
- (d) Temperature coefficient of oscillator frequency, i.c. only,  $2 \text{ Hz}/^{0}\text{C}$ .



# LIMITER/AMPLIFIER


The TBA750C is a limiter/amplifier with f.m. detector, d.c. volume control and a.f. preamplifier. It is intended for 4,5 MHz, 5,5 MHz or 10,7 MHz. The limiter/amplifier is a four-stage differential amplifier that gives very good noise and interference suppression. The detector is of the balanced type. The d.c. volume control stage has excellent control characteristics with a control range of more than 80 dB. The a.f. preamplifier can drive a triode-pentode output stage or a class-A push-pull transistor output stage.

### QUICK REFERENCE DATA

Supply voltage	V <sub>2-5</sub>	typ	12	V
Total current drain	tot	typ		mA
Frequency	fo		5,5	MHz
Input voltage at start of limiting	V <sub>i lim</sub>	typ	130	μV
A.M. rejection at V <sub>i</sub> = 1 mV	α	typ	45	dB
A.F. output voltage at $\Delta f = \pm 15 \text{ kHz}$ at pin 16	V <sub>o(rms)</sub>	typ	2,7	v
D.C. volume control range	- • •	>	80	dB

## PACKAGES OUTLINES


TBA750C: 16-lead DIL; plastic (SOT-38). TBA750CQ: 16-lead QIL; plastic (SOT-58).




558

October 1977

Limiter/amplifier





October 1977

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V <sub>2-5</sub>	max 16 V *
Storage temperature	T <sub>stg</sub>	55 to + 125 °C
Operating ambient temperature	T <sub>amb</sub>	-25 to +55 °C
Power dissipation		

1000 726215 maximum allowable total power dissipation versus ambient temp P<sub>tot</sub> (mW) 750 500 250 0 0 25 50 75 100 125 5 150 T<sub>amb</sub> (°C)



## CHARACTERISTICS

Measured in test circuit Fig. 3.

Supply voltage range see also Fig. 4	V <sub>2-5</sub>		10 to 25 V
Total current drain; pin 15 not connected	I <sub>2</sub>		25 to 45 mA
Input limiting voltage at $V_0 = -3 \text{ dB}$ (r.m.s. value)	V <sub>i lim(rms)</sub>	typ	130 μV
I.F. output voltage at pins 6 and 7 (peak-to-peak value)	V6–5(p-p) V7–5(p-p) )	typ	380 mV
A.M. rejection			
$V_i = 1 mV$	α	typ	45 dB
V <sub>i</sub> = 10 mV	α	typ	50 dB
V <sub>j</sub> = 100 mV	α	typ	55 dB
D.C. volume control range; see also Fig. 5		>	80 dB
A.F. preamplifier voltage gain			
pin 1 to pin 16	Gv	typ	10
Input resistance at pin 1	Ri	≥	35 kΩ

\* Allowable only if the dissipation in the IC is limited by means of a series resistor in the supply (see also Fig. 4).

## October 1977

## CHARACTERISTICS (continued)

A.F. output voltages (r.m.s. values) $\Delta f = \pm 15 \text{ kHz}; f_m = 1 \text{ kHz}$	V10–-5(rms)) V11–-5(rms))	typ	65 mV
	V <sub>12</sub> –5(rms)	typ	250 mV
~	V16-5(rms)	typ	2,7 V
Total harmonic distortion			
at pin 12; Δf = 15 kHz	d <sub>tot</sub>	typ	3 %
at pin 1 with respect to pin 16; V <sub>0(rms)</sub> = 3 V	d <sub>tot</sub>	typ	2,6 %




Fig.3 Test circuit; for f.m.: f\_o = 5,5 MHz;  $\Delta f$  = ± 15 kHz; f<sub>m</sub> = 70 Hz. For a.m.: m = 0,3; f<sub>m</sub> = 1 kHz.





Fig. 4 Maximum and minimum values for the power supply series resistance (Rg).



562

# APPLICATION INFORMATION at f = 5,5 MHz




Fig. 6.

L1 =  $18 \ \mu$ H; Q<sub>L1</sub> = 36 Note L2 = 2,2 \ \muH; Q<sub>L2</sub> = 21 Q<sub>L1</sub>, Q<sub>L2</sub> and Q<sub>L3</sub> are the loaded Q-factors. L3 = 0,84 \ \muH; Q<sub>L3</sub> = 22

The transfer ratio of the input bandpass filter:  $\frac{V_2}{V_1} = 0.54$ .

The peak-to-peak bandwidth of the detector S-curve is 300 kHz.



# HORIZONTAL COMBINATION

The TBA920 is a monolithic integrated circuit intended for television receivers with transistor, thyristor, or tube-equipped output stages.

It combines the following functions:

- noise gated sync separator

- line oscillator

- phase comparison between sync pulse and oscillator

- loop gain and time constant switching (also for video recorder applications)

- phase comparison between line-flyback pulse and oscillator


- output stage for drive a variety of line output stages

## QUICK REFERENCE DATA


Supply voltage Ambient temperature	V <sub>1-16</sub> T <sub>amb</sub>	nom.	12 25	oC V
Input signals				
Video input voltage (positive-going sync) top sync to white value	V <sub>8-16(p-p)</sub>	typ.	3 1 to 7	v v
Noise gate input current (peak value)	I9M	>	30	μA
Input resistance of noise gate	R9-16	typ.	200	Ω
Flyback signal input voltage (peak value)	V5-16M	typ.	±1	v
Flyback signal input current (peak value)	<sup>1</sup> 5M	typ.	1	mA
Output signals				
Line driver output voltage (peak-to-peak value)	V2-16(p-p)	typ.	10	V
Line driver output current (average value)	12(AV)	max.	20	mA
Line driver output current (peak value)	<sup>1</sup> 2M	max.	200	mA
Composite sync output voltage (peak value)	V <sub>7-16</sub> M	typ.	10	V

### PACKAGE OUTLINE

16-lead dual in-line; plastic (SOT-38).



TBA920S



566

**TBA920S** 

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (Vp)	V <sub>1-16</sub>	max.	13,2 V
Phase shift voltage	V <sub>3-16</sub>	0	to 13,2 V
Video input voltage	-V8-16	max.	12 V
Coincidence detector voltage	V10-16	-0,	5 to +5 V
Line driver output current (average value) (peak value)	l2(AV) l2M	max. max.	20 mA 200 mA
Horizontal pulse current (peak value)	<sup>1</sup> 5M	max.	10 mA
Composite sync current (peak value)	I <sub>7M</sub>	max.	10 mA
Pos. sync pulse current (peak value)	<sup>1</sup> 8M	max.	10 mA
Noise gate current (peak value)	I9M	max.	10 mA
Total power dissipation	Ptot	max.	600 mW*
Storage temperature	T <sub>stg</sub>	55 t	o +125 °C
Operating ambient temperature	T <sub>amb</sub>	-20	to +60 °C

## CHARACTERISTICS

At  $V_{1-16} = 12 V$ ;  $T_{amb} = 25 \circ C$ . Measured in circuit of Fig. 1 (CCIR standard).

Current consumption at $I_2 = 0$	1	typ.	36 mA
Required input signals			
Video signal			
Input voltage (positive going sync) peak-to-peak value	V <sub>i(p-p)</sub>	typ.	3 V 1 to 7 V
Input current during sync pulse (peak value)	<sup>1</sup> 8M	typ.	100 μA
Noise gating (pin 9)			
Input voltage (peak value)	V9-16M	>	0,7 V
Input current (peak value)	I9M	> <	30 μA 10 mA
Input resistance	R9-16	typ.	200 Ω
Flyback pulse (pin 5)			
Input voltage (peak value)	V5-16M	typ.	±1 V
Input current (peak value)	<sup>1</sup> 5M	> typ.	50 μA 1 mA
Input resistance	R5-16	typ.	400 Ω
Pulse duration at 15 625 Hz	t5	>	10 <i>μ</i> s

\* 800 mW permissible while tubes are heating up.

# **TBA920S**

CHARACTERISTICS (continued)			
Delivered output signals			
Composite sync pulses (positive; pin 7)			
Output voltage (peak-to-peak value)	V7-16(p-p)	typ.	10 V
Output resistance at leading edge of pulse (emitter follower) at trailing edge	R7-16 R7-16	≈ typ.	50 Ω 2,2 kΩ
Additional external load resistance	。 R7-16(ext)	>	2 kΩ
Driver pulse (pin 2)			
Output voltage (peak-to-peak value)	V <sub>2-16(p-p)</sub>	typ.	10 V
Average output current	<sup>1</sup> 2(AV)	<	20 mA
Peak output current	<sup> </sup> 2M	<	200 mA
Output resistance (low ohmic)	R <sub>2-16</sub>	typ.	2,5 or 15 Ω*
Output pulse duration when synchronized	t <sub>2</sub>		12 to 32 µs **
Permissible delay between leading edge of output pulse and flyback pulse at $t_5 = 12 \ \mu s$	<sup>t</sup> o tot		0 to 15 μs
Supply voltage at which output pulses are obtained	V <sub>1-16</sub>	>	4 V

- \* Depends on switch position and polarity output current.  $R_{2-16} = 2,5 \Omega$  is valid for  $V_{2-16} = +10,5 V$  and a load between pins 2 and 16 (e.g. an external resistor).
- \*\* The output pulse duration is adjusted by shifting the leading edge (V<sub>3.16</sub> from 6 V to 8 V). The pulse duration is a result of delay in the line output device and the action of the second control loop in the TBA920S.

For a line output stage with a BU108 high-voltage transistor the resulting duration is about 22  $\mu$ s, and in such a way that the line output transistor is switched on again about 8  $\mu$ s after the middle of the line-flyback pulse. This pulse duration must be taken into account when designing the driver stage and driver transformer as this way of driving the line output device differs from the usual, i.e. a driver duty cycle of about 50%.

#### Horizontal combination

fo		15625 Hz *
$\frac{\Delta f_0}{f_0}$	<	1,5 % **
$\left \frac{\Delta f_{O}}{f_{O}}\right $	<	10 %
$\frac{\Delta f_0}{\Delta I_{15}}$	typ.	16,5 Hz/μA
$\frac{\Delta f_0}{f_0}$	typ.	±5 %
$rac{\delta f_0}{f_0} / rac{\delta V_P}{V_{Pnom}}$	<	5 %
V12-16	(	0,8 to 5,5 V
<sup> </sup> 12M  12M	typ. typ.	±2 mA ±6 mA
$\frac{\Delta f}{\Delta t}$	typ.	1 kHz∕µs
$rac{\Delta f}{\Delta t}$	typ.	3 kHz∕µs
$\Delta f$	typ.	±1 kHz ▲
	$\frac{\Delta f_{o}}{f_{o}}$ $\left \frac{\Delta f_{o}}{f_{o}}\right $ $\frac{\Delta f_{o}}{\Delta I_{15}}$ $\frac{\Delta f_{o}}{f_{o}}$ $\frac{\delta f_{o}}{f_{o}} / \frac{\delta V_{P}}{V_{Pnom}}$ $V_{12-16}$ $I_{12M}$ $I_{12M}$ $\frac{\Delta f}{\Delta t}$ $\frac{\Delta f}{\Delta t}$	$\begin{array}{c c} \frac{\Delta f_{0}}{f_{0}} & <\\ \left \frac{\Delta f_{0}}{f_{0}}\right  & <\\ \frac{\Delta f_{0}}{\Delta I_{15}} & typ.\\ \frac{\Delta f_{0}}{f_{0}} & typ.\\ \frac{\Delta f_{0}}{f_{0}} & typ.\\ \frac{\delta f_{0}}{f_{0}} / \frac{\delta V p}{V P_{nom}} & <\\ V_{12.16} & V_{12.16} & U_{12M} \\ \frac{I_{12M}}{I_{12M}} & typ.\\ \frac{\Delta f}{\Delta t} & typ.\\ \frac{\Delta f}{\Delta t} & typ. \end{array}$




Fig. 2 Possibilities for oscillator frequency adjustment.

- \* The oscillator frequency can be changed for other TV standards by an appropriate value of C14-16.
- \*\* Exclusive external components tolerances.
- ▲ Adjustable with R12-15.

# TBA920S

CHARACTERISTICS (continued)					
Pull-in time for $\Delta f/f_0 = \pm 3\% (\Delta f = 470 \text{ Hz})$	t	≈	20	ms	(note 1)
Switch-over from large control sensitivity to small control sensitivity after catching	t	≈	20	ms	(note 1)
Control loop II (between flyback pulse and oscillator)					
Permissible delay between leading edge of output pulse (pin 2) and leading edge of flyback pulse	<sup>t</sup> d tot	(	) to 15	μs	
Static control error	$\frac{\Delta t}{\Delta t_d}$	<	0,5	%	(note 2)
Output current during flyback pulse (peak value)	<sup>1</sup> 4M	typ.	±0,7	mΑ	
Overall phase relation					
Phase relation between leading edge of sync pulse and middle of flyback pulse	t	typ.	4,9	μs	(note 3)
Tolerance of phase relation	Δt	<	0,4	μs	(note 4)
Voltage for $T_2 = 12$ to $32 \ \mu s$	V3-16		6 to 8	v	
Adjustment sensitivity	$\frac{\Delta T_2}{\Delta V_{3-16}}$	typ.	10	μs/V	
Input current	13	<	2	μA	
<i>External switch-over of parameters</i> (loop filter and loop application) see note 5.	gain) of control	loop I (	e.g. for	video	recorder
Required switch-over voltage at R11-16 = 150 $\Omega$ at R11-16 = 2 k $\Omega$	V10-16 V10-16	> <	4,5 2	v v	
Required switch-over current at R <sub>11-16</sub> = 150 $\Omega$ ; V <sub>10-16</sub> = 4,5 V at R <sub>11-16</sub> = 2 k $\Omega$ ; V <sub>10-16</sub> = 2 V	10 10	typ. typ.	80 120	μΑ μΑ	(note 5)

- 1. See Fig. 1.
- The control error is the remaining error in reference to the nominal phase position between leading edge of the sync pulse and the middle of the flyback pulse caused by a variation in delay of the line output stage.
- 3. This phase relation assumes a luminance delay line with a delay of 500 ns between the input of the sync separator and the drive to the picuture tube. If the sync separator is inserted after the luminance delay line or if there is no delay line at all (black-and-white sets), then the phase relation is achieved at  $C_{5-16} = 560 \text{ pF}$ .
- 4. The adjustment of the overall phase relation and consequently the leading edge of the output pulse at pin 2 occurs automatically by the control loop II or by applying a d.c. voltage to pin 3.
- 5. With sync pulses at pin 7 and 8; without RC network at pin 10.

# CHROMINANCE AMPLIFIER FOR SECAM OR PAL/SECAM DECODERS

The TCA640 is an integrated chrominance amplifier for either a SECAM decoder or a double standard PAL/SECAM decoder.

Switching of the standard is performed internally, controlled by an external applied d.c. signal.

In addition to the chrominance amplifier the circuit also incorporates a 7,8 kHz flip-flop and an identification circuit for SECAM.


For PAL identification the circuit included in the TBA540 should be used.

Furthermore, the TCA640 incorporates a blanking circuit, a burst gating circuit and a colour killer detector.

QUICK REFERENCE DATA							
Supply voltage		V <sub>14</sub> -	2 no	om. 12	V		
Supply current		I <sub>14</sub>	nc	om. 37	mA		
		PA	A L	SEC.	AM		
Chrominance input signals (peak-to-peak value)	V <sub>3-5(p-p)</sub>	> <	4 80	1	mV mV		
Chrominance output signals (peak-to-peak value)	V15-2 (p-p) V1-2 (p-p)	typ.	500	2000	mV		
Burst output (closed a.c.c. loop) (peak-to-peak value)	V <sub>13-2</sub> (p-p)	typ.	1	-	v		
System switching signal	V4-2	typ.	12	0	V		
Burst blanking of chrominance signal		>	40	-	dB		
Chrominance blanking at field identification		>	-	40	dB		
Square-wave output (7,8 kHz) (peak-to-peak value)	V <sub>12</sub> -2(p-p)	typ.	3	3	v		

# PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).




572

April 1974

. :





573

<b>RATINGS</b> Limiting values in accordance with	the Absolu	te Maximun	n System (	IEC 134)
Voltage				
Supply voltage		V <sub>14-2</sub>	max.	13,2 V
Power dissipation				
Total power dissipation		P <sub>tot</sub>	max.	625 mW
Temperatures				
Storage temperature		Tstg	-25 to	+125 °C
Operating ambient temperature		T <sub>amb</sub>	-25 to	+65 °C 1)
CHARACTERISTICS measured in the circuit	on page 6			
			typ.	12 V
Supply voltage	V <sub>14-2</sub>		10,2 to	13,2 V
Required input signals at $V_{14-2} = 12$ V and $T_{ar}$	<sub>nb</sub> = 25 °C			
Chrominance input signal		,		
peak-to-peak value	V <sub>3-5</sub> (p-p)	{PAL SECAM	4 7 2) t	to 80 mV co 400 mV
Automatic chrominance control starting	V <sub>16-2</sub>	PAL	typ.	1,2 V <sup>3)</sup>
Flyback pulses for blanking and				
burst/identification lines-keying			See note	e 4
Line flyback pulses (positive)				
peak-to-peak value	V <sub>6-2(p-p)</sub>		4,5	to 12 V
Field idenfication pulses (positive)				
peak-to-peak value	V <sub>7-2(p-p)</sub>		4	to 12 V
System switch signal	v <sub>4-2</sub>	{ PAL SECAM	7 to 1	V <sub>14-2</sub> V 0 to 1 V
Colour killer threshold	v <sub>16-2</sub>	PAL	typ.	2,5 V 5)

 $^{1})$  When a stabilized power supply of  $\leqslant 12$  V is applied,  $T_{amb}$  is max. 75  $^{o}C.$ 

2) Start of limiting.

3) A negative-going potential provides a 26 dB a.c.c. range.

<sup>4</sup>) The line flyback pulses also provide the clock pulses for the flip-flop.

 $^{5}$ ) The colour killer is operative above the quoted input voltage.


CHARACTERISTICS (con	tinued)								
Obtainable output signals									
Chrominance output signals									
peak-to-peak value			$V_{15-2(p-p)} V_{1-2(p-p)}$	PAL SECAM		425 to 575 1,8 to 2,3	mV V		
Phase difference between	output pins		$\Delta \varphi_{15-1}$	PA L		170º to 190º	1)		
Burst signal (peak-to-pea	ık value)		V <sub>13-2</sub> (p-p)	PAL	tyı	p. 1	<sup>2</sup> )		
Identification signal									
peak-to-peak value			I <sub>11(</sub> p-p)	SECAM		1,4 to 2,4	mA		
Output resistance			R <sub>11-2</sub>			2 to 2,9	kΩ		
Flip-flop signal									
peak-to-peak value			V <sub>12-2</sub> (p-p)			2,5 to 3,5	V		
Colour killer	killed	{	V <sub>8-2</sub> I <sub>8</sub>		< <	0,5 10	V mA		
	unkilled	{	V <sub>8-2</sub> I <sub>8</sub>		<	V <sub>14-2</sub> 10	V µA		
Bandwidth of chrominance	e amplifier (-:	l dł	3)						
at a carrier frequency	of 4,2 MHz				>	± 1	MHz		
Blanking									
burst rejection				PAL	>	40	dB		
rejection identification with field identificati				SECAM	>	40	dB		

 $^{2}\ensuremath{)}$  The burst is kept constant at 1 V peak-to-peak by automatic gain control.

November 1974

<sup>1)</sup> Over the a.c.c. control range the phase difference varies less than  $2,5^{\circ}$ .

## APPLICATION INFORMATION



### Pinning

- 1. Chrominance output
- 2. Earth (negative supply)
- 3. Chrominance input
- 4. System switch input
- 5. Chrominance input
- 6. Line fly-back pulse input
- 7. Field identification pulse input
- 8. Colour killer output

- 9.) Identification integrating
- 10. capacitor (SECAM)
- 11. Identification tank circuit (SECAM)
- 12. Flip-flop output
- 13. Burst output (PAL)
- 14. Supply voltage (12 V)
- 15. Chrominance output
- 16. A.C.C. input

576

### APPLICATION INFORMATION (continued)

#### The function is quoted against the corresponding pin number

1. Chrominance output (in conjunction with pin 15)

A balanced output is available at pins 1 and 15.

At SECAM reception a limited signal of 2 V peak-to-peak is available, starting from an input voltage of 15 mV peak-to-peak.

At PAL reception the output signal is 500 mV peak-to-peak for a burst signal of 1 V peak-to-peak.

An external d.c. network is required which provides negative feedback to pin 3. The same holds for the feedback from pin 15 to pin 5.

The figures for input and output signals are based on a 100% saturated colour bar signal.

- 2. Negative supply (earth)
- 3. Chrominance input (in conjunction with pin 5)

The input signal is derived from a bandpass filter which provides the required "bell" shape bandpass for the SECAM signal and a flat bandpass for the PAL signal. The input signal can be supplied either in a balanced mode or single ended. Both inputs (pins 3 and 5) require a d.c. potential of about 2,5 V obtained from a resistive divider connected to output pins 1 and 15. The figures for the input signals are based on a 100% saturated colour bar signal and a burst-to-chrominance ratio of 1:3 of the input signal (PAL).

4. System switch input

Between 7 V and the supply voltage, the gain of the chrominance amplifier is controlled by the a.c.c. voltage at pin 16.

The chrominance amplifier then provides linear amplification required for the PAL signal. Between 0 V and 1 V the chrominance amplifier operates as a limiter for the SECAM signal.

- 5. Chrominance input (see pin 3)
- 6. Line fly-back pulse input (in conjunction with pin 11)

Positive going pulses provide

- blanking of the chrominance signal at the outputs (pins 1 and 15).
- burst gating for both PAL and SECAM. The carrier signal present during the second half of the back porch of the SECAM signal is gated. It provides line identification when the circuit  $L_1C_1$  (see circuit on
- trigger signal for the flip-flop.
- 7. Field identification pulse input (in conjunction with pin 11)

page 6) is tuned to 4,25 MHz (at  $C_1 = 470 \text{ pF}$ ).

Like the line fly-back pulses, positive going identification pulses provide blanking and burst gating.

To operate the TCA640 on the identification lines (SECAM) in the field blanking period the circuit  $L_1C_1$  (see circuit on page 6) should be tuned to 3, 9 MHz and the capacitor  $C_1$  should be increased to 1 nF. The field fly-back pulse should be shaped so that its amplitude exceeds 4 V during the identification lines.

### APPLICATION INFORMATION (continued)

#### 8. Colour killer output

This pin is driven from the collector of an internal switching transistor and requires an external load resistor connected to the supply voltage. The killer is operative when the a.c.c. voltage exceeds the threshold, when the SECAM chrominance signal at the input is below the limiting level or when the flip-flop operates in the wrong phase.

- 9. Identification integrating capacitor (SECAM)
- 10. Identification integrating capacitor (SECAM)
- 11. Identification detector tank circuit (see pins 6 and 7)
- 12. Flip-flop output

A square wave of 7,8 kHz with an amplitude of 3 V is available at this pin. An external load resistor is not required.

13. Burst output (PAL)

A 1 V peak-to-peak burst (kept constant by the a.c.c. system) is produced here.

14. Supply voltage (12 V)

Correct operation occurs within the range 10,2 to 13,2 V. The power dissipation must not exceed 625 mW at 65  $^{\rm o}C$  ambient temperature.

- 15. Chrominance output (see pin 1)
- 16. A.C.C. input

With the system switch input (pin 4) connected for PAL operation, a negative going potential gives a 26 dB range of a.c.c. starting at +1,2 V During SECAM operation, the voltage at the input should not exceed +0,5 V, otherwise the SECAM identification circuit and the colour killer become inoperative.

# CHROMINANCE DEMODULATOR FOR SECAM OR PAL/SECAM DECODERS

The TCA650 is an integrated synchronous demodulator for both the SECAM and PAL chrominance signals.

Switching of the standard is performed internally, controlled by an external applied d.c. signal.


In addition to the synchronous demodulator, which delivers colour difference signals, the circuit also incorporates:

- a PAL matrix, used for adding the delayed and non-delayed signals to obtain separately the (R-Y) and (B-Y) components of the chrominance signal.
- a PAL switch, which reverses the phase of the (R-Y) component of the chrominance signal on alternating lines.
- a SECAM switch, which performs the separation of the  $D_R$  and  $D_B$  components of the chrominance signal by switching the delayed and non-delayed signals.
- a SECAM limiter.

QUICK REFERENCE DATA							
Supply voltage			V14-2	nom.	12	V	
Supply current			$I_{14}$	nom.	36	mA	
Chrominance input signals				PAL	SECAN	А	
(peak-to-peak value)	V1-2(p V3-2(p	-p)) -p))	typ.	50	200	mV	
System switch input	V4-2		typ.	12	0	V	
Colour difference output signals (peak-to-peak value)	(R-Y):	V <sub>12-2</sub> (	p-p)	typ.	1,1	v	
	(B-Y):	V <sub>10-2</sub>	p-p)	typ.	1,47	V	
Reference input signals (PAL) (peak-to-peak value)		<sup>V</sup> 6-2(p V7-2(p	-p)   -p)	typ.	1	V	
Square-wave input (peak-to-peak value)		V 16-2 (	p-p)	typ.	3	v	


### PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).



April 1974

580



581

April 1974

**RATINGS** Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage				
Supply voltage	V <sub>14-2</sub>	max.	13,2	V
Power dissipation				
Total power dissipation	P <sub>tot</sub>	max.	510	mW
Temperatures				
Storage temperature	$T_{stg}$	-25 to	+125	°С
Operating ambient temperature	T <sub>amb</sub>	-25 to	+65	<sup>o</sup> C <sup>1</sup> )
CHARACTERISTICS measured in the circu	it on page 6			
Supply voltage	V <sub>14-2</sub>	typ. 10,2 to	12 5 13,2	V V
<b>Required input signals</b> at $V_{14-2} = 12$ V and	$T_{amb} = 25 $ $^{o}C$			
Chrominance input signal				
peak-to-peak value	$V_{1-2(p-p)}$ } PAL $V_{3-2(p-p)}$ SECAM		to 75 to 400	mV mV
Input impedance	Z <sub>1-2</sub>    Z <sub>3-2</sub>	1,2	to 2,6	$\mathbf{k}\Omega$
PAL matrix				
Gain from both inputs to pin 13		2,3	to 3,3	
Gain from both inputs to pin 15		2,6	to 3,6	
Gain difference from line-to-line		<	5	%
Phase errors from line-to-line in the (R-Y) output for zero error in the (B-Y) outp	but	<	2,5 <sup>0</sup>	
Output impedance	$ Z_{13-2} $ $ Z_{15-2} $	<	100	Ω
SECAM permutator				
Diaphotie		<sup>°</sup> <	-46	dB
Output signal (peak-to-peak value)	V 13-2 (p-p) V 15-2 (p-p)	1,6 <sup>2</sup> )	to 2,2	V
Output impedance	$ \mathbf{Z}_{13-2} $ $ \mathbf{Z}_{15-2} $	<	100	Ω

 $^{\rm l})$  When a stabilized power supply of  $\leq 12$  V is applied,  $\rm T_{amb}$  is max. 75  $^{\rm o}C.$ 

 $^2)$  At an input voltage of 0,15 V; at an input voltage >0,2 V the figure is 1,7 V.

# CHARACTERISTICS (continued)

#### Demodulator

Chrominance input signal amplitude

	B-Y); peak-to-peak value R-Y);peak-to-peak value	V9-2(p-p) V11-2(p-p)	typ. typ.	0, 22 0, 28	V V
SECAM	: peak-to-peak value	V9-2(p-p) V11-2(p-p) ∫	1,5 to 3		V
Input impe	dance	$ Z_{9-2} $	>	1	<b>k</b> Ω
Reference	input signal amplitude				
PAL:	peak-to-peak value	V6-2(p-p) V7-2(p-p)	0,5	to 1,5	V
SECAM	: peak-to-peak value	V5-2(p-p) V8-2(p-p)	0,18 <sup>1</sup> )	to 1,5	V
Input impe	dance	$ \begin{array}{c}  Z_{5-2}   ;   Z_{7-2}  \\  Z_{6-2}   ;   Z_{8-2}  \end{array} \right) $	0,75 t	o 1,25	kΩ
Colour dif	ference output signal				
(I	R-Y); peak-to-peak value	V <sub>12-2</sub> (p-p)	0,99 t	o 1,21	V <sup>2</sup> )
(	B-Y); peak-to-peak value	V <sub>10-2</sub> (p-p)	1,32 t	o 1,62	V <sup>2</sup> )
Output imp	edance	$ Z_{10-2} $ } Z_{12-2} }	2,4	to 4,2	kΩ
Diaphotie a	at SECAM operation				
Diaphotie o	of the total circuit at freq	uencies			
-	nding to saturated green				
	2 MHz and $D_B = 4,04$ MHz		<	-40	dB
Square way	ve input				
	peak-to-peak value	V16-2(p-p)	2,5	to 3,5	V
Input impe	dance	Z <sub>16-2</sub>	>	3,8	$\mathbf{k}\Omega$
System sw	itch input <sup>3</sup> )				
PAL:			7 to	V <sub>14-2</sub>	v
SECAM:				0 to 1	v


 $^{l}\)$  Limiting starts at the quoted value.

<sup>2</sup>) The peak-to-peak clipping level for PAL is about 4,7 V for (B-Y) and 3 V for (R-Y). The discriminator characteristic allows a maximum peak-to-peak output signal of 3,6 V for (B-Y) and 2, 4 V for (R-Y) (SECAM).

 $^3)$  The switching signal is applied to pin 4 via a resistor of 2,7 k $\!\Omega$  (±10%).

583

## **APPLICATION INFORMATION**



#### Pinning

- 1. Chrominance input
- 2. Earth (negative supply)
- 3. Chrominance input
- 4. System switch input
- 5. Reference (R-Y) input SECAM
- 6. Reference (R-Y) input PAL
- 7. Reference (B-Y) input PAL
- 8. Reference (B-Y) input SECAM

- 9. Chrominance (B-Y), D<sub>B</sub> input
- 10. Colour difference (B-Y) output
- 11. Chrominance (R-Y), D<sub>R</sub> input
- 12. Colour difference (R-Y) output
- 13. Chrominance (R-Y), D<sub>R</sub> output
- 14. Supply voltage (12 V)
- 15. Chrominance (B-Y), D<sub>B</sub> output
- 16. Square wave input

### APPLICATION INFORMATION (continued)

# The function is quoted against the corresponding pin number

1. Chrominance input

The blanked composite chrominance signal from pin 1 of the TCA640 is applied to this input via a resistive divider.

- 2. Negative supply (earth)
- 3. Chrominance input

The blanked composite chrominance signal from pin 15 of the TCA640 is applied to this input via a delay-line, which has a delay time of  $64 \,\mu s$ .

4. System switch input

The control voltage for switching the standard is applied to this input via a resistor of 2,7 k $\Omega$  (± 10%). A decoupling capacitor of at least 10 nF is recommended. Between 7 V and the supply voltage the circuit operates in the PAL mode, whereas between 0 V and 1 V the mode SECAM is selected.

5. Reference input for the (R-Y) demodulator

The SECAM reference signal is applied to this pin. The reference signal is obtained from pin 11 via a tank circuit. The tank circuit is tuned such that the level at the (R-Y) output (pin 12) during black ( $f_0 = 4, 4$  MHz) equals the level during blanking (no signal). The output voltage amplitude at pin 12 can be adjusted by damping the tank circuit.

6. Reference input for the (R-Y) demodulator

A PAL reference signal having (R-Y) phase is applied to this pin.

7. Reference input for the (B-Y) demodulator

A PAL reference signal having (B-Y) phase is applied to this pin.

8. Reference input for the (B-Y) demodulator

The SECAM reference signal is applied to this pin. The reference signal is obtained from pin 15 via a tank circuit. The tank circuit is tuned such that the level at the (B-Y) output (pin 10) during black ( $f_0 = 4, 25$  MHz) equals the level during blanking (no signal). The output voltage amplitude at pin 10 can be adjusted by damping the tank circuit.

9. Chrominance input to the (B-Y), DB demodulator

The output signal of pin 15 is applied via a coupling capacitor of 4, 7 nF.

10. Output of the (B-Y) demodulator

The output signal of the balance demodulator contains an r.f. ripple of twice the chrominance frequency to be filtered by a  $\pi$  filter. At SECAM the required deemphasis circuit should be applied.

11. Chrominance input to the (R-Y), DR demodulator

The output signal of pin 13 is applied via a coupling capacitor of 4, 7 nF.

## APPLICATION INFORMATION (continued)

12. Output of the (R-Y) demodulator

See pin 10.

13. Chrominance (R-Y), DR output

The (R-Y) component of the chrominance signal (D $_{R}$  component at SECAM) is present at this pin.

The signal is applied to the input of the (R-Y) demodulator (pin 11) and to the tank circuit for the SECAM reference signal.

The emitter follower output should be loaded with a 2,7 k $\Omega$  resistor to obtain an output impedance of <100  $\Omega.$ 

### 14. Supply voltage (12 V)

Correct operation occurs within the range 10, 2 to 13, 2 V. The power dissipation must not exceed 510 mW at 65  $^{\circ}$ C ambient temperature.

#### 15. Chrominance (B-Y), DB output

The (B-Y) component of the chrominance signal (D<sub>B</sub> component at SECAM) is present at this pin.

The signal is applied to the input of the (B-Y) demodulator (pin 9) and to the tank circuit for the SECAM reference signal.

The emitter follower output should be loaded with a 2,7 k $\!\Omega$  resistor to obtain an output impedance of <100  $\Omega.$ 

16. Square wave input

A square wave with an amplitude of 3 V drives the  $\ensuremath{\text{PAL}}$  switch or the SECAM permutator.

The square wave is available at pin 12 of the TCA640.

# CONTRAST, SATURATION AND BRIGHTNESS CONTROL CIRCUIT FOR COLOUR DIFFERENCE AND LUMINANCE SIGNALS

The TCA660B is an integrated circuit performing the control functions of contrast, saturation and brightness in colour television receivers.

Contrast is controlled by three tracking electronic potentiometers; one for the luminance signal and the other two for the (R-Y) and (B-Y) colour difference signals.

In addition two tracking electronic potentiometers provide the saturation control of the colour difference signals.


Brightness is controlled by varying the black level of the luminance signal at the output. An inverting amplifier is also included for matrixing the (G-Y) signal from the (R-Y) and (B-Y) colour difference signals.

QUICK REFERENCE DATA							
Supply voltage	V <sub>13-4</sub>	nom.	12	V			
Supply current	I13	nom.	35	mA			
Luminance input current (black-to-white positive video signal)	I <sub>16</sub>	typ.	0,7	mA			
Luminance output voltage (black-to-white positive video signal; peak-to-peak value)	V <sub>1-4</sub> (p-p)	typ.	3	v	<sup>1</sup> )		
Black level (nominal value)	V <sub>1-4</sub>	typ.	4,2	V			
Brightness control (around nominal black level)	V <sub>1-4</sub>		+1 to -2	v			
Gain of the (R-Y) and (B-Y) amplifier		typ.	5	dB	<sup>1</sup> ) <sup>2</sup> )		
Gain of the (G-Y) amplifier		typ.	1				
Contrast control range			+3 to -20	dB	3 <sub>)</sub>		
Saturation control range			+6 to -20	dB	3 <sub>)</sub>		
<sup>1</sup> ) At nominal contrast setting (max. contrast $-3$ dB)							
<sup>2</sup> ) At nominal saturation control setting (max. saturation $-6$ dB)							
<sup>3</sup> ) Nominal contrast and nominal saturatio	n are specifie	ed as 0 o	dB.				


## PACKAGE OUTLINE

16-lead DIL; plastic (SOT-38).

# CIRCUIT DIAGRAM



CIRCUIT DIAGRAM (continued)



589

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)						
Voltage						
Supply voltage	V <sub>13-4</sub>	max.	13,2 V			
Power dissipation						
Total power dissipation	P <sub>tot</sub>	max.	600 mW			
Temperatures						
Storage temperature	T <sub>stg</sub>	-25 to	$+125$ $^{\rm O}{\rm C}$			
Operating ambient temperature	T <sub>amb</sub>	-25 to	+65 °C <sup>1</sup> )			
<b>CHARACTERISTICS</b> measured in the circuit on page 7						
Supply voltage	V <sub>13-4</sub>	typ. 10,2 to	12 V 13,2 V			
Required input signals at $\mathrm{V}_{13\text{-}4}$ = 12 V and $\mathrm{T}_{amb}$ = 25	oС					
Luminance input current						
black-to-white positive video signal	I <sub>16</sub>	typ. Ot	0,7 mA o 2,5 mA			
Input impedance at $I_{16} = 1 \text{ mA}$	Z <sub>16-4</sub>	60	to 90 Ω			
Input impedance variation for an						
input current variation $\Delta I_{16} = \pm 0, 5 \text{ mA}$	$\Delta Z_{16-4}$		<b>∓25</b> Ω			
Colour difference input voltage						
(R-Y); peak-to-peak value	V9-4(p-p)	<	0,7 V			
(B-Y); peak-to-peak value	V8-4(p-p)	<	0,9 V			
Input voltage variation before clipping						
of the output voltage occurs	$\left. \begin{array}{c} \Delta V_{8-4} \\ \Delta V_{9-4} \end{array} \right\}$	typ.	0,8 V			
Input impedance	$ \begin{vmatrix} \mathbf{Z}_{8-4} \\ \mathbf{Z}_{9-4} \end{vmatrix} $	3,5 t	o 6,5 kΩ			
Blanking pulse (peak value)	v <sub>3-4M</sub>	-1,5 to	<b>-1</b> 0 V			
Black level reinsertion pulse (peak value)	V3-4M	+2 t	o +12 V <sup>2</sup> )			
Black level clamp pulse (peak value)	V2-4M	+1 t	o +12 V			
Luminance output voltage at nominal contrast						
black-to-white positive video signal; peak-to-peak value	V <sub>1-4</sub> (p-p)		2 to 4 V $^3$ )			

 $^1)$  When a stabilized power supply of  $\leq 12$  V is applied,  $\rm T_{amb}$  is max. 75  $^o\rm C.$   $^2)$  During scan V3-4 must be kept lower than 0,7 V (positive and negative) to avoid blanking of the luminance signal.

 $^{3})$  Nominal contrast is specified as maximum contrast -3 dB.

590

CHARACTERISTICS (continued)					
Black level at nominal brightness setting	V <sub>1-4</sub>	typ.	4,2	V	<sup>1</sup> )
Black level variation with brightness	TT				
setting	$\Delta V_{1-4}$	+	-1 to -2	V	
Contrast control voltage range	V <sub>5-4</sub>	See graph of	on page 6		
Black level variation					
with contrast control	$\Delta V_{1-4}$	<	40	mV	<sup>2</sup> )
Black level variation					
with video contents	$\Delta V_{1-4}$	<	20	mV	<sup>3</sup> )
Variation between video black level					
and reinserted black level					
at $\Delta T_{amb}$ = 25 °C and $\Delta V_{13-4}$ ± 10%	V <sub>1-4</sub>	<	±20	mV	
Blanking level with respect to					
nominal brightness	V <sub>1-4</sub>	-0,8	to -1,2	v	
Bandwidth (-3 dB) of luminance signal	В	>	6	MHz	z
Colour difference output signal for					
nominal contrast and saturation $(4)^5$ )					
(R-Y); peak-to-peak value	V <sub>10-4</sub> (p-p)	typ.	1,25	V	<sup>6</sup> )
(B-Y); peak-to-peak value	V <sub>7-4</sub> (p-p)	typ.	1,6	V	<sup>6</sup> )
D.C. output level	$\left. \begin{array}{c} v_{7-4} \\ v_{10-4} \end{array} \right\}$	typ.	6,1	V	
Output level variation					
with contrast and saturation control	$\left. \begin{array}{c} \Delta V_{7-4} \\ \Delta V_{10-4} \end{array} \right\}$	<	500	mV	
	ΔV10-4 J				
Permissible d.c. load impedance	ΔV10-4 J  Z <sub>7-4</sub>   )  Z <sub>10-4</sub>   }	>	4	kΩ	
Permissible d.c. load impedance Saturation control voltage range		> See graph			
	$\begin{bmatrix} z_{7-4} \\ z_{10-4} \end{bmatrix}$				

Nominal brightness setting V<sub>14-4</sub> = 5, 7 V.
 Only valid if the input current does not exceed 0, 5 mA during black.
 For a.c. coupling only.
 Nominal contrast is specified as maximum contrast -3 dB.
 Nominal saturation is specified as maximum saturation -6 dB.
 The state of the specified maximum input voltage

<sup>6)</sup> This value is obtained at the specified maximum input voltage.

# CHARACTERISTICS (continued)

(G-Y) amplifier				
input voltage (peak-to-peak value)	V <sub>11</sub> -4(p-p)	<	1	v
output voltage (peak-to-peak value)	V <sub>12</sub> -2(p-p)	<	1	V
voltage gain	G <sub>11-12</sub>		-1 to +0, 5	dB
Tracking during contrast and saturation control				
at a contrast decrease of 20 dB change of the ratio $\frac{(R-Y)}{(B-Y)}$		<	±1 0 to 4	dB dB
change of the ratio $(\frac{Y}{B-Y})$ at a saturation decrease of 20 dB change of the ratio $(\frac{R-Y}{B-Y})$		<	±1	dB
Cross coupling				
luminance signal to colour difference signal		<	-40	dB
(B-Y) signal to (R-Y) signal		<	- 30	dB
colour difference signal to luminance signal		<	-40	dB


7267870 100 G (%) 75 50 1 limits of V<sub>5-4</sub> at 4 which 50% gain reduction is obtained 25 0 5 2,5 7,5 0  $v_{5-4}(v)$ 

Contrast control of luminance amplifier

Saturation control of chrominance amplifier

7Z67869

# **APPLICATION INFORMATION**



### Pinning

- 1. Luminance signal output
- 2. Black level clamp pulse input
- 3. Blanking pulse input
- 4. Earth (negative supply)
- 5. Contrast control input
- 6. Saturation control input
- 7. (B-Y) signal output
- 8. (B-Y) signal input

- 9. (R-Y) signal input
- 10. (R-Y) signal output
- 11. (G-Y) signal input
- 12. (G-Y) signal output
- 13. Supply voltage (12 V)
- 14. Brightness control input
- 15. Black level clamp capacitor
- 16. Luminance signal input

### APPLICATION INFORMATION (continued)

The function is quoted against the corresponding pin number

1. Luminance signal output

A positive video signal of 3 V peak-to-peak is available at nominal contrast setting. The black level is clamped internally on the back porch.

By means of the brightness control the black level can be varied between 2, 2 V and 5, 2 V. The blanking level of the output signal will assume a value of 3, 0 to 3, 4 V.

2. Black level clamp pulse input

A positive pulse with a peak value between +1 V and +12 V will clamp the black level of the video signal to a nominal level of 4,2 V. The pulse may only be present during the back porch and should have a duration of about 3  $\mu$ s.

3. Blanking pulse input

Two modes operation can be selected by the choice of the amplitude of the pulse applied:

- blanking
- black level reinsertion

Blanking of the luminance output signal is obtained when the peak value of the pulse ranges from -1, 5 to -10 V. An artificial black level of nominally +4, 2 V is inserted in the luminance output signal during the blanking period when the peak value of the pulse ranges from +2 to +12 V.

During scan the amplitude at pin 3 should remain between +0,7 V and -0,7 V to avoid blanking.

- 4. Negative supply (earth)
- 5. Contrast control input

The contrast curve is given on page 4. To avoid damaging of the circuit by flashover pulses, picked-up by the leads, it is recommended that a capacitor of 100 nF be connected between this pin and earth.

6. Saturation control input

The control curve is given on page 4. To avoid damaging of the circuit by flashover pulses, picked-up by the leads, it is recommended that a capacitor of 100 nF be connected between this pin and earth.

7. (B-Y) signal output

The amplitude of this signal is controlled by the contrast setting and the saturation setting simultaneously. At nominal contrast and nominal saturation setting an amplitude of 1, 6 V peak-to-peak is obtained at an input amplitude of 0, 9 V peak-to-peak. The average level is typically 6, 1 V.

8. (B-Y) signal input

The signal has to be a.c. coupled to the input.

To cope with the variation of picture contents an input voltage margin of  $\pm 0, 8$  V is provided, whereas the input signal has a typical value of  $\pm 0, 45$  V for a saturated colour bar signal.

## **APPLICATION INFORMATION** (continued)

#### 9. (R-Y) signal input

The signal has to be a.c. coupled to the input.

To cope with the variation of picture contents an input voltage margin of  $\pm 0, 8$  V is provided, whereas the input signal has a typical value of  $\pm 0, 35$  V for a saturated colour bar input.

#### 10. (R-Y) signal output

The amplitude of this signal is controlled by the contrast setting and saturation setting simultaneously. At nominal contrast and nominal saturation setting an amplitude of 1, 25 V peak-to-peak is obtained at an input amplitude of 0, 7 V peak to peak. The average level is typically 6, 1 V.

### 11. (G-Y) signal input

The (G-Y) signal is obtained by matrixing a part of the (R-Y) and (B-Y) signals in a resistor network. The input may range from 1 to 6.5 V.

An average level of typical 5,9V is required to produce an average output level of 6, 1V. The gain of the inverter stage is typically 1.

### 12. (G-Y) signal output

An inverted signal with an amplitude of maximum 1V peak-to-peak is available at this pin.

### 13. Supply voltage (12 V)

Correct operation occurs within the range 10,2 to 13,2 V. The power dissipation must not exceed 600 mW at 65  $^{\rm O}$ C ambient temperature.

### 14. Brightness control input

The black level of the luminance output signal tracks the potential applied to this pin. A typical value for setting the brightness control is 5,7 V, for which a black level of 4,2 V is obtained.

It is recommended that a capacitor of at least 10 µF be connected between this pin and earth.

15. Black level clamp capacitor

The level of the back porch of the luminance output signal is stored in an external capacitor of about  $0,68 \ \mu\text{F}$ ; the latter to be connected between pins 14 and 15.

## 16. Luminance signal input

A positive luminance signal of 0,7 mA peak-to-peak between black and white level drives the luminance amplifier.

A black level of about 0,3 mA is recommended. For a.c. coupling a bias resistor to the supply line is required to bias the amplifier properly.

The resistance depends on the signal amplitude e.g.: 15 k $\Omega$  is recommended for a input signal of 0,7 mA peak-to-peak.



# DOUBLE BALANCED MODULATOR/DEMODULATOR

The TDA0820T is a monolithic integrated circuit for use at frequencies up to 650 MHz. Typical applications are:

- modulator
- mixer
- switch/chopper
- a.m. synchronous demodulator
- f.m. quadrature demodulator
- phase comparator
- differential amplifier

The circuit is arranged to offer very flexible circuit design possibilities. The excellent matching and temperature tracking of the transistors in the circuit allow the use of circuit techniques which are not available when using discrete devices.




Fig. 1 Circuit diagram.


### PACKAGE OUTLINE

14-lead mini-pack; plastic (SO-14; SOT-108A).

# TDA0820T

# RATINGS

na made				
Limiting values in accordance with the Absolu	te Maximum System (IEC 134)			
Supply voltage range	V <sub>10-8</sub> ; V <sub>10-14</sub> ; V <sub>12-8</sub> ; V <sub>12-14</sub>	0 to	13,2	v
Voltages (each transistor)				
Collector-substrate voltage (open base)				
and emitter)	V <sub>CSO</sub>	max.	15	V
Collector-base voltage (open emitter)	V <sub>CBO</sub>	max.	12	V
Collector-emitter voltage (open base)	V <sub>CEO</sub>	max.	10	V
Emitter-base voltage (open collector)	VEBO	max.	5	V
Currents (each transistor)				
Emitter current	I E	max.	10	mΑ
Base current	I <sub>B</sub>	max.	10	mA
Total power dissipation when				
mounted on a printed circuit board	P <sub>tot</sub>	max.	250	mW
Storage temperature	T <sub>stg</sub>	-55 to +	125 -	°C
Operating ambient temperature	T <sub>amb</sub>	0 to	+ 70	oC
THERMAL RESISTANCE				
From junction to ambient	R <sub>th j-a</sub>	=	220	K/W
CHARACTERISTICS				
V <sub>10-8</sub> = V <sub>10-14</sub> = V <sub>12-8</sub> = V <sub>12-14</sub> = 12 V; T <sub>a</sub>	amb = 25 °C; measured in Fig. 2			
Supply current	<sup>1</sup> 10 <sup>+ 1</sup> 12	typ. <		mA mA
Input signals				
carrier signal (r.m.s. value)	V <sub>3-4(rms)</sub> ; V <sub>5-4(rms)</sub>	<	100	mV
video signal; negative modulated				
(peak-to-peak value)	V <sub>6-2(p-p)</sub>	<	1,4	V
Output signal at top sync over 75 $\Omega$ (peak-to-peak value)	V <sub>10-12(p-p)</sub>	>	22	mV
Carrier suppression in balanced condition	V <sub>10-12</sub>	>	38	dB
Differential phase		< -	6	0
Differential gain		<	15	%
Distortion of video signal		<	-38	
-				



L = air coil; 3 turns; φ 3 mm.
 U.H.F. decoupling capacitor 2212 669 98003.

Fig. 2 Test circuit.

599

Double balanced modulator/demodulator

**TDA0820T** 



# 4 W AUDIO POWER AMPLIFIER WITH D.C. VOLUME CONTROL

The TDA1013A is a monolithic integrated audio amplifier circuit with d.c. volume control in a 9-lead single in-line (SIL) plastic package. The wide supply voltage range makes this circuit very suitable for applications in mains-fed apparatus such as television receivers and record players.

The d.c. volume control stage has a logarithmic control characteristic with a range of more than 80 dB; control can be obtained by means of a variable d.c. voltage between 3,5 and 8 V.

The audio amplifier has a well defined open loop gain and a fixed integrated closed loop gain. This offers an optimum in number of external components, performance and stability.


The SIL package (SOT-110B) offers a simple and low-cost heatsink connection.

Supply voltage range	VP	V <sub>P</sub> 1	
Repetitive peak output current	IORM	max.	1,5 A
Total sensitivity (d.c. control at max. gain) for $P_0 = 2,5 \text{ W}$	Vi	typ.	55 mV
Audio amplifier			
Output power at $d_{tot} = 10\%$ Vp = 18 V; RL = 8 $\Omega$	Po	typ.	4,5 W
Total harmonic distortion at P <sub>0</sub> = 2,5 W; R <sub>L</sub> = 8 $\Omega$	d <sub>tot</sub>	typ.	0,5 %
Sensitivity for $P_0 = 2,5 \text{ W}$	Vi	typ.	125 mV
D.C. volume control unit			
Gain control range	$\phi$	>	80 dB
Signal handling at d <sub>tot</sub> < 1% (d.c. control at 0 dB)	Vi	>	1,2 V
Sensitivity for $V_0 = 125 \text{ mV}$ at max. voltage gain	vi	typ.	55 mV
Input impedance (pin 8)	Z <sub>i</sub>	typ.	250 kΩ

#### QUICK REFERENCE DATA

PACKAGE OUTLINE 9-lead SIL; plastic (SOT-110B).

# **TDA1013A**



(1) Belongs to power supply.

Fig. 1 Basic application diagram also used as test circuit with R1 = 5,1 k $\Omega$  and C1 = 22 nF.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	VP	max.	35	v
Non-repetitive peak output current	IOSM	max.	3	А
Repetitive peak output current	IORM	max.	1,5	А
Storage temperature	т <sub>stg</sub>	55 to	+ 150	٥C
Crystal temperature	тј	-25 to	+ 150	٥C
Total power dissipation	see derat	ting curve l	Fig. 2	


## **HEATSINK DESIGN**


Assume Vp = 18 V; R<sub>L</sub> = 8  $\Omega$ ; T<sub>amb</sub> = 60 °C (max.); T<sub>j</sub> = 150 °C (max); for a 4 W application into an 8  $\Omega$  load, the maximum dissipation is about 2,5 W.

The thermal resistance from junction to ambient can be expressed as:

$$\begin{split} & R_{th \ j-a} = R_{th \ j-tab} + R_{th \ tab-h} + R_{th \ h-a} = \frac{T_{j \ max} - T_{amb \ max}}{P_{max}} = \frac{150 - 60}{2,5} = 36 \text{ K/W.} \\ & \text{Since } R_{th \ j-tab} = 9 \text{ K/W and } R_{th \ tab-h} = 1 \text{ K/W}, \ & R_{th \ h-a} = 36 - (9 + 1) = 26 \text{ K/W.} \end{split}$$

**TDA1013A** 





#### **CHARACTERISTICS**

 $V_P = 18 V$ ;  $R_L = 8 \Omega$ ; f = 1 kHz;  $T_{amb} = 25 \text{ °C}$ ; unless otherwise specified


Supply voltage	VP	typ. 15 te	18 0 35	
Total quiescent current	l <sub>tot</sub>	typ.	35	mΑ
Noise output voltage (see also note)	Vn	<	1,4	mV
Total sensitivity (d.c. control at maximum gain) for $P_0 = 2,5 \text{ W}$	vi	38 te typ.		mV mV
Frequency response (-3 dB)	f	<b>3</b> 5 Hz to	o 20	kHz
Audio amplifier				
Repetitive peak output current	IORM	<	1,5	А
Repetitive peak output current Output power at d <sub>tot</sub> = 10%	I <sub>ORM</sub> P <sub>o</sub>	< > typ.	•	w
		>	4 4,5 0,5	W W
Output power at d <sub>tot</sub> = 10%	Po	> typ. typ.	4 4,5 0,5 1	W W %
Output power at $d_{tot} = 10\%$ Total harmonic distortion at P <sub>0</sub> = 2,5 W	P <sub>o</sub> d <sub>tot</sub>	> typ. <	4 4,5 0,5 1 30	W W % %


Note

Measured in a bandwidth according to IEC 179-curve 'A';  $R_S$  = 5 k $\Omega$  and d.c. control at minimum gain.

# TDA1013A

CHARACTERISTICS (continued)		
D.C. volume control unit		
Gain control range (see also Fig. 3)	$\phi$	> 80 dB
Signal handling at d <sub>tot</sub> < 1% (d.c. control at 0 dB)	v <sub>i</sub>	> 1,2 V
Sensitivity for $V_0 = 125 \text{ mV}$ at max. voltage gain	Vi	typ. 55 mV
Input impedance (pin 8)	Z <sub>i</sub>	> 100 kΩ typ. 250 kΩ
Output impedance (pin 6)	Z <sub>o</sub>	100 to 400 Ω typ. 200 Ω





# SIGNAL-SOURCES SWITCH


The TDA1029 is a dual operational amplifier (connected as an impedance converter) each amplifier having 4 mutually switchable inputs which are protected by clamping diodes. The input currents are independent of switch position and the outputs are short-circuit protected.

The device is intended as an electronic two-channel signal-source switch in a.f. amplifiers.

#### QUICK REFERENCE DATA

Supply voltage range (pin 14)	VP	6 to 23 V		V
Operating ambient temperature		-30 to +80 °C		°C
Supply voltage (pin 14)	VP	typ.	20	v
Current consumption	<sup>1</sup> 14	typ.	3,5	mA
Maximum input signal handling (r.m.s. value)	V <sub>i(rms)</sub>	typ.	6	v
Voltage gain	Gv	typ.	1	
Total harmonic distortion	d <sub>tot</sub>	typ.	0,01	%
Crosstalk	α	typ.	70	dB
Signal-to-noise ratio	S/N	typ.	120	dB

605



#### Fig. 1 Block diagram.

## RATINGS

RATING5				
Limiting values in accordance with the Absolute Maximum System	(IEC 134)			
Supply voltage (pin 14)	VP	max.	23	V
Input voltage (pins 1 to 8)	VI	max.	٧p	
	-V <sub>I</sub>	max.	0,5	
Switch control voltage (pins 11, 12 and 13)	٧ <sub>S</sub>		0 to 23	-
Input current	±Iį	max.		mA
Switch control current	-IS	max.	50	mΑ
Total power dissipation	P <sub>tot</sub>	max.	800	mW
Storage temperature	т <sub>stg</sub>	—55 t	o + 150	٥C
Operating ambient temperature	T <sub>amb</sub>	30 t	o +80	oC
CHARACTERISTICS				
$V_P$ = 20 V; $T_{amb}$ = 25 <sup>o</sup> C; unless otherwise specified				
Current consumption			35	mA
without load; $I_9 = I_{15} = 0$	114	typ.	2 to 5	
Supply voltage range (pin 14)	VP		6 to 23	v
Signal inputs				
Input offset voltage				
of switched-on inputs	.,	typ.	2	mV
$R_S \leq 1 k\Omega$	Vio	<	10	mV
Input offset current		typ.	20	nA
of switched-on inputs	lio	<	200	
Input offset current				
of a switched-on input with respect to a		typ.	20	nA
non-switched-on input of a channel	lio	<	200	nA
Input bias current		typ.	250	nΔ
independent of switch position	li	<	950	
Capacitance between adjacent inputs	С	typ.	0,5	pF
D.C. input voltage range	V <sub>I</sub>		3 to 19	V
Supply voltage rejection ratio; ${\sf R}_{\sf S}$ $\leq$ 10 k $\Omega$	SVRR	typ.	100	μV/V
Equivalent input noise voltage				
R <sub>S</sub> = 0; f = 20 Hz to 20 kHz (r.m.s. value)	V <sub>n(rms)</sub>	typ.	3,5	μV
Equivalent input noise current				
f = 20  Hz to  20  kHz (r.m.s. value)	In(rms)	typ.	0,05	nA
Crosstalk between a switched-on input and a non-switched-on input;				
measured at the output at $R_S = 1 k\Omega$ ; f = 1 kHz	α	typ.	100	dB

#### CHARACTERISTICS (continued)

Signal amplifier			
Voltage gain of a switched-on input at Ig = I <sub>15</sub> = 0; R <sub>L</sub> = ∞	Gv	typ.	1
Current gain of a switched-on amplifier	Gi	typ.	10⁵
Signal outputs			
Output resistance (pins 9 and 15)	Ro	typ.	400 Ω
Output current capability at $V_P = 6$ to 23 V	±  9; ±  15	typ.	5 mA
Frequency limit of the output voltage $V_{i(p-p)} = 1 \text{ V}; \text{ R}_{S} = 1 \text{ k}\Omega; \text{ R}_{L} = 10 \text{ M}\Omega; \text{ C}_{L} = 10 \text{ pF}$	f	typ.	1,3 MHz
Slew rate (unity gain); $\Delta V_{9-16}/\Delta t$ ; $\Delta V_{15-16}/\Delta t$ R <sub>L</sub> = 10 M $\Omega$ ; C <sub>L</sub> = 10 pF	S	typ.	2 V/μs
Bias voltage			
D.C. output voltage	V <sub>10-16</sub>	typ. 10,2 to	11 V * 511,8 V
Output resistance	R <sub>10-16</sub>	typ.	8,2 kΩ

#### Switch control

switched-on	interconnected		control voltages	6
inputs	pins	V11-16	V <sub>12-16</sub>	V <sub>13-16</sub>
1-1, 11-1	1-15, 5-9	н	н	н
1-2, 11-2	2-15, 6-9	н	Н	L
1-3, 11-3	3-15, 7-9	н	L	н
1-4, 11-4	4-15, 8-9	L	н	н
1-4, 11-4	4-15, 8-9	L	L	н
1-4, 11-4	4-15, 8-9	L	н	L
1-4, 11-4	4-15, 8-9	L	L L	L
I-3, II-3	3-15, 7-9	н	L	L

In the case of offset control, an internal blocking circuit of the switch control ensures that not more than one input will be switched on at a time. In that case safe switching-through is obtained at  $V_{SL} \le 1,5 V.$ 

Control inputs (pins 11, 12 and 13)

Required voltage			
HIGH	V <sub>SH</sub>	>	3,3 V **
LOW	V <sub>SL</sub>	<	2,1 V
Input current			
HIGH (leakage current)	<sup>I</sup> SH	<	1 μΑ
LOW (control current)	-I <sub>SL</sub>	<	250 μA

\*  $V_{10-16}$  is typically 0,5·V<sub>14-16</sub> + 1,5·V<sub>BE</sub>. \*\* Or control inputs open (R<sub>11,12,13</sub>-16 > 33 M $\Omega$ ).


January 1980

#### APPLICATION INFORMATION

Vp = 20 V; T <sub>amb</sub> = 25 °C; measured in Fig. 1; R <sub>S</sub> = 47 k $\Omega$ ; C <sub>i</sub> = C <sub>L</sub> = 100 pF (unless otherwise specified)	0,1 μF; R <sub>bias</sub> =	• 470 k	Ω; R <sub>L</sub> = 4,7 kΩ;
Voltage gain	Gv	typ.	—1,5 dB
Output voltage variation when switching the inputs	ΔV9₋16; ΔV15-16	typ. <	10 mV 100 mV
Total harmonic distortion over most of signal range (see Fig. 4) V <sub>i</sub> = 5 V; f = 1 kHz V <sub>i</sub> = 5 V; f = 20 Hz to 20 kHz	d <sub>tot</sub> d <sub>tot</sub> d <sub>tot</sub>	typ. typ. typ.	0,01 % 0,02 % 0,03 %
Output signal handling d <sub>tot</sub> = 0,1%; f = 1 kHz (r.m.s. value)	V <sub>o(rms)</sub>	> typ.	5,0 V 5,3 V
Noise output voltage (unweighted) f = 20 Hz to 20 kHz (r.m.s. value)	V <sub>n(rms)</sub>	typ.	5 µV
Noise output voltage (weighted) f = 20 Hz to 20 kHz (in accordance with DIN 45405)	v <sub>n</sub>	typ.	12 μV
Amplitude response $V_i = 5 V; f = 20 Hz$ to 20 kHz; $C_i = 0,22 \mu F$	ΔV <sub>9-16</sub> ; ΔV <sub>15-16</sub>	<	0,1 dB *
Crosstalk between a switched-on input and a non-switched-on input; measured at the output at f = 1 kHz	α	typ.	75 dB **
Crosstalk between switched-on inputs and the outputs of the other channels	α	typ.	90 dB **

\* The lower cut-off frequency depends on values of  $\mathsf{R}_{bias}$  and  $\mathsf{C}_i.$  \*\* Depends on external circuitry and  $\mathsf{R}_S.$  The value will be fixed mostly by capacitive crosstalk of the external components.





IO January 1980

610




Fig. 4 Total harmonic distortion as a function of r.m.s. output voltage. --- f = 1 kHz; --- f = 20 kHz.






Fig. 5 Output voltage as a function of supply voltage.





#### APPLICATION NOTES

Input protection circuit and indication




Fig. 7 Circuit diagram showing input protection and indication.

#### Unused signal inputs

Any unused inputs must be connected to a d.c. (bias) voltage, which is within the d.c. input voltage range; e.g. unused inputs can be connected directly to pin 10.

#### Circuits with standby operation

The control inputs (pins 11, 12 and 13) are high-ohmic at V<sub>SH</sub>  $\leq$  20 V (I<sub>SH</sub>  $\leq$  1  $\mu$ A), as well as, when the supply voltage (pin 14) is switched off.





Fig. 8 TDA1029 connected as a four input stereo source selector.

#### Signal-sources switch

## TDA1029






Fig. 10 TDA1029 connected as a third-order active high-pass filter with Butterworth response and component values chosen according to the method proposed by Fjällbrant. It is a four-function circuit which can select mute, rumble filter, subsonic filter and linear response.

Switch control

function	V <sub>11-16</sub>	V <sub>12-16</sub>	V <sub>13-16</sub>
linear subsonic filter 'on' rumble filter 'on' mute 'on'	H H L	H H L X	H L X X

Signal-sources switch




Fig. 11 Frequency response curves for the circuit of Fig. 10.



DEVELOPMENT DATA This data sheet contains advance information and

specifications are subject to change without notice.

**TDA1082** 

# EAST-WEST CORRECTION DRIVER CIRCUIT


The TDA1082 is a monolithic integrated circuit driving east-west correction of colour tubes in television receivers. The circuit can be used for class-A and class-D operation and incorporates the following functions:

- differential input amplifier
- squaring stage
- differential output amplifier with driver stage
- protection stage with threshold
- switching off the correction during flyback
- voltage stabilizer

#### QUICK REFERENCE DATA

VP	typ.	12 V
lp	typ.	17 mA
P <sub>tot</sub>	max.	600 mW
T <sub>amb</sub>	-20 to	+70 °C
ΔVC	typ.	0,7 V
	I <sub>P</sub> P <sub>tot</sub> T <sub>amb</sub>	lp typ. P <sub>tot</sub> max. T <sub>amb</sub> –20 to

July 1983



**TDA1082** 

Fig. 1 Block diagram with external components (class-A operation). Also used as test circuit.

620

RATINGS			
Limiting values in accordance with the Absolute Maximum System (I	EC 134)		
Supply voltage (pin 1)	VP	max.	16 V
Output current (pin 15)	-l0	max.	50 mA
Total power dissipation	P <sub>tot</sub>	max.	600 mW
Storage temperature range	т <sub>stg</sub>	-25 to	+150 °C
Operating ambient temperature range	T <sub>amb</sub>	20 to	+70 °C
Voltages			
with respect to ground (pin 2)		min.	max.
Pins 1, 5, 7, 8, 9, 12, 13 and 16		0	16 V
Pins 3 and 4		0	– V
Pins 10, 11 and 15		0	5 V
Currents			
Pins 3, 4 and 6		-	5 mA
Pin 14		0	1,5 mA
Pins 15 and 16 $(-1_{15} \text{ and } +1_{16})$		0	50 mA
CHARACTERISTICS			
V <sub>P</sub> = 12 V (range 10,5 to 14 V); T <sub>amb</sub> = 25; measured in circuit Fig. 1 with colour tube A66-500X; unless otherwise specified			
Supply			
Voltage range	VP	10,5 to	14 V
Voltage peak value	V <sub>PM</sub>	max.	15 V
Current range	Iр	11 to	30 mA
Current typical value	١p	typ.	17 mA
Sawtooth signal (pin 10 or 11)			
Input voltage d.c. value	Vi	typ.	2,5 V
Input resistance	Ri	typ.	5,6 kΩ
		<	7,0 kΩ
Correcting signals (pin 13)			
Input voltage d.c. value	V <sub>13</sub>	typ.	0,6 V
Input current	<sup>1</sup> 13	typ.	0,5 mA
Flyback keying (pin 3)			
Input current range	١ <sub>3</sub>	0,05 to	5 mA
Peak value, d = 5%	<sup>1</sup> 3	typ.	20 mA
Threshold (pin 14)			
Input voltage at $I_{14} = 200 \mu A$		typ.	8 V
for switching off the driver stage	vi	7,2 to	
		July 19	83

621

Output stage (pin 6)			
Generator current	<sup>1</sup> 6	typ.	1 mA
Flyback differential amplifier (pin 5)			
D.C. value output voltage	V5	typ.	6 V
Output resistance	R5	typ.	5,6 kΩ
Squaring stage (pin 7)			
D.C. value output voltage	٧7	typ.	6 V
Peak to peak value output voltage	V <sub>7(p-p)</sub>	typ.	1,5 V
Output resistance	R <sub>7</sub>	5,6 to typ.	9,4 kΩ 7,5 kΩ
Correction trapezoidal deformation (pins 9 and 12)			
D.C. voltage	V <sub>9,12</sub>	typ.	5 V
Output resistance	R9,12	typ.	7,5 kΩ
Driver output (pin 15)			
Output current	<sup>-1</sup> 15	<	50 mA
Drift of d.c. collector voltage			
Of external transistor in closed loop $T_{amb}$ = 15 to 70 °C; V <sub>CO</sub> = 8 V	ΔV <sub>C</sub>	typ.	0,7 V




Fig. 2 Application circuit E-W-correction (class-D operation).

East-west correction driver circuit

TDA1082

623

July 1983



# 12 to 20 W HI-FI AUDIO POWER AMPLIFIER

The TDA1512 is a monolithic integrated hi-fi audio power amplifier designed for asymmetrical power supplies for mains-fed apparatus. Special features are:

• Thermal protection


- Low intermodulation distortion
- Low transient intermodulation distortion
- Built-in output current limiter
- Low input offset voltage
- Output stage with low cross-over distortion
- Single in-line (SIL) power package

#### QUICK REFERENCE DATA

Supply voltage range	VP	15	5 to 35 V
Total quiescent current at V <sub>P</sub> = 25 V	l <sub>tot</sub>	typ.	65 mA
Output power at d <sub>tot</sub> = 0,7% sine-wave power			
$V_P = 25 V; R_L = 4 \Omega$	Po	typ.	13 W
$V_{P} = 25 V; R_{L} = 8 \Omega$	Po	typ.	7 W
music power V <sub>P</sub> = 32 V; R <sub>L</sub> = 4 Ω V <sub>P</sub> = 32 V; R <sub>L</sub> = 8 Ω	Po Po	typ. typ.	21 W 12 W
Closed-loop voltage gain (externally determined)	Gc	typ.	30 dB
Input resistance (externally determined)	Ri	typ.	20 kΩ
Signal-to-noise ratio at P <sub>o</sub> = 50 mW	S/N	typ.	72 dB
Supply voltage ripple rejection at f = 100 Hz	RR	typ.	50 dB

#### PACKAGE OUTLINES

TDA1512: 9-lead SIL; plastic power (SOT-131B). TDA1512Q: 9-lead SIL-bent-to-DIL; plastic power (SOT-157B).



#### PINNING

- 1. Non-inverting input
- 2. Input ground (substrate)

TDA1512 TDA1512Q

- 3. Compensation
- 4. Ground potential
- 7. Externally connected to
- 8. Ripple rejection
- 9. Inverting input

Fig. 1 Simplified internal circuit diagram.


626


12 to 20 W hi-fi audio power amplifier

#### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	VP	max.	35	V	
Repetitive peak output current	IORM	max.	3,2	А	
Non-repetitive peak output current	IOSM	max.	5	А	
Total power dissipation	see deratin	ng curve Fig. 2			
Storage temperature	T <sub>stg</sub>	—55 t	o + 150	oC	
Operating ambient temperature	T <sub>amb</sub>	<b>25</b> t	o + 150	oC	
A.C. short-circuit duration of load during full-load sine-wave drive $R_L = 0$ ; $V_P = 30 V$ with $R_i = 4 \Omega$	t <sub>sc</sub>	max.	100	hours	





#### THERMAL RESISTANCE

From junction to mounting base	<b>D</b>	typ.	3 K/W
From junction to mounting base	<sup>R</sup> th j-mb	$\leq$	4 K/W

### D.C. CHARACTERISTICS

Supply voltage range	VP		15 to 35 V
Total quiescent current at V <sub>P</sub> = 25 V	I <sub>tot</sub>	typ.	65 mA

#### A.C. CHARACTERISTICS

 $V_P$  = 25 V;  $R_L$  = 4  $\Omega$ ; f = 1 kHz;  $T_{amb}$  = 25 °C; measured in test circuit of Fig. 3; unless otherwise specified

Output power			
sine-wave power at d <sub>tot</sub> = 0,7 %			
$R_{L} = 4 \Omega$	Po	typ.	13 W
$R_{L} = 8 \Omega$	Po	typ.	7 W
music power at Vp = 32 V			
$R_{L} = 4 \Omega; d_{tot} = 0.7 \%$	Po	typ.	21 W
R <sub>L</sub> = 4 Ω; d <sub>tot</sub> = 10 %	Po Po	typ.	25 W
$R_{L} = 8 \Omega; d_{tot} = 0.7 \%$	Po	typ.	12 W
$R_{L} = 8 \Omega; d_{tot} = 10 \%$	Po	typ.	15 W
Power bandwidth;1,5 dB;d <sub>tot</sub> = 0,7%	В	40 H	Hz to 16 kHz
Voltage gain			
open-loop	Go	typ.	74 dB
closed-loop	Gc	typ.	30 dB
Input resistance (pin 1)	Ri	>	100 kΩ
Input resistance of test circuit (Fig. 3)	Ri	typ.	<b>20</b> kΩ
Input sensitivity			
for $P_0 = 50 \text{ mW}$	Vi	typ.	16 mV
for $P_0 = 10 W$	vi	typ.	210 mV
Signal-to-noise ratio			
at $P_0 = 50 \text{ mW}$ ; $R_S = 2 \text{ k}\Omega$ ;			
f = 20 Hz to 20 kHz; unweighted	S/N	>	68 dB
weighted; measured according to			
IEC 173 (A-curve)	S/N	typ.	76 dB
Ripple rejection at f = 100 Hz	RR	typ.	50 dB
Total harmonic distortion at $P_0 = 10 \text{ W}$	d <sub>tot</sub>	typ.	0,1 %
	-101	<	0,3 %
Output resistance (pin 5)	Ro	typ.	0,1 Ω




Fig. 3 Test circuit.

TDA1512 TDA1512Q




Fig. 5 Total harmonic distortion as a function of the output power.

# 20 W HI-FI AUDIO POWER AMPLIFIER

The TDA1520 is a monolithic integrated hi-fi audio power amplifier designed for asymmetrical or symmetrical power supplies for mains-fed apparatus. Special features are:

- Thermal protection
- Very low intermodulation distortion
- Very low transient intermodulation distortion
- Built-in output current limiter
- Low input offset voltage
- Output stage with low cross-over distortion
- Single in-line (SIL) power package
- A.C. short-circuit protected

#### QUICK REFERENCE DATA

Supply voltage range	Vp	15 to 40 V	
Total quiescent current at $V_P$ = 33 V	I <sub>tot</sub>	typ.	54 mA
Output power at d <sub>tot</sub> = 0,5% sine-wave power			
$V_P = 33 V; R_L = 4 \Omega$	Po	typ.	22 W
$V_{P} = 33 V; R_{L} = 4 \Omega$	Po	>	16 W
$V_P = 33 V; R_L = 8 \Omega$	Po	typ.	11 W
Closed-loop voltage gain (externally determined)	Gc	typ.	30 dB
Input resistance (externally determined by R <sub>8-1</sub> )	Ri	typ.	20 kΩ
Signal-to-noise ratio at P <sub>o</sub> = 50 mW	S/N	typ.	75 dB
Supply voltage ripple rejection at $f = 100 Hz$	RR	typ.	60 dB

#### PACKAGE OUTLINE

TDA1520 : 9-lead SIL; plastic power (SOT-131A). TDA15200: 9-lead SIL-bent-to-DIL; plastic power (SOT-157A).




Fig. 1 Simplified internal circuit diagram.

### PINNING

- 1. Non-inverting input
- 2. Input ground (substrate)
- 3. Compensation
- 4. Negative supply (ground)
- 5. Output
- 6. Positive supply (V<sub>P</sub>)
- 7. Internally connected
- 8. Ripple rejection
- 9. Inverting input (feedback)

1 hour <

#### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

- Supply voltage
- Repetitive peak output current
- Non-repetitive peak output current
- Total power dissipation
- Storage temperature
- Operating ambient temperature
- A.C. short-circuít duration of load
  - during full-load sine-wave drive

 ${\sf R}_L$  = 0;  ${\sf V}_P$  = 28 V with  ${\sf R}_i$  = 4  $\Omega$  and f > 20 Hz

 Vp
 max.
 44
 V

 IORM
 max.
 4
 A

 IOSM
 max.
 5
 A

 see derating curve Fig. 2
 T
 T

 Tstg
 -55 to + 150
 °C

 Tamb
 -25 to + 150
 °C

max.

tsc





Fig. 2 Power derating curves.

### THERMAL RESISTANCE

From junction to mounting base

 $R_{th j-mb} \leq 2 K/W$ 

D.C. CHARACTERISTICS				
Supply voltage range	VP	15 to 40 V		
Total quiescent current at V <sub>P</sub> = 33 V	Itot	22 to typ.	105 mA 54 mA	
A.C. CHARACTERISTICS				
$V_P$ = 33 V; R $_L$ = 4 $\Omega;$ f = 1 kHz; T $_{amb}$ = 25 $^o$ C; measured in test circu specified	uit of Fig.	3; unless ot	herwise	
Output power sine-wave power at $d_{tot} = 0,5\%$ $R_L = 4 \Omega$ $R_L = 4 \Omega$ $R_L = 8 \Omega$	Po Po Po	typ. > typ.	22 W 16 W 11 W	
Power bandwidth; $-3 \text{ dB}$ ; $d_{\text{tot}} = 0.5\%$	'o B		20 kHz	
	Б	20 112 10	20 KHZ	
Voltage gain open-loop closed-loop	G <sub>o</sub> G <sub>c</sub>	typ. typ.	74 dB 30 dB	
Input resistance (pin 1)	Ri	>	1 MΩ	
Input resistance of test circuit (Fig. 3)	Ri	typ.	20 kΩ	
Input sensitivity for $P_0 = 50 \text{ mW}$ for $P_0 = 16 \text{ W}$	V <sub>i</sub> Vi	typ. typ.	16 mV 260 mV	
Signal-to-noise ratio at P <sub>o</sub> = 50 mW; R <sub>S</sub> = 2 k $\Omega$ ; f = 20 Hz to 20 kHz; unweighted	S/N	typ.	75 dB	
weighted; measured according to IEC 179 (A-curve)	S/N	typ.	80 dB	
Supply voltage ripple rejection at f = 100 Hz	RR	typ.	65 dB	
Total harmonic distortion at $P_0 = 16 W$	d <sub>tot</sub>	typ.	0,01 %	
Output resistance (pin 5)	R <sub>o</sub> R <sub>o</sub>	typ. <	0,01 Ω 0,1 Ω	



- (1) Belongs to power supply.
- (2) In application to improve radio interference suppression.

Fig. 3 Test circuit/basic application circuit.



# 20 W HI-FI AUDIO POWER AMPLIFIER

#### GENERAL DESCRIPTION

The TDA1520A is a monolithic integrated hi-fi audio power amplifier designed for asymmetrical or symmetrical power supplies for mains-fed apparatus.

### Features


- Low input offset voltage
- Output stage with low cross-over distortion
- Single in-line (SIL) power package
- A.C. short-circuit protected
- Very low internal thermal resistance
- Thermal protection
- Very low intermodulation distortion
- Very low transient intermodulation distortion
- Complete SOAR protection

#### QUICK REFERENCE DATA

Supply voltage range	VP	15 to 50 V	
Total quiescent current at $V_P = 33 V$	I <sub>tot</sub>	typ.	70 mA
Output power at d <sub>tot</sub> = 0,5% sine-wave power			
$V_P = 33 V; R_L = 4 \Omega$	Po	typ.	22 W
$V_P = 33 V; R_L = 4 \Omega$	Po	>	20 W
$V_P = 42 V; R_L = 8 \Omega$	Po	typ.	20 W
Closed-loop voltage gain (externally determined)	Gc	typ.	30 dB
Input resistance (externally determined by R <sub>8-1</sub> )	Ri	typ.	20 kΩ
Signal-to-noise ratio at P <sub>o</sub> = 50 mW	S/N	typ.	76 dB
Supply voltage ripple rejection at $f = 100 Hz$	RR	typ.	60 dB

#### PACKAGE OUTLINE

TDA1520A : 9-lead SIL; plastic power (SOT-131A). TDA1520AQ: 9-lead SIL-bent-to-DIL; plastic power (SOT-157A).





#### PINNING

- 1. Non-inverting input
- 2. Input ground (substrate)
- 3. Compensation
- 4. Negative supply (ground)
- 5. Output
- 6. Positive supply (Vp)
- 7. Not connected
- 8. Ripple rejection
- 9. Inverting input (feedback)

20 W hi-fi audio power amplifier

## TDA1520A TDA1520AQ

#### RATINGS


Limiting values in accordance with the Absolute Maximum System (IEC 134)

VP	max.	50	V
IORM	max.	4	А
IOSM	max.	5	Α
see derating curve Fig. 2			
T <sub>stq</sub>	–55 to ·	+ 150	°C
T <sub>amb</sub>	—25 to ·	+ 150	٥C
		100	<b>b</b> a
	<sup>I</sup> ORM <sup>I</sup> OSM see dera T <sub>stg</sub>	I <sub>ORM</sub> max. I <sub>OSM</sub> max. see derating curve T <sub>stg</sub> —55 to	IORM max. 4 IOSM max. 5 see derating curve Fig. 2 T <sub>stg</sub> —55 to + 150 T <sub>amb</sub> —25 to + 150

 $V_{S} = 35 V$  (asymmetrical) and  $R_{supply} \ge 4 \Omega$ 

t<sub>sc</sub> max. 10







#### THERMAL RESISTANCE

From junction to mounting base

 $R_{th j-mb} \le 2 \text{ K/W}$ 

# TDA1520A TDA1520AQ

#### D.C. CHARACTERISTICS


Supply voltage range	VP	15	to 50 V
Total quiescent current at V <sub>P</sub> = 33 V	l <sub>tot</sub>	typ. ≼	70 mA 105 mA
Minimum guaranteed output current (peak value)	IORM	≥	3,2 A

#### A.C. CHARACTERISTICS

Vp = 33 V; RL = 4  $\Omega$ ; f = 1 kHz; T<sub>amb</sub> = 25 °C; measured in test circuit of Fig. 3; unless otherwise specified

Output power				
sine-wave power at $d_{tot} = 0.5\%$	-			
$ \begin{array}{c} R_{L} = 4 \ \Omega \\ R_{L} = 4 \ \Omega \\ R_{I} = 8 \ \Omega; \ V_{P} = 42 \ V \end{array} \right  (Fig. 4) $	Po	typ.	22	
$R_{L} = 4 \Omega$ ; $V_{P} = 42 V$ (Fig. 4)	Po	>	20	W
	Po	typ.		
Power bandwidth at $d_{tot} = 0,5\%$ from $P_0 = 50$ mW to 10 W	В	20 Hz to	20	кНz
Voltage gain				
open-loop	Go	typ.		dB
closed-loop	Gc	typ.	30	dB
Internal resistance of pin 1 (at $R_{1-8} = \infty$ )	Ri	>	1	MΩ
Input resistance of test circuit at pin 1 (Fig. 3)	Ri	typ.	20	kΩ
Input sensitivity				
for P <sub>O</sub> = 16 W	٧i	typ.	260	mV
Signal-to-noise ratio				
at P <sub>o</sub> = 50 mW; $R_{source} = 2 k\Omega$				
f = 20 Hz to 20 kHz; unweighted	S/N	typ.	76	dB
weighted; measured according to				
IEC 179 (A-curve)	S/N	typ.	80	dB
Ripple rejection at f = 100 Hz; $R_S$ = 0 $\Omega$	RR	typ.	60	dB
Total harmonic distortion at $P_0$ = 16 W	d <sub>tot</sub>	typ.	0,01	%
Output resistance (pin 5)	Ro	typ.	0,01	Ω
Input offset voltage	<b>M</b> = -	typ.	1	mV
input onset voltage	V <sub>5-8</sub>	<	100	mV
Transient intermodulation distortion				
at $P_0 = 10 W$	dTIM	typ.	0,01	%
Intermodulation distortion at $P_0 = 10 W$	dIW	typ.	0,01	%
Slew rate	SR	typ.	9	V/µs

#### APPLICATION INFORMATION








Fig. 4 Output power ( $P_0$ ) versus supply voltage ( $V_p$ ) at f = 1 kHz,  $d_{tot}$  = 0,5%,  $G_v$  = 30 dB.

#### **APPLICATION INFORMATION (continued)**






Fig. 5 Total harmonic distortion (d<sub>tot</sub>) versus output power (P<sub>0</sub>) at V<sub>p</sub> = 33 V, R<sub>L</sub> = 4  $\Omega$ , f = 1 kHz.





# STEREO-TONE/VOLUME CONTROL CIRCUIT

#### **GENERAL DESCRIPTION**

The device is designed as an active stereo-tone/volume control for car radios, TV receivers and mains-fed equipment. It includes functions for bass and treble control, volume control with built-in contour (can be switched off) and balance. All these functions can be controlled by d.c. voltages or by single linear potentiometers.

#### Features


- Few external components necessary
- · Low noise due to internal gain
- Bass emphasis can be increased by a double-pole low-pass filter
- Wide power supply voltage range

#### QUICK REFERENCE DATA

Supply voltage (pin 3)	V <sub>P</sub> = V <sub>3-18</sub>	typ.	12	v
Supply current (pin 3)	Ip = 13	typ.	35	mΑ
Maximum input signal with d.c. feedback (r.m.s. value)	V <sub>i(rms)</sub>	typ.	2,5	v
Maximum output signal with d.c. feedback (r.m.s. value)	V <sub>o(rms)</sub>	typ.	3	v
Volume control range	Gv	-80 to	+ 21,5	dB
Bass control range at 40 Hz	$\Delta G_V$	typ.	± 15	dB
Treble control range at 16 kHz	$\Delta G_v$	typ.	± 15	dB
Total harmonic distortion	THD	typ.	0,3	%
Output noise voltage (unweighted; r.m.s. value) at f = 20 Hz to 20 kHz; Vp = 12 V; for max. voltage gain for voltage gain $G_V = -40$ dB	Vno(rms) Vno(rms)	typ. typ.	310 100	•
Channel separation at $G_V = -20$ to + 21,5 dB	α <sub>cs</sub>	typ.	60	dB
Tracking between channels at $G_V = -20$ to + 26 dB	$\Delta G_{v}$	max.	2,5	dB
Ripple rejection at 100 Hz	RR	typ.	50	dB
Supply voltage range (pin 3)	VP = V3-18	7,5	to 16,5	v
Operating ambient temperature range	T <sub>amb</sub>	-30	to + 80	٥C

#### PACKAGE OUTLINE

18-lead DIL; plastic (SOT-102HE).




(1) Series resistor is recommended in the event of the capacitive loads exceeding 200 pF.

Fig. 1 Block diagram and application circuit with single-pole filter.

February 1985

644






Fig. 2 Double-pole low-pass filter for improved bass-boost.

Fig. 3 D.C. feedback with filter network for improved signal handling.

#### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 3)	Vp = V3-18	max.	20 V
Total power dissipation	P <sub>tot</sub>	max.	1200 mW
Storage temperature range	т <sub>stg</sub>	-55 to	+150 °C
Operating ambient temperature range	T <sub>amb</sub>	-30 to	+ 80 °C

#### D.C. CHARACTERISTICS

Vp = V<sub>3-18</sub> = 12 V; T<sub>amb</sub> = 25 °C; measured in Fig. 1; R<sub>G</sub>  $\leq$  600  $\Omega$ ; R<sub>L</sub>  $\geq$  4,7 k $\Omega$ ; C<sub>L</sub>  $\leq$  200 pF; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply (pin 3)					
Supply voltage	V <sub>P</sub> = V <sub>3-18</sub>	7,5	-	16,5	v
Supply current at Vp = 8,5 V at Vp = 12 V at Vp = 15 V	p =  3  p =  3  p =  3	19 25 30	27 35 43	35 45 56	mA mA mA
D.C. input levels (pins 4 and 15) at Vp = 8,5 V at Vp = 12 V at Vp = 15 V	V4,15-18 V4,15-18 V4,15-18	3,8 5,3 6,5	4,25 5,9 7,3	4,7 6,6 8,2	v v v
D.C. output levels (pins 8 and 11) under all control voltage conditions with d.c. feedback (Fig. 3) at $V_P = 8,5 V$ at $V_P = 12 V$ at $V_P = 15 V$	V <sub>8,11-18</sub> V <sub>8,11-18</sub> V <sub>8,11-18</sub>	3,3 4,6 5,7	4,25 6,0 7,5	5,2 7,4 9,3	V V V
Pin 17					
Internal potentiometer supply voltage at Vp = 8,5 V Contour on/off switch (control by I <sub>17</sub> )	V <sub>17-18</sub>	3,5	3,75	4,0	v
contour (switch open ) linear (switch closed)	-l <sub>17</sub> -l <sub>17</sub>	 1,5	-	0,5 10	mA mA
Application without internal potentiometer supply voltage at Vp $\ge$ 10,8 V (contour cannot be switched off)					
Voltage range forced to pin 17	V17-18	4,5	-	V <sub>P</sub> /2–V <sub>BE</sub>	v
D.C. control voltage range for volume, bass, treble and balance (pins 1, 9, 10 and 16 respectively)					
at V <sub>17-18</sub> = 5 V using internal supply	V1,9,10,16 V1,9,10,16	1,0 0,25	-	4,25 3,8	V V
Input current of control inputs (pins 1, 9, 10 and 16)	<sup>-1</sup> 1,9,10,16	_	-	5	μA

#### A.C. CHARACTERISTICS

 $\label{eq:VP} V_P = V_{3-18} = 8,5 \ V; \ T_{amb} = 25 \ ^{o}C; \ measured in \ Fig. 1; \ contour \ switch \ closed \ (linear \ position); \ volume, \ balance, \ bass, \ and \ treble \ controls \ in \ mid-position; \ R_G \leqslant 600 \ \Omega; \ R_L \geqslant 4,7 \ k\Omega; \ C_L \leqslant 200 \ pF; \ f = 1 \ kHz; \ unless \ otherwise \ specified$ 

parameter	symbol	min.	typ.	max.	unit
Control range					
Max. gain of volume (Fig. 5)	G <sub>v max</sub>	20,5	21,5	23	dB
Volume control range; Gv max/Gv min	ΔG <sub>v</sub>	90	100	-	dB
Balance control range; $G_v = 0 dB$ (Fig. 6)	$\Delta G_v$	-	-40	-	dB
Bass control range at 40 Hz (Fig. 7)	ΔG <sub>v</sub>	±12	± 15	-	dB
Treble control range at 16 kHz (Fig. 8)	ΔG <sub>v</sub>	±12	± 15	-	dB
Contour characteristics		see Fig	s 9 and 10	,	
Signal inputs, outputs					
Input resistance; pins 4 and 15 (note 1) at gain of volume control: $G_v = 20 \text{ dB}$ $G_v = -40 \text{ dB}$	R <sub>i4,15</sub> R <sub>i4,15</sub>	10 -	_ 160		kΩ kΩ
Output resistance (pins 8 and 11)	R <sub>0</sub> 8,11	-	_	300	Ω
Signal processing					
Power supply ripple rejection at Vp(rms) $\leq$ 200 mV; f = 100 Hz; G <sub>v</sub> = 0 dB	RR	35	50	_	dB
Channel separation (250 Hz to 10 kHz) at $G_v = -20$ to + 21,5 dB	α <sub>cs</sub>	46	60	_	dB
Spread of volume control with constant control voltage V <sub>1-18</sub> = 0,5 V <sub>17-18</sub>	ΔG <sub>v</sub>	_	_	±3	dB
Gain tolerance between left and right channel $V_{16-18} = V_{1-18} = 0.5 V_{17-18}$	∆G <sub>v,L-R</sub>	-	_	1,5	dB
Tracking between channels for $G_V = 21.5$ to $-26$ dB					
f = 250 Hz to 6,3 kHz; balance adjusted at G <sub>v</sub> = 10 dB	$\Delta G_v$	-	-	2,5	dB

## A.C. CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Signal handling with d.c. feedback (Fig. 3)					
Input signal handling at Vp = 8,5 V; THD = 0,5%; f = 1 kHz (r.m.s. value)	V <sub>i(rms)</sub>	1,4	_		v
at Vp = 8,5 V; THD = 0,7%; f = 1 kHz (r.m.s. value)	V <sub>i(rms)</sub>	1,8	2,4	_	v
at Vp = 12 V; THD = 0,5%; f = 40 Hz to 16 kHz (r.m.s. value)	V <sub>i(rms)</sub>	1,4	-	_	v
at V <sub>P</sub> = 12 V; THD = 0,7%; f = 40 Hz to 16 kHz (r.m.s. value)	V <sub>i(rms)</sub>	2,0	3,2	-	v
at Vp = 15 V; THD = 0,5%; f = 40 Hz to 16 kHz (r.m.s. value)	V <sub>i(rms)</sub>	1,4	-	-	v
at Vp = 15 V; THD = 0,7%; f = 40 Hz to 16 kHz (r.m.s. value)	V <sub>i(rms)</sub>	2,0	3,2	<b>-</b> 1	v
Output signal handling (note 2 and note 3) at V <sub>P</sub> = 8,5 V; THD = 0,5%; f = 1 kHz (r.m.s. value)	V <sub>o(rms)</sub>	1,8	2,0	-	v
at Vp = 8,5 V; THD = 10%; f = 1 kHz (r.m.s. value)	V <sub>o(rms)</sub>	-	2,2	-	v
at V <sub>P</sub> = 12 V; THD = 0,5%; f = 40 Hz to 16 kHz (r.m.s. value)	V <sub>o(rms)</sub>	2,5	3,0	_	v
at V <sub>P</sub> .= 15 V; THD = 0,5%; f = 40 Hz to 16 kHz (r.m.s. value)	V <sub>o(rms)</sub>	-	3,5	_	v
Noise performance (V <sub>P</sub> = 8,5 V)	- X				
Output noise voltage (unweighted; Fig. 15) at f = 20 Hz to 20 kHz (r.m.s. value) for maximum voltage gain (note 4) for G <sub>V</sub> =3 dB (note 4)	V <sub>no(rms)</sub> V <sub>no(rms)</sub>		260 70	_ 140	μV μV
Output noise voltage; weighted as DIN 45405 of 1981, CCIR recommendation 468-2 (peak value) for maximum voltage gain (note 4)	V <sub>no(m)</sub>	-	890	_	μV
for maximum emphasis of bass and treble (contour off; $G_v = -40 \text{ dB}$ )	V <sub>no(m)</sub>	-	360		μV
Noise performance (V <sub>P</sub> = 12 V)					
Output noise voltage (unweighted; Fig. 15) at f = 20 Hz to 20 kHz (r.m.s. value; note 5) for maximum voltage gain (note 4) for $G_V = -16$ dB (note 4)	V <sub>no(rms)</sub> V <sub>no(rms)</sub>		310 100		μV μV
Output noise voltage; weighted as DIN 45405 of 1981, CCIR recommendation 468-2 (peak value) for maximum voltage gain (note 4)		_	940		μV
for maximum emphasis of bass and treble (contour off; $G_v = -40 \text{ dB}$ )	V <sub>no(m)</sub>	-	400	_	μV


parameter	symbol	min.	typ.	max.	unit
Noise performance (V <sub>P</sub> = 15 V)					
Output noise voltage (unweighted; Fig. 15) at f = 20 Hz to 20 kHz (r.m.s. value; note 5) for maximum voltage gain (note 4) for $G_v = 16 dB$ (note 4)	V <sub>no(rms)</sub> V <sub>no(rms)</sub>	-	350 110	 220	μV μV
Output noise voltage; weighted as DIN 45405 of 1981, CCIR recommendation 468-2 (peak value) for maximum voltage gain (note 4) for maximum emphasis of bass and treble	V <sub>no(m)</sub>	-	980	_	μV
(contour off; $G_v = -40 \text{ dB}$ )	V <sub>no(m)</sub>	-	420	-	μV


#### Notes to characteristics

1. Equation for input resistance (see also Fig. 4)

$$R_{i} = \frac{160 \text{ k}\Omega}{1 + G_{v}}$$
;  $G_{v \text{ max}} = 12$ .

- 2. Frequencies below 200 Hz and above 5 kHz have reduced voltage swing, the reduction at 40 Hz and at 16 kHz is 30%.
- 3. In the event of bass boosting the output signal handling is reduced. The reduction is 1 dB for maximum bass boost.
- 4. Linear frequency response.
- 5. For peak values add 4,5 dB to r.m.s. values.








Fig. 5 Volume control curve; voltage gain ( $G_v$ ) as a function of control voltage ( $V_{1-18}$ ). Measured in Fig. 1 (internal potentiometer supply from pin 17 used);  $V_P = 8,5 V$ ; f = 1 kHz.




Fig. 7 Bass control curve; voltage gain ( $G_V$ ) as a function of control voltage ( $V_{9-18}$ ). Measured in Fig. 1 with single-pole filter (internal potentiometer supply from pin 17 used);  $V_P = 8,5 V$ ; f = 40 Hz.




Fig. 6 Balance control curve; voltage gain ( $G_v$ ) as a function of control voltage ( $V_{16-18}$ ). Measured in Fig. 1 (internal potentiometer supply from pin 17 used);  $V_P = 8,5 V$ .




Fig. 8 Treble control curve; voltage gain ( $G_V$ ) as a function of control voltage ( $V_{10-18}$ ). Measured in Fig. 1 (internal potentiometer supply from pin 17 used);  $V_P = 8,5 V$ ; f = 16 kHz.




Fig. 9 Contour frequency response curves; voltage gain ( $G_V$ ) as a function of audio input frequency. Measured in Fig. 1 with single-pole filter;  $V_P = 8,5 V$ .




Fig. 10 Contour frequency response curves; voltage gain ( $G_V$ ) as a function of audio input frequency. Measured in Fig. 1 with double-pole filter;  $V_P = 8,5 V$ .




Fig. 11 Tone control frequency response curves; voltage gain ( $G_v$ ) as a function of audio input frequency. Measured in Fig. 1 with single-pole filter;  $V_P = 8,5 V$ .




Fig. 12 Tone control frequency response curves; voltage gain ( $G_V$ ) as a function of audio input frequency. Measured in Fig. 1 with double-pole filter; Vp = 8,5 V.




Fig. 13 Total harmonic distortion (THD); as a function of audio input frequency. Measured in Fig. 1;  $V_P = 8,5 V$ ; volume control voltage gain at

$$G_v = 20 \log \frac{V_o}{V_i} = 0 dB.$$





Fig. 14 Total harmonic distortion (THD); as a function of output voltage ( $V_0$ ). Measured in Fig. 1;  $V_P$  = 8,5 V;  $f_i$  = 1 kHz.




(1) V<sub>P</sub> = 15 V.
 (2) V<sub>P</sub> = 12 V.
 (3) V<sub>P</sub> = 8,5 V.

Fig. 15 Noise output voltage ( $V_{no(rms)}$ ; unweighted); as a function of voltage gain ( $G_v$ ). Measured in Fig. 1; f = 20 Hz to 20 kHz.





# 14-LEAD DUAL IN-LINE; PLASTIC (SOT-27K,M,T)



#### Dimensions in mm

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300  $^{\circ}$ C it must not be in contact for more than 10 seconds; if between 300  $^{\circ}$ C and 400  $^{\circ}$ C, for not more than 5 seconds.

#### 2. By dip or wave

The maximum permissible temperature of the solder is 260  $^{\rm O}$ C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 3. Repairing soldered joints


The same precautions and limits apply as in (1) above.


- Positional accuracy.

4,7 max

- (M) Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

# 16-LEAD DUAL IN-LINE; PLASTIC (SOT-38)





- Positional accuracy.
- Maximum Material Condition.
- ) Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

#### **Dimensions in mm**

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300  $^{\circ}$ C it must not be in contact for more than 10 seconds; if between 300  $^{\circ}$ C and 400  $^{\circ}$ C, for not more than 5 seconds.

#### 2. By dip or wave

The maximum permissible temperature of the solder is  $260 \text{ }^{\circ}\text{C}$ ; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.


The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

#### January 1984

# 16-LEAD DUAL IN-LINE; PLASTIC (SOT-38DE)







0,32

max

(M) Maximum Material Condition.

8,25 max

7,62 10 8,3

7790138

- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- Lead spacing tolerances apply from seating plane to the line indicated.

#### **Dimensions in mm**

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300  $^{\circ}$ C it must not be in contact for more than 10 seconds; if between 300  $^{\circ}$ C and 400  $^{\circ}$ C, for not more than 5 seconds.

#### 2. By dip or wave


The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

16-LEAD DUAL IN-LINE; PLASTIC WITH INTERNAL HEAT SPREADER (SOT-38WE-2)



#### Dimensions in mm

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

from seating plane to the line

indicated.

#### 2. By dip or wave

The maximum permissible temperature of the solder is  $260 \text{ }^{\circ}\text{C}$ ; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.


The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 3. Repairing soldered joints


The same precautions and limits apply as in (1) above.

#### January 1984

# 16-LEAD DUAL IN-LINE; PLASTIC (SOT-38Z)







Positional accuracy.

4,7

- M Maximum Material Condition.
- (1) Centre-lines of all leads are within ±0.127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

#### Dimensions in mm

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

#### 2. By dip or wave


The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.


The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

# 16-LEAD QUADRUPLE IN-LINE; PLASTIC (SOT-58)





 $\bigoplus$  Positional accuracy.

- Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

#### **Dimensions in mm**

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below  $300 \, {}^{\circ}$ C it must not be in contact for more than 10 seconds; if between  $300 \, {}^{\circ}$ C and  $400 \, {}^{\circ}$ C, for not more than 5 seconds.

#### 2. By dip or wave

The maximum permissible temperature of the solder is 260  $^{\circ}$ C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.


The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

### January 1984

# 8-LEAD DUAL IN-LINE; PLASTIC (SOT-97A)



Dimensions in mm

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 <sup>o</sup>C it must not be in contact for more than 10 seconds; if between 300 <sup>o</sup>C and 400 <sup>o</sup>C, for not more than 5 seconds.


#### 2. By dip or wave

The maximum permissible temperature of the solder is  $260 \text{ }^{\circ}\text{C}$ ; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.


#### 3. Repairing soldered joints

The same precautions and limits apply as in (1) above.



- $\bigoplus$  Positional accuracy.
- (M) Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Only for devices with asymmetrical end-leads.


24-LEAD DUAL IN-LINE; PLASTIC (SOT-101A)



Dimensions in mm


664


# 24-LEAD DUAL IN-LINE; PLASTIC (WITH INTERNAL HEAT SPREADER) (SOT-101A, B)



(3) Index may be horizontal as shown, or vertical.

18-LEAD DUAL IN-LINE; PLASTIC (SOT-102A)








- Positional accuracy.
- Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.

5.1

# 18-LEAD DUAL IN-LINE; PLASTIC (SOT-102CS, HE, KE)









- Positional accuracy.
- Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.


18-LEAD DUAL IN-LINE; PLASTIC (SOT-102DS)





- Positional accuracy.
- Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

# 14-LEAD MINI-PACK; PLASTIC (SO-14; SOT-108A)



#### SOLDERING

#### The reflow solder technique


The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.

Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105  $\mu$ m is used for which the emulsion thickness should be about 50  $\mu$ m. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.

# 9-LEAD SINGLE IN-LINE; PLASTIC (SOT-110B)




#### **Dimensions in mm**

- Positional accuracy.
- Maximum Material Condition.
- A Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- B Lead spacing tolerances apply from seating plane to the line indicated.


670

# 28-LEAD DUAL IN-LINE; PLASTIC (SOT-117)




- the spacing between any two leads
- from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.

# 28-LEAD DUAL IN-LINE; PLASTIC (SOT-117A,D)




indicated.



January 1984


673

9-LEAD SINGLE IN-LINE; PLASTIC POWER (SOT-131A, B)



- $\bigoplus$  Positional accuracy.
- Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.

# 28-LEAD MINI-PACK; PLASTIC (SO-28; SOT-136A)



#### SOLDERING

#### 1. Soldering iron or pulse heated solder tool

Apply the heating tool to the flat part of the pin only. Limit the contact time to maximum 10 seconds up to 300 °C, or 5 seconds up to maximum 400 °C. When using the proper tools, all pins can be soldered in one operation within 2 to 5 seconds and 270 to 320 °C.

#### 2. By dip or wave


The maximum permissible temperature of the solder is 260  $^{\circ}$ C. The permissible total time of immersing the whole package in the bath is 10 seconds, if it is allowed to cool down to less than 150  $^{\circ}$ C within 6 seconds.

#### 3. Repairing soldered joints

The same precautions and limits apply as in (1) above. If the vertical part of the pin needs heating, reduce the soldering iron temperature to 260 °C.

### PACKAGE OUTLINES

# 24-LEAD MINI-PACK; PLASTIC (SO-24; SOT-137A)



#### SOLDERING

#### The reflow solder technique

The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.


Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105  $\mu$ m is used for which the emulsion thickness should be about 50  $\mu$ m. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.


676


# 13-LEAD SIL-BENT-TO-DIL; PLASTIC POWER (SOT-141B)



- $\bigoplus$  Positional accuracy.
- Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

### 9-LEAD SINGLE IN-LINE; PLASTIC (SOT-142)







#### 7283293.1

- Positional accuracy.
- Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

### 20-LEAD DUAL IN-LINE; PLASTIC (SOT-146)






side view


- Positional accuracy.
- (M) Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

### PACKAGE OUTLINES

12-LEAD DUAL IN-LINE; PLASTIC WITH METAL COOLING FIN (SOT-150)




## 9-LEAD SIL-BENT-TO-DIL; PLASTIC POWER (SOT-157A,B)



- $\bigoplus$  Positional accuracy.
- Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.

40-LEAD MINI-PACK; PLASTIC (VSO-40; SOT-158A)



### SOLDERING

#### The reflow solder technique


The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.

Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105  $\mu$ m is used for which the emulsion thickness should be about 50  $\mu$ m. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.

### PACKAGE OUTLINES



### 16-LEAD MINI-PACK; PLASTIC (SO-16L; SOT-162A)

### SOLDERING

#### The reflow solder technique


The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.

Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105  $\mu$ m is used for which the emulsion thickness should be about 50  $\mu$ m. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.

20-LEAD MINI-PACK; PLASTIC (SO-20; SOT-163A)



#### SOLDERING

#### The reflow solder technique

The preferred technique for mounting miniature components on hybrid thick or thin-film circuits is reflow soldering. Solder is applied to the required areas on the substrate by dipping in a solder bath or, more usually, by screen printing a solder paste. Components are put in place and the solder is reflowed by heating.

Solder pastes consist of very finely powdered solder and flux suspended in an organic liquid binder. They are available in various forms depending on the specification of the solder and the type of binder used. For hybrid circuit use, a tin-lead solder with 2 to 4% silver is recommended. The working temperature of this paste is about 220 to 230 °C when a mild flux is used.

For printing the paste onto the substrate a stainless steel screen with a mesh of 80 to 105  $\mu$ m is used for which the emulsion thickness should be about 50  $\mu$ m. To ensure that sufficient solder paste is applied to the substrate, the screen aperture should be slightly larger than the corresponding contact area.

The contact pins are positioned on the substrate, the slight adhesive force of the solder paste being sufficient to keep them in place. The substrate is heated to the solder working temperature preferably by means of a controlled hot plate. The soldering process should be kept as short as possible: 10 to 15 seconds is sufficient to ensure good solder joints and evaporation of the binder fluid. After soldering, the substrate must be cleaned of any remaining flux.

NOTES

# NOTES

Electronic components and materials for professional, industrial and consumer uses from the world-wide Philips Group of Companies

Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 11 Waltham Street, ARTARMON, N.S.W. 2064, Tel. (02)439 3322. Australia: ÖSTERREICHISCHE PHILIPS BAUELEMENTE INDUSTRIE G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 62 91 11. Colombia: IND. PHILIPS DE COLOMBIA S.A., c/o IPRELENSO LTD., Calle 17, No. 9-21, Of. 202, BOGOTA, D.E., Tel. 57-2347493. Denmark: MINIWATT A/S, Strandlodsvej 2, P.O. Box 1919, DK 2300 COPENHAGEN S, Tel. (01) 54 11 33.

Argentina: PHILIPS ARGENTINA S.A., Div. Elcoma, Vedia 3892, 1430 BUENOS AIRES, Tel. 541-7141/7242/7343/7444/7545.

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 17271. France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 338 80-00.

France: R. T.G. DA RADIO TECHNIQUE-CONTRELEC, 130 AVenue LEGUM Rollin, F-75360 PARS 11, 161: 338 60-00.
Germany (Fed. Republic): VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.
Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 9215111.
Hong Kong: PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bidg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-245121.
India: PEICO ELECTRONICS & ELECTRICALS LTD., Elcoma Dev., Band Box Building, 254-D Dr. Annie Besant Rd., BOMBAY - 400025, Tel. 4220387/4220311.
Hotorecein D. P. UNI DE GUM DEVENDER 
Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Div., Panim Bank Building, 2nd Fl., Jl. Jend. Sudirman, P.O. Box 223, JAKARTA, Tel. 716131. Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 693355.

Italy: PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6752.1.

 Harry Hild O Schuler, Joseph and Schuler, Schuler Schuler, Schuler Schuler, Schuler Schuler, Schuler Schuler, Schule Norea (Republic), Frildrey Electrichters (Norez) (EU.), Elotina Barat, Petaling and Saya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 774411.
Malaysia: PHILIPS MALAYSIA SDN. BERHAD, No. 4 Persiaran Barat, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 774411.
Metherlands: PHILIPS NED/ERLAND, Marktgroep Elonco, Postbus 90050, 5600 PB EINDHOVEN, Tel. (5040) 793333.
New Zealand: PHILIPS NEW ZEALAND LTD., Elocima Division, 110 ML. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. 605-914.

Norway: NORSK A/S PHILIPS, Electronica Dept., Sandstuveien 70, OSLO 6, Tel. 680200. Peru: CADESA, Av. Alfonso Ugarte 1268, LIMA 5, Tel. 326070.

Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59.

Portugal: PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. 683121. Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 3502000

South Africa: EDAC (PTY.) LTD., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. 614-2362/9. Spain: MINIWATT S.A., Balmes 22, BARCELONA 7, Tel. 301 63 12.

Sweden: PHILIPS KOMPONENTER A.B., Lidingövägen 50, S-11584 STOCKHOLM 27, Tel. 08/7821000.

Switzerland: PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tei. 01-48822 11. Taiwan: PHILIPS TAWAN LTD., 3rd Fl., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tei. (02)-5631717. Thailand: PHILIPS ELCETRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tei. 233-6330-9.

Turkey: TÜRK PHILIPS TICARET A.S., Elcoma Department, Inönü Cad. No. 78-80, ISTANBUL, Tel. 435910.

United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-5806633.

United States: (Active Devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000. (Passive Devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.

(Passive Devices & Electromechanical Devices) CENTRALAB INC., 5855 N. Glen Park Rd., MILWAUKEE, WI 53201, Tel. (414)228-7380.

(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.

Uruguay: LUZILECTRON S.A., Avda Uruguay 1287, P.O. Box 907, MONTEVIDEO, Tel. 914321.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, CARACAS, Tel. 360511

For all other countries apply to: Philips Electronic Components and Materials Division, International Business Relations, Building BAE, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Tel. +3140723304, Telex 35000 phtcnl

#### A45

#### C Philips Export B.V 1985

This information is furnished for guidance, and with no guarantee as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.