


TELECOM LSI DATA BOOK



TELECOM LSI DATA BOOK 1987

PRODUCT LINE-UP

PACKAGING

DATA SHEET

Π

APPLICATION NOTE I FOR SINGLE CHIP MODEM

© Copyright 1986, OKI ELECTRIC INDUSTRY COMPANY, LTD.

OKI makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

OKI retains the right to make changes to these specifications at any time, without notice.

CONTENTS

I PRODUCT LINE-UP

MSM6052-05

11 P/	ACKAGING	
•	16 PIN PLASTIC	CDIP II-5
•	18 PIN PLASTIC	CDIP II-5
•	22 PIN PLASTIC	CDIP II-6
•	24 PIN PLASTIC	CDIP II-6
•	28 PIN PLASTIC	CDIP II-7
•	40 PIN PLASTIC	CDIP II-7
•	42 PIN PLASTIC	CDIP II-8
•	16 PIN CERAMI	C DIP (CERDIP) II-8
•	22 PIN CERAMI	C DIP (CERDIP) II-9
•	28 PIN CERAMI	C DIP (CERDIP) II-9
•	120 PIN CERAN	IIC PGA II-10
•	132 PIN CERAM	IIC PGA II-10
•	24 PIN PLASTIC	; FLAT II-11
•	32 PIN PLASTIC	; FLAT II-11
•	44 PIN PLASTIC	FLAT II-12
•	56 PIN PLASTIC	FLAT II-12
•	60 PIN PLASTIC	CFLAT II-13
•	28 PIN PLCC	II-13
•	44 PIN PLCC	II-14
		C CC II-14
		E PLASTIC DIP II-15
III D/	ATA SHEET	
Α.	MODEM APPL	
	MSM6926	SINGLE CHIP FSK MODEM, 300 BPS FULL DUPLEX, CCITT V.21 III-A-5
	MSM6946	SINGLE CHIP FSK MODEM, 300 BPS FULL DUPLEX, BELL 103 III-A-5
	MSM6927	SINGLE CHIP FSK MODEM, 1200 BPS HALF DUPLEX,
		CCITT V.23 III-A-28
	MSM6947	SINGLE CHIP FSK MODEM, 1200 BPS HALF DUPLEX, BELL 202 . III-A-28
	MSM6948	SINGLE CHIP MSK MODEM, 1200 BPS III-A-56
		CHIP SET FOR BELL 212A MODEM III-A-67
		CHIP SET FOR 2400 BPS FULL DUPLEX MODEM III-A-81
	MSM6928-06	DSP FOR OKI'S 1200 BPS FDX MODEM CHIP SET III-A-138
	MSM61057	GATE ARRAY FOR OKI'S 1200 BPS FDX MODEM CHIP SET III-A-152
	MSM6928-07	DSP FOR OKI'S 2400 BPS FDX MODEM CHIP SET III-A-164
	MSM61077	GATE ARRAY FOR OKI'S 2400 BPS FDX MODEM CHIP SET III-A-178
	MSM6950	ANALOG FRONT END FOR 1200 BPS/2400 BPS FDX MODEM III-A-187
_	MSM6949	ANALOG FRONT END FOR 4800 BPS/9600 BPS HDX MODEM III-A-220
В.	TELEPHONE A	
	MSM6052	4-BIT MCU WITH ON-CHIP DTMF GENERATOR III-B-3
	MSM6052-01	TONE/PULSE REPERTORY DIALER III-B-14
	MSM6052-20	TONE/PULSE REPERTORY DIALER III-B-14

TONE/PULSE REPERTORY DIALER III-B-28

ί

		MSM6052-10	TONE/PULSE REPERTORY DIALER III-B-28
		MSM6052-11	TONE/PULSE REPERTORY DIALER III-B-28
		MSM6052-25	TONE/PULSE REPERTORY DIALER III-B-49
		MSM5070	TONE/PULSE DIALER WITH REDIAL III-B-63
		MSM5071	TONE/PULSE DIALER WITH REDIAL III-B-63
		MSM6224	TONE DIALER III-B-73
		MSM6234	TONE DIALER III-B-81
	C.	COMBO CODE	C
		MSM6932	μ-LAW COMBO CODEC III-C-3
		MSM6933	A-LAW COMBO CODEC III-C-3
		MSM6962	μ-LAW COMBO CODEC III-C-14
		MSM6963	A-LAW COMBO CODEC III-C-14
		MSM6982	μ-LAW COMBO CODEC III-C-14
		MSM6983	A-LAW COMBO CODEC III-C-14
		MSM6996H	A-LAW COMBO CODEC III-C-28
		MSM6997H	μ-LAW COMBO CODEC III-C-28
		MSM6996V	A-LAW COMBO CODEC III-C-28
		MSM6997V	<i>μ</i> -LAW COMBO CODEC III-C-28
		MSM6998	A-LAW COMBO CODEC III-C-28
		MSM6999	μ-LAW COMBO CODEC III-C-28
		MSM6814	μ-LAW COMBO TA CODEC III-C-44
		MSM6815	A-LAW COMBO TA CODEC III-C-44
	D.	PABX APPLICA	
		MSA4710	BSH LSI FOR SLIC III-D-3
		MSA4722-1	RINGING SWITCHES FOR CODEC III-D-19
		MSM6912	PCM VOICE CHANNEL FILTER III-D-30
		MSM6913	8-BIT SERIAL-PARALLEL CONVERTER III-D-39
		MSM6914	HIGHWAY SWITCH MATRIX III-D-46
	Ε.	DIGITAL SIGNA	AL PROCESSOR
		MSM77C20	DIGITAL SIGNAL PROCESSOR III-E-3
		MSM6992	HIGH-SPEED FLOATING POINT DIGITAL SIGNAL PROCESSOR III-E-19
	F.	CELLULAR MC	BILE PHONE
		MSM6807	BASEBAND FILTER FOR AMPS CELLULAR PHONE III-F-3
		MSM6817	BASEBAND FILTER FOR TACS CELLULAR PHONE III-F-3
		MSM6808	SPLIT FILTER FOR AMPS CELLULAR PHONE III-F-20
		MSM6818	SPLIT FILTER FOR TACS CELLULAR PHONE III-F-20
		MSM74017	MODEM FOR CELLULAR MOBILE PHONE III-F-39
		MSM6960	PLL FREQUENCY SYNTHESIZER III-F-51
	G.	OTHERS	
		MSM6252	FIFO MEMORY III-G-3
		MSM6920	SINGLE CHIP DTMF DECODER FOR PABX III-G-12
		MSM6945	SINGLE CHIP DTMF DECODER FOR TERMINAL III-G-12
	_	MSM6980-03	32K-BIT/SEC ADPCM CODEC III-G-26
ĪV	AP	PLICATION NO	TE FOR SINGLE CHIP MODEM IV-3





PRODUCT LINE-UP

			Power					
Type No.	Function	Features	Supply (V)	Con- sump- tion (mW)	Package	Process	Applications	
MSM6926	Single Chip FSK Modem, 300 bps Full Duplex	CCITT V. 21 Modulator, Demodula- tor, Filters and Carrier Detect	+5,+12	90	28 Pin DIP 44 Pin FLAT	CMOS	 POS terminal CAT system Handy data terminal Medam phone 	
MSM6946	Single Chip FSK Modem, 300 bps Full Duplex	 Bell 103 Modulator, Demodula- tor, Filter and Carrier Detect 	+5,+12	90	28 Pin DIP 44 Pin FLAT	смоз	 Modem phone Tele-writing system Vending ma- chine Tele-sector 	
MSM6927	Single Chip FSK Modem, 1200 bps Half Duplex	 CCITT V. 23 Modulator, Demodulator, Filters and Carrier Detect 	+5,+12	90	28 Pin DIP 44 Pin FLAT	смоз	 Tele-meter system Coin telephone 	
MSM6947	Single Chip FSK Modem, 1200 bps Half Duplex	 Bell 202 Modulator, Demodula- tor, Filters and Carrier Detect 	+5,+12	90	28 Pin DIP 44 Pin FLAT	смоз		
MSM6948	Single Chip MSK Modem, 1200 bps	 Modulator, Demodulator, Filters and Digital PLL Carrier Frequency: 1500±300 Hz 	+5	15	18 Pin DIP 24 Pin FLAT	смоз	 Wireless com - munication Cordless tele- phone Pager 	
CHIP SET	1200 bps Full Duplex Modem	Bell 212A Hayes Compatible Adaptive Equalizing Function MSM6928-06 MSM6950 MSM61057 MSM61057 MSM80C31 MSM80C31 MSM27C64 MSM81C55A	±5.0	600	_	смоз	 Stand alone modem Modem card 	
CHIP SET	2400 bps Full Duplex Modem	CCITT V. 22 bis Bell 212A Adaptive Equalizing Function MSM6928-07 MSM6950 MSM61077 SMSM80C51-98/99	±5.0	400	_	смоз	Stand alone modem • Modem card	
MSM6928- 06	DSP for OKI's 1200 bps FDX Modem Chip Set	- Demodulator - Carrier P _{LL} , Timing P _{LL} - Adaptive EQL - Carrier Detect	+5.0	150	42 Pin DIP 60 Pin FLAT	смоѕ	OKI's 1200 bps FDX Modem Chip Set	
MSM61057	Gate Array for OKI's 1200 bps FDX Modem Chip Set	- Asynchronous/Syn- chronous and Syn- chronous/Asynchronous Converters - PLL	+5.0	50	40 Pin DIP 60 Pin FLAT	смоѕ		
MSM6928- 07	DSP for OKI's 2400 bps FDX Modem Chip Set	 Demodulator Adaptive EQL 	+5.0	150	42 Pin DIP 60 Pin FLAT	смоѕ	OKI's 2400 bps FDX Modem Chip Set	
MSM61077	Gate Array for OKI's 2400 bps FDX Modem Chip Set	Gate Array for - Asynchronous/Syn- DKI's 2400 bps - chronous and Syn- DX Modem - chronous/Asynchro-		50	60 Pin FLAT	смоѕ		

♦ PRODUCT LINE-UP ♦

			Pov	ver				
Type No.	Function	Features	Supply (V)	Con- sump- tion (mW)	Package	Process	Applications	
MSM6950	Analog Front End for 1200 bps/2400 bps FDX Modem	 Analog Functions for CCITT V.22, V.22 bis and Bell 212A 8-bit D/A and A/D Converter 	±5.0	100	42 Pin DIP 56 Pin FLAT	смоз	 V.22 modem V.22 bis modem Bell 212A modem 	
MSM6949	Analog Front End for 4800 bps/9600 bps HDX Modem	Analog Functions for CCITT V.26, V.27 and V.29 8-bit D/A and A/D Converter Band Limiting Filter, AGC	±5.0	140	64 Pin Mini DIP	смоз	· V.26 modem · V.27 modem · V.29 modem	
MSM6052	4-bit MCU with On-Chip DTMF Generator	 2,048x14-bit ROM 640x4-bit RAM 3x4 Input Port 3x4 Output Port 1x4 Input/Output Port 	+2.5~ +6.0	3.6 (3V) 20 (6V)	28 Pin DIP 40 Pin DIP 44 Pin FLAT DIE	смоз	 Telephone Answering machine Security system Modem phone 	
MSM6052- 01 MSM6052- 20	Tone/Pulse Re- pertory Dialer	 500 Digit Memory (54 Numbers) Last Number Redial: 32 Digit Make/Break Ratio Selectable Dial Pulse Ratio Selectable Off-hook Memory 	+2.5~ +6.0	3.6 (3V) 20 (6V)	28 Pin DIP	смоз	· Feature phone	
		Storing						
MSM6052- 05	Tone/Pulse Repertory Dialer	 500 Digit Memory (54 Numbers) Last Number Redial: 32 Digit Make/Break Ratio Selectable 	+2.5~ +6.0	3.6 (3∨) 20	44 Pin FLAT	смоз		
MSM6052- 10		 Dial Pulse Ratio Selectable On-hook/Off-hook Memory Storing 4-bit Parallel Data Input 		(6V)	40 Pin DIP			
MSM6052- 11	Tone/Pulse Repertory Dialer	 500 Digit Memory (54 Numbers) Last Number Redial: 32 Digit Make/Break Ratio Selectable Dial Pulse Ratio Selectable On-hook Memory Storing 	+2.5~ +6.0	3.6 (3V) 20 (6V)	28 Pin DIP	смоз		
MSM6052- 25	Tone/Pulse Repertory Dialer	 505 Digits Memory (52 Numbers) Last Number Redial: 32 Digit Make/Break Ratio Selectable Dial Pulse Ratio Selectable Off-hook Memory Storing 	+2.5~ +6.0	3.6 (3V) 20 (6V)	28 Pin DIP	CMOS		

Π

-+ PRODUCT LINE-UP +

Type No.			Power		1	1		
	Function	Features	Supply (V) (W) (mW)		Package	Process	Applications	
MSM5070	Tone/Pulse Dialer with Redial	 Last Number Redial: 31 Digits Make/Break: 33/67 	+3.5~ +6.0	55	18 Pin DIP	смоѕ	 Telephone Answering machine Sogurity system 	
MSM5071	Tone/Pulse Dialer with Redial	 Last Number Redial: 31 Digits Make/Break: 40/60 	+3.5~ +6.0	55	18 Pin DIP	смоѕ	Security system Modem phone Feature phone	
MSM6224	Tone Dialer	• MK5087 Compatible	+2.5~ +8.5	25 (MAX)	16 Pin DIP	смоз		
MSM6234	Tone Dialer	MK5089 Compatible Easy Interface with MCU	+2.5~ +8.5	25 (MAX)	16 Pin DIP	смоз		
MSM6932		- MSM6932: μ-Law - MSM6933: Α-Law					· PABX · Key system	
MSM6933	COMBO CODEC	Serial Data Rate: 64K bps~2048K bps	±5.0	65	16 Pin DIP	CMOS	SLIC PCM system	
MSM6962		• MSM6962, MSM6982:					 ADPCM system Digital telephone 	
MSM6963		μ-Law • MSM6963, MSM6983:			16 Pin DIP		- Voice recogni- tion - Digital voice recorder	
MSM6982	COMBO CODEC	A-Law Serial Data Rate:	±5.0	55	28 Pin PLCC	CMOS		
MSM6983		512/1024/1536/1544 / 2048 K bps						
MSM6996-		- MSM6996H: A-Law - MSM6997H: <i>μ</i> -Law		65	16 Pin DIP	смоз		
H MSM6997- H	COMBO CODEC	 Serial Data Rate: 64K bps~2048K bps 600Ω Drive Capability 	±5.0					
MSM6996- V	001100 00050	 MSM6996V: A-Law MSM6997V: μ-Law Serial Data Rate: 64k bps~2048k bps 600Ω Drive and Analog Loop Test Capability 	±5.0	65	16 Pin DIP	смоѕ		
MSM6997- V	COMBO CODEC			05				
MSM6998	COMBO CODEC	• MSM6998: A-Law • MSM6999: μ-Law • Serial Data Rate:	±5.0	70	16 Pip DIP	смоз		
MSM6999	COMBO CODEC	64k bps ~ 2048k bps 600Ω Push-pull Drive and Analog Loop Test Capability		70	16 Pin DIP	CIMOS		
MSM6814	COMBO CODEC with Time Slot	 MSM6814: μ-Law MSM6815: A-Law Time Slot Assignment: 32 Time/Frame Maxi- 	±5.0	70	22 Pin DIP 28 Pin PLCC	CMOS		
MSM6815	Assignment	mum · Serial Data Rate: 512/1024/1536/1544/ 2048k bps						
MSA4710	BSH LSI for SLIC	 Battery Feed, Super- vision and Hybrid Function Loop Current Capability: 20~80 mA Longitudinal Balance: 53 dB 	48, ±5.0	120	28 Pin DIP	Bipolar	· PABX · SLIC	
MSA4722- 1	RINGING SWITCHES for SLIC	 Ringing, Line Test Function Breakdown Voltage: 350V ON Resistance: 6Ω DC Current Capability: 250mA 	±5.0	40	22 Pin DIP	Bipolar		

Ι

I-5

♦ PRODUCT LINE-UP ♦

			Power					
Type No.	Function	Features	Supply (V)	Con- sump- tion (mW)	Package	Process	Applications	
MSM6912	PCM Voice Channel Filter	• Transmit BPF: 0.3~3.4 kHz • Receive LPF:0~3.4kHz	±5.0	50	16 Pin Cera- mic DIP	смоѕ	 PABX Digital switching system Multiplexer 	
MSM6913	8-bit Serial- parallel Converter	 8-bit Serial-parallel/ Parallel-serial Con- version Maximum Operating Frequency: 9 MHz 	+5.0	250 (MAX)	24 Pin DIP	смоѕ		
MSM6914	Highway Switch Matrix	• Matrix Size: 16-bit x 4-bit x 3-layers • Maximum Operating Frequency: 9 MHz	+5.0	650 (MAX)	120 Pin Cera- mic PGA	смоз		
MSM77C- 20	Digital Signal Processor	 Instruction Cycle: 250 ns Instruction ROM: 512 x 23-bit Data ROM: 512 x 13-bit Data RAM: 128 x 16-bit Multiplexer: 16 x 16 = 31 bits 	+5.0	120	28 Pin DIP 44 Pin PLCC	смоѕ	 Modem Voice synthe- sizer Voice recogni- tion 	
MSM6992	High Speed Float- ing Point Digital Signal Processor	 Data Form: Floating Point 16E6x16E6→16E6 Fixed Point 16 x 16 → 31 Instruction Cycle: 100 ns/125 ns ROM: Internal 1k x 32-bit External 64k x 32-bit x2 External 64k x 22-bit x2 External 64k x 22-bit Data Word Length: 22 bit 	+5.0	400	132 Pin PGA	CMOS	 Modem Voice Recognition Echo canceller ADPCM 	
MSM6807 MSM6817	Baseband Filter for Cellular Mobile Phone	Voice BPF, Pre- emphasis, De-emphasis and Smoothing Filter	+5.0	30	32 Pin FLAT	CMOS	 Wireless Com- munication Cellular phone 	
		⁻ MSM6807 : AMPS MSM6817 : TACS						
MSM6808	Split Filter for Cellular Mobile Phone	• 10k bps/8k bps SPL Modem Timing Extractor	+5.0	40	44 Pin FLAT	смоз		
MSM6818		 Filters for SAT and SPL modem DTMF Tone Generator MSM6808 : AMPS MSM6818 : TACS 		-				
MSM74017	Modem for Cellular Mobile Phone	· SPL Modem · Built in Data PLL · Built in SAT PLL	+5.0	20	56 Pin FLAT	смоз		
MSM6960	P _{LL} Frequency Synthesizer	 10 bits Programmable and 7 bits Swallow Counter Selectable Reference Divider: 2⁹ or 2¹⁰ 	+5.0	20	24 Pin FLAT	смоѕ	• Wireless Com- munication	

+ PRODUCT LINE-UP +

			Power					
Туре No.	Function	Features	Supply (V)	Con- sump- tion (mW)	Package	Process	Applications	
MSM6252	FIFO Memory	ory -64 Words x 4-bit First-in First-out Memory +5.0 80 -F3341 (Fairchild) Compatible		16 Pin DIP	смоѕ	 Digital trans- mission system LAN 		
MSM6920	Single Chip DTMF Decoder for PAB _X	 Receive Signal Level: -5~-32 dBm Voice Hit Protection Filter 	+5.0, +12.0	80	28 Pin DIP	смоз	 PAB_x Key system Dial-in equip- ment 	
MSM6945	Single Chip DTMF Decoder for Terminal	 Receive Signal Level: -5~-48 dBm Echo Control Circuit: 	+5.0, +12.0	80	28 Pin DIP	смоѕ	 Security system Answering machine Telecontrol system Dial-in equipment 	
MSM6980	32k-bit/sec ADPCM CODEC	OKI's Original 24k bps and 32k bps ADPCM Algorithm 9600 bps Data Trans- mission Capability Selectable Coder and Decoder Functions	+5.0	70	42 Pin DIP	смоѕ	• Digital trans- mission system	

• .


PACKAGING

		PACKAGE										
Product	No.	RS AS AS			GS	SS						
Name	of Pins	PLASTIC DIP	CERAMIC DIP	PGA	PLASTIC FLAT	PLASTIC LCC	CERAMIC CC	MINI-SIZE PLASTIC DIP				
MSM6926	28	0										
	44				0							
MSM6946	28 44	0	· ·		0							
	28	0										
MSM6927	44				0							
	28	0	1									
MSM6947	44				0							
	18	0										
MSM6948	24				0							
	42	0				·····						
MSM6928-06	60				0							
	40	0			-							
MSM61057	60				0		[]					
	42	0										
MSM6928-07	60				0							
MSM61077	60				0							
	42	0										
MSM6950	56				0							
MSM6949	64							0				
	28	0										
MSM6052	40	0										
	44				0							
MSM6052-01	28	0				ar an russialaidh ann a' _{bhail} na an an an Arbaran						
MSM6052-05	44	T			0							
MSM6052-10	40	0										
MSM6052-11	28	0										
MSM6052-20	28	0		and and the second of the second s								
MSM6052-25	28	0										
MSM5070	18	0										
MSM5071	18	0										
MSM6224	16	0										
MSM6234	16	0						······				
MSM6932	16	0	0									
MSM6933	16	0	0									
MSM6962	16	0	0									
MSM6963	16	0	0									
MSM6982	28			an - C. C. Salara an an Anna Anna Anna		0	0					
MSM6983	28					0	0					
MSM6996H	16	0	0	· · · · · · · · · · · · · · · · · · ·								
MSM6997H	16	0	0									
MSM6996V	16	0	0									
MSM6997V	16	0	0									
MSM6998	16	0	0									
MSM6999	16	0	0.									


PACKAGING

		PACKAGE									
Product	No.	RS	AS	AS	GS	JS	ES	SS			
Name	of Pins	PLASTIC DIP	CERAMIC DIP	PGA	PLASTIC FLAT	PLASTIC LCC	CERAMIC CC	MINI-SIZE PLASTIC DIP			
MSM6814	22	0	0								
10131010814	28					0					
MSM6815	22	0	0								
101010010	28					0					
MSA4710	28	0									
MSA4722-1	22	0									
MSM6912	16		0					-			
MSM6913	24	0									
MSM6914	120			0							
MSM77C20	28	0	0								
101310177620	44					0					
MSM6992	132			0							
MSM6807	32				0						
MSM6817	32				0						
MSM6808	44				0						
MSM6818	44				0						
MSM74017	56				0						
MSM6960	24				0						
MSM6252	16	0									
MSM6920	28	0									
MSM6945	28	0									
MSM6980-03	42	0									

• 16 PIN PLASTIC DIP




• 18 PIN PLASTIC DIP




PACKAGING +-

• 22 PIN PLASTIC




• 24 PIN PLASTIC DIP




II-6

• 28 PIN PLASTIC DIP




• 40 PIN PLASTIC DIP




II-7

♦ PACKAGING ♦-

• 42 PIN PLASTIC DIP




• 16 PIN CERAMIC DIP (CERDIP)




I**I-8**

• 22 PIN CERAMIC DIP (CERDIP)




• 28 PIN CERAMIC DIP (CERDIP)




II-9

♦ PACKAGING ♦

120 PIN CERAMIC PGA




132 PIN CERAMIC PGA




II-10

Ι

• 24 PIN PLASTIC FLAT




• 32 PIN PLASTIC FLAT




PACKAGING +--

• 44 PIN PLASTIC FLAT




• 56 PIN PLASTIC FLAT (L)




II-12

• 60 PIN PLASTIC FLAT




• 28 PIN PLCC




+ PACKAGING +-


• 44 PIN PLCC



• 28 PIN CERAMIC CC




• 64 PIN MINI SIZE PLASTIC DIP



III I DATA SHEE1

A. MODEM





OKI semiconductor MSM6926 CCITT V.21/ MSM6946 BEL 103

300 BPS SINGLE CHIP MODEM

GENERAL DESCRIPTION

The MSM6926 and the MSM6946 are OKI's 300 bps single chip modem series that transmit and receive serial, binary data over a switched telephone network using frequency shift keyed (FSK) modulation.

The MSM6926 is compatible with CCITT V.21 series data sets, while the MSM6946 is compatible with Bell 103 series data sets.

These devices provide all the necessary modulation, demodulation, and filtering required to implement a serial, asynchronous communication link.

OKI's single chip modem series are designed for users who are not telecommunication experts and are easy to use cost effective alternative to standard discrete modem design.

CMOS LSI technology provides the advantages of small size, low power, and increased reliability.


The design of the integrated circuit assures compatibility with a broad base of installed low speed modems and acoustic couplers. Applications include interactive terminals, desk top computers, point of sale equipment, and credit verification systems.

FEATURES

- Compatible with CCITT V.21 (MSM-6926)
- Compatible with BELL 103 (MSM6946)
- CMOS silicon gate process
- Switched capacitor and advanced CMOS analog technology
- Data rate from zero to 300 bps
- Full duplex (2-wire)
- Originate and Answer modes


- Selectable built-in timers and external delay timers possible
- All filtering, modulation, demodulation, and DTE interface on chip
- TTL compatible digital interface
- Low power dissipation 90 mW
- 28 pin plastic DIP package
- 44 pin plastic FLAT package

BLOCK DIAGRAM




Ⅲ-A-6

PIN CONFIGURATION (TOP VIEW) 28 LEAD PLASTIC DIP PACKAGE (RS)



44 LEAD PLASTIC FLAT PACKAGE (GS-K)



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Ratings	Unit	
Power supply	VA		-0.3 ~ 15		
voltage	VD	1	-0.3 ~ 7		
Analog * ₁ input voltage	VIA	T _a = 25°C With respect to AG or DG	-0.3 ~ VA + 0.3	v	
Digital *2 input voltage	VID		-0.3 ~ VD + 0.3	-	
Operating temperature	Тор	_	0~ 70	°C	
Storage temperature	TSTG	_	-55 ~ 150	C	

*1 CDR2, AIN

*2 X1, LT, CC, RS1, RS2, XD, CD2, RD2, M, FT, TS1, TS2

*3: CD2 is I/O terminal.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	VA	With respect to AG	10.8	12.0	13.2	
Power supply voltage	VD	With respect to DG	4.75	5.00	5.25	v
	AG, DG			0		
Operating temperature	Т _{ОР}		0		70	°C
CRYSTAL				3.579545		MHz
R ₁		Transformer impedance = 600Ω		600		Ω
R ₂				51		
R ₃				51		
R ₄				51		
R _s				51		kΩ
R ₆				51		K32
R ₇				51		
R ₈				33		
R,				51		
C ₀ , C ₁				0.047		
C ₂		1		2.2		
C ₃			1.0			
C ₄			0.01			μF
C ₅		1		10		
C ₆]		10		

Application circuits using above conditions are proviced in Figure 8.

DC AND DIGITAL INTERFACE CHARACTERISTICS

 $(VA = 12 V \pm 10\%, VD = 5 V \pm 5\%, T_a = 0 \sim 70^{\circ}C)$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power supply	IA	Ordinary		7.5	15.0	
current	ID	operation		1.0	2.0	- mA
Input leakage current *1	Ι _{ΙL}	VI = OV	-10		10	
	Чн	V _I = V _D	-10		10	μΑ
Inmutuelteen *1	VIL.		0		0.8	
Input voltage *1	VIH		2.2		VD	
Output voltage *2	VOL	I _{OL} = 1.6 mA	0		0.4] `
	Voн	l _{OH} = 400 μA	0.8 • VD		VD	1

*1 LT, \overrightarrow{CC} , $\overrightarrow{RS1}$, $\overrightarrow{RS2}$, XD, $\overrightarrow{CD2}$, RD2, M, FT, T_{S1}, T_{S2} *2 CLK, \overrightarrow{CS} , RD, $\overrightarrow{CD1}$, $\overrightarrow{CD2}$, RD1

CD2 is I/O terminal. *3

ANALOG INTERFACE CHARACTERISTICS

1. MSM6926

Parameter	Symbol	Condition	Min	Тур	Max	Unit
C					L	

Transmit Carrier Out (A₀)

ORIGINATE MODE	Mark 1	^f ом		974	980	986	
Carrier frequency 0		fos		1174	1180	1186	
MODE	Mark 1	^f AM	^f CRYSTAL = 3.579545 MHz	1644	1650	1656	Hz
	Space O	fAS		1844	1850	1856	
Output resistar	nce	R _{OXA}			200		Ω
Load resistance	e	R _{LXA}		50			kΩ
Load capacitar	nce	C _{LXA}				100	PF
Transmit level		VOXA		4	6	8	*1 dBm
Output offset voltage		V _{OSX}		$\frac{VA}{2}$ - 1	<u>VA</u> 2	$\frac{VA}{2}$ + 1	v
Out-of-band energy (referred to carrier level)		EOX	C ₁ = 0.047 μF	Refe	er to Fig	ure 1	dB

Receive Carrier Input (AIN)

Input resistar	ice	RIRA		100		kΩ
Receive signal level range		VIRA		-48	-6	
detect level	ON	V _{CD} ON	$R_8 = 33 k Ω^{*2}$ $R_9 = 51 k Ω$		-43	*1dBm
	OFF	V _{CD} OFF	$R_9 = 51 \text{ k}\Omega$	-48		
Carrier detect hysteresis	[H _{YS}	V _{CD} ON – V _{CD} OFF	2		dB


Receive Filter


Group delay distortion	Det	ORIG. MODE	1600 ~1900 Hz		800	e
	DDL	ANS. MODE	930 ~ 1230 Hz		850	- μS
Adjacent channel rejection	LAC	v	$V_{AIN} = -6 dBm$			dB

Note: *1 0 dBm = 0.775 Vrms

*2 The resistor values are typical.

◆ MODEM· MSM6926/46 ◆





◆ MODEM· MSM6926/46 ◆-

2. MSM6946

(VA = 12 V ±10%, VD = 5 V ±5%, T _a =							
Parameter	Symbol	Condition	Min	Тур	Max	Unit	

Transmit Carrier Out (A₀)

		U.					
ORIGINATE MODE	Mark 1	fom		1264	1270	1276	
Carrier frequency	Space 0	fos		1064	1070	1076	
ANSWER MODE Carrier frequency	Mark 1	^f AM	^f CRYSTAL = 3.579545 MHz	2219	2225	2231	Hz
	Space O	fAS		2019	2025	2031	
Output resista	nce	R _{OXA}			200 Ω		Ω
Load resistanc	e	R _{LXA}		50)		kΩ
Load capacitar	nce	C _{LXA}				100	PF
Transmit level		Voxa		4	6	8	*1 dBm
Output offset voltage		V _{OSX}		$\frac{VA}{2}$ -1	$\frac{VA}{2}$	$\frac{VA}{2}$ + 1	v
	Out-of-band energy (referred to carrier EOX level)		$C_1 = 0.047 \ \mu F$	Refer to Figure 4		dB	

Receive Carrier Input (AIN)


Input resistar	ice	R _{IRA}	A		100		kΩ
Receive signal level range		VIRA			-48	-6	
Carrier	ON	V _{CD} ON		$R_{s} = 33 k \Omega^{*2}$ $R_{s} = 51 k \Omega$ R		-43	*1 dBm
	OFF	V _{CD} OFF		$R_{0} = 51 k\Omega$ R	-48		
Carrier detec hysteresis	t	HYS		$V_{CD} ON - V_{CD} OFF$	2		dB

Receive Filter


Group delay distortion	Dei	ORIG. MODE	1975 ~ 2275 Hz		650	÷	
		ANS. MODE	1020 ~ 1320 Hz		750	н 	- μS
Adjacent channel rejection	LAC	V _{AIN} = -6 dBm		50			dB

Note: *1 0 dBm = 0.775 Vrms

*² The resistor values are typical.



♦ MODEM·MSM6926/46 ♦



Π

DEMODULATED BIT CHARACTERISTICS

		(VA = 12	V ±10%,	VD = 5 V	±5%, T _a =	$0 \sim 70^{\circ} C$
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Peak intersymbol distortion	ID	Back-to-back over input signal range –6 to –40 dBm. 511-bit test pattern.		6		%
Bit error rate	BER	Back-to-back with 0.3 ~ 3.4 kHz flat noise. Receive signal level -25 dBm. 511-bit test pattern (dB)		10 ⁻⁵		

TIMING CHARACTERISTICS

1. MSM6926

 $(VA = 12 V \pm 10\%, VD = 5 V \pm 5\%, T_a = 0 \sim 70^{\circ} C)$

Parameter	Symbol	Condition	TS2	TS1	Min	Тур	Max	Unit
			0	0	395	400	405	
RS/CS	T _{RC} ON	RS1 = ''0′' → CS = ''0′'	0	1	25	30	35	
delay time	IRCON	→ CS = ''0''	1	0	345	350	355	
			1	1	Externa timer	al delay		
	T _{RC} OFF	RS1 = "1" → CS = "1"	*	*	0		0.5	
			0	0	300	320	320	
CD/ON	0	T. ON	0	1	5		20	1
delay time	T _{CD} ON		1	0	150		170	ms
			1	1	Externa timer	al delay		
			0	0	20		70	
CD/OFF			0	1	20		70]
delay time	T _{CD} OFF		1	0	10		40	
			1	1	Externa timer	al delay		
Soft Turn-OFF time	T _{ST}		*	*		10		х.

Refer to Figure 7.

Note: * Irrespective of 1/0 condition.

♦ MODEM·MSM6926/46 ♦

2. MSM6946

			(VA = 1	2 V ±10	%, VD =	5 V ±5%	5, T _a = 0	~ 70°C)
Parameter	Symbol	Condition	TS2	TS1	Min	Тур	Max	Unit
			0	0	195	200	205	
RS/CS		RS1 = "0"	0	1		+		
delay time	T _{RC} ON	→ CS = "0"	1	0		+		
		- -	1	1	Externa timer	l delay		
	T _{RS} OFF	RS1 = "1" → CS = "1"	*	*	0		0.5	
			0	0	100		120	
CD/ON			0	1		+		ms
delay time	T _{CD} ON		1	0		+		
			1	1	Externa timer	al delay		
			0	0	10		50	
CD/OFF			0	1		+		1
delay time	T _{CD} OFF		1	0		+		
			1	1	Externa timer	al delay		
Soft Turn-OFF time	т _{ST}		*	*		10		


11

Refer to Figure 8.

Note: * Irrespective of 1/0 condition.

+ Reserved

TIMING DIAGRAM



PIN DESCRIPTIONS

Name	Pir RS	n No. GS-K	I/O	Function						
	POWER									
DG	DG 15 19 Ground reference of VD (digital ground)									

AG	19	23	Ground reference of V _A (analog ground)
٧A	24	33	Supply voltage (+12 V nominal)
VD	26	35	Supply voltage (+5 V nominal)

CLOCKS

X1	1	41		Master clock timing is provided by either a series resonant crystal (3.579545 MHz $\pm 0.01\%$) connected across X1 and
X2	2	42		X2, or by an external TTL/CMOS clock driving X2 with AC coupling where X1 is left unconnected. See Figure 10.
CLK	3	43	0	873.9 Hz clock output. This clock is used to implement external delay circuits etc.

				CONTROL
LT	4	44	I	Digital loop back. During digital "High", any data sent on the X_D pin will appear on the RD pin, and any data sent on the $\overline{RS1}$ pin will immediately appear on the \overline{CS} pin. Any data demodulated from the received carrier on the AIN pin will be the modulated data to implement the transmitted carrier. In this case, sending the transmitted carrier to the phone line depends on the \overline{CC} , but never on $\overline{RS1}$.
CC	5	2	I	During digital loopback, the data on this pin becomes a control signal for sending the transmitted carrier to the phone line in place of RS1.
RS2	8	8	I	When an external circuit gives the RS/CS delay time which is not within the device as required, this pin should be connected to the external circuit output. See Figure 11.
CD1	11	12	0	The fast carrier detection output. This pin is internally connected to the input of the built-in carrier detect delay circuit. When an external delay circuit provides the delay time which is not within the device as required, the CD1 should be connected to the external circuit input. See Figure 11.

♦ MODEM· MSM6926/46 ♦


Name	Pi RS	n No. GS-K	I/O	Function
CD2	12	13	I/O	When an external circuit gives the carrier detect delay time which is not within the device as required, this pin becomes the input pin for the external circuit output signal. In other cases (when using the delay time within the device, the data on the TS1 or TS2 is not digital "High"), this pin becomes the Carrier-Detect signal output.
RD1	13	14	0	The RD1 data is demodulated data from the received carrier and the RD2 is the input of the following logic circuits referred to in Figure 12. Usually, the RD1 data is
RD2	14	16	Ι	input directly to RD2. In some cases, as input data to RD2, the data that is controlled by NCU (Network-Control-Unit) etc. may be required in stead of the RD1 data.
CDR1	16	20	0	These two pins are the output (CRD1) and inverting input (CDR2) of the buffer operational amplifier of which noninverting input is connected to the built-in voltage reference, stabilized to variations in the supply voltage and
CDR2	17	21	Ι	temperature. See Figure 13. An adequate carrier-detect level can be set by selecting the ratio of R_8 and R_9 . Therefore, the loss in the received carrier level by phone-line transformer can be compensated by adjusting the ratio of R_8 and R_9 . $R_8 + R_9$ should be greater than 50 k Ω .
М	22	31	I	Answer/Originate mode select. During digital "High", the originate mode is selected. A low input selects the answer mode.
FT	23	32	I	This pin may be used for device tests only. During digital "High", the AO pin will be connected to receiving filter output instead of transmitting filter output.
TS1	27	36	I	RS/CS delay and carrier detect delay options referred to chapter about timing characteristics are selected by TS1 and TS2 inputs. Be careful that each delay can not be individually selected. If the other delay time unprovided within the device as option is required, input digital "High"
TS2	28	38	I	to the TS1 and TS2 pin and implement the external delay circuits to obtain the desired delay characteristics. In this case, the CD2 pin becomes not only the input for the external circuit output signal, but also the Carrier Detect output. See Figure 11.

♦ MODEM·MSM6926/46 ♦

Name	Pin No. RS GS-K	I/O	Function	


INPUT/OUTPUT

ĊS	6	3	0	Clear-to-Send signal output. The digital "High" level indicates the "OFF" state and digital "Low" indicates the "ON" state. This output goes "Low" at the end of a delay (RS/CS delay) initiated when $\overline{\text{RS1}}$ (Request-to-Send) goes "Low".				
RS1	7	4	I	Request-to-Send signal input. The digital "High" level indicates the "OFF" state. The digital "Low" level indi- cates the "ON" state and instructs the modem to enter the transmit mode. This input must remain "Low" for the duration of data transmission. "High" turns the transmitter off.				
XD	9	9	Ι	This is digital data to be modulated and transmitted via A _O . Digital "High" will be transmitted as "Mark". Digital "Low" will be transmitted as "Space". No signal sppears at A _O unless $\overline{RS1}$ is "Low".				
RD	10	10	0	Digital data demodulated from A _{IN} is serially available at this output. Digital "High" indicates "Mark" and digital "Low" indicates "Space". For example, under the follow- ing condition, this output is forced to be "Mark" state because the data may be invalid. • When CD2 (Carrier-detect) is in the "OFF" state.				
SG2	18	22	0	The SG1 and SG2 are built-in analog signal grounds. SG2 is used only for Carrier-Detect function. The DC voltage of SG1 is approximately 6 V, so the analog line interface must be implemented by AC coupling. See Figure 9. To make				
SG 1	20	24	0	impedance lower and ensure the device performance, it is necessary to put bypass capacitors on SG1 and SG2 in close physical proximity to the device.				
A _{IN}	21	26	Ι	This is the input for the analog signal from the phone line. The modem extracts the information in this modulated carrier and converts it into a serial data stream for presenta- tion at RD output.				
AO	25	34	0	This analog output is the modulated carrier to be condi- tioned and sent over the phone line.				




APPLICATION CIRCUIT


♦ MODEM·MSM6926/46 ♦



C ₀ , C ₁	0.047 μF	R ₂	51 kΩ		R ₆	(51 kΩ)	Receive signal level
C ₂	2.2 μF	R ₃	51 kΩ		R ₇	51 kΩ	
C ₃	1 μF	R ₄	51 k Ω		R ₈	(33 kΩ)	Carrier detect level
R ₁	600 Ω	R₅	(51 kΩ)	Transmit signal level	R۹	51 kΩ	

Note: The signal level on the AIN pin should not exceed -6 dBm.






(A) RS/CS delay, (B) CD/ON delay, (C) CD/OFF delay

Note: Supply voltage equals VD for all gates.


*: The desired delay can be realized by selecting the appropriate bits from 4020's outputs. The number of the bits is not always 3. Each delay can be set differently from built-in delays.

Figure 11 External Delays Connection

♦ MODEM·MSM6926/46 ♦



Ⅲ-A-26



OKI semiconductor MSM6927 CCITT V.23/ MSM6947 BELL 202

1200 BPS SINGLE CHIP MODEM

GENERAL DESCRIPTION

The MSM6927 and the MSM6947 are OKI's 1200 bps single chip modem series that trasmit and receive serial, binary data over a telephone network using frequency shift keyed (FSK) modulation.

The MSM6927 is compatible with CCITT V.23 series data sets, while the MSM6947 is compatible with BELL 202 series data sets.

These devices provide all the necessary modulation, demodulation, and filtering required to implement a serial, asynchronous communication link.

OKI's single chip modem series are designed for users who are not telecommunication experts and are easy to use cost effective alternative to standard discrete modem design.

CMOS LSI technology provides the advantages of small size, low power, and increased reliability.


The design of the integrated circuit assures compatibility with a broad base of installed low speed modems and acoustic couplers. Applications include interactive terminals, desk top computers, point of sale equipment, and credi verification systems.

FEATURES

- Compatible with CCITT V.23 (MSM-6927)
- Compatible with BELL 202 (MSM6947)
- CMOS silicon gate process
- Switched capacitor and advanced CMOS analog technology
- Data rate from zero to 1200 b/s
- Half duplex (2-wire)
- Receive Squelch delay and Soft-Turn OFF


- Selectable built-in timers and external delay timers possible
- All filtering, modulation, demodulation, and DTE interface on chip
- Crystal controlled oscillator on chip
- TTL compatible digital interface
- Low power dissipation 90 mW
- 28 pin plastic DIP package
- 44 pin plastic FLAT package

BLOCK DIAGRAM




♦ MODEM·MSM6927/47 ♦

PIN CONFIGURATION (TOP VIEW) 28 LEAD PLASTIC DIP PACKAGE (RS)



44 LEAD PLASTIC FLAT PACKAGE (GS-K)



* Both No. 17 pin and No. 39 pin are set to be at VA level by setting No. 33 pin at VA level.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Ratings	Unit	
Power supply	VA		-0.3 ~ 15		
voltage	VD	T 05°0	-0.3 ~ 7		
Analog *1 input voltage	VIA	T _a = 25°C With respect to AG or DG	-0.3 ~ VA + 0.3	v	
Digital *2 input voltage	VID		-0.3 ~ VD + 0.3		
Operating temperature	Тор	_	0~70	°c	
Storage temperature	T _{STG}		-55 ~ 15 0		

*1 CDR2, AIN

*2 X1, LT, \overline{CC} , $\overline{RS1}$, $\overline{RS2}$, XD, $\overline{CD2}$, RD2, \overline{SO} , TS₁ (TS), TS₂(\overline{ATE})

*³ $\overline{\text{CD2}}$ is I/O terminal.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	VA	With respect to AG	10.8	12.0	13.2	
Power supply voltage	VD	With respect to DG	4.75	5.00	5.25	v
-	AG, DG			0		9
Operating temperature	Тор	· .	0		70	°C
CRYSTAL				3.579545		MHz
R ₁		Transformer impedance = 600Ω		600		Ω
R ₂				51	x	
R ₃				51		
R ₄				51		
R ₅				51		kΩ
R ₆].		51		K32
R ₇				51		
R ₈		·		33		
R,				51		
C ₀ , C ₁				0.047		
C ₂]		2.2		
C ₃]	1.0			μF
C ₄]	0.01			
C ₅				10	× .	
C ₆				10		

Application circuits using above conditions are proviced in Figure 8.

DC AND DIGITAL INTERFACE CHARACTERISTICS

		(VA = 12	V ±10%, VD =	= 5 V ±5%	%, T _a = 0 ⁄	~ 70° C)	
Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Power supply current	IA	Ordinary		9.0	18.0		
	ID	operation		1.0	2.0	mA	
Input leakage current *1	HL	VI = OV	-10		10	μΑ	
	Чн	V _I = V _D	-10		10		
Input voltage *1	VIL		0		0.8		
	∨ін		2.2		VD	l v	
Output voltage *2	VOL	I _{OL} = 1.6 mA	0		0.4	Ţ	
	V _{OH}	I _{OH} = 400 μA	0.8 • VD		VD]	

*1 LT, \overline{CC} , $\overline{RS1}$, $\overline{RS2}$, XD, $\overline{CD2}$, RD2, \overline{SQ} , TS₁(TS), TS₂(\overline{ATE}) *2 CLK, \overline{CS} , RD, $\overline{CD1}$, $\overline{CD2}$, RD1

*³ CD2 is I/O terminal.

ANALOG INTERFACE CHARACTERISTICS

1. MSM6927

(VA = 12 V \pm 10%, VD = 5 V \pm 5%, T_a = 0 ~ 70°C)

	Standing in the local sector is not set of the local sector.	
Parameter Symbol Condition Min T	Тур Мах	Unit

Transmit Carrier Out (A0)

Carrier	Mark 1	fМ	6	1290	1300 -	1310	
frequency	Space 0	FS	^f CRYSTAL = 3.579545 MHz	2090	2100	2100	Hz
Output resistance		ROXA				200	Ω
Load resistar	nce	R _{LXA}		50		kΩ	
Load capacit	itance C _{LXA}					100	PF
Transmit leve	el	VOXA		4 6 8		8	*1 dBm
Output offse voltage	t	V _{OSX}		$\frac{VA}{2} \cdot 1 \frac{VA}{2} \frac{VA}{2} + 1$		V	
Out-of-band (referred to d level)		EOX	C ₁ = 0.047 μF	Refer to Figure 1		dB	

Receive Carrier Input (AIN)


Input resistar	nce	RIRA			100		kΩ
Receive signal level range		VIRA			-48	-6	
detect level	ON	V _{CD} ON		$R = 33 k \Omega^{*2}$		-43	*1 dBm
	OFF	V _{CD} OFF		R = 51 kΩ	-48		
Carrier detect hysteresis		H _{YS}		V _{CD} ON – V _{CD} OFF	2		dB

Receive Filter


Group delay distortion	D _{DL}	1100 ~ 2300 Hz	210	μS

Note: *1 0 dBm = 0.775 Vrms

*² The resistor values are typical.



♦ MODEM·MSM6927/47 ♦-



- • MODEM· MSM6927/47 •

2. MSM6947

(VA = 12 V ±10%, VD = 5 V ±5%, T_a = 0 \sim 70°C)

Parameter Symbol Condition Min Typ Max Unit							
	Parameter	Symbol	Condition	Min	Тур	Max	

Transmit Carrier Out (A0)

Carrier 1		fм	far	(1190	1200	1210	
frequency Space 0	· ·	Fs	fCRYSTAL = 3.579545 MHz		2190	2200	2200	Hz
Answer tone frequency		fA	ATE = "0"		2019	2025	2031	
Output resista	ance	ROXA					200	Ω
Load resistan	се	RLXA			50			kΩ
Load capacita	ance	C _{LXA}					100	PF
Transmit leve	1	Voxa			4	6	8	* ¹ dBm
Output offset voltage	t	Vosx			$\frac{VA}{2}$ -1	<u>VA</u> 2	$\frac{VA}{2}$ +1	v
Out-of-band e (referred to c level)		EOX		$C_1 = 0.047 \ \mu F$ Refer to Figure 4		dB		

Receive Carrier Input (AIN)

Input resistance RIRA		R _{IRA}		100		kΩ
Receive signa level range	I	VIRA		-48	-6	
Carrier ON detect level OFF	ON	V _{CD} ON	R ₈ = 33 kΩ*² R ₉ = 51 kΩ		-43	* ¹ dBm
	OFF	V _{CD} OFF	$H^{0} = 21 \text{ k}77$	-48		
Carrier detect hysteresis	t	HYS	$V_{CD} ON - V_{CD} OFF$	0.5		dB


Receive Filter


Group delay	DDL	1100 ~ 2300 Hz	210	μS
distortion	BOL	1100 2000 112	210	<u> </u>

Note: *1 0 dBm = 0.775 Vrms

*² The resistor values are typical.

♦ MODEM·MSM6927/47 ♦





DEMODULATED BIT CHARACTERISTICS

(VA = 12 V \pm 10%, VD = 5 V \pm 5%, T_a = 0 ~ 70°C) Parameter Symbol Condition Min Max Unit Тур Peak Back-to-back intersymbol ID over input signal 9 % distortion range -6 to -40 dBm, 511-bit test pattern. Back-to-back Bit error rate BER with $0.3 \sim 3.4 \text{ kHz}$ flat noise. Receive signal level -25 dBm. 511-bit 10⁻³ S/N 8 test (dB)11 10-5 pattern

Ш

TIMING CHARACTERISTICS

1. MSM6927

			(VA =	12 V ±1	0%, VD =	5V ±5%	6, T _a = 0	~ 70° C)
Parameter	Symbol	Condition	TS2	TS1	Min	Тур	Max	Unit
			0	0	195	200	205	
RS/CS		RS1 = "0"	0	1	25	30	35	
delay time	TRCON	$\rightarrow \overline{\text{CS}} = "0"$	1	0	65	70	75	
			1	1	External delay timer			
	T _{RC} OFF	RS1 = ''1'' → CS = ''1''	*	*	0		0.5	
			0	0	10		25	
CD/ON	T _{CD} ON		0	1	10		25	
delay time	1 CD ON		1	0	10		25	
			1	1	External delay timer			ms
	T _{CD} OFF		0	0	5		15	1115
CD/OFF			0	1	5		15	
delay time			1	0	5		15	
			1	1	Externa timer	al delay	۶	
Soft Turn-OFF time	т _{st}		*	*		10		
	TSQ	<u>SO</u> = "0"	0	0	145	150	155	
Receive Data Squelch		RS1 = "1"	0	1	145	150	155	
Delay Time	134	→ RD = "1"	1	0	35	40	45	
		Hold		1	Externa timer	al delay		

Refer to Figure 7.

Note: * Irrespective of 1/0 condition

♦ MODEM·MSM6927/47 ♦-

2. MSM6947


(VA = 12 V \pm 10%, VD = 5 V \pm 5%, T_a = 0 ~ 70° C)

			(
Parameter	Symbol	Condition	тѕ	Min	Тур	Max	Unit
	_	RS1 = "0"	0	175	180	185 /	
RS/CS Delay Time	TRCON	RS <u>1</u> = "0" → CS = "0"	1	Exter			
	TRCOFF	RS1 = "1" → CS = "1"	*	0 0.5			
CD/ON	-		0	15		35	
Delay Time	TCDON		1	Extern			
CD/OFF	-			10		20	ms
Delay Time	TCDOFF		1	External Delay Timer			
Soft Turn OFF Time	т _{st}		*		10		
Receive		<u>SQ</u> = ''0'	0		156		
Data Squelch Delay Time	T _{SQ}	RS1 = ''1' → RD = ' 1'' Hold	1	External Delay Tim		Timer	

Refer to Figure 7. Note: * Irrespective of 1/0 condition



TIMING DIAGRAM



♦ MODEM·MSM6927/47 ♦

PIN DESCRIPTIONS

Name	Pin No. RS GS-K I/O				I/0	Function	
POWER							
DG	15	19		Ground reference of VD (digital ground)			
AG	19	23		Ground reference of VA (analog ground)			
٧A	24	33		Supply voltage (+12 V nominal)			
VD	26	35		Supply voltage (+5 V nominal)			

CLOCKS

X1	1	41		Master clock timing is provided by either a series resonant crystal (3.579545 MHz $\pm 0.01\%$) connected across X1 and
X2	2	42		X2, or by an external TTL/CMOS clock driving X2 with AC coupling where X1 is left unconnected. See Figure 10.
CLK	3	43	0	873.9 Hz clock output. This clock is used to implement external delay circuits etc.

CO	N	Т	R	0	L
----	---	---	---	---	---

LT	4	44	I	Digital loop back. During digital "High", any data sent on the X _D pin will appear on the RD pin, and any data sent on the RS1 pin will immediately appear on the \overline{CS} pin. Any data demodulated from the received carrier on the A _{IN} pin will be the modulated data to implement the transmitted carrier. In this case, sending the transmitted carrier to the phone line depends on the \overline{CC} , but never on RS1.
.	5	2	I	During digital loopback, the data on this pin becomes a control signal for sending the transmitted carrier to the phone line in place of RS1.
RS2	8	8	Ι	When an external circuit gives the RS/CS delay time which is not within the device as required, this pin should be connected to the external circuit output. See Figure 11-1 or Figure 11-2 for MSM6927, MSM6947 respectively.

Name	Pii RS	n No. GS-K	I/O	Function			
CD1	11	12	0	The fast carrier detection output. This pin is internally connected to the input of the built-in carrier detect delay circuit. When an external delay circuit provides the delay time which is not within the device as required, the CD1 should be connected to the external circuit input. See Figure 11-1 or Figure 11-2 for MSM6927, MSM6947 respectively.			
CD2	12	13	I/O	When an external circuit gives the carrier detect delay time which is not within the device as required, this pin becomes the input pin for the external circuit output signal. In other cases (when using the delay time within the device, the data on the TS_1 (TS) or TS_2 is not digital "High"), this pin becomes the Carrier-Detect signal output.			
RD1	13	14	. 0	The RD1 data is demodulated data from the received carrier and the RD2 is the input of the following logic circuits referred to in Figure 12 and Figure 14. Usually, the			
RD2	14	16	Ι	RD1 data is input directly to RD2. In some cases, as input data to RD2, the data that is controlled by NCU (Network- Control-Unit) etc. may be required in stead of the RD1 data.			
CDR1	16	20	0	These two pins are the output (CRD1) and inverting input (CDR2) of the buffer operational amplifier of which noninverting input is connected to the built-in voltage reference, stabilized to variations in the supply voltage and temperature. See Figure 13. An adequate carrier-detect			
CDR2	17	21	Ι	level can be set by selecting the ratio of R_8 and R_9 . There- fore, the loss in the received carrier level by phone-line transformer can be compensated by adjusting the ratio of R_8 and R_9 . $R_8 + R_9$ should be greater than 50 k Ω .			
SO	22	31	Ι	When data rate is 1200 BPS and at half duplex operation on two-wire facilities, the delay function called as receiver- squelch is required. In case of four wire facilities, this function is not required usually. When digital "High" input to the \overline{SQ} pin, this function can be omitted.			
FT	23	32	I	This pin may be used for device tests only. During digital "High", the A_O pin will be connected to receiving filter output instead of transmitting filter output.			

◆ MODEM· MSM6927/47 ◆-

Both MSM6927RS (or GS-K) and MSM6947RS (or GS-K) have 28 (or 44) pins. The pin descriptions for these 28 (or 44) pins are same except those for No. 27 (or No. 36) pin and No. 28 (or No. 38). The pin descriptions for No. 27 (or No. 36) pin and No. 28 (or No. 38) pin are described as follows.

MSM6927


Name	Pi RS	n No. GS-K	I/O	Function
TS1	27	36	Ι	RS/CS delay and carrier detect delay options referred to in the chapter about timing characteristics are selected by TS1 and TS2 inputs. The receiver-squelch delay will be set at the same time. Be careful that each delay can not be individually selected. If the other delay time un-
TS2	28	38	I	provided within the device as option is required, input digital "High" to the TS1 and TS2 pin and implement the external delay circuits to obtain the desired delay characteristics. In this case, the CD2 pin becomes not only the input for the external circuit output signal, but also the Carrier Detect output. See Figure 11-1.

MSM6947


Name	Pin No. RS GS-K		I/0	Function
TS	27	36	Ι	When digital "Low" input to the TS pin, built-in RS/CS, carrier detect and receiver-squelch delay are provided. If the other delay time is required, by inputting digital "High" to this pin and implementing the external delay circuits, the desired delay can be realized. In this case, the CD2 pin becomes not only the input for the external circuit output signal, but also the Carrier Detect output. See Figure 11-2.
ATE	28	38	I	Answer Tone Enable input. When digital "Low" input to this pin and the $\overline{RS1}$ pin is in digital "Low" level, Answer Tone (~ 2025 Hz) is sent over the phone line via the AO pin.

INPUT/OUTPUT

<u>CS</u>	6	3	0	Clear-to-Send signal output. The digital "High" level indicates the "OFF" state and digital "Low" indicates the "ON" state. This output goes "Low" at the end of a delay (RS/CS delay) initiated when RS1 (Request-to-Send) goes "Low".				
RS1	7	4	I	Request-to-Send signal input. The digital "High" level indicates the "OFF" state. The digital "Low" level indi- cates the "ON" state and instructs the modem to enter the transmit mode. This input must remain "Low" for the duration of data transmission. "High" turns the trans- mitter off.				
XD	9	9	Ι	This is digital data to be modulated and transmitted via A_0 . Digital "High" will be transmitted as "Mark". Digital "Low" will be transmitted as "Space". No signal appears at A_0 unless $\overline{\text{RS1}}$ is "Low".				
RD	10	10	0	 Digital data demodulated from A_{IN} is serially available at this output. Digital "High" indicates "Mark" and digital "Low" indicates "Space". For example, under the following conditions this output is forced to be "Mark" state because the data may be invalid. When CD2 (Carrier-detect) is in the "OFF" state. When SO is in digital "Low" (two-wire facilities) and RS1 is in the "ON" state. During the receive data squelch delay at half duplex operation on two wire facilities. 				
SG2	18	22	0	The SG1 and SG2 are built-in analog signal grounds. SG2 is used only for Carrier-Detect function. The DC voltage of SG1 is approximately 6V, so the analog line interface must be implemented by AC coupling. See Figure 9. To				
SG1	20	24	ο	make these impedance lower and ensure the device per- formance, it is necessary to put bypass capacitors on SG1 and SG2 in close physical proximity to the device.				
A _{IN}	21	26	Ι	This is the input pin for the analog signal from the phone line. The modem extracts the information in this modu- lated carrier and converts it into a serial data stream for presentation at RD output.				
AO	25	34	0	This analog output is the modulated carrier to be condi- tioned and sent over the phone line.				




Ⅲ-A-48



Ⅲ-A-49


♦ MODEM·MSM6927/47 ♦


◆ MODEM· MSM6927/47 ◆



C ₀ , C ₁	0.047 μF	R_2	51 kΩ		R ₆	(51 kΩ)	Receive signal level
C ₂	2.2 μF	R ₃	51 k Ω		R ₇	51 k Ω	
C ₃	1 µF	R ₄	51 kΩ		R ₈	(33 kΩ)	Carrier detect level
R ₁	600 Ω	R ₅	(51 kΩ)	Transmit signal level	R,	51 kΩ	

Note: The signal level on the AIN pin should not exceed -6 dBm.






(A) RS/CS delay, (B) Receiver-squelch delay, (C) CD/ON delay, (D) CD/OFF delay

Note: Supply voltage equals VD for all gates.

- *1: The desired delay can be realized by selecting the appropriate bits from 4020's outputs. The number of the bits is not always 3. Each delay can be set differently from built-in delays.
- *2: In the case that the Receiver-dquelch delay is unnecessary, circuit (B) and this OR gate should be omitted and the output of the NOR gate should be connected to DC2 directly.

Figure 11-1 MSM6927 External Delays Connection

♦ MODEM·MSM6927/47 ♦-








Figure 12-1 MSM6927 Equivalent Logic Interface of the Integrated Modem

♦ MODEM·MSM6927/47 ♦



♦ MODEM·MSM6927/47 ♦-



OKI semiconductor MSM6948

SINGLE CHIP MSK MODEM

GENERAL DESCRIPTION

The MSM6948 is a single chip MSK (Minimum Shift Keying) modem which is fabricated by OKI's low power consumption CMOS silicon gate technology.

The modulator receives the data to be transmitted (SD) synchronized with the transmit timing clock (ST) generated by the on-chip clock generator. The signal, which is modulated by MSK method, is output.


The demodulator converts the received MSK signal to the received data (RD) by means of delay detection technique after limiting the band of the received MSK signal. This signal is input to the digital PLL and re-generated timing clock is output from the demodulator, synchronized with the RD.

FEATURES


- On-chip SCF (Switched Capacitor Filter)
- The transmit filter can be used as voice splutter filter.
- The receive timing re-generator has two different lock-in time performance options to be chosen from.
- On-chip oscillation circuit.

- Small numbers of external components for easy application.
- Wide application-wireless data equipment, MCA system.
- +5 V signal power supply.
- Low power consumption CMOS.
- 18 pin plastic DIP package.

BLOCK DIAGRAM



PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit	
Power Supply Voltage	V _{DD}	Ta = 25° C	-0.3 ~ 7		
Analog Input Voltage *1	VIA Referred to		-0.3 ~ V _{DD} + 3	v	
Digital Input Voltage *2	V _{ID}	AG or DG	-0.3 ~ V _{DD} + 0.3	1	
Operating Temperature	Тор	-	-25 ~ 70	°c	
Storage Temperature	Tstg	-	-55 ~ 150		

*1 TI, AI

*2 ME, SD, CF, CT, FT

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Bower Cumply Maltana	V _{DD}	Referred to AG or DG	4.75	5	5.25	.,
Power Supply Voltage	AG, DG	-	_	0	-	V
Operating Temperature	Тор	_	-25	25	70	°C
Crystal Resonant	^f X'TAL		3.6860	3.6864	3.6868	MHz
Data rate	Ts		-	1200	-	bit/s
C ₁	-	_	-	2.2	_	
C ₂	-		-	0.1	-	
C ₃		-	-	0.047	-	μF
C ₄	-	Depend on Load Imp	Dedance 1	for Ao O	utput	
C ₅		-	-	0.047	-	

Recommended Operating Conditions

DC and Digital Interface Characteristics

V_{DD} = 5 V ±5%, Ta = -25 ~ 70°C

				v ≟ 0 70,	10 20	
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power Supply Current	IDD	Normal Operating Condition	-	3	6	mA
Oscilating Frequency	^f MCK	^f X'TAL ⁼ 3.6864 MHz ±0.01%	3.6857	3.6864	3.6871	MHz
Input Leakage Current *1	ЧL	V _{IN} = O _V	-10	-	10	
Input Leakage Current	Чн	V _{IN} = V _{DD}	-10	-	10	μΑ
Input Voltage *1	VIL	-	0	-	0.8	
mput vonage	VIH	-	2.2	-	V _{DD}	
Output Voltage *2	VOL1	I _{OL} = 1.6 mA	0	-	0.4	
Output voltage	Vон1	l _{OH} = 400 μA	0.8 V _{DD}	-	V _{DD}	
Output Voltage *3	VOL2	$R_L > 50 k\Omega$	0	-	0.4	V
	Vон2	С _L < 20 рF	0.6 V _{DD}	-	V _{DD}	

*1 ME, SD, CF, CT, FT

*2 ST, RD, RT

*³ MCK

◆ MODEM· MSM6948 ◆-

Analog Interface Characteristics (V_{DD} = 5V \pm 5%, Ta = $-25 \sim 70^{\circ}$ C)

Transmit signal output (A_O)

Parameter	Symbol	Conc	lition	Min	Тур	Max	Unit
	fM	SD = "1"	FT = "1"	1199	1200	1201	
Carrier frequency	fS	SD = ''0''	ME= ''1''	1799	1800	1801	Hz
Carrier level	Vox	R _L ≥ 100kΩ	FT = ''1'' ME = ''1''	-2 1.74	0 2.19	+2 2.76	dBm Vp-p
Output voltage swing	VOPP	C _L ≤ 40PF	FT = "1" ME = "0"	2.2	3	_	Vp-р
Output resistance	ROX	fAO≤	4 kHz	_		1	kΩ
Load resistance	R _{LX}	-		100	-	—	K32
Load capacitance	C _{LX}	-			-	40	PF
Output DC voltage	V _{OSX}	-	-		$\frac{1}{2}V_{DD}$	$\frac{1}{2}V_{DD}+0.1$	v

Note: 0 dBm = 0.775 Vrms



Voice signal input (TI)

Voltage gain	GT	ν _{ΑΟ} /ν _{τι}		-2	0	+2	dB
Input signal level	VTI	_	FT = "1" ME= "0"		_	0	dBm
Input resistance	RTI	f _{TI} ≤4kHz		50	-		kΩ

◆ MODEM· MSM6948 ◆

Built-in Signal Ground (SG)

DC Voltage V _{SG} Without DC Load	<u>VDD</u> - 0.1 2	<u>V_{DD}</u> 2	V _{DD} + 0.1 2	v
--	-----------------------	----------------------------	----------------------------	---


Receive Signal Input (AI) and Demodulator

Input Resistance	RIR	f _{AI} ≦4 kHz		50	_	_	kΩ
Receive Signal Level	VIR	_		-30	_	0	dBm
Bit Error	BER S/N	8 dB	-	4 × 10 ⁻³	-	N/N	
Rate	DCR	(at AI)	12 dB	_	3 × 10⁻⁵		

Re-generated Receive Data Timing Clock Output (RT)

Data Bit Number	NPLL1	CF =	CT = "0"	 △θ	_	_	31	Bit
For PLL's Lock-in	NPLL2	"1"	CT = "1"	< 5°	—	_	65	DIL





PIN DESCRIPTION

Pin Name	Pin No.	Function							
X1	1	Crystal connection pins. A 3.6864 MHz crystal shall be connected. When an external clock is applied for MSM6948's oscillation source, it has to be input to X2. In this case, X2 has to be AC-compled by the capacitor							
X2	2	be input to X2. In this case, X2 has to be AC-compled by the capacitor of 200 pF. X1 shall be left open.							
МСК	3	3.6864 MHz $\pm 0.02\%$ clock output. This can be used for other devices under limited load conditions.							
ME	4	When digital "1" is put on this pin, MSK modulator output is connected to the input of transmit LPF. When digital "0" is put on, the input of transmit LPF is connected to TI that is voice signal input. The data put on ME terminal is synchronized with the negative edge of ST and input to internal logic as a control data. The positive edge of this synchronized data resets MSK modulator.							
SD	5	Transmit data input terminal. The data on this pin is synchronized with the negative edge of ST and input to MSK modulator as a actual transmit data. ST is synchronizing signal used for ME and SD. This is made from master clock and is usually 1200 Hz.							
ST	6	STSD							
SG	7	Built-in analog signal ground. The DC voltage is approximately half of VDD, so the analog signal interfaces of AI, AO and TI with peripheral circuits must be implemented by AC-coupling. To make this voltage source impedance lower and ensure the device performance, it is necessary to put a bypass capacitor on SG in close physical proximity to the device.							
AG	8	Analog ground. This pin should be common with DG at the system ground point as close as possible.							
DG	9	Digital ground. This pin should be common with AG at the system ground point as close as possible.							
ΤI	10	Voice signal input terminal. The signal input to this pin can be sent out to AO through the transmit LPF, the characteristics of which, gives the splutter filter for voice band signal. When this function is used, digital "0" must be input to ME. TI is biased internally to SG with about 100 k Ω .							

◆ MODEM· MSM6948 ◆-


Pin Name	Pin No.	Function						
		Transmit analog signal outpu and FT, AO is set to various						
		FT ME Transmit L	PF State	of AO				
		"1" "1" Power Or	The output of	MSK Signal				
		"1" "0"	Transmit LPF	Voice Signal				
		"0" "1" Power Dov		f Receive BPF vice Test Only)				
AO	11	"0" "0"		l Output ed to SG)				
		The state when FT and ME = data on FT changes to "1" f during about 12 ms and afte This delay time prevents AO transient time from power d	rom "O", AO remains to b r that, and AO will be swit from outputting meaning	e connected to SG tched to transmit LPF				
AI	12	Receive analog signal input t about 100 k Ω same as TI. R information in this signal and output.	eceive BPF and demodulat	tor extract the				
RD	13	Demodulated serial data out re-generated timing clock R		ized with the				
RT	14	Receive data timing clock ou digital PLL. Synchronizing to RT RD						

Π

Pin Name	Pin No.	Function						
CF	15	Receive data timing clock is re-generated by digital PLL of which phase correcting speed can be selected with CF. When digital "1" is put on CF and phase difference between receive data timing and RT is more than 22.5 degree, phase correcting speed is high. In this case, as the phase difference enters within 22.5 degree, that speed changes to low immediately. When digital "0" is input to CF, phase correcting speed of PLL remians to be low regardless of the phase difference Usually, CF is connected to digital "1".						
ст	16	PLL's lock-in characteristics can be sele put on CF, PLL requires max. 65 bit alt other hand, when digital "0" is input to 31 bit data.	CF, PLL ca	a pattern. On the				
		Equipment	СТ					
		Personal/MCA wireless terminals	"1"					
		MCA wireless bases	"0"					
FT	17	When digital "0" is input to this pin, tra	Control signal for the internal connection of AO. Refer to column AO. When digital "O" is input to this pin, transmit LPF enters in power down mode, but the output buffer operational amplifier remains to be active.					
VDD	18	+5 V power supply input terminal. This device is sensitive to supply noises as the switched capacitor techniques are utilized in plenty. By pass capacitor is indispensable to ensure the performance.						

♦ MODEM: MSM6948 ♦

HINTS FOR APPLICATION



OKI semiconductor

CHIP SET FOR BELL 212A MODEN

(0 \sim 300 bps or 1200 bps IN FULL OR HALF-DUPLEX MODE)

GENERAL DESCRIPTION

This is the chip set to realize the data communication between computers or terminals via telephone line in full or half-duplex mode at a rate of $0 \sim 300$ bps or 1200 bps.

This chip set consists of 6 LSIs. The MSM6950, MSM6928-06 and MSM61057 are OKI's original LSIs which are fabricated by OKI's low power CMOS silicon gate technology. The MSM80C31, MSM81C55 and MSM2764 are standard LSIs which can be sourced besides OKI.

Since this chip set provides most of all necessary functions for Bell 212A standard, only small number of MSIs, OP-amps and other components are required to make a complete modem set.

With this chip set, a modem which is compatible with the "Smartmodem 1200^{*}" can be realized easily by programming MSM2764 accordingly by customer.

In the data sheets following herewith, OKI can provide application circuits of a modem based on Bell 212A standard by using this chip set.

(This modem is hereafter called OKI PC MODEM 212A.)

Products Inc.,

FEATURES


LAIONEO				
Applied Netowrk:	Public Switched	2-wire Line		
Network Interface:	600 ohm Balan	ce	x	
DTE Interface:	RS-232C (refer	to 4-2.)		
Operating Mode:	Full-duplex or I	-lalf-duplex		
Low Speed Data Format:	Serial/Binary/A	synchronous; 7 or 8	8 data bits; 1 or :	2 stop bits; odd,
(0 ~ 300 bps)	even, or no pari	ty.		
High Speed Data Format:	Serial/Binary/A	synchronous;		
(1200 bps)	 7 data bits; 1 	or 2 stop bits; odd,	even, or fixed p	arity.
	•8 data bits; 1	or 2 stop bits; no p	arity.	
Modem Compatibility:	Compatible wit	h Bell System 103 o	or 212A modem	s, for asynchronous
	communication	, in originate or ans	wer mode.	
Receive Sensitivity:	-45 dBm typic	al		
Transmit Level:	-10 dBm typic	al		
Dialing Capability:	Touch-Tone and	d Pulse (10 pps) Dia	aling	
Command Buffer:	40 Characters		-	
Power Supply Voltage:	+5/5 V, +12/-	-12 V (RS-232C)		
< Additional High Speed Specific	rations >			
Input Data Rate:	1182 ~ 1212 b	06		
Line Data Rate:	1200 bps ±0.01			
 Modem to Terminal 	1200 003 ±0.01	70		
Data Rate:	1219 bps			
Carrier Frequencies:	Originate Mode		Answer Mode	
	Transmit:	1200 Hz ±0.01%	Transmit:	2400 Hz ±0.01%
	Receive:	2400 Hz ±0.01%	Receive:	1200 Hz ±0.01%
Received Signal Frequency:				
Tolerance:	±7 Hz			
Data Modulation:	4-level Differen	tial PSK at 600 bau	ld ±0.01%	
Encoding:	Dibit	I Phase S	hift	
	00	+90		
	01	0		
	10	180		
	11	-90		
Scrambler Polynominal:	$X = 1 + X^{-14} +$	X ⁻¹⁷		
Line Equalization:		function is provide	ed in receiver	
*Smartmodem 12		d trademark of Hay		ter

LIST OF CHIP SET


Ture Ne	Function	Power Dissipation Unit: mA				Package	
Type No.	Function	Min	Тур	Max	Conditon	DIP	FLAT
MCMCOEO	Angles Front Fod	-	12	20	+5 V	40 min	50 aia
MSM6950	Analog Front-End		11	20	-5 V	42 pin	56 pin
MSM6928-06	DSP for Demodulation	_	35	40		42 pin	60 pin
MSM61057	SYNC/ASYNC, Scramble/ Descramble	-	-	40		40 pin	60 pin
MSM80C31*1	Modulator, Hand-Shake, DTMF dialing	12	16	20	+5 V	40 pin	44 pin
MSM81C55 ^{*2}	I/O Port expander	-	-	5		40 pin	44 pin
MSM2764 ^{*3} or MSM27C64	ROM for MSM80C31	-	32	100 _		28 pin	_

*1 Refer to the MICROCONTROLLER DATABOOK.
*2 Refer to the MICROPROCESSOR DATABOOK.
*3 Refer to the MEMORY DATABOOK.






Ⅲ-A-69



II-A-71



◆ MODEM · 1200 bps CHIP SET ◆

♦ MODEM 1200 bps CHIP SET ♦

Pin No.	Circuit	Description	Direction
1	FG (AA)	Protective Ground	NA
2	TD (BA)	Transmit Data	To Modem
3	RD (BB)	Receive Data	From Modem
5	CS (CB)	Clear to Send	From Modem
6	DR (CC)	Data Set Ready	From Modem
7	SG (AB)	Signal Ground	NA
8	CD (CF)	Carrier Detect	From Modem
12	HS (CI)	High Speed Indicator	From Modem
20	ER (CD)	Data Terminal Ready	To Modem
22	RI (CE)	Ring Indicator	From Modem

Descriptions of Signal Interface (BD-25 Connector)

Additional Interface

15	ST2 (DB)	Transmit Data Element Timing	From Modem
17	RT (DD)	Receive Data Element Timing	From Modem
24	ST1 (DA)	Transmit Data Element Timing	To Modem



- MODEM · 1200 bps CHIP SET +

Components Table (1/3)

Chip Set; IC1, IC2, IC3, IC4, IC5, IC8

Name	Part Number	Note	Name	Part Number	Note
IC1	MSM61057RS		PC1	TLP521-1-A	Toshiba
IC2	MSM80C31RS		ARR1, 2	ERZ-C07DK151	Matsushita Denshi Buhin
IC3	MSM6928-06RS	DSP for Demodulator	RL1	NR-SD-12V	Matsushita Denko
IC4	MSM81C55RS		RL2	SY-12	Takamizawa
1C5	MSM2764	212A5Z	V1, 2	VR-61B-A	Shin Den Gen
IC6	MSM74HC273		Q1, 2	2SC372	
IC7	MSM74HC244		x	СХ0-042В	(11.0592 MHz) Kinseki
1C8	MSM6950RS	Analog Front-End	D1, 2	V06C	
1C9	HA17458PS	Hitachi	D3	1\$953	
IC10	MSM74HC74		D4~ 11	SEL1110R-Z	
IC11	HD74LS92	Hitachi			
IC12	MSM74HC74				
IC13	MSM74HC368		SW1	DYS-8	8-contacts DIP Switch
IC14	MSM74HC32		J1		6-Position Modular Jack
IC15	MSM74HC04		J2	DB-25SA-J4	DB-25 Connector JAE
IC16	MSM74HC02		Т	31222-1	Daiwa Denki
IC17	MSM74HC08				
IC18	MSM4049				
IC19	HD75188P	Hitachi		 	
IC20	HD75188P	Hitachi		· · · · · · · · · · · · · · · · · · ·	
IC21	HD75189P	Hitachi			
IC22	MSM4050				
IC23	TCM1520AP	Texas Inst.			

◆ MODEM · 1200 bps CHIP SET ◆-

Components Table (2/3)

Name	Value	Tolerance	Wattage	Name	Value	Tolerance	Wattage
R1	39 kΩ	10%	1/4 W	R25	3.3 kΩ	10%	1/2 W
R2	-			R26	300 Ω	1%	1/4 W
R3	39 kΩ	10%	1/4 W	R27	10 kΩ	10%	1/4 W
R4				R28	2.4 kΩ	10%	1/4 W
R5				R29	2.2 kΩ	10%	1/4 W
R6				R30	10 kΩ	10%	1/4 W
R7				R31	10 kΩ	10%	1/4 W
R8				R32	2.2 kΩ	10%	1/4 W
R9	1.2 kΩ	10%	1/4 W	R33	150 Ω	10%	1/4 W
R10	39 kΩ	10%	1/4 W	R34	10 k	10%	1/4 W
R11							
R12							
R13	10 kΩ	10%	1/4 W				
R14	100 kΩ	10%	1/4 W				
R15	-						
R16	10 kΩ	10%	1/4 W				
R17	5.1 kΩ	1%	1/4 W	RG1	10 kΩ x 8	10%	1/4 W
R18	100 kΩ	1%	1/4 W	RG2	10 kΩ x 8	10%	1/4 W
R19	620 Ω	1%	1/4 W	RG3	10 kΩ x 8	10%	1/4 W
R20	51 kΩ	1%	1/4 W	RG4	330 Ω × 8	10%	1/4 W
R21	620 Ω	1%	1/4 W	VR1	Max 50 kΩ	Variable Resistor	
R22	100 kΩ	1%	1/4 W	VR2	Max 50 kΩ	Variable Resistor	
R23	33 kΩ	1%	1/4 W	VR3	Max 100 kΩ	Variable Resistor	
R24	2.4 Ω	+50% -20%	1/4 W				

Components Table (3/3)


Name	Value	Tolerance	DC-rated Voltage	Name	Value	Tolerance	DC-rated Voltage
C1	10 µF	50%	>15 V	C25	0.1 μF	50%	>15 V
C2	10 µF	50%	>15 V	C26	0.22 μF	50%	>15 V
C3	10 µF	50%	>15 V	C27	0.22 μF	50%	>15 V
C4	10 µF	50%	>15 V	C28	0.1 µF	50%	>15 V
C5	10 µF	50%	>15 V	C29	0.1 μF	50%	>15 V
C6	10 µF	50%	>15 V	C30	0.1 μF	50%	>15 V
C7	10 µF	50%	>15 V	C31	1000 pF	20%	>15 V
C8	10 µF	50%	>15 V	C32	0.47 μF	20%	>60 V
C9	10 µF	50%	>60 V	C33			
C10				C34			
C11	1000 pF	20%	>15 V	C35			
C12	1000 pF	20%	>15 V	C36			
C13	1000 pF	20%	>15 V	C37			
C14	1000 pF	20%	>15 V	C38			
C15	1000 pF	20%	>15 V	C39			
C16	1000 pF	20%	>15 V	C40			
C17	1000 pF	20%	>15 V	C41			
C18	1000 pF	20%	>15 V	C42			
C19	1000 pF	20%	>15 V	C43			
C20	0.47 μF	50%	>15 V	C44			
C21	0.1 <i>µ</i> F	50%	>15 V	C45	0.1 μF	50%	>15 V
C22	0.1 µF	50%	>15 V	C46	0.1 μF	50%	>15 V
C23	0.022 µF	20%	>15 V				
C24	1 μF	50%	>15 V				

Π

♦ MODEM·1200 bps CHIP SET ♦


Initial Adjustment

Trimming for Reference Voltage



VR2 should be trimmed so that the DC voltage on pin 26 becomes +2.50 V.

Adjustment for Transmit/Receive Signal Level



First, connect a 600 Ω signal source to pin 3 and pin 4 of J1 (normally 1200 Hz).

Next, make the signal source level minimum and make the modem send the PSK transmit signal to the phone line through the hybrid transformer using the "ATS10 = 255D" command mentioned in section 6-5.

Then, tune VR3 so that the signal between pin 3 and pin 4 of J1 should become -10 dBm.

Stop the modem to send the transmit signal using the "ATCOS10 = 255D" command and set the signal level between pin 3 and pin 4 of J1 at -10 dBm by increasing the signal source output level.

Then, tune VR1 so that the signal on AIN (pin 27) should be +4 dBm.

Note 1: 0 dBm = 0.775 Vrms

The input impedance of a level meter used for measurments must be "High".


Note 2: The mode of the level meter should be "Balance" when measuring the signal level between pin 3 and pin 4 of J1.

"Unbalance" mode should be used when measuring the signal level on AIN (pin 27), AOUT (pin 30), TP1 and TP2.


Decision Point of Monitoring


Decision point monitoring is the practical evaluation method.

It can be easily performed by using XIC provided on the evaluation board and the external monitoring circuit.



At first, it is required to put a 22 pin – IC socket into XIC's holes by soldering. Figure-4 shows how to connect the external monitoring circuit (drawn in figure-5) through the XIC's socket.





II-A-80

◆ MODEM 1200 bps CHIP SET

OKI semiconductor

CHIP SET FOR 2400 bps FULL DUPLEX MODEM

(0 \sim 300 bps, 1200 bps or 2400 bps IN FULL OR HALF DUPLEX MODE)


INTRODUCTION TO OKI PC MODEM 224

This chip set allows computers and terminals to communicate via telephone lines with other computers and terminals by using the additional microprocessor as the controller through an RS-232-C port. It operates on-line in full-duplex at a rate of 2400, 1200, 0 - 300 bps. It is compatible with CCITT V.22-bis, V.22, Bell 212A modem system.

This chip set consists of 5 LSIs. MSM80C51-98/99 (MICROCONTROLLER: MCU), MSM-6928-07 (Digital Signal Processor: DSP), MSM6950 (Analog Front End: AFE) and MSM-61077 (Gate Array: GA) and this chip set is hereafter called OKI PC MODEM 224.


Figure 1 shows the typical configuration of the 2400 bps full-duplex intelligent modem system. It consists of two blocks; One is the controller, and another is the original MODEM. As an intelligent data communications system just like the Smartmodem 2400 (Hayes Microcomputer Products, Inc.), the controller analyzes and executes commands and sends results codes in optional English word or decimal digit form. Therefore, this controller plays the role of the command interpreter, and also sets up the status of the original MODEM operation.

The OKI PC MODEM 224 is the original MODEM designed to construct the intelligent high-performance modem system, hence it needs the controller whose role is to set up the status and to define the several kinds of modes of modem operation. The interface between OKI PC MODEM 224 and the controller is designed to have flexibility and also to be adjustable. Using this chip set and the controller, a low-cost and compact-size intelligent modem system at 2400 bps in full-duplex can be realized easily.



FUNCTIONAL BLOCK DIAGRAM


Figure 2 shows the functional block diagram of the OKI PC MODEM 224. It consists of two parts; One is the speed conversion, another is synchronous modem, so that the composite one operates as an asynchronous modem. OKI PC MODEM 224 consists of four LSI-chips; MSM80C51-98/99 (MICROCONTROLLER: MCU) is functioning as synchronous to synchronous conversion and modulation, MSM61077 is functioning as synchronous to asynchronous conversion and transceiver PLL, MSM6928-07 and MSM6950 are functioning as demodulation and analog front and (AD, DA, Filters), respectively.



Ⅲ-A-82


GENERAL CONTROL DATA FLOW

Figure 3 shows the schematic diagram of the control data flow. The data stream is divided into three groups; the first group is the parallel bit stream of approximate 3 bytes, that mainly control the operation modes of MSM80C51-98/99 (MICROCONTROLLER: MCU) and MSM6950, and that is the output port of MSM61077. The second one is the serial bit stream of 2 bytes, that define the status of MSM61077. The last one is the serial bit stream of 2 bytes, that are dealt as the input data of External Flags of DSP, and control the demodulation programing environments of MSM6928-07.



CONTROL DATA MAP

Figure 4 shows the control data map. Each map is represented by the elliptic circle, and is classified into the functional roles. The groups A-D correspond to each LSI chip.



1) Group A (MSM61077)

A-I)

Group A-I are fundamental CCITT V.24 interfaces, that are TD (Transmitted Data), RD (Received Data), $\overline{ST1}$ (transmitter timing from DTE), $\overline{ST2}$ (transmitter timing from DCE), and \overline{RT} (Receiver timing).

A-II)

Group A-II are received data outputs directly given from the demodulator, that are D1 (Internal RD. . .PSK), D0 (Internal RD. . .FSK). Those outputs are used when evaluating the demodulator performance, or synchronous modem operation.

A-III)

Group A-III are the serial control data inputs, that are SDATA (control DATA), GSTB (Strobe clock), SCLK (Shift clock). The input data of SDATA are 16 bits data stream, whose assignments are described in the General Description.

Group A	Name	1/0	Function	Note
	TD	1	Transmitted Data	
	RD	0	Received Data	
V.24 Interface (A-I)	ST1	I	Transmitter Timing	From DTE to DCE
	ST2	ST2 O Transmitter Timing		From DCE to DTE
	RT	ο	Receiver Timing	
Internal RD	D0	0	Internal RD (PSK)	
(A-II)	D1	0	Internal RD (FSK)	
	REQF	ο	Enable D0 and D1	Also enable RDIN (B-IV)
	SDATA	I	Data	
Gate Array	GSTB	I	Strobe Clock	
Status Control (A-III)	SCLK	1	Shift Clock	Same as SCLK in C-I

Table 1 Control data of Group A (MSM61077)

♦ MODEM· 2400 bps CHIP SET ♦-

2) Group B (MSM80C51-98/99)

B-I)

Group B-I are the modulation mode definitions, that are described briefly in the item of Control Data Table and also in details afterwards.

B-II)

Group B-II are the mode definitions of Asynchronous to Synchronous Speed Conversion, that are 1/2.3 (a rate of speed tolerance), SASO-2 (character bit length selection). They are described in details in the item of the General Description.

B-111)

Group B-III are the special signal detector outputs, that are TRCD (S1 data detection specified in CCITT V.22 bis, S158 (TRCD timer selection), US1D (Unscrambled Mark detection). The S1 data is detected by means of observing the threshold energy level at some frequencies points, and detection periods are selected to 50 msec or 80 msec by S158 according to the cases of handshake sequence and retrain sequence. The US1D is detected through the descramble operation.

B-IV)

Group B-IV are the descrambler output port assignments, that are REQF (Enable RDIN, D0-1), RDIN (descrambler output at DSP0=1, or descrambler input at DSP0=0), ACK (Latch clock for RDIN, D0-1). Those are used when detecting unscrambled or scrambled mark at the handshake sequence through the descrambler operation.

Group B	Name	1/0	Function	Note
	INRS	I	Enable Transmitter	FSK, PSK, DTMF, etc.
	FSPS	1	Tone Select	
	DTA	I	1	
	DTB	I		
Modulation Mode	МСРЗ	I	These pins define the several	
Definition (B-I)	DOP2	T	kinds of modulation modes. Please see the paper described	
	SCP1	1	in detail.	
	DSP0	1		
	DSS	I		
	A/O	I	Answer/Originate	
	1/2.3	I	Speed tolerance	+1.0%/-2.5% or +2.3%/-2.5%
Speed Conversion Mode Definition	SAS2	1	7	
(B-II)	SAS1	I	- Character Bit Length	
	SAS0	I		
	TRCD	0	S1 Data Detection	Specified in CCITT V.22-bis
Signal Detector Output (B-III)	S158	T	TRCD Timer Select	50 msec/80 msec
	US1D	ο	Unscrambled 1 Detection	
Descrambler Input/Output (B-IV)	RDIN	0	Descrambler Output (DSP0=1) Descrambler Input (DSP0=0)	
	АСК	0	Latch Clock for RDIN	Latch Clock for D0, D1 (A-II)

Table 2 Control data of Group B (MSM80C51-98/99)



3) Group C (MSM6928-07)

C-I)

Group C-I are the serial control data inputs, that are EXTFLG (control DATA), DSTB (Strobe clock), SCLK (Shift clock). The input data of EXTFLG are 16 bits data stream, whose assignments are described in details in the items of General Description and Appendix B.

C-II)

Group C-II are the data signal quality detector outputs, that are SQDA (Demodulator has no convergence), SQDB (threshold level detection of bit error rate).

Group C	Name	1/0	Function	Note
	EXTFLG	I	Data	
DSP Control (C-I)	DSTB	I	Strobe clock	
	SCLK	I	Shift clock	Same as SCLK in A-III
SQD Output	SODA	0	Data signal quality	No convergence
(C-II)	SQDB	ο	Data signal quality	Threshold level

Table 3 Control data of Group C (MSM6928-07)

4) Group D (MSM6950) D-1)

Group D-I are the status control data, DT (formation of call progress tone loop), PT (formation of DTMF tone loop), LT (formation of analog loop back), GT (guard tone selection), A/O (Answer/originate). Those are described in details in the item of General Description.

Group D	Name	1/0	Function	Note
	DT	I	Call progress tone loop	
	РТ	1	DTMF tone loop	
AFE Status Control	LT	I	Analog loop back	
(D-I)	GT	I	Guard tone select	
	MODE	I	Answer/originate	

Table 4 Control data of Group D (MSM6950)

FEATURES OF OKI PC MODEM 224

- CCITT V.22-bis (2400, 1200).
- CCITT V.22 (1200, 600)
- Bell 212A (1200, 300 bps).
- Synchronous Mode operations; 2400, 1200, 600 bps +/- 0.01%.
- Asynchronous mode operations; 2400, 1200, 600 bps +1%, -2.5% (+2.3%, -2.5%) 0-300 bps (FSK).
- Character length; 8, 9, 10, 11 bits.
- 2w-full duplex, and half-duplex.
- DTE interfaces of V.24 are TTL compatible.


- Included powerful Adaptive Equalizer.
- Tone transmitting capability; DTMF tone Guard tone (550,1800 Hz) Answer back tone (2100, 2225 Hz)
- Test loop facility; Digital loop, Analog loop, Remote Digital loop.
- All CMOS chips.
- Power Supplies; +5.0V, -5.0V.
- Typical Power Dissipation; 500 mW.

		Powe	^r Dissipa	Package			
Type No.	Function	Min	Тур	Max	Condi- tion	DIP	FLAT
11010050		-	12	20	+5 V	40	50
MSM6950	Analog Front End	_	11	20	-5 V	42 pin	56 pin
MSM6928-07	DSP for demodulation, Adaptive equalizer and AGC control	_	35	40	+5V	42 pin	60 pin
MSM61077	Timing PLL, Random logic, Speed conversion	·	_	40	+5 V	_	60 pin
MSM80C51- 98/99	Modulator, Scrambler/descrambler Speed conversion	12	16	20	+5V	40 pin (–98)	44 pin (–99)

LIST OF CHIP SET

Table 5





Ⅲ-A-90

OKI PC MODEM 224 APPLICATION CIRCUIT




Figure 6 OKI PC MODEM 224 Application Circuit

INTERFACE SIGNAL DESCRIPTION

_

Interface	1/0	Description										
		MSM6950 (MSM6950 (AFE) mode definition.									
DT	1	Operation mode					,	DT	РТ	GT	LT	MODE
· · · · · · · · · · · · · · · · · · ·		ORIGINA	TE (Transı	nit—Lov	vband)			1	1	x	0	0
РТ	1	ANSWER	(Transmit —Highban		No gua	arc	tone	1	1	x	0	1
		Note: Gua		hall	Guard	tc	one; 550 Hz	0	0	0	0	1
LT	1		en DT=PT		Guard	tc	one; 1800 Hz	0	0	1	0	1
		DTMF ton	e, Answer	Tone				0	1	1	0	x
GT	1	Analog log	n haak		Highba	an	d	x	x	х	1	0
MODE	1	Analog loo	р раск		Lowba	ano	d	x	×	x	1	1
·											N	ote 4
A/O	I		inate selec (Transmit (Transmit-	—Lowba								
INRS	1		0; Transmitter enable 1; Transmitter disable									
FSPS	ľ	0; FSK modulation, Answer tone, DTMF tone 1; PSK, QAM modula						dulat	ion			
DTA	I	DTB/DTA	0	1			DTB/DTA		0			1
DTB		0	DTMF	FS	к		0	Reve	Reversals (Note 2) Data			
BIB	•	1	Answer	FSK (I	mark)		1	S1 data (Note 1) Mar				Mark
МСР3	1					1	Scrambler/d	escran	nbler	instig		
							0; OFF	1; ON	1		N	ote 3)
DOP2	1	○ DTMF tor Refer to	ne (DTA = Table 6	0, DTB	= 0)	● See DSS column						
SCP1	1	 ○ Answer to Refer to 	ne (DTA = Table 7	= 0, DTE	1 = 1)		Scrambler co 0; Unscrar 1; Scramb	amble				
DSP0	1	Descrambl 0; Undes					Descrambler 0; Undesci 1; Descran	amble				
X		at Note 2) Re Note 3) To inp mu Note 4) Wh	1200 bps. versals: A detect a se ut. During st be Low.	lternatin equence Handsh	g binary of 64 co ake and	ons R	e double dib nes and zero ecutive ones emote DC L E assignment	s. and to oop in	o inve Istiga	ert the tion,	e nex MCP	t 3

♦ MODEM · 2400 bps CHIP SET ♦


Interface	1/0	Description									
DSS	1	Data signalling rate (Valid when PSK m	selection odulation)								
		Data	signalling rate	· · · ·	DSS	D0P2].				
			QAM		0	0	1				
		2400 bps	Special Signa (invalid whe		0	1					
		1200 bps	PSK (4 pha	ses)	1	0					
		600 bps	PSK (2 pha	ses)	1	. 1	Refer to 10 for de				
1/2.3	1	Speed conversion to 0; +1.0% -2.5%									
RESET	I	Reset 0; Normal operat 1; Reset	0; Normal operation								
S158	1	0; 50 msec (Hand	Timer selection of S1 data detection 0; 50 msec (Handshake) 1; 80 msec (Retraining start signal detect)								
SAS2	1	Character bit lengt	n select								
		Ope	ration mode		SAS2	SAS1	SAS0]			
		Susshingson	1		0	0	0				
SAS1	1	Synchronous			0	0	1				
			BELL	9 bits	0	1	0				
			BELL	10 bits	0	1	1				
			Asynchronous		8 bits	1	0	0			
SAS0	1	Asynchronous	ссітт	9 bits	1	0	1				
				10 bits	1	1	0				
				11 bits	1	1	1				
FCD	0	Fast carrier detection 0; CD – ON 1; CD – OFF	on Not	e) Carrier using th Figure 6	ne discret		st be pro nents. Ref				
SQDA	0	Signal quality deter (Retrain request) 0; Normal qualit 1; Abnormal qua	y	nal functior	ר)						

Π

Interface	1/0	Description
SQDB	0	Signal quality detector B (Optional function) (Bit error rate) 0; BER (predictive) is under 10 ⁻³ /10 ⁻⁴ 1; BER (predictive) is over 10 ⁻³ /10 ⁻⁴ - See SQDC in Table 9.
TRCD	0	S1 data detector output 0; Not detect 1; Detect Received signal TRCD 1 = 0 1 = 0
US1D	0	Unscrambled mark detect output To detect unscrambled mark (digital "1") for 154 ms. D0 Unscrambled "1" US1D (Valid when FCD = "0")
ACK	0	Latch clock for D0, D1, RDIN. (Valid when REQF = 1) ACK REQF D0, D1, RDIN $\tau >> 20\mu \sec$
REQF	0	Status indicator of D0, D1 and RDIN data 0; Invalid 1; Valid
D0	0	Internal RD (PSK) (Undescrambled RD) 0; Space 1; Mark
D1	0	Internal RD (FSK) 0; Space 1; Mark

♦ MODEM · 2400 bps CHIP SET ♦-

Interface	1/0	Description
RDIN	0	Descrambler input/output DSPO = 0; RDIN is the undescrambled data. DSPO = 1; RDIN is the descrambled data.
TD (V.24 interface)	ł	Transmitted data 0; Space 1; Mark
ST1 (V.24 interface)	I	Transmitter signal element timing input (to MODEM)
ST2 (V.24 interface)	0	Transmitter signal element timing output (from MODEM)
RD (V.24 interface)	0	Received data 0; Space 1; Mark
RT (V.24 interface)	0	Receiver signal element timing output (from MODEM)
AOUT	0	Transmit analog signal output (to phone line)
AIN	1	Receive analog signal input (from phone line)



Interface	1/0	Description					
+5 V		Positive power supply					
-5 V		Negative power supply					
GND		Ground, 0V					

Note) Higher dual power supplies, for instance, ±12V may be necessary for the analog line interface circuit when the transmit and receive analog signal level cannot be satisfied with ±5V power supplies.

♦ MODEM · 2400 bps CHIP SET ♦---

MCP 3	DOP 2	SCP 1	DSP 0	Symbol	Lowband Frequency	Highband Frequency
0	0	0	0	1	697 Hz	1209 Hz
0	0	0	1	2	697	1336
0	0	1	0	3	697	1477
0	0	1	1	4	770	1209
0	1	0	0	5	770	1336
0	1	0	1	6	770	1477
0	1	1	0	7	852	1209
0	1	1	1	8	852	1336
1	0	0	0	9	852	1477
1	0	0	1	0	941	1336
1	0	1	0	*	941	1209
1	0	1	1	#	941	1477
1	1	0	0	А	697	1633
1	1	0	1	В	770	1633
1	1	1	0	С	852	1633
1	1	1	1	D	941	1633

Table 6 DTMF Tone

Table 7 Answer Tone

MCP 3	DOP 2	SCP 1	DSP 0	Answer Tone Frequency
_	_	-	0	2100 Hz
_	-	-	1	2225 Hz

No.	Name	Description
D0	TESTA	 0; Normally set at digital "L" level. 1; Test mode. In the testing mode of this I.C., digital "H" have to be applied
D1	DSS1	Data signalling rate select 0; 2400 bps 1; 1200/600 bps (refer to D7)
D2	SDCLP	Enable GASAS, SWLA, SWLB 0; Disable note 1) 1; Enable
D3	GA123	Speed conversion tolerance selection 0; +1%/-2.5% 1; +2, 3%/-2.5%
D4	GAVB	Speed conversion method selection 0; CCITT 1; Bell
D5	CD1	Receive timing PLL control 0; Free run 1; Normal operation
D6	CD2	Lock in time control of receive timing PLL O; Slow 1; Fast
D7	DSSO	Data signalling rate select 0; 1200 bps 1; 600 bps
D8	GADC	Received Data (RD) select 0; Asynchronous (Receiver speed converter output) 1; Synchronous (Direct demodulator output) Note
D9	GASAS	Speed conversion control 0; Asynchronous (Enable speed converters) 1; Synchronous (Disable speed converters)
D10	GALSHS	Transmission mode control for AFE (6950) 0; 600/1200/2400 bps 1; 300 pbs, DTMF, Answer Tone Note
D11	GASLSH	Originate or answer mode select 0; Answer (Transmit — Highband) 1; Originate (Transmit — Lowband)

Table 8 MSM61077 Serial Control Data Table

♦ MODEM · 2400 bps CHIP SET ♦

No.	Name			Description	
D12	SWLA	Character	bit length	(Asynchronous mode)	
D13	SWLB	SWLB	SWLA	Character Length	
		0	0	8 bits	
		0	1	9 bits	
		1	0	10 bits	
		1	1	11 bits	
D14	STA	Transmit	element tin	ning select	
D15	STB	STB	STA	Transmit timing	
		0	0		
		0	1	<u>ST</u> 2	
		1	0	ST ₁	
		1	1	RT	
		L	Ld		

Note 1) When SDCLP=0, don't change GASAS, SWLA, and SWLB. Keep the previous status. If changing GASAS, SWLA and SWLB when SDCLP=0, mis-operating may happen in the IC.

Note 2) In case of receiving FSK signal, GADC must be HIGH. In case of synchronous operation (PSK, QAM), Both GADC and GASAS must be HIGH. In case of asynchronous operation (PSK, QAM), Both GADC and GASAS must be LOW. Note 3) Speed converters mean SYN/ASYN and ASYN/SYN converters.

Note 4) When GADC=1, if GALSHS=1, RD is demodulated FSK signal. if GALSHS=0, RD is demodulated PSK or QAM signal.

No.	Name			D	escriptior	ı	
D0	XFCD	0; OF	rier detect) FF (Set 0 w V (Set 1 w	hen FCI	<u>D</u> = 1)	ulator	
D1	ТАРН	AEQL op 0; Ac 1; Ho		ntrol			
D2	DSS0	Demodula	lator data signalling rate select				
D3	DSS1	DSS1	DSS0		Мо	de	
		0	0	16 \	values	2400 has	
		0	1		AM	2400 bps	
		1	0	4 pha	se PSK	1200 bps	
		1	1	2 pha	se PSK	600 bps	
		Note) N	ot related	to FSK	mode.		
D4	EGC0	AEGL tap	o coefficier	t contro	bl		
D5	EGC1	EGC1	EGC0	α	See Ap	pendix B.	
		0	0	α1			
		0	1	α2			
		1	0	α3			
		1	1	α4			
		L		Note) a	΄ α ₄ = 0 (Τε	p hold)	
D6	AQID	0; Re:	equalizer (/ set (Set the rmal opera ndix B.	center			
D7	PLCR	Carrier PL 0; Res 1; No		tion			

Table 9 MSM6928-07 Serial Control Data Table

♦ MODEM 2400 bps CHIP SET ♦

No.	Name	Description							
D8	PLEN	Carrier PLL enable 0; Disable 1; Enable							
D9	SANSORG	Originate/answer mode select for receiver 0; Answer (Receive – Lowband) 1; Originate (Receive – Highband)							
D10	AGCT0	AGC circuit control coefficients							
D11	AGCT1	AGCT1 AGCT0 β See Appendix B.							
		0 0 β ₁							
		$0 \qquad 1 \qquad \beta_2$							
		1 0							
		β_3							
D12	SODC	Threshold level selection for SQDB 0; High (~10 ⁻³) NOTE) Does not mean to measure 1; Low (~10 ⁻⁴) the bit error rate itself. See Appendix B.							
D13	SQDEN	LPF accumulate register clear for SQDA and SQDB (signal quality detecter) 0; Normal operation 1; Reset See Appensix B.							
D14	TRCDC	Threshold level for S1 data detection 0; Low (Handshake) 1; High (Retrain)							
D15	XFCD1	DSP software reset except for AGC control 0; Normal operation 1; Reset							

Π

Table 10 shows the summary of transmitter mode definition. Table 11 shows the category of control data.

In table 11, Initial Installation means the initialization procedure at power ON, or at make up call. Call Progress means dialing procedure concerning the transmitting DTMF tone and detecting call progress tones. Handshake means Handshake sequence specified in the CCITT recommendation or BELL 212A Critera. Test Loop means testing procedure specified in the CCITT recommendation or BELL 212A Critera.

Monitor means the output signals which the controller should observe during handshake sequence or data mode. Each control data is classified into these categories, and some of control data belong to different categories in duplicate.

Please note that each control data will be mainly controlled in each procedure, but in special case, may be controlled in other procedure.



Table 10 Transmitter Mode Definition Table

X : Irrespective of 1/0

1: Logical High 0: Logical Low

		~		5000	DTA	0.70			00004	0.000	:		GA	
Op	erations		INRS	FSPS	DTA	DTB	MCP3	DOP2	SCP1	DSP0	DSS	DSS1	DSS0	GALSHS
Tra	Transmitter Disable		1	x	x	x	x	x	x	x	x	×	x	x
DT	DTMF Tone		0	0	0	0	See table 6			x	×	x	1	
Ans	Answer Tone		0	0	0	1		See table 7			x	X	x	1
	FSK	300 bps	0	0	1	0	x	×	x	×	x	×	x	1
Ψ		600 bps	0	1	1	0	1	1	1	1	1	1	1	0
DATA	PSK	1200 bps	0	1	1	0	1	0	1	1	1	1	0	0
	QAM	2400 bps	0	. 1	1	0	1	0	1	1	0	0	x	0
		04 1 *		0	0	0	x	1	1	0	0			
		S1 data*	0	1	0	1	0	1	0	x	0	0	x	0
Signal			0	1	1	1	0	0	0/1	x	1	1	0	0
Special Signal	PSK	USR/SCR-1*	0	1	1	1	0	1	0/1	x	0	0	X	0
S			0	1	0	0	0	0	0	x	1	1	0	0
		Reversals*	0	1	0	0	0	1	0	x	0	0	x	0

* When DOP2 = 1 and DSS = 0, Data Signalling Rate between DTE and Modem is at 2400 bps.

But, Modulation Rate is maintained at 1200 bps. These mode shall be difined in the handshake sequence.

		Initial Installation	Call Progress	Hand- shake	Test Loop	Monitor	Notes
	DT		0	0			DTMF Tone Loop, Dial Tone Loop, with or without
	РТ		0	0			Guard Tone.
	LT				0		When LT = 1, AC Loop will be formed in 6950.
	GT	0					
	MODE	0					
	A/0	0			0		When AC Loop Test, Transmitter mode must be in reverse.
	INRS		0	0			
	FSPS		0	0			
	DTA		0	0			
	DTB		0	0			Transmitter mode definition
	MCP3		0	0			• DTMF, Answer Tone,
	DOP2		0	0			• FSK, PSK, QAM
	SCP1		0	0			Unscramble, Scramble Mark
	DSP0		0	0		1	Data Signalling Rate
~	DSS		0	0			
Parallel Control Data	1/2.3	0					
	RESET	0					
0	S158			0			S158 shall be controlled as same as TRCDC.
Ju t	SAS2	0					_
ŏ	SAS1	0					-
e	SAS0	0					
Iral	FCD					0	FCD status shall be always sensed in real-time.
Ра	SQDA					0	Controller should observe SQD output frequently in
	SQDB					0	order to request Retrain sequence if necessary.
	TRCD					0	In Data mode, US1D shall be used to detect RDL
	US1D					0	requirement.
	ACK REQF					0	
	D0					0	By observing D0, D1, and RDIN at the same time, Controller can recognize whether received signal is
	D0			·····		0	
	RDIN			· · · · · · · · · · · · · · · · · · ·		0	unscramble-1, scramble-1 or FSK mark.
	TD			0		0	-
	ST1			0		0	These signals are V.24 interfaces.
	ST2			0		0	Controller shall intermediate to accomodate these
	RD				,	0	signals to the proper V.24 interface timing and status.
	RT			0		0	
	AOUT			<u> </u>		+	Analog input and output in 6950.
	AIN						
	/ \//\	L			L	<u> </u>	<u> </u>

◆ MODEM·2400 bps CHIP SET ◆

Table 11 Category of Control Data

Ξ



		Initial Installation	Call Progress	Hand- shake	Test Loop	Monitor	Notes
	TESTA	0					TESTA must be Logical Low.
	DSS1			0			
	SDCLP	0					
æ	GAL23	0					
Serial Control Data	GAVB	0					
-	CD1			0			
2	CD2			0			Timing PLL of demodulator.
5	DSS0	1		0		×	
2	GADC			0	,		
Ø	GASAS	0		· · · · · · · · · · · · · · · · · · ·			
20	GALSHS		0	0			GALSHS controls write clock of 6950.
٢	GASLSH	0			0		When AC Loop Test, GA mode must be in reverse.
Ĵ	SWLA	0		The second s			
	SWLB	0					
	STA	0			0		
	STB	0			0		In RDL, both STA and STB shall be Logical High.
	XFCD			0			XFCD equals to negative logical state of FCD.
	ТАРН			0			Tap hold control for AEQL.
	DSS0			0			Data signalling rate of PSK/QAM demodulator in DSP.
9	DSS1			0			These are no relationship with FSK demodulator in DSF
Uata	EGC0			0			
5	EGC1			0			Adaptive EQL control
2	AQID			0			
5,	PLCR			0	•		
-	PLEN			0			Carrier PLL control
Serial Control	SANSORG	0			0		
ň	AGCT0			0			
2	AGCT1	1 1		0			AGC control
<u>ר</u>	SQDC	0	-				
	SQDEN			0			SQD control
	TRCDC	1		0	······································		
	XFCD1			0			

HANDSHAKE SEQUENCE

Figure 7 to Figure 14 show the timing charts of control data in the Handshake Sequences as follows.

Figure 7	2400 bps	Orig. Modem	CCITT
Figure 8	2400 bps	Ans. Modem	CCITT
Figure 9	1200 bps	Orig. Modem	CCITT
Figure 10	1200 bps	Ans. Modem	CCITT
Figure 11	1200 bps	Orig. Modem	BELL
Figure 12	1200 bps	Ans. Modem	BELL
Figure 13	300 bps	Orig. Modem	BELL
Figure 14	300 bps	Ans. Modem	BELL

The timing charts of control data in CCITT 600 bps Orig./Ans. are same as those in CCITT 1200 bps Orig./Ans. except for data signalling rate assignments. In CCITT 600 bps, data signalling rate assignments, (DSS1, DSS0) of GA, (DSS1, DSS0) of DSP, and (DSS, DOP2) of MCU are logical high each other.

Before studying Handshake, please read the CCITT recommendations of V.22 and V.22-bis, also BELL 212A Critera carefully !!!

Supplementary Comments about Handshake Sequence.

(Originate Modem)

- 1) Originate modem shall wait the answer tone transmitted from the answer modem after dialing procedures. The answer tone detector of 2100 Hz is not incorporated in this chip set, therefore, carrier detection circuit is functioning as the detector. But the answer tone of 2225 Hz will be correctly detected by FSK demodulator in DSP through D1 output pin installed at GA.
- 2) AGC control should start after XFCD turning OFF to ON. After 20 ms, AGC output level deviation will be converged within a limited range.
- 3) In CCITT mode, Carrier PLL control of PLEN and PLCR should be controlled 20 ms later at the head of unscramble-1 in order to detect unscramble-1 correctly.
- 4) There are two methods to recognize unscramble 1. One is to observe US1D output, and the other is to observe D0 output.
- 5) AEQL control should start 100 ms after the end of S1 data (2400) or the end of unscramble-1 (1200). Because it takes 100 ms for timing PLL to be locked in a tolerance range.

♦ MODEM 2400 bps CHIP SET ♦-

6) In 2400 bps establishment, after recognizing S1 data each other, Data Signalling Rate for DTE shall be changed to 2400 bps. From this time, Data Signalling Rate of GA will be changed to 2400 bps, and also Data Signalling Rate between GA and MCU will be changed to 2400 bps. Transmitter should, however, transmit the signal of S1 data or scramble-1 at 1200 bps. At this time, special signal transmitting mode is prepared. When DOP2=1 and DSS=0, Data Signalling Rate is at 2400 bps, but modulation is maintained on 4 phase at 1200 bps. In this case, transmitter decimates the incoming signal at 2400 bps, and keeps modulation on 4 pahse PSK at 1200 bps.

(Answer Modem)

Generally speaking, Answer modem should adopt own data signalling rate to the opposite modem (Originate modem). Therefore, Answer modem must observe the several kinds of incoming signals at the same time because Answer modem can't know whether Originate modem is set on 300 bps, 1200 pbs, or 2400 pbs. In this case, the first judgement will be decided when detecting the first incoming signal, that is S1 data, scramble-1, or FSK mark (1270 Hz).

In this situation, when DSPO is set on High, S1 data, scramble-1, and FSK mark can be detected at the same time through TRCD, RDIN, D1 outputs, respectively.

- 2) In Answer modem, AGC control, carrier PLL control, and AEQL control are almost same as those of Originate modem, but those control sequences are not separated unlike the Originate modem. As shown in the timing charts, each sequence should be controlled orderly (control after control).
- 3) In 1200 bps/BELL establishment, scramble-1 signal should be detected while transmitting Answer tone. In this case, the state of DSP0 concerning to descrambler control will be neglected because of Low state of FSPS. Hence, descrambler is uncontrollable externally at this time. But, if DSP0 is set on High before FSPS turning to OFF, the previous state (that is logical High) of DSP0 will be memorized in MCU, and as the result, descrambled output data will appear at RDIN.
- 4) In FSK receiving, the control sequence concerning about carrier PLL, timing PLL and AEQL of demodulator will not be cared.
- 5) In Data mode, US1D output shall be used as interrupt signal for controller to reply remote DC loop test requirement of the opposite modem.


CONTROLLER FOR COMMAND INTERPRETTING AND HANDSHAKE SEQUENCING, PHONE LINE INTERFACE

The chip set provides only the original MODEM functions as described, therefore, it is necessary to implement the controller with software, some network control circuit and phone line interface.

Figure 6 (Application circuit) includes only the original MODEM functions, and does not show the additional functions which are required to realize the stand-alone MODEM.

Figure 15 shows one example of the block diagram for it.


OKI wishes to support customers for the design of the whole modem, and intends to provide an example of the controller and command interpretter with software.



♦ MODEM · 2400 bps CHIP SET ♦

APPENDIX A

Figure A-1 shows the example of the interface circuit between the controller and the OKI PC MODEM 224. The main function of this circuit is to convert the serial bits stream into the parallel bits stream. MSM82C55 acts as to expand the output port of the controller, that is 1 byte to 3 bytes. And some gates, latch (HC574F) are auxilially prepared to supply the diagnostic signals (TRCD, US1D, ... etc) to the controller.



.

Figure A-1 An example of the interface circuit between OKI PC MODEM 224 and controller

Ⅲ-A-127

APPENDIX B


Figure B-1 shows the functional block diagram of the demodulator (MSM6928-07).

In many cases, the demodulator functions are masked and uncontrollable, therefore, their performance largely depends on the chip itself. In case of the OKI PC MODEM 224, however, some blocks in the Fig. B-1 are controllable and adjustable to adapt the demodulating environment with flexibility, so that the demodulation performance, that is the convergence ability of the adaptive equalizer, or bit error rate, could be improved.

The OKI PC MODEM 224 allows the following functions to be controllable and adjustable.

- 1) AGC Control
- 2) Signal Quality Detector
- 3) Carrier PLL
- 4) Adaptive Equalizer

Items of 1), 2), 4) are described in details as follows.




♦ MODEM· 2400 bps CHIP SET ◆

(I) AGC Control

Figure B-2 shows the schematic explanation of the AGC control given to the AFE through DSP output port. These control are done by the following processes.

- 1) Calculating the carrier power of the present input signal.
- 2) Comparing the power value with the predetermined reference value (Vref).
- 3) Feeding the subtracted value back to the AFE.

When the FCD (carrier detection) turn OFF to ON, the error value is immediately fed back to the AFE to chase the input signal. But, when the input carrier level become into the steady, we had not better control the error value frequently because DSP could follow the carrier deviation sensitively even though it might be the instant carrier loss or its ripple. Therefore, the feed back quantity should be decreased at that time. Beta 1-3 are supplementary coefficient multiplied by the error value, and selected by AGCT0-1 listed in the table.



(II) Signal Quality Detector Output


DSP includes the self-diagnosis function for the demodulated signal quality as shown in the Fig. B-3. Both SQDA and SQDB are output results of its function. The error value of the area decision is passed through the digital lowpass filter with a large time constant as a integlator, the output of which is compared with the predetermined threshold level by the digital comparator.

The comparator-A compares the LPF output with Vr1, and outputs the result of SQDA, which means that the status of demodulator is no convergence when it turns to the logical High level. This information shall be used for the retrain requirement to the opposite modem.

The comparator-B compares the LPF output with Vr2 or Vr3, and outputs the result of SQDB. Either Vr2 or Vr3 is selected as the threshold level for comparator-B by the control signal of SQDC. The SQDB means that the bit error rate of the demodulator section might be seemed to overreach the rate of 10^{-3} or 10^{-4} when it turns to the logical High level.

Please note that the Vr2 and Vr3 which correspond to the preset rate of 10^{-3} and 10^{-4} respectively are experimental values so that there are some difference between a measurement value and a predictive value.


As mentioned before, the LPF has a large time constant, therefore, the internal accumulated register of LPF can be cleared by the SQDEM to avoid the large transient time responses.



♦ MODEM·2400 bps CHIP SET ♦


(III) Adaptive Equalizer

In the demodulator, the adaptive equalizer takes an important charge of it on to determine its performance, and also has sophisticated functions. The OKI PC MODEM 224 adopts the MSE (Mean Square Error) method as the algorism of Adaptive Equalizer. Figure B-4 shows the schematic diagram of adaptive equalizer. When the FCD (carrier detection) turns OFF to ON, the adaptive equalizer begins to study the actual line condition in the training sequence, and determines the adaptive tap coefficients of the equalizer. At that time, to set the center value to tap coefficients of the equalizer (AQID = 0) would not only provide good convergence for demodulator speedy, but facilitate the following processes of equalizer algorism. And then, we should immediately renew the tap coefficients by adding or subtracting the error value. However, after the training sequence, we had not better change the tap coefficients frequently because Equalizer could follow the line environment changes sensitivity ever though it might be a little bit change caused by the frequency hit, jitter, or some other factors. Alpha 1~4 are supplementary coefficient multiplied by the error value, and selected by EGC0-1 listed in the table.




APPENDIX C Initial Adjustment

Trimming for Reference Voltage



VR2 should be trimmed so that the DC voltage on pin 26 becomes +2.50 V.

Adjustment for Transmit/Receive Signal Level



First, connect a 600 Ω signal source to the transformer (normally 1200 Hz).

Next, make the signal source level minimum and make the modem send the single tone signal to the phone line through the hybrid transformer.

Then, tune VRT so that the signal between point A and B should become -10 dBm.

♦ MODEM 2400 bps CHIP SET ♦

Stop the modem to send the transmit signal, and set the signal level between point A and B at -10 dBm by increasing the signal source output level.

Then, tune VRR so that the signal on AIN (pin 27) should be 0 dBm.

Note 1: 0 dBm = 0.775 Vrms

The input impedance of a level meter used for measurments must be "High".


Note 2: The mode of the level meter should be "Balance" when measuring the signal level between point A and B.

"Unbalance" mode should be used when measuring the signal level on AIN (pin 27), AOUT (pin 30).

APPENDIX D Decision Point Monitoring


Decision point monitoring is the practical evaluation method.


It can be easily performed by using XIC provided on the evaluation board and the external monitoring circuit.



At first, it is required to put a 22 pin - IC socket into XIC's holes by soldering.

Figure D-2 shows how to connect the external monitoring circuit (drawn in figure D-3) through the XIC's socket.





Ⅲ-A-136


MODEM 2400 bps CHIP SET

APPENDIX E

The chip set does not include the carrier detect function, therefore, it is necessary to implement this function using discrete components.

Figure E-1 shows an example of carrier detect circuit. In this circuit, OPA $4\frac{1}{2}$ requires the power supply voltages of more than $\pm 9V$. When using $\pm 5V$ for operational amplifier, it is necessary to re-design this circuit, especially for the part of threshold detector with hysteresis constructed by OPA $4\frac{1}{2}$.

For normall 2400 bps modem systems, it is difficult to apply $\pm 5V$ as power supply voltages for, line interface circuit. Because QAM modulated analog signal has the peak factor for the wave form and $\pm 5V$ are too low to guarantee the linearity of the QAM analog signal. For 300 bps (FSK) and 1200 bps (PSK) modem systems, $\pm 5V$ power supplies may be used for the line interface circuit. So, when the chip set is applied for 300 or 1200 bps systems and the power supply voltages are $\pm 5V$, the carrier detect circuit shown in Figure E-1 can not be applied without re-designning.



OKI semiconductor

MSM6928-06

DSP FOR 1200 BPS FULL DUPLEX MODEM CHIP SET

GENERAL DESCRIPTION

The MSM6928-06 is a digital signal processor which is used as a demodulator in the chip for 1200 bps full duplex modem based on Bell 212A standard or CCITT V22 standard.

The MSM6928-06 operates as a PSK demodulator, FSK demodulator, FCD detector etc by using the digital signal processing method and it transmits the AGC signal to the MSM6950 (Analog Front End).

The MSM6928-06 is fabricated by OKI's low power consumption CMOS silicon gate technology. By utilizing MSM6928-06 together with MSM6950, MSM80C31 (Modulator), MSM61057 (Asynchronous/Synchronous Switching, etc.), MSM81C55 and MSM2764 (or MSM27C64), an intelligent modem system based on Bell 212A or CCITT V.22 standard can be realized easily.


FEATURES

- PSK Demodulation
 - The received signal is multiplied with an internal demodulation carrier, and input to the next stage PDF, as a baseband signal. The PDF output is generated as the demodulated PSK-RD after the line distortion, is corrected by an automatic equalizer.
- FSK Demodulation The received signal is demodulated through a BPF, a delay detector, and an LPF, and then output as FSK-RD.
- FCD Detection In the FCD detection block, the level of the input signal is calculated and compared with a threshold level. The detection result is output as FCD.
- AGC

In the AGC block, the power of the input signal is calculated and its difference from the reference voltage is output as the control signal for the Analog-Front-End variable control.

 42 pin plastic DIP package or 60 pin plastic flat package.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Item	Symbol	Rating	Unit	Remark
Power Supply Voltage	V _{DD}	-0.3 ~ +7	v	1
Input Voltage	VIN	$-0.3 \sim V_{DD}$	v	
Power Dissipation	Pd	1.0	w	1
Operating Temperature Range	Тор	-10 ~ +70	°C	1
Storage Temperature Range	TsT	-55 ~ +150	°C	

Guaranteed Operating Range

Item	Symbol	Rating	Unit	Remark
Power Supply Voltage	V _{DD}	+4.75 ~ 5.25	v	
Ambient Temperature Range	Та	0 ~ +60	°C	

Static Electrical Characteristics

 $V_{DD} = 5 V \pm 5\%$, Ta = 0 ~ 60°C

ltem	Symbol	Condition		Limit		Unit	Remark	
Item	Symbol	Condition	Min	Тур	Max	Umi		
Output Voltage	∨он	I _Q = -40 μA	4.2		VDD	v	,	
	Vol	I <u>Q</u> = 1.6 mA	-0.3	_	0.4	v	_	
Input Voltage	VIН		2.4		V _{DD}	v		
mpur vonage	VIL		-0.3	_	0.8	V .	-	
Input Leakge Current	ΙL	GND < V _{IN} < V _{DD}	-	-	±10	μΑ	_	
Bus Output	в∨он	I <u>Q</u> = -80 μA	4.2		_	v		
Voltage	BVOL	IQ = 1.6 mA	-	-	0.4	v	_	
Bus Input	ΒVIΗ		2.4		-	v		
Voltage	вv _{il}	_	_		0.8	v		
Bus Input Leakage Current	BIL	GND < V _{IN} < V _{DD}	-	-	±10	μΑ	@ BUS OFF Condition	
Operating Current	Ισρα		. —	35	40	mA	MCK:5529.6 kHz	
Quiescent Current	IDDS	-	_	-	0.3	mA	MCK: OFF	

Dynamic Electrical Characteristics

			Lir	nit		Remark	
Item	Symbol	Condition	Min	Max	Unit		
BSC-EXTB							
Delay Time	TD	Timing Chart A	—	200		Common to EXTB 0 ~ EXTB 15	
Rise Time	TR		—	100	ns		
Fall Time	TF			100		Refer to Figure 1	
DSTB-EXTB							
Pusle Width	τw	Timing Chart B	300	_			
Setup Time	T _{SET}		100	-	ns	Refer to Figure 1	
Hold Time	THOLD		100	-	1		
SCK-SIN							
Pulse Width	тw	Timing Chart C	180	_			
Setup Time	TSET		100	-	ns	Refer to Figure 2	
Hold Time	THOLD		100	-			
SCY-SYN							
Pulse Width	тw	Timing Chart D	180	-			
Setup Time	T _{SET}		100	-	ns	Refer to Figure 2	
Hold Time	THOLD		100		1		
START-START FLAG							
Pulse Width	тw	Timing Chart E	1300	-			
Setup Time	T _{SET}	MCK = 5529.6 kHz	100	-	ns	Refer to Figure 3	
Hold Time	THOLD	± 1 x 10 ⁻⁴	100]		
МСК							
Rise Time	TR	Timing Chart F	-	30			
Fall Time	TF1		-	30	ns	Pofor to Figure 2	
Duty Ratio	T1/T2		95	105	%	Refer to Figure 3	
Frequency	FM		5529	5530	kHz		

♦ MODEM· MSM6928-06 ♦

PIN DESCRIPTION


Pin Name	Pin	No.	1/0	Function
	RS	GS	1/0	Fulicion
DSTB	1	25	IN	Loads the signal on EXT Bus into Input Register.
TESTB	2	26	IN	Test signal. Loads the signal on internal bus into Output Register. 1: Load, 0: Normal
RESET	3	27	IN	Operation start instruction signal. Operation in synchronization with 1: Stop, 0: Operation start
STEP	4	28	IN	Selects either of continuous operation and single step operation. 1: Continuous operation (Normal) 0: Single step operation
мск	5	29	IN	Master clock signal, normally 5529.6 kHz.
ENDF	6	31	оит	Program specifying sync signal.
INSCK	7	32	ουτ	Machine cycle sync signal.
STF 0	8	35	IN	External specifying address signal 2 [°] (LSB)
STF 1	9	37	IN	External specifying address signal 2 ¹
STF 2	10	38	IN	External specifying address signal 2 ²
STF 3	11	39	IN	External specifying address signal 2 ³
STF 4	12	40	IN	External specifying address signal 2 ⁴
STF 5	13	41	IN	External specifying address signal 2 ⁵
STF 6	14	43	IN	External specifying address signal 2 ⁶
STF 7	15	44	IN	External specifying address signal 2^7
STF 8	16	45	IN	External specifying address signal 2 ⁸ (MSB)
START	17	47	IN	Operation starting sync signal. Loads external specifying address.
SYN	18	48	IN	Causes the serially input jump condition to be loaded into EXT FLG Register in the parallel form.
EXTFLG	19	49	IN	Serially input jump condition. This signal is loaded into S/P on the negative-going edge of SCK.
SCK	20	51	IN	Serially input jump condition loading clock.
GND	21	52	-	Ground.

-+ MODEM·MSM6928-06 +


	Pin	No.		
Pin Name	RS	GS	1/0	Function
TESTA	22	54	IN	Test signal. Holds Program Counter. 0: Hold, 1: Normal
TESTC	23	55	IN	Test signal.
TESTD	24	56	IN	Test signal.
EXTB 0	25	57	1/0	External bidirectional bus 2 ^o (LSB)
EXTB 1	26	59	1/0	External bidirectional bus 2 ¹
EXTB 2	27	60	1/0	External bidirectional bus 2 ²
EXTB 3	28	1	1/0	External bidirectional bus 2 ³
EXTB 4	29	2	1/0	External bidirectional bus 2 ⁴
EXTB 5	30	4	1/0	External bidirectional bus 2 ⁵
EXTB 6	31	5	1/0	External bidirectional bus 2 ⁶
EXTB 7	32	7	1/0	External bidirectional bus 2 ⁷
EXTB 8	33	9	1/0	External bidirectional bus 2 ⁸
EXTB 9	34	10	1/0	External bidirectional bus 2 ⁹
EXTB 10	35	12	1/0	External bidirectional bus 2 ^{10 0}
EXTB 11	36	13	ИО	External bidirectional bus 2 ¹¹
EXTB 12	37	15	1/0	External bidirectional bus 2 ¹²
EXTB 13	38	16	1/0	External bidirectional bus 2 ¹³
EXTB 14	39	18	1/0	External bidirectional bus 2 ¹⁴
EXTB 15	40	19	1/0	External bidirectional bus 2 ¹⁵ (MSB)
BSC	41	21	IN	External bidirectional bus specifying signal. 1: Input, 0: Output
V _{DD}	42	23	-	Power supply +5 V


Π

♦ MODEM· MSM6928-06 ♦-










Note: The test pin conditions are shown below.

No.	Pin Name	Pin No.	Set Condition
1	TEST A	22	High
2	TEST B	2	Low
3	TEST C	23	High
4	TEST D	24	High
5	STEP	4	High

Figure 3 Test conditions and timing charts



MODEM·MSM6928-06 ♦

Ⅲ-A-147

TIMING CHARTS


Input/Output Data


Demodulating data (A/D output) and gain setting data for AGC are input and output via the bus every sampling period (STM). See Figure 5 and Figure 6.


Control Signals

Each baud rate (BTM) is divided into 12 (1 BTM = 12 STMs), and the start vectors are input from STF0-3 every STM. See Figure 7.

Mode specifications, such as data speed, ORG/ANS switching, and FCD selection, are input as 8-bit serial data. See Figure 8.







Ⅲ-A-150

♦ MODEM·MSM6928-06 ♦

	EXT FLG	Function					
D7~15	_	ANY					
D6	_	1: FIX					
D5	EXT-FCD	1: ON	0: OFF				
D4	FCD SELECT	1: EXT-FCD	0: INT-FCD				
D3	DATA SPEED	1: 600 bps	0: 1,200 bps				
D2	A-EQL	1: OFF	0: ON				
D1	FCD DETECT LEVEL	1: -35 dBm	0∶ -40 dBm				
DO	ORG/ANS	1: ORIGINATE	0: ANSWER				
KTFLG - CK -							

OKI semiconductor

MSM61057

GATE ARRAY FOR 1200 BPS FULL DUPLEX MODEM CHIP SET

GENERAL DESCRIPTION

The MSM61057 is a gate array LSI which is used in the chip set for 1200 bps full duplex modem based on Bell 212A or CCITT V. 22 standard.

The MSM61057 plays a role for asynchronous/synchronous converting, scrambler and descrambler in the 1200 bps full duplex modem system.

The MSM61057 is fabricated by OKI's low power consumption CMOS silicon gate technology. By utilizing MSM61057 together with MSM6928-06 (Digital Signal Processor – DSP used for Demodulator). MSM6950 (Analog Front End – AFE), MSM80C31 (Modulator), MSM81C55 and MSM2764 (or 27C64), an intelligent modem system based on Bell 212A or CCITI V. 22 standard can be realized easily.

FEATURES

- S. PLL: Built-in a Digital PLL for Transmit-Timing (ST). ST is output from this PLL in the synchronous mode.
- R. PLL:
 - Built-in a Digital PLL for Receive-Timing (RT). Receive-Timing signals demodulated by the DSP are recovered in the PLL and output as RT.

• DSP Control:


The DSP is controlled by a start signal, start vectors, and bus control signals.

 Sync/Async and Async/Sync Conversion: MSM61057 provides a part of the


sync/async and async/sync converting function. But main conversion are carried out by the MSM80C31.

- AFE Control: MSM61057 controls the AFE's A/D and D/A conversion and AGC.
- 40 pin plastic DIP package or 60 pin plastic flat package.

PIN CONFIGURATION







Ⅲ-A-154

♦ MODEM MSM61057

ELECTRICAL CHARACTERISTICS

Please refer to that of MSM61000 series in OKI GATE ARRAY DATABOOK.

PIN DESCRIPTION	V
-----------------	---

D' N	Pin	No.		-		
Pin Name	RS	GS	1/0	Function		
МСК	1	1	1	Master clock input (921.6 kHz ±0.01%). The duty of this clock should be 50% ±5%.		
MT	2	2	ο	This clock is available for modulation and it indicates the sample timing of AFE and D/A data. See Fig. 2.		
ST	3	3	0	1200/600 Hz clock output. This clock is synchronous to INTERNAL/ ST_1 /RT by setting ST A/B. See Fig. 2.		
ST1	4	4	I	External transmit timing input. (1200/600 Hz $\pm 0.01\%$). If ST ₁ is not used, ST should be held the digital "Low".		
RT	5	5	1	Receive timing signal input,		
SCK	6	6	0	These pins may be used for device tests only. In normal operation,		
SIN	7	7	1	SCK should be tied to SIN.		
SD	8	8	I	Transmit-Data (\overline{SD}) signal input. (\overline{SD}) (\overline{ST}_1) ON OFF ON OFF (\overline{ST})		
RD	9	9	0	Receive-Data (RD) signal output. (RD)		
RSMP	10	10	1	This is used for sampling PSKRD and FSKRD. RSMP should be made by inverting SAM in external.		


♦ MODEM·MSM61057 ♦


Pin Name	Pin	No.	1/0	Function	
r in manie	RS	GS	1/0		
RD₀	11	11	1	PSKRD signal input. PSKRD is the PSK Receive-Data which is demodulated in DSP, and it is input via Data-Bus.	
RD ₁	12	12	I	FSKRD signal input. FSKRD is the FSK Receive-Data which is demodulated in DSP, and it is input via Data-Bus.	
DRT	13	13	ο	Data Rate Receive-Timing (RT) signal output. This pin should be tied to the RT.	
RCK	14	14	0	These pins may be used for device tests only. In normal operation, they will be connected each other.	
RIN	15	15	I		
тім	16	16	I	This is the input pin for the receive-timing signal which is demodulated in DSP.	
STF0	17	17	ο		
STF1	18	18	0	DSP vector signal outputs.	
STF2	19	19	0		
ĢND	20	23		Ground reference of V _{CC} .	
STE3	21	21	0	DSP vector signal output.	
STRT	22	22	0	DSP start signal output.	
DSTB	23	20	o	This is one of the DSP control signals. When the signal turns to digital "High", Parallel Bus Dates are input to the DSP.	
BSC	24	24	0	The DSP output control signal. During digital "Low", the DSP parallel Bus outputs will be enable.	
SMP	25	25	0	DSP outputs are sampled by this signal.	
ADS	26	26	0	A/D convertor start timing signal.	
READ	27	27	0	A/D convertor data out timing signal.	
вск	28	28	0	These pins may be used for device tests only. In normal operation,	
BIN	29	29	1	BCK should be tied to BIN.	
REQ	30	30	ο	When the interrupt to the MSM80C31 is requested, this output turns active "High"	

 Π

Pin Name	Pin	No.	1/0	Function	
Pin Name	RS	GS	1/0	Function	
ACK	31	31	1		
REQF	32	32	0	The timing diagram of these signals is shown in Fig. 3.	
D0	33	33	0		
D1	34	34	0		
MSD	35	35	0		
DATA	36	36	I		
CLK	37	37	1	These pins are used to input the control signals from MSM80C31 See Fig. 1.	
STB	38	38	1		
CLR	39	39	I	During the CLR is active "High" all brocks may be initialized. In normal operation, this pin should be hold "Low".	
Vcc	40	53		Supply voltage (+5 V nominal)	

◆ MODEM· MSM61057 ◆-







MODE				ST B	ST A	WL B	WL A	SL/SH	F/P	S/A	D/C =REC	DSS	CD 2	CD 1	V/B	1/2.3	S/P RD	S/P RSTF	S/P SPINS
	H/S	H/S			0	0	0	1/0					1/0	0/1			0		
BELL	300 F	300 FSK			0			•	1		1		1/0	0/1					
BELL	1200	+1 PSK ASY	(NC	0	0	0	0	1/0	0	0	0	0	1/0	0/1	1	0	0	0	0
	1200	PSK SYN	1C	0	0			1/0	0	1	1	0	1/0	0/1			0		
		H/S		0	0	0	0	1/0					1/0	0/1					
	B-11 C-11	1200+1	ASYNC	0	0	0	0	1/0	0	0	0	0	1/0	0/1	0	0	0	0	0
	B-11	1200+2.3	ASYNC	0	0	0	0	1/0	0	0	0	0	1/0	0/1	0	1	0	0	0
CCITT	B-IV C-IV	600 ⁺¹	ASYNC	0	0	0	0	1/0	0	0	0	1	1/0	0/1	0	0	0	0	0
V22	B-IV	600+2.3	ASYNC	0	0	0	0	1/0	0	0	0	1	1/0	0/1	0	1	0	0	0
	C-V	1205/122 301/305	³ ASYNC	0	0	0	0	1/0	0	0	1	0	1/0	0/1	0		0	0	
		1200	SYNC	0	0			1/0	0	1	1	0	1/0	0/1	0		0		
		600	SYNC	0	0			1/0	0	1	1	1	1/0	0/1	0		0		
			INT ·ST2	0	x	8 0	0											L	L
						9 0	1										See		
			ST2	1	0	10 1	0	-									⊦ıgu	re 5, 6,	/
			RT2	1	1	11 1	1												
DA	ATA	S/P SPINS	S/P S/P RSTF RD	1/ 2.3	V/B	CD 1	CD 2	DSS	D/C	S/A	F/P	SL/SI	H WL	WL B	ST A	ST B			
CL ST			ษษ		Ŀ	╶⊥₣	ŢŢ		Ŀ		<u> </u>					F			
							F	igure 4			- <u>-</u>							• ••••••	






♦ MODEM·MSM61057 ♦-






Ε

Ξ



♦ MODEM MSM61057 ♦

Ⅲ-A-162



Ⅲ-A-163

OKI semiconductor

MSM6928-07

DSP FOR 2400 BPS FULL DUPLEX MODEM CHIP SET

GENERAL DESCRIPTION

The MSM6928-07 is a digital signal processor which is used as a demodulator in the chip for 2400 bps full duplex modem based on CCITT V.22 bis standard.

The MSM6928-07 operates as a QAM modulator, PSK demodulator, FSK demodulator, etc. by using the digital signal processing method and it transmits the AGC signal to the MSM6950 (Analog Front End).

The MSM6928-07 is fabricated by OKI's low power consumption CMOS silicon gate technology. By utilizing MSM6928-07 together with MSM6950, MSM80C51-58 (Modulator), MSM61077 (Asynchronous/Synchronous Conversion, etc.), and external controller, an intelligent modem system based on CCITT V.22 bis standard can be realized easily.

FEATURES

- QAM/PSK Demodulation
 The received signal is multiplied with
 an internal demodulation carrier, and
 input to the next stage PDF, as a
 baseband signal. The PDF output is
 generated as the demodulated PSK RD after the line distortion, is cor rected by an automatic equalizer.
- FSK Demodulation


The received signal is demodulated through a BPF, a delay detector, and an LPF, and then output as FSK-RD.

AGC

In the AGC block, the power of the input signal is calculated and its difference from the reference voltage is output as the control signal for the Analog-Front-End variable control.

• 42 pin plastic DIP package or 60 pin plastic flat package.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Item	Symbol	Rating	Unit	Remark
Power Supply Voltage	V _{DD}	-0.3 ~ +7	v	
Input Voltage	VIN	$-0.3 \sim V_{DD}$	V	
Power Dissipation	Pd	1.0	w	1.
Operating Temperature Range	Тор	-10 ~ +70	°C	
Storage Temperature Range	TsT	-55 ~ +150	°C	-

Guaranteed Operating Range

Item	Symbol	Rating	Unit	Remark
Power Supply Voltage	V _{DD}	+4.75 ~ 5.25	v	
Ambient Temperature Range	Та	0 ~ +60	°C	

Static Electrical Characteristics

VDD	=	5	٧	±5%,	Ta	= 0	~	60°	С
-----	---	---	---	------	----	-----	---	-----	---

lton	Sumbol	Condition		Limit		Unit	Remark	
Item	Symbol	Condition	Min	Тур	Max	Unit	nemark	
Output Voltage	∨он	I _Q = -40 μA	4.2		V _{DD}	v		
	VOL	IQ = 1.6 mA	-0.3	_	0.4	v	-	
Input Voltage	ViH		2.4		V _{DD}	v		
Input voltage	VIL	_	-0.3	_	0.8	v		
Input Leakge Current	ΪIL	gnd < v _{in} < v _{dd}	_	-	±10	μA		
Bus Output	в∨он	I _Q = -80 μA	4.2			v		
Voltage	BVOL	IQ = 1.6 mA	_	_	0.4	V	_	
Bus Input	в∨ін		2.4			v		
Voltage	BVIL	_	_	_	0.8	v		
Bus Input Leakage Current	BIL	GND < V _{IN} < V _{DD}	-	-	±10	μA	@ BUS OFF Condition	
Operating Current	Ισοα	-	-	35	40	mA	MCK: 5529.6 kHz	
Quiescent Current	IDDS	_	-	_	0.3	mA	MCK: OFF	

Dynamic Electrical Characteristics


• .			Limit			Domark	
Item	Symbol	Condition	Min	Max	Unit	Remark	
BSC-EXTB							
Delay Time	TD	Timing Chart A		200		Common to EXTB 0 ~ EXTB 15	
Rise Time	TR			100	ns	Refer to Figure 1	
Fall Time	TF		. —	100		Herer to Figure 1	
DSTB-EXTB							
Pusle Width	τw	Timing Chart B	300	-			
Setup Time	TSET		100	-	ns	Refer to Figure 1	
Hold Time	THOLD		100	-			
SCK-SIN							
Pulse Width	τw	Timing Chart C	180	-			
Setup Time	TSET		100	-	ns	Refer to Figure 2	
Hold Time	THOLD		100	-			
SCY-SYN							
Pulse Width	тw	Timing Chart D	180	-			
Setup Time	TSET		100	_	ns	Refer to Figure 2	
Hold Time	THOLD		100	_			
START-START FLAG							
Pulse Width	τw	Timing Chart E	1300	-			
Setup Time	T _{SET}	MCK = 5529.6 kHz	100	-	ns	Refer to Figure 3	
Hold Time	THOLD	± 1 × 10 ⁻⁴	100	-			
MCK							
Rise Time	TR	Timing Chart F	-	30			
Fall Time	TF1		-	30	ns		
Duty Ratio	T1/T2		95	105	%	Refer to Figure 3	
Frequency	FM		5529	5530	kHz		


PIN DESCRIPTION


Pin Name	Pin	No.	1/0	Eurostian				
Fin Name	RS	GS	1/0	Function				
DSTB	1	25	IN	Loads the signal on EXT Bus into Input Register.				
TESTB	2	26	IN	Test signal. Loads the signal on internal bus into Output Register. 1: Load, 0: Normal				
RESET	3	27	IN	Operation start instruction signal. Operation in synchronization with t 1: Stop, 0: Operation start				
STEP	4	28	IN	Selects either of continuous operation and single step operation. 1: Continuous operation (Normal) 0: Single step operation				
МСК	5	29	IN	Master clock signal, normally 5529.6 kHz.				
ENDF	6	31	ουτ	Program specifying sync signal.				
INSCK	7	32	OUT	Machine cycle sync signal.				
STF 0	8	35	IN	External specifying address signal 2° (LSB)				
STF 1	9	37	IN	External specifying address signal 2 ¹				
STF 2	10	38	IN	External specifying address signal 2 ²				
STF 3	11	39	IN	External specifying address signal 2 ³				
STF 4	12	40	IN	External specifying address signal 2 ⁴				
STF 5	13	41	IN	External specifying address signal 2 ⁵				
STF 6	14	43	IN	External specifying address signal 2 ⁶				
STF 7	15	44	IN	External specifying address signal 2 ⁷				
STF 8	16	45	IN	External specifying address signal 2 ⁸ (MSB)				
START	17	47	IN	Operation starting sync signal. Loads external specifying address.				
SYN	18	48	IN	Causes the serially input jump condition to be loaded into EXT FLG Register in the parallel form.				
EXTFLG	19	49	IN	Serially input jump condition. This signal is loaded into S/P on the negative-going edge of SCK.				
SCK	20	51	IN	Serially input jump condition loading clock.				
GND	21	52	_	Ground.				

- ♦ MODEM· MSM6928-07 ♦

			1					
Pin Name	Pin	Pin No.		Function				
	RS	GS						
TESTA	22	54	IN	Test signal. Holds Program Counter. 0: Hold, 1: Normal				
TESTC	23	55	IN	Test signal.				
TESTD	24	56	IN	Test signal.				
EXTB 0	25	57	1/0	External bidirectional bus 2 ^o (LSB)				
EXTB 1	26	59	1/0	External bidirectional bus 2 ¹				
EXTB 2	27	60	1/0	External bidirectional bus 2 ²				
EXTB 3	28	1	1/0	External bidirectional bus 2 ³				
EXTB 4	29	2	1/0	External bidirectional bus 2 ⁴				
EXTB 5	30	4	1/0	External bidirectional bus 2 ⁵				
EXTB 6	31	5	1/0	External bidirectional bus 2 ⁶				
EXTB 7	32	7	1/0	External bidirectional bus 2 ⁷				
EXTB 8	33	9	1/0	External bidirectional bus 2 ⁸				
EXTB 9	34	10	1/0	External bidirectional bus 2 ⁹				
EXTB 10	35	12	1/0	External bidirectional bus 2 ¹⁰				
EXTB 11	36	13	1/0	External bidirectional bus 2 ¹¹				
EXTB 12	37	15	1/0	External bidirectional bus 2 ¹²				
EXTB 13	38	16	1/0	External bidirectional bus 2 ¹³				
EXTB 14	39	18	1/0	External bidirectional bus 2 ¹⁴				
EXTB 15	40	19	1/0	External bidirectional bus 2 ¹⁵ (MSB)				
BSC	41	21	IN	External bidirectional bus specifying signal. 1: Input, 0: Output				
V _{DD}	42	23	-	Power supply +5 V				








Note: The test pin conditions are shown below.

No.	Pin Name	Pin No.	Set Condition
1	TEST A	22	High
2	TEST B	2	Low
3	TEST C	23	High
4	TEST D	24	High
5	STEP	4	High

Figure 3 Test conditions and timing charts



MODEM·MSM6928-07 ♦

♦ MODEM·MSM6928-07 ♦

TIMING CHARTS


Input/Output Data


Demodulating data (A/D output) and gain setting data for AGC are input and output via the bus every sampling period (STM). See Figure 5 and Figure 6.

Control Signals

Each baud rate (BTM) is divided into 12 (1 BTM = 12 STMs), and the start vectors are input from STF0-3 every STM. See Figure 7.

Mode specifications, such as data speed, ORG/ANS switching, and FCD selection, are input as 16-bit serial data. See Figure 8.






♦ MODEM·MSM6928-07 ♦

II-A-175






Ⅲ-A-176

♦ MODEM·MSM6928-07 ♦

No.	Name		Fun	ction			
D0	XFCD	FCD (carrier detect) signal for	Demodu				hen <u>FCD</u> = 1) hen FCD = 0)
D1	ТАРН	AEQL operation control	0; Activ 1; Hold				
D2	DSS0	Demodulator data signalling rate select	DSS1	DSS0	1	Мо	de
D3	DSS1		0	0	16 va	lues	2400.1
			0	1	QA	M	2400 bps
		Note)	1	0	4 phase	e PSK	1200 bps
		Not related to FSK mode.	1	1	2 phase	e PSK	600 bps
D4	EGC0	AEGL tap coefficient control	EGC1	EGCO	α	See	Appendix B.
D5	EGC1		0	0	α1		
			0	1	α2		
			1	0	α3	Not	
			1	1	α4		$\alpha_4 = 0$ (Tap hold
D6	AQID	Adaptive equalizer (AEQL) res			Set the cer operation		pe)
D7	PLCR	Carrier PLL reset	0; Rese 1; Norn		ation		
D8	PLEN	Carrier PLL enable	0; Disal 1; Enab	ole			
D9	SANSORG	Originate/answer mode select f	or receiv		Answer Originate		ive – Lowband) ive – Highband)
D10	AGCT0	AGC circuit control coefficien	ts A	GCT1	AGCT0	β	See
D11	AGCT1	-		0	0	β1	Appendix B.
511				0	1	β ₂	
				1	0	0	
				1	1	β ₃	
D12	SODC	Threshold level selection for Selection	CDB	0; High	$(\sim 10^{-3})$	NO	
				1; Low	(~10-4)		bes not mean to
		See appendix B.					easure the bit or rate itself.
D13	SQDEN	LPF accumulate register clear	for SQD, 0; Norn 1; Rese	nal oper		eri	pendix B.
D13 D14	SQDEN TRCDC	LPF accumulate register clear	0; Norn 1; Rese	nal oper t 0; Low	ation	err See Ap ake)	or rate itself.



OKI semiconductor

MSM61077

GATE ARRAY FOR 2400 BPS FULL DUPLEX MODEM CHIP SET

GENERAL DESCRIPTION

The MSM61077 is a gate array LSI which is used in the chip set for 2400 bps full duplex modem based on Bell 212A, CCITT V. 22 and V.22-bis.

The MSM61077 plays a role for asynchronous/synchronous converting, scrambler and descrambler in the 2400 bps full duplex modem system.

The MSM61077 is fabricated by OKI's low power consumption CMOS silicon gate technology. By utilizing MSM61077 together with MSM6928-07 (Digital Signal Processor – DSP used for Demodulator). MSM6950 (Analog Front End – AFE) and MSM80C51 (Modulator), an intelligent modem system based on Bell 212A or CCITT V.22 and V.22-bis can be realized easily.

FEATURES

- S. PLL: Built-in a Digital PLL for Transmit-Timing (ST). ST is output from this PLL in the synchronous mode.
- R.PLL:

Built-in a Digital PLL for Receive-Timing (RT). Receive-Timing signals demodulated by the DSP are recovered in the PLL and output as RT.

• DSP Control:


The DSP is controlled by a start signal, start vectors, and bus control signals derived from this GA.

Sync/Async and Async/Sync Conversion:


MSM61077 provides a part of the sync/async and async/sync converting function.

- AFE Control: MSM61077 controls A/D and D/A converters and AGC in AFE.
- 60 pin plastic flat package.

PIN CONFIGURATION







♦ MODEM·MSM61077

BLOCK DIAGRAM

ELECTRICAL CHARACTERISTICS

Please refer to that of MSM61000 series in OKI GATE ARRAY DATABOOK.

Pin Name	Pin No.	1/0	Function
МСК	1	I	Master clock input (921.6 kHz ± 0.01 %). The duty of this clock should be 50% ± 5 %.
IPTO	2	0	This signal is write clock of D/A converter in AFE. See Figure 2.
ST	3	0	2400/1200/600 Hz clock output. This clock is synchronous to INTERNAL/ST _i /RT by setting ST A/B. See Figure 2.
ST ₁	4	I	External transmit timing input. (2400/1200/600 Hz $\pm 0.01\%$). If ST ₁ is not used, ST should be held the digital "Low".
RT	5	I	Receive-Timing signal input.
RSTF	6	I	Control flag for SYN/ASYN converter.
SPINS	7	1	Control flag for SYN/ASYN converter.
SD	8	I	Transmit-Data (\overline{SD}) signal input. (\overline{SD}) (\overline{ST}_1) (\overline{ST}_1) (\overline{ST}_1) ON OFF ON OFF (\overline{ST})
RD	9	ο	Receive-Data (RD) signal output. (RD) (RT) ON OFF ON OFF (RT)
RSMP	10	1	Latch clock input of demodulated receive data from DSP. The invert signal of SMP must be given to RSMP.

PIN DESCRIPTION


♦ MODEM·MSM61077 ♦


Pin Name	Pin No.	1/0	Function
PRD	11	1	Demodulated Receive-Data input (PSK, QAM). PRD is given from I/O port of DSP.
FRD	12	I	Demodulated Receive-Data input (FSK). FRD is given from I/O port of DSP.
DRT	13	0	Data Rate Receive-Timing (RT) signal output. This pin should be tied to the RT.
RDIN	14	I	Receive-Data input from descrambler output in MCU.
TCLK	15	1	Master clock for RPLL (1.8432 MHz).
тім	16	1	This is the input pin for the Receive-Timing signal which is recovered in DSP.
STF0	17	0	
STF1	18	0	Vector signal outputs for DSP.
STF2	19	0	
VCC	23		Voltage supply (+5V).
STF3	21	0	Vector signal output for DSP.
STRT	22	0	Start signal output for DSP. See Figure 4.
DSTB	20	0	Write clock of I/O port for DSP. See Figure 4.
BSC	24	0	Read clock of I/O port for DSP. See Figure 4.
SMP	25	0	Latch clock of read data from I/O port.
ADS	26	0	A/D convertor start timing signal. See Figure 4.
READ	27	0	A/D convertor read timing signal. See Figure 4.
вск	28	0	These pins may be used for device tests only. In normal operation,
BIN	29	I	BCK should be tied to BIN.
IPT1	30	о	Interrupt signal to MCU.

♦ MODEM·MSM61077 ♦

Pin Name	Pin No.	1/0	Function
АСК	31	I	
REQF	32	0	
D0	33	0	The timing diagram of these signals is shown in Figure 3.
D1	34	0	
MSD	35	0	
DATA	36	I	Serial status control data input. See Table 1.
CLK	37	I	Shift clock of status control data.
STB	38	I	Strobe clock of status control data.
CLR	39	I	During the CLR is active "High", all blocks can be initialized. In normal operation, this pin should be set "Low"
GND	53		Ground (0 V)

♦ MODEM· MSM61077 ♦-






		м	ode		TESTA	DSS 1	SDCLP	GA123	GAVB	CD1	CD2	DSS0	GADC	GASAS	GALSHS	GASLSH	SWLA	SWLB	STA	ѕтв
			Speed	+1.0%	0	0	1	0	0		L	×	0	0	0	0/1		.		
2400 bps	Async	hronous	Conversion Tolerance	+2.3%	0	0	1	1	0			x	0	0	0	0/1			Tran	smit-
24(Synch	ronous	2400±0.01	%	0	0	1	х	x	—		x	1	1	0	0/1	Chara Bit ler	ngth ·	ter s Elen	nent
	÷	OCITT	Speed	+1.0%	0	1	1	0	0	Timir PLL Cont	0	0	0	0	0	0/1				ng nition ,ST ₂ ,
sdo	Asynchron- ous	CCITT	Conversion Tolerance	+2.3%	0	1	1	1	0			0	0	0	0	0/1	-		RT	2.
1200 bps	Asylous	BELL (1200+1.0~-	-2.5%)	0	1	1	0	1			0	0	0	0	0/1				
	Synch	ironous	1200±0.01	%	0	1	1	х	x			0	1	1	0	0/1				
s	A	bronous	Speed Conversion	+1.0%	0	1	1	0 -	0			1	0	0	0	0/1				
300 bps	Async	monous	Tolerance	+2.3%	0	1	1	1	0			1	0	0	0	0/1				
9	Synch	ronous	600±0.01%)	0	1	1	х	x			1	1	1	0	0/1				
		300 bps			0	x	×	x	x	х	x	x	1	1	1	0/1	x	×	x	x
	DA		ТЕ	STA DS	S1 SD0	CLP GA	123 GAV	B CD1	CD2	DSS0	GADO	GASA	SGALSH	ISGASLHS	SWLA SW	LB STA	STB	>		•

Table 1 GA Mode Definition Table



CLK

STB



Ⅲ-A-186

♦ MODEM·MSM61077

OKI semiconductor MSM6950

ANALOG FRONT END LSI

GENERAL DESCRIPTION

The MSM6950 is a analog front-end LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology for modem chip set based on Bell 212A. CCITT V. 22 and CCITT V. 22 bis standard. The MSM6950 consists of two BPFs, for low band and high band, an A/D converter with 8-bit parallel output, a D/A converter with 8-bit parallel input, an AGC circuit controlled by external digital signals, a guard tone generator (550 Hz/1800 Hz selectable) and some analogue signal control switches for various applications.

The MSM6950 communicates with a modulator and a demodulator via each 8 bits parallel digital line.

This chip does not contain a carrier detect function but it will be performed with a digital signal processor dedicated to implement a demodulator by using digital signals from the A/D converter.


This device provides an analog signal input, an analog signal output and some signal-loop control inputs, and requires a 3.6864 MHz clock input to generate the operating time-base.

FEATURES


- Conforms to Bell 212A, 224 and CCITT V. 22 and V. 22 bis.
- 8-bit parallel output A/D converter and 8-bit parallel input D/A converter on chip.
- On-chip voltage reference.
- On-chip AGC circuit controlled by 8-bit external digital signal, over the received signal level range of 48 dB with 0.19 dB step.
- Dynamic range, 70 dB.
- Guard tone mixing function, 550 Hz or 1800 Hz.


- Selectable cut off frequency of transmitting for the guard tone, the DTMF tone and another, 725 Hz or 2900 Hz.
- Provides AC loop test function, a transmitting analog signal can be looped back as a receive analog signal within the chip.
- Supply voltage, ±5V.
- Low power dissipation, 80 mW.
- 3.6864 MHz external clock for operation.
- 42-pin plastic DIP package or 56-pin plastic flat package.


PIN CONFIGURATION (Top view)











MODEM·MSM6950 +

♦ MODEM· MSM6950 ♦-

Pin Assignment

Pin Name	Pin	No.	In/Out	Function	
	RS	GS	m/Out	Function	
TD1	1	51	Input	Transmit signal digital data input to DA (LSB)	
TD2	2	52	Input	Transmit signal digital data input to DA	
TD3	3	53	Input	Transmit signal digital data input to DA	
TD4	4	54	Input	Transmit signal digital data input to DA	
TD5	5	55	Input	Transmit signal digital data input to DA	
TD6	6	3	Input	Transmit signal digital data input to DA	
TD7	7	4	Input	Transmit signal digital data input to DA	
TD8	8	5	Input	Transmit signal digital data input to DA (MSB)	
WRITE	9	6	Input	TD writing control signal for DA	
МСК	10	7	Input	Master clock input 3.6864 MHz	
START	11	8	Input	Control signal for starting of AD conversion	
READ	12	9	Input	RD reading control signal for AD	
RD1	13	10	In/Out	Receive signal digital data output from AD (LSB)	
RD2	14	11	In/Out	Receive signal digital data output from AD	
RD3	15	12	In/Out	Receive signal digital data output from AD	
RD4	16	13	In/Out	Receive signal digital data output from AD	
RD5	17	16	In/Out	Receive signal digital data output from AD	
RD6	18	17	In/Out	Receive signal digital data output from AD	
RD7	19	18	In/Out	Receive signal digital data output from AD	
RD8	20	19	In/Out	Receive signal sigital data output from AD (MSB)	
VDD2	21	20		Positive power supply (+5 V)	
DG	22	22,23		Digital ground (0 V)	
AG	23	24		Analog ground (0 V)	
AGCC	24	25		External capacitor terminal for AGC (0.1 μ F)	×.,
VR1	25	26	Input	External resistor terminal for reference voltage	
VR2	26	29	Output	External resistor terminal for reference voltage	
AIN	27	30	Input	Receive analog signal input	
DT	28	31	Input	Dial tone detecting loop	Н
РТ	29	32	Input	DTMF signal transmitting loop	н
AOUT	30	33	Output	Transmit analog signal output	
LT	31	35	Input	AC loop test	н
FT	32	36	Input	XIN enable (Filter test or External input)	н
GT	33	37	Input	Guard tone select (1800/550 Hz)	H/L
XIN	34	38	Input	External transmit analog signal input	
SP	35	39	Input	DA output PAM width select	
MODE	36	40	Input	Originate/Answer mode select	L/H
RFÖ	37	41	Output	Receive filter output	
AGCI	38	44	Input	AGC circuit input	
GR2	39	45	Output	External resistor terminal for Guard tone level	
GR1	40	47	Input	External resistor terminal for Guard tone level	
VSS	41	48	•	Negative power supply (-5 V)	
VDD1	42	21,49		Positive power supply (+5 V)	

◆ MODEM·MSM6950 ◆

ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
	VDD		-0.3 ~ +7	
Supply voltage	VSS		+0.3 ~ -7	v
Analog input voltage	VIA		VSS - 0.3 ~ VDD + 0.3	v
Digital input voltage	VID		-0.3 ~ VDD + 0.3	
Operating temperature	Т _{ОР}		-40 ~ + 85	°c
Storage temperature	T _{STG}		-55 ~ +150	L


◆ MODEM· MSM6950 ◆-

2. Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	V _{DD}		4.75	5.00	5.25	
Power Supply Voltage	V _{SS}	With Respect to AG or DG	-5.25	-5.00	-4.75	v
	AG, DG	_	_	0	_	
Operating temperature	ТОР		0	·	70	°C
R ₁	-	Transformer	-	600	-	
R ₂	-	Impedance (Hybrid) $\left[\frac{600 \ \Omega}{600 \ \Omega}\right]: 600 \ \Omega$	-	600	-	Ω
R ₃	-	$\begin{bmatrix} \overline{600 \ \Omega} \end{bmatrix}$. $600 \ \Omega$	· —	300	-	
R ₄	-		-	51	-	
R _s	-		-	51	-	
R ₆	-		_	51		
R ₇	-		-	51	-	
R ₈		<u> </u>	10	33	-	KΩ
R,	-		-	36	-	
R ₁₀	-		-	100	-	
R ₁₁	_		-	51		
R ₁₂	-		-	51	-	
C ₁	-		-	2.2	-	
C ₂	-		7	1	-	
C ₃	-		-	0.1	·	_
C ₄	_	_	_	1		μF
C ₅ , C ₇ , C ₉	-		_	10	-	
C ₆ , C ₈	_			1		
$R_{13} \sim R_{20}$	_		_	20	_	KΩ
Reference Voltage	VR	Adjusted by External Resistors	-	+2.50	_	v
Master Clock Frequency	Fмск	_	3.6860	3.6864	3.6867	МН
MCK Duty Cycle	Рмск	50% to 50%	30	50	70	%
Digital Input Rise Time	TR	$T_{D_1} \sim T_{D_8}$, WRITE,	0		50	nS
Digital Input Fall Time	TF	$\frac{\overline{START}}{R_{D_1} \sim R_{D_8}}, \text{ READ},$ $R_{D_1} \sim R_{D_8}, \text{ See Figure 1}$	0	-	50	nS




III-A-109




nswer)

♦ MODEM · 2400 bps CHIP SET ♦



II-A-113



Ⅲ-A-115




Figure 11 BELL 1200 pbs (Originate)

Ⅲ-A-117

		Data		<u> </u> 			<u>↓</u> {- +	 			┨ - ┨ -	┍╾┛╶ ┝╴╾╶ ┥╌╴╼		-] 	 	 	 		 		 ╶╶┤╴ ┎╴┙┈		Data Data		
Data		Ď																													
Scramble Binary 1 at 1200 bps		Scramble Binary 1 at 1200 bps							Carrier PLLON											Timing PLL Lock in		·					Scrambler ON		Scramble Binary 1 at 1200 bps		 _
Answer Tone (2225 Hz)					AGC Start				Carrier	 AEOLSan		100ms								Timing P							5ms	Descramber ON (Pre-control)			
Aout	. 	Ain	 FCD	XFCD 0	T XFCD1	AGCTO		AGC 1 0 1	bren o	AGID	Hapt Hapt	EGC1 0	EGC0 0	DSS1	DSSO	TRCDC 0	SODEN 1	- Deci		•		0		0.00	 a 	D002	 SCP1 0	DSP0 0	RDIN	MCP3 0	

* Since descrambler control of DSP0 will be disabled while transmitting Answer Tone (FSPS=0), DSP0 should be set on High before FSPS goes Low.
 This pre-control of DSP0 allows descrambler to be enabled (descrambler ON).

Ⅲ-A-119

MODEM·2400 bps CHIP SET




Figure 13 BELL 300 bps (Originate)

★ This status doesn't be cared.

Ⅲ-A-121

♦ MODEM·2400 bps CHIP SET ♦

Ī	Ţ]		30 ms													 	 						-+	 	*	*	*		-	
Data	 Data					-+-									r			 													Data
	 FSK Mark (1270 Hz)		 	20 ms	-Ems												 	 	- FSK Receiving												
Answer Tone (2225 Hz)				1	4	↓											 												5ms	-	
Aout	 Ain	 	XFCD 0	XFCD1	AGCT0 0	AGCT1 0	PLEN 0	PLCR 0	AQID	Hdet Hdet	EGC1 0	EGC0 0	DSS1	DSSO	TRCDC 0	SQDEN		CD2 CD2	0	GALSHS 0	US1D 0	TRCD 0	INRS	ESPS 1	DTB	o 20 80C9	, SSO	SCP1 0	* *	RDIN	10

- * Pre-control of DSPO for descrambler (When orig. modem declares 300 bps, this pre-control shall be insignificant.).
 * This status doesn't be cared.

Ⅲ-A-123

♦ MODEM·MSM6950 ♦

Parameter	Symbol	Condition	Min	Тур	Max	Unit
WRITE Period *1	T _{PW}		115	1/ 0.0072	143	μS
WRITE Width	Tww		0.55	-	100	μS
START Period	T _{PS}		90	1/ 0.0072	143	μS
START Width	Tws	See Figure 2, 3	1.1	_	79	μS
READ Width	TWR		2.2		* 2	μS
START → READ Timing	T _{SR}		80	-	* 2	μS
READ → START Timing	T _{RS}		15		¥ 2	μS
Allowable XIN Input DC Offset Voltage	VOSXIN	_	-100	_	+100	mV
Allowable AIN Input DC Offset Voltage	V _{OSAIN}	_	-100	-	+100	mV

*1 Except for OKI's Special DPSK modulating mode (See APPLICATIONS INFORMATION 1-2)

*² TWR MAX = TPS - TSR - TRS TSR MAX = TPS - TWR - TRS TRS MAX = TPS - TWR - TSR

Refer to Figure 9.

3. Power Dissipation

 $(V_{DD} = +5 V \pm 5\%, V_{SS} = -5 V \pm 5\%, T_a = 0 \sim 70^{\circ} C)$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Positive Power Supply Current	ססי	_	_	12	20	mA
Negative Power Supply Current	ISS	_	_	11	20	mA

Note: V_{DD} means both of V_{DD1} and V_{DD2} .

♦ MODEM· MSM6950 ♦

4. Digital Interface

		$(v_{DD} = +5 v \pm 5\%, v_{SS} = -5 v \pm 5\%, 1_a = 0 \sim 70 C)$							
Parameter	Symbol	Condition	Min	Тур	Max	Unit			
Input Low Voltage	VIL	-	0	-	0.6	v			
Input High Voltage	VIH	-	2.2	-	V _{DD}	V			
Output Low Voltage	VOL	L IOL = 0.36 mA		-	0.4	V			
Output High Voltage	V _{OH}	I _{OH} = 20 μA	2.4	-	V _{DD}	v			
Input Low Current	μL	DG≤V _{IN} ≤V _{IL}	-10	-	10	μA			
Input High Current	Чн	v _{IH} ≤v _{IN} ≤v _{DD}	-10	-	10	μA			
DA Data Set-up Time	T _{SD}	See Figure 3	0		-	μS			
DA Data Hold Time	THD	See i igure S	1.1	-	-	μS			
AGC Data Set-up Time	T _{SA}	See Figure 2	0		-	μS			
AGC Data Hold Time	THA	Jee i igui e z	2.2	-	-	μS			
AD Data	T _{D1}	Pull-up Resistor	0.4	-	3	μS			
Output Delay Time	T _{D2}	= 20 KΩ See Figure 2		_	3	μS			

 $(V_{DD} = +5 V \pm 5\%, V_{SS} = -5 V \pm 5\%, T_a = 0 \sim 70^{\circ} C)$



5. Analog Interface

			(V _C	D = +5 V ±5%	, v _{ss} = -	-5 V ±5%	, T _a = 0	~ 70° C
Paran	neter	Symbol	Co	ondition	Min	Тур	Max	Unit
Reference Vol	tage							
Reference Vo	oltage	VR	Without Adjustment R8 = ∞		1.03	1.16	1.3	v
ransmit Anal	og Signal Char	acteristics	(XIN, AOU	JT)				
Input Resistance		RXIN	XIN		200	350	-	КΩ
Input Voltage	/oltage V _{XIN} XIN		-	-	5	VPP		
Output Volta	ige	VAOUT	R _{AOUT}		5	_	_	VPP
Load Resistance		RAOUT			10	-	-	КΩ
Load Capacitance		CAOUT	_		-	-	100	pF
DC Offset Voltage		Vost	AOUT, XIN = 0 V		-1000	-	+1000	mV
		G_{T_1}	1,200 Hz	Originate	7.5	-	9.5	dB
	OKI's Special DPSK Mode	G_{T_2}	2,400 Hz	Answer	12.5	-	14.5	dB
Absolute Voltage		G _{T₃}	2,400 Hz	Answer with Guard Tone	11.5	-	13.5	dB
Gain *	FSK or Normal	G _{T₄}	1,200 Hz	Originate	1.0	-	3.0	dB
	DPSK	G _{T₅}	2,400 Hz	Answer	0	-	2.0	dB
	Tone Transmit Mode	G _{T6}	1,020 Hz		1.0	-	3.0	dB
Total Harnon	nic Distortion	THDT			-	-50	-40	dB
Idel Channel	Noise	NIDLT		.3 ~ 3.4 KHz nted filter	-	-44	_	dBm
	Frequency	FGT1	GT = VIL	_	530	553.7	570	Hz
	Frequency	F _{GT₂}	GT = VII	1	1,780	1,799.7	1,820	Hz
Guard Tone	Signal	V_{GT_1}	550 Hz	Without	-13	-11	-9	dBm
	Level	V _{GT2}	1,800 Hz	adjustment R ₁₁ = ∞	-12	-10	-8	dBm
	Total Harmonic Distortion	THDGT		_	_	-50	-40	dB

 $G_T = 20 \log (V_{AOUT}/V_{XIN})$ Note: 0 dBm = 0.775 Vrms

Receive A	Analog	Signal	Characteristics	(AIN, RFO)
-----------	--------	--------	-----------------	------------

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Resistance	RAIN	AIN	200	350		КΩ
Input Voltage	VAIN	A _{IN}	-	-	5	VPP
Absolute Voltage Gain	Ga	1,200 Hz Answer	-1		+1	aD
Absolute Voltage Galli	GR	2,400 Hz Originate	-1	-		dB
Output Voltage	VRFO	R _{RFO} ≥ 10 KΩ	5		-	Vpp
		$C_{RFO} \le 100 pF$	5			
Load Resistance	RRFO	_	10	-	_	ΚΩ
Load Capacitance	C _{RFO}		_	_	100	pF
DC Offset Voltage	VOSR	R _{FO} , A _{IN} = 0V	-500	_	+500	mV
Idle Channel Noise	NIDLR	Using a 0.3 ~ 3.4 KHz flat weighted filter	-	-59	_	dBm
Total Harmonic Distortion	T _{HDR}	-	-	-50	-40	dB

6. Filter Transfer Characteristics Low-band BPF

 $(V_{DD} = +5 V \pm 5\%, V_{SS} = -5 V \pm 5\%, T_a = 0 \sim 70^{\circ} C)$

	GFL	50 ~ 500 Hz	-	-44	-40	dB
	G _{FL2}	555 Hz	-	-60	-48	dB
	G _{FL₃}	900Hz	-1 .	-	+1	dB
Relative Voltage Gain to GFL₄	G _{FL₄}	1,000 Hz	Referred Gain 0			dB
	G _{FL₅}	1,150 Hz	-1	-	+1	dB
	G _{FL6}	1,350 Hz	-1	-	+1	dB
	G _{FL7}	1,500 Hz	-1	-	+1	dB
	GFL8	1,800 Hz	-	-65	-45	dB
	G _{FL} ,	2400 Hz	-	-55	-50	dB
Group Delay Distortion	GDL	900 ~ 1,500 Hz	-	-	100	μS

High-band BPF

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	G _{FH1}	≤ 1,500 Hz	_	-55	-50	dB
	G _{FH₂}	1,640 Hz	-	-55	-50	dB
	G _{FH₃}	2,050 Hz	-0.5	-	+1.5	dB
	G _{FH4}	2,200 Hz	Ref	Referred Gain 0		
Relative Voltage Gain to G _{FH₄}	GFH₅	2,400 Hz	-1	2799	+1	dB
	G _{FH6}	2,600 Hz	-1	-	+1	dB
	G _{FH7}	2,750 Hz	-0.2	-	+1.8	dB
	GFHs	3,210 Hz	-	-43	-40	dB
	G _{FH} ,	≥ 3,400 Hz	-	-35	-30	dB
Group Delay Distortion	GDH	2,100 ~ 2,700 Hz	-	-	200	μS

Multip-purpose LPF

Parameter	Symbol	Condition		Min	Тур	Max	Unit
Absolute Voltage Gain	GLPF1	300 Hz	G _T = V _{IL}	-1.5	-0.5	+0.5	dB
Absolute Voltage Gall	GLPF2	1,020 Hz	G _T = V _{IL}	-1	0	+1	dB
	GFLF1	0 ~ 200 Hz		-1 - +1			
Relative Voltage	GFLF2	300 Hz	- G _T = V _{IL}	Referred Gain 0			dB
Gain to G_{LPF_1}	GFLF₃	750 Hz		-4	-3	-2	dB
	GFLF₄	1,500 Hz		-	-	-30	dB
	GFHF1	0 ~ 80 Hz		-1	-	+1	dB
Relative Voltage	GFHF₂	1,020 Hz	GT = VIH	Referred Gain 0			dB
Gain to G _{LPF2}	GFHF₃	3,000 Hz	OT - VIH	-4	-3	-2	dB
	GFHF₄	3,900 Hz		_	_	-10	dB

♦ MODEM · MSM6950 ♦

7. AGC Circuit and DA, AD Converters

$(V_{DD}$ = +5 V ±5%, V _{SS} = -5 V ±5%, T _a = 0 ~ 70°								
Parameter	Symbol	Condition	Min	Тур	Max	Unit		

AGC Amplifier

Input Resistance	RAGCI	<u> </u>	_	1	-	MΩ
Variable Voltage Gain Range	G _{AGC}	_	-4		+43.8	dB
Voltage Gain Accuracy	GE		-0.4	+0.03 ~ <i>-</i> 0.17	+0.4	dB
Output DC Offset Voltage	Vosagc		-60 (-3)	-	+60 (+3)	mV (LSB)


Transmit Digital to Analog Converter


Bits of Resolution		BREST			8	-	bit
End-point Linearity		NLDA	_		0.36	0.5	%
Differential Non-linearity		DNLDA	<u> </u>		1/5	1/2	LSB
	Plus Full Scale	PFVDA	-	_	+2,481	-	mV
Full Scale	Minus Full Scale	NFVDA	-		-2,500	-	mV
DC Offset Voltage		VOSDA	-	-10	-1.5	+10	mV


Receive Analog to Digital Converter

Bits of Resolution		BRESR		-	8		bit
End-point Linearity		NLAD	<u> </u>	-	0.24	0.5	%
Differential Non-linearity		DNLAD		-	1/5	1/2	LSB
Eull Seele	Plus Full Scale	PFVAD	_	_	+2,471	—	mV
Full Scale	Minus Full Scale	NFVDA	-	-	-2,490	_	mV
DC Offset Voltage*		VOSAD	-	-1/2	-	+1/2	LSB


* Only of AD converter. In practice, Output DC Offset is determined by VOSAGC and the gain of AGC circuit.







♦ MODEM·MSM6950 ♦



PIN DESCRIPTION

	Pin	No.											
Pin Name	RS	GS					F	unct	ion				
TD1 ~ TD8	1~8	3~5, 51~55	Transmit signa 8 bit parallel tu the DA conver TD8 is the MS	wo's ter a	com It the	plen fall	nent ing e	data dge	inp of W	ut pi /RIT	<u>ns</u> . 1	The da	ta is loaded to
			TD	8	7	6	5	4	3	2	1	Total Value	Nominal Output Voltage*
			Plus Full Scale	0	1	1	1	1	1	1	1	+127	+2,172.1 mV
												+126 ~ 1	
			Plus Q	0	0	0	0	0	0	0	0	0	0
			Minus Ø	1	1	1	1	1	1	1	1	-1	-17.1 mV
												-2 ~ 127	
	[Minus Full Scale	1	0	0	0	0	0	0	0	-128	-2,189.2 mV
WRITE	9	6	Table 1 *The routpoint This signal enal The digital input at the falling existence signal. The analog out edge of WRITE 115 µsec ~ 143	ut vo bles ut fr dge o put sigr	TD1 om T of Wi signa	e is c ~ T TD1 RITE	D8 p ~ TI sign	ed at Dins t D8 is hal, a	to w lato and t	rite o hed hen	data to tł conv usec	into D ne DA verted after t	A converter. converter to analog he falling
МСК	10	7	A 3.6864 MHz time base for t		-							his pin	. This is the
START	11	8	This signal enal is also used to the AGC circui the general per These two open The cycle of th	latch t. Th form ratio	the ne in nance ns ar	inpu put o e of v e pe	it da data whic rfori	ta us is su h is d ned	ed f pplie digit at th	or se ed fr al sig ne fal	tting om a Inal I	y the a a demo proces edge o	mplitude of odulating chip, sing. of START.
READ	12	9	This is a contro While this pin i result of the Al While this pin i RD1 ~ RD8 be	s at D co s at	digit nver digit	al O sion al 1 :	state is ou state	, the itput , the	out fro	put l m Ri	bus i D1 ^	s activ RD8	ated and the terminals.

♦ MODEM·MSM6950 ♦

Pin Name	Pin	No.								unc	tion
r in iname	RS	GS		•					r	unc	
RD1 ~ RD8	13~20	10~13, 16~19	When termi with When termi the fa the ga Nom	nals 8 bit 8 Bit nals alling ain so inal a	AD i and para AD i The redg ettin	s set the allel s set data e of g dat ute	at d AD c two' at d a inp STA ta fo volta	igita sonve scor igita out to RT s r AC	l 0 s ersio mpli l 1 s o the signa iC ci ain c	tate, n res ment tate, ese p al. In frcuit of A(y START and READ terminals. RD1 ~ RD8 become output ult is output from these pins i format. Refer to Table 2. RD1 ~ RD8 become input ins is loaded into the registers at this case, this data is used at t. GC circuit is described in Table 3. Juit is about 48 dB as shown in
			REA	.	Dig	ital ()				
			RD _a	RD,	RD,	RD,	RD,	RD,	RD,	RD,	Nominal Corresponding Voltage on the Input of AGC Circuit (AGCI)
			0	1	1	1	1	1	1	1	+2,480.5 mV
						<u> </u>	5	L	I		~ 19.5 mV Step
			0	0	0	0	0	0	0	1	+19.5 mV
			0	0	0	0	0	0	0	0	0
			1	1	1	1	1	1	1	1	-19.5 mV
							5	A	<u></u>		~ 19.5 mV Step
			1	0	0	0	0	0	0	0	-2,500 mV
				_	.				•	Fable	2
			REA RD,	RD =		RD,	RD	RD,	RD,	RD,	Nominal Absolute Voltage
			-			1					Gain of AGC Circuit (dB)
			- 1	1	1	1	1	1	1	1	+43.8 +43.6
							5				0.1875 dB Step
			0	0	0	0	0	0	1	0	-3.63
			0	0	0	0	0	0	0	1	-3.81
			0	0	0	0	0	0	0	0	-4.00
									L	Tabl	e 3
V _{DD2}	21	20	circu	pow itry	er su RD1	pply ~ F	is ir ID8	ntern to av	ally void	the c	nected to the digital output logica deterioration to the noise s to VDD1 should be used.
DG	22	22,23	Digital ground level, 0 V.								
AG	23	24	Analog ground level, 0 V.								
AGCC	24	25	An external capacitor of more than $1 \mu F$ should be connected between AGCC and AG. This capacitor is necessary to compensate the DC offset voltage generated in the AGC circuit.								


Die Nerse	Pin	No.		F ormation				
Pin Name	RS	GS		Function				
VR1, VR2	25, 26	26, 29	9 The MSM6950 provides the voltage reference which is used and DA convertions. The electrical potential is stabilized to variations of tempersupply voltages, but tends to be different from chip to chip Therefore, a external adjustment is necessary. The resistors adjust the reference voltage are connected to these pins as a in Figure 6. Image: Stabilized to variations of tempersupply voltages, but tends to be different from chip to chip Therefore, a external adjustment is necessary. The resistors adjust the reference voltage are connected to these pins as a in Figure 6. Figure 6 (MSM6950RS) A bypass capacitor is required to keep this reference election.					
			silent condition. A cap recommended. The ref following equation and VREF = 1.2 x	erence voltage on VR I the typical value is +	2 is determined by the			
AIN	27	30	Receive analog signal in +7.2 dBm (5 Vp-p).	nput pin. The maximu	ım input level is about			
DT, PT	28, 29	31, 32	-		analog signal paths for AC rogress tone. For details,			
AOUT	30	33	10 k Ω . The higher the of MSM6950 becomes.	2 and the load resistan road resistor is, the lo ital data is input to D	ninal. The output nce should be more than wer the power dissipation A, the output voltage on			
			Input Data to DA	Reference Voltage	Output Voltage (AOUT)			
			Plus Full Scale	+2.5 V	+2.17 V			
	1	I	Minus Full Scale		-2.19 V			

Pin Name	Pin	No.		Fundation		
Fin Name	RS	GS	-	Function		
LT	31	35	LT is used to provide the When digital 1 is input to transmit bandpass filter a filter. At this time, the tra channel with the receiver, filter is selected by LT an	LT, the transr nd is directly r ansmit analog The passband	nit analog s outed to th signal must of the reco	signal bypasses the ne receive bandpass be of the same eive bandpass
			LT MODE Receive BPF's	Passband	AIN	AOUT
			1 0 2,000 ~ 2,1 1 800 ~ 1,1		Open	Shorted to AG (OV)
			0 *	Normal Ope	erating State	
	1			Table 5		
FT	32	36	FT controls the external t and to send it over teleph FT is in digital 1 state, XI and external analog tones the MSM6950 through the When digital 0 is applied t is routed to the transmit f for the MSM6950.	one line throug N is connected , such as DTM e XIN termina o FT, the outp	gh the AOU I to the tra F tone, can I. Dut signal f	JT terminal. When nsmit filter input be input to rom DA converter
GT	33	37	GT controls the signal to this is a necessary functio At the same time, the pas the frequency. GT Guard Tone Frequency 0 550 Hz 1 1,800 Hz	n to be used ir	f LPF is de	lly.
			Tab	le 6		
			LPF plays a role of reject originated guard tone. In the receiver as the band li detection.	addition to it,	this LPF c	an be also used in
XIN	34	38	XIN is an external analog for FT, XIN is activated v input level is about +7.2 c	vhen FT is in c	digital 1 sta	-

- ♦ MODEM· MSM6950 ♦

Pin Name	Pin	No.			Function		
T III Name	RS	GS					
SP	35	39	output f As the fu PAM sign the trans The adva PSK mod INFORM The wide	rom DA and undamental nal, the con smit analog antage of th dulating me MATIONS 1	I input that determine d the voltage gain of t signal level changes a opensation for the vol signal at a level. e variable PAM width thod devised by OKI. -2 about this method signal is determined by	he transmit ccording to tage gain is is effective (Refer to A)	amplifier. the width of required to keep in the special SPPLICATIONS
			SP L	.T Mode	PAM Signal Width		ting Mode
				• •	104 µS		n Below Cases
		1		0 0	104 μS		
				0 1	52 μS	OKI Original	Data Transmission
				1 0	52 μS	PSK Modulating Method	
			1	1 1	104 µS		AC Loop-back Test
			method i and in th	is applied in le normal P;	Table 7 52 μs only when OKI the higher frequency SK mode, SP should b	channel. In be in digital	the FSK mode 0 state.
MODE	36	40	method i and in th MODE d as shown When dig to the tra receiver. is input t as "Answ During th	is applied in e normal P etermines t i in the circu gital 0 is app ansmitter ar This condit to MODE, t ver mode". ne AC loop	52 μs only when OKI the higher frequency SK mode, SP should b he role of each BPF b uit configuration. Died to this pin, the lo id the high channel BP ion is called as "Origi he positions of BPFs a back test, the frequer	channel. In be in digital (y controllin by channel (PF is assigned nate mode'' are reversed nocy band use	the FSK mode 0 state. g SWT and SWF BPF is assigned ed to the . When digital 1 and this is called ed for this test
MODE	36	40	method i and in th MODE d as shown When dig to the tra receiver. is input t as "Answ During th becomes	is applied in the normal P etermines t in the circu gital 0 is app ansmitter ar This condit to MODE, t ver mode''. the AC loop the receive	52 µs only when OKI the higher frequency SK mode, SP should be he role of each BPF b uit configuration. Died to this pin, the lo nd the high channel BL ion is called as "Origi he positions of BPFs a back test, the frequer rs channel determined	channel. In be in digital y controllin pw channel PF is assigne nate mode" are reversed hcy band use by MODE.	the FSK mode 0 state. g SWT and SWF BPF is assigned ad to the . When digital 1 and this is called ed for this test
MODE	36	40	MODE d and in th MODE d as shown When dig to the tra receiver. is input t as "Answ During th becomes	is applied in the normal P etermines t in the circu gital 0 is app ansmitter ar This condit to MODE, t wer mode". the AC loop the receive	52 µs only when OKI the higher frequency SK mode, SP should be he role of each BPF b uit configuration. Died to this pin, the lo had the high channel BL ion is called as "Origi he positions of BPFs a back test, the frequer rs channel determined	channel. In be in digital y controllin pw channel PF is assigne nate mode'' are reversed ncy band use I by MODE.	the FSK mode 0 state. g SWT and SWF BPF is assigned at to the . When digital 1 and this is called and this test defor this test
MODE	36	40	MODE d as shown When dig to the tra receiver. is input t as "Answ During th becomes	is applied in e normal P etermines t in the circu gital 0 is app ansmitter ar This condit to MODE, t ver mode". ne AC loop the receive <u>Mode</u>	52 µs only when OKI the higher frequency SK mode, SP should be he role of each BPF b uit configuration. Died to this pin, the lo nd the high channel BL ion is called as "Origi he positions of BPFs a back test, the frequer rs channel determined Transmit Filter L - BPF (800 ~ 1,600 Hz)	channel. In be in digital y controllin pw channel PF is assigne nate mode'' are reversed hey band use by MODE.	the FSK mode 0 state. g SWT and SWF BPF is assigned ad to the . When digital 1 and this is called and this is called and this test teceive Filter (2,000 ~ 2,800 Hz)
MODE	36	40	MODE d and in th MODE d as shown When dig to the tra receiver. is input t as "Answ During th becomes	is applied in the normal P etermines t in the circu gital 0 is app ansmitter ar This condit to MODE, t wer mode". the AC loop the receive	52 µs only when OKI the higher frequency SK mode, SP should be he role of each BPF b uit configuration. Died to this pin, the lo had the high channel BL ion is called as "Origi he positions of BPFs a back test, the frequer rs channel determined	channel. In be in digital y controllin pw channel PF is assigne nate mode'' are reversed hey band use by MODE.	the FSK mode 0 state. g SWT and SWF BPF is assigned at to the . When digital 1 and this is called and this test defor this test
MODE	36 37	40	MODE d as shown When dig to the tra receiver. is input t as "Answ During th becomes 0 1 RFO is t This sign	is applied in the normal PS etermines t in the circu gital 0 is app ansmitter ar This condit to MODE, t ver mode". ne AC loop the receive Mode Originate Answer he analog si al is to be c	52 µs only when OKI the higher frequency SK mode, SP should be he role of each BPF b uit configuration. Died to this pin, the lo nd the high channel Bl ion is called as "Origi he positions of BPFs a back test, the frequer rs channel determined Transmit Filter L + BPF (800 ~ 1,600 Hz) H + BPF (2,000 ~ 2,800 Hz)	channel. In be in digital i y controllin py controllin py controllin pF is assigne nate mode" are reversed hcy band uss by MODE. F h H · BPF b H · BPF b L · BPF	the FSK mode 0 state. g SWT and SWF BPF is assigned ed to the . When digital 1 and this is called ed for this test Receive Filter (2,000 ~ 2,800 Hz) (800 ~ 1,600 Hz)

Pin Name	Pin	No.	Function
	RS	GS	Function
AGCI	38	44	AGCI is the input pin of the AGC circuit and is connected to RFO through an external capacitor as shown in Figure 7. The role of the capacitor is to avoid a bad influence for the DC offset voltage generated in the receive filter. The input resistance is high and the maximum input voltage swing is about 5 Vp-p. $\underbrace{AGC}_{\substack{AGC}} \underbrace{V}_{\substack{Fitter}} \underbrace{Fitter}_{\substack{Fitter}} \underbrace{Fitter}_{\substack{Fitter} \mathsf{Fitt$
GR2, GR1	39, 40	45, 47	The output guard tone level can be adjusted by using external resistors as shown in Figure 8. $\begin{array}{c} \hline & \\ \hline \hline & \\ \hline & \\ \hline \hline & \\ \hline \hline & \\ \hline & \\ \hline \hline & \\ \hline \hline \\ \hline & \\ \hline \hline \hline \\ \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline$
VSS	41	48	Negative power supply pin5 V.
V _{DD1}	42	21,49	Positive power supply pin. +5 V.



MODEM·MSM6950

II-A-207

APPLICATIONS INFORMATION

1. Operating Modes


MSM6950 provides a variety of operating modes. By utilizing these operating modes of MSM6950, a superior modem system can be realized easily. The operating modes determined by some control pins are summarized in Table 9.


1-1 FSK and Normal PSK Mode

This mode is useful not only for normal applications that utilize DSP as modulator and demodulator, but also for the special application that uses only filtering functions of the MSM6950.

The sampling rate for DA and AD conversions – the same length as WRITE and START signal respectively – should be between 7 kHz and 9 kHz. Timing chart is shown in Figure 2 and Figure 3. In this mode, the wide of PAM signal derived from DA is to be set at 1/9.6 kHz. Therefore, when the sampling rate is 7.2 kHz, the amplitude of the fundamental component on DA's output is less than 2.5 dB compared with the PAM signal of 100% hold.


The signal level of a sine wave of 2.5 Vp-p is +7.2 dBm equivalent. Therefore, if the transmit filter has a voltage gain of +2.0 dB, and DA has a voltage gain of -0.34 dB, the transmit output signal level on AOUT becomes as follows.






1-2 OKI's Special DPSK Mode

This is the special mode that can save the ROM size and number of processing step in the modulating processor. Normal DPSK and the special modulating method are shown in Figure 11 and 12, respectively.



In the OKI's special DPSK mode, DSP is not required to perform multiplying of real part by COS wct and imaginary part by SIN wct. At the same time, as the coefficient table for multiplying is not required, the required ROM capacity of the DSP can be small. The special mode requires the special interface timing for handling the data of real and imaginary part from DSP to AFE to execute the equivalent processing in AFE. The data input timing for DA is as follows.

♦ MODEM· MSM6950 ♦-



Π

In the originate mode, the transmit carrier frequency is 1200 Hz. The interval between the real part data and the imaginary part data should be set at $1/4 \cdot fc$ ($1/4 \cdot 1200$ Hz = 1/4800 Hz) to generate the carrier of SIN wct.

Using this method, the modulated signal, the carrier frequency of which is 1200 Hz, is obtained after filtering through the low channel BPF. The transmit output signal level on AOUT becomes as follows.

$$V_{AOUT} = +7.2 \text{ dBm} + \frac{20 \cdot \log 1/8}{A} + \frac{20 \cdot \log \sqrt{2}}{B} + \frac{6.0 \text{ dB}}{C} + \frac{9 \text{ dB}}{D} - \frac{0.34 \text{ dB}}{E} = +6.81 \text{ dBm}$$


A: 1/8 PAM

B: Vector sum of real and imaginary part

C: Lower side band component after modulating

D: Voltage gain of the transmit filter (See Table 9)

The width of the PAM signal and the voltage gain are set automatically so as to satisfy the above equation.



In the answer mode, the transmit carriver frequency is 2400 Hz.

Same as in the originate mode, the interval time should be set at $1/4 \cdot fc$ ($1/4 \cdot 2400 \text{ Hz} = 1/9600 \text{ Hz}$). The modulated signal, the carrier frequency of which is 2400 Hz, is obtained after filtering through the high channel BPF.

The transmit output signal level on AOUT becomes as follows.

 $VAOUT = +7.2 \text{ dBm} + 20 \cdot \log 1/16 + 20 \cdot \log \sqrt{2} + 6 \text{ dB} + 14.5 \text{ dB} - 0.34 = +6.26 \text{ dBm}$


The width of the PAM signal and the voltage gain are set automatically internally.

When OKI's special modulating method is applied, there are some limitations about the transmit data on TD1 \sim TD8 and the timing of WRITE. But there are also many advantages about the modulator chip as described before.

♦ MODEM·MSM6950 ♦

1-3 Originate Transmission Mode

The low band signal must be transmitted and the high band signal must be received. MODE determines the positions of two BPFs by controlling SWT1, SWT2, SWR1 and SWR2. When MODE is in digital 0 state, the low channel BPF is assigned to the transmitter and the high channel BPF is assigned to the receiver. Both DT and PT should be in digital 1 state so that the guard tone function should be disabled.




1-4 Answer Transmission Mode

The high band signal must be transmitted and the low band signal must be received. When MODE is in digital 1 state, the high channel BPF is assigned to the transmitter and the low channel BPF is assigned to the receiver. In some applications, it is required to mix a guard tone to the high channel transmit signal in the answer mode. The control signals on DT, PT and GT determine the guard tone function. When DT and PT are in digital 1 state, the guard tone function is disabled and only the high channel transmitter is enabled. When DT, PT and GT are in digital 0 state, the guard tone, the frequency of which is 550 Hz, is mixed to the transmit signal.

When GT is changed to digital 1 keeping DT and PT in digital 0 state, another guard tone, the frequency of which is 1800 Hz, is mixed to the transmit signal.

The original guard tone is filtered through LPF and only its fundamental component is extracted and mixed to the transmit signal. The cut-off frequency of LPF is about 725 Hz while GT is in digital 0 state and becomes about 2900 Hz while GT is in digital 1 state.




♦ MODEM · MSM6950 ♦

1-5 Tone Transmit Mode

The signal path in this mode is shown in Figure 17.

LPF put in this route has two kinds of its cut-off frequency (725 Hz/2900 Hz). So, this mode is effective in DTMF signaling and so forth. Refer to Table 9.




♦ MODEM·MSM6950 ♦

1-6 Tone Receive Mode

The signal path in this mode is shown in Figure 18.

As LPF put in this route has two kinds of cut-off frequency -725 Hz and 2900 Hz, this mode is effective for call progress tone monitoring, such as for tone dialing. Refer to Table 9. In this mode, AOUT is connected to AG (0V) internally.



♦ MODEM·MSM6950 ♦


1-7 AC Loop-back Test Mode

The signal path in this mode is shown in Figure 19.

The modem system has to receive its own transmit signal to check the modem operation.

In this mode, the transmit BPF is skipped from the signal route and the channel used for AC Loop-back test determined by the receiver's channel determined by MODE. Refer to Table 9.

AOUT is connected to AG (0V) internally.



		r	Receive		er	Transmit				Signal	Control		
lote	r (Gain*2	Pass Band* ²	DA-PAM Width	Guard Tone	Gain*1	Pass Band* ¹	LT	SP	GТ	MODE	РТ	DT
	Originate	0dB	2000~2800Hz			+2.0dB	800~1600Hz	0	0	х	0	1	1
FSK		0dB	800~1600Hz			+2.0dB	2000~2800Hz	0	0	х	1	1	1
DPSK	Answer	0dB	800~1600Hz	104µs	550Hz	+2.0dB	2000~2800Hz	0	0	0	1	0	0
		0dB	800~1600Hz		1800Hz	+2.0dB	2000~2800Hz	0	0	1	1	0	0
	Originate	0dB	2000~2800Hz	104µs		+9dB	800~1600Hz	0	1	х	0	1	1
OKI's Special DPSK		0dB	800~1600Hz			+14.5dB	2000~2800Hz	0	1	х	1	1	1
	Answer	0dB	800~1600Hz	52µs	550Hz	+13.5dB	2000~2800Hz	0	1	0	1	0	0
		0dB	800~1600Hz		1800Hz	+13.5dB	2000~2800Hz	0	1	1	1	0	0
		0dB	2000~2800Hz			-0.5dB	0~ 725Hz	0	0	0	0	1	0
e/DTMF Tone	Guard Ton	0dB	800~1600Hz			-0.5dB	0~ 725Hz	0	0	0	1	1	0
smitting	Tran	0dB	2000~2800Hz	104µs		0dB	0~2900Hz	0	0	1	0	1 -	0
		0dB	800~1600Hz			0dB	0~2900Hz	0	0	1	1	1	0
for Call	Filtering	0dB	0~ 725Hz					0	х	0	x	0	1
	Progress	0dB	0~2900Hz					0	х	1	X	0	1
FSK		0dB	2000~2800Hz			(0dB)	* ³ (0~10KHz)	1	0	х	0	x	x
DPSK	AC Loop-	0dB	800~1600Hz	104µs		(OdB)	* ³ (0~10KHz)	1	0	х	1	х	x
OKI's Special DPSK	back Test	0dB	2000~2800Hz	52µs		(OdB)	* ³ (0~10KHz)	1	1	х	0	x	х
		0dB	800~1600Hz	104µs		(0dB)	* ³ (0~10KHz)	1	1	х	1	X	х

*1 XIN \rightarrow AOUT *2 AIN \rightarrow RFO *3 AOUT is connected to Ground.

Table 9. Various Operating Modes

♦ MODEM·MSM6950 ♦

♦ MODEM·MSM6950 4

2. Considerations for duplexer (Line Hybrid Using Op. Amps)

In case of full-duplex systems, a duplexer plays a important role. Its purpose is to help reject transmit signal energy from the receive signal.

Theoretically, a duplexer can be adjusted to achieve infinite rejection (no existence of cross-talk) – where the phase and amplitude of the inverting and non-inverting signals cancel through the duplexer OP-Amps. In practice however, telephone line impedances vary enough such that only about $10 \sim 15$ dB of rejection can be expected. To attain this rejection, it is recommended that the duplexer components (R₁, R₂, R₃ and C₁ in Figure 20) be tuned for the impedance and loss characteristics of the particular type of transformer being used. This will minimize the impedance variation of the line.

Once these component values have been determined for a particular transformer type, further trimming is usally unnecessary on a board-to-board basis. A recommended procedure for balancing the duplexer, which was used in finding the values in Figure 20, is as follows.

a) A recommended procedure for balancing the duplexer

- First, set the chip into the transmit squelch mode. Next, connect a 600 ohm signal source to points A and B (the signal source; -12 dBm and 1200 Hz). Tweak R₁ until the loss at point A and B is exactly 6 dB. This allows maximum power transfer through the transformer.
- (2) With R₁ at this new value, replace the signal source with a 600 ohm resistor at point A and B. Now output the transmit signal from AOUT via OPA1 at the frequency of 1200 Hz.
- (3) Now tune R_3 until the signal out of AOUT reaches a minimum at OPA2 output terminal (V_2). Then tune C_1 until a new, lower minimum is reached which should be around 30 dB.

The phase and amplitude of the two signal components have now been matched for the best rejection over the spread of telephone lines.

A crosstalk characteristic of the duplexer adjusted in steps (1) through (3) is shown in Figure 21. It was obtained by measuring the V_0 -to- V_2 transfer characteristic with the modem chip and the duplexer disconnected from each other.

The duplexer has the attenuation pole at about 1420 Hz when a line impedance is ideal 600 ohm.


b) Characteristics on an practical line


Figure 21 also shows the practical characteristics of the duplexer connected to existing telephone lines.

These are represented by V_0 -to- V_2 transfer characteristics; it should be noticed that the receive signal level at AIN terminal (V_3) will be lower than V_2 by about 6 dB typically because of the existence of R_6 and R_7 .



♦ MODEM·MSM6950 ♦





OKI semiconductor MSM6949

ANALOG FRONT END LSI

GENERAL DESCRIPTION

The MSM6949 is an analog front end LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology. The MSM6949 is used to implement an analog front end function required in the modem set based on CCITT V. 26, V. 27 and V. 29 recommendations.

The MSM6949 performs all basic analog signal processing functions such as transmit and receive filters, selectable amplitude equalizers, transmit signal level attenuator, fast carrier detector, AD and DA converter with 8-bit parallel input/output.

In addition to it, the MSM6949 performs analog loop test, the detection of call progress tones, 75 bps backward channel transmitter and automatic gain control (AGC). AGC circuit is digitally controlled by the digital signal processor which performs the demodulating function.

By utilizing the MSM6949 together with OKI's digital signal processors, a cost effective modem can be designed easily.


FEATURES

- Performs all analog signal processing functions required for CCITT V. 26, V. 27 and V. 29.
- 75 bps backward channel FSK transmitter.
- Interfaces to digital signal processors with receive and transmit parallel data bus.
- Call progress tone monitoring.
- An chip AGC circuit controlled by external digital signals, over the received signal level range of 51 dB with 0.2 dB step.
- Analog loop test: A transmitting analog signal can be looped back as a receive analog signal within the chip.

 A set of carrier detection circuits, the on/off levels of which, are fixed at each of the compromised values within the chip, and also can be adjusted by external resistors.

Preliminary

- Two CD circuits are useful for Fall-Back operation and so forth.
- 3.456 MHz external clock for operation.
- On-chip voltage reference.
- Few external components required.
- Supply voltage, ±5V.
- Low power dissipation: 140 mW typical.
- Power stand by mode available.
- 64 pin mini-size DIP, 68 pin PLCC will be available by 1Q '87.




♦ MODEM· MSM6949 ♦

Ⅲ-A-221

ω.

PIN CONFIGURATION (Top View)



68 pin PLCC (MSM6949JS): Available by 1Q '87.

Din Nama	Pin	No.	Franki an	
Pin Name	SS	JS	Function	
BRS	1		Request to Send for backward channel (V.23)	x - to
BTD	2		Transmit Data for backward channel (V.23)	
TRSW	3		Control signal for connection of DA input bus	
RDL	4		Latch clock for RD to input to DA within chip	
WRT	5		Control signal for writing TD to DA	
TD8	6			MSB
TD7	7			_
TD6	8			_
TD5	9			-
TD4	10		Transmit signal digital data bus input to DA	
TD3	11			
TD2	12			_
TD1	13			LSB
МСК	14		Master clock input 3.456 MHz	
VDD2	15		+5V power supply	
N.C.	16			
RD8	17			MSB
RD7	18			_
RD6	19			_
RD5	20		Receive signal digital data bus output from AD (3-state I/O)	_
RD4	21		(J-state 1/0/	-
RD3	22			_
RD2	23			-
RD1	24			LSB
RDB	25		Additional digit for RD bit shifting	
RDA	26		(3-state output)	
ST	27		Control signal for starting of AD conversion	
READ	28		Control signal for reading RD from AD	
AGCW	29		Writing clock for setting data to AGC circuit	
CSW	30		RD bit shifting enable	
LD1	31		Outputs of level comparators put to AGC circuit's of These are used to set AGC at typical gain when dot	
LD2	32		These are used to set AGC at typical gain when dete urgent changes.	ecting
CD1	33		Carrier detect for QAM/PSK signal	
CD2	34		Carrier detect for FSK signal (T.30)	

PIN ASSIGNMENTS (SS --- 64 pin mini-size DIP, JS --- 68 pin PLCC)

Pin Name	Pin	No.	Function
Fill Indille	SS	JS	Function
BWC1	35		Receive filter bandwidth select
BWC2	36		Receive litter bandwidth select
EQR1	37		Fixed compromise cable amplitude equalization select
EQR2	38		for receiving
DG	39		Digital ground (0V)
AG	40		Analog ground (0V)
VSS	41		-5V power supply
AGCC	42		External capacitor terminal for AGC circuit
AGCO	43		AGC circuit output
AGCI	44		AGC circuit input connected for RFO through external capacitor
RFO	45		Receive filter output connected to AGCI through external capacitor
CD1L	46		Carrier detect level select for CD1
CD1H	47		
CD2L	48		Carrier detect level select for CD2
CD2H	49		
VR1	50		On-chip reference voltage adjust using external resistors
VR2	51		On-citip reference voltage aujust using external resistors
AIN	52		Receive analog signal input
N.C.	53		
AOUT	54		Transmit analog signal output
XIN	55		External analog signal input
BOUT	56		75 bps FSK transmit signal output
PWDN	57		Power down mode select
LT	58		Analog loop test
EQT1	59		Fixed compromise cable amplitude equalization select for
EQT2	60		transmitting
ATT1	61		
ATT2	62		8 steps attenuator select for transmit signal level
ATT3	63		
VDD1	64		+5V power supply

 Π

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Condition	Ratings	Unit
Power supply	V _{DD}		-0.3 ~ +7	
voltage	V _{SS}	$T_a = 25^{\circ}C$	-7 ~ +0.3	
Analog input voltage	VIA	With respect to AG or DG	V _{SS} -0.3 ~ V _{DD} +0.3	v
Digital input voltage	VID		-0.3 ~ V _{DD} +0.3	
Operating temperature	re T _{OP} – _4		-40 ~ 85	°c
Storage temperature	т _{stg}	_	-55 ~ 150	C

♦ MODEM· MSM6949 ♦

2. Recommended Operating Conditions

-						
Parameter	Symbol	Condition	Min	Тур	Max	Unit
· · ·	V _{DD}	With respect to	4.75	5,00	5.25	
Power Supply Voltage	V _{SS}	AG or DG	-5.25	-5.00	-4.75	v
	AG, DG			0	_	
Operating Temperature	Тор		0	_	70	°C
R1	-	Transformer impedance (Hybrid)	·	600	_	
R2	-		_	600	. —	Ω
R3 ,	-	$\frac{600\Omega}{600\Omega}:600\Omega$	_	300	_	
R4	-		-	51	-	
R5	. —		-	51	-	
R6	-		-	51	-	1.0
R7	-	_	_	51	-	kΩ
R8	-		10	33	—	
R9 /				36	_	
C1	-		_	2.2	-	
C2			_	1	—	
C3	-		_	0.1		_
C4	_	·	-	1	-	μF
C5, C7, C9	_		_	10	_	
C6, C8	-			1	_	
R10 ~ R17		_	<u> </u>	10		kΩ
Reference Voltage	VREF	Ajusted by External Resistors	_	+2.50	- :	V
Master Clock Frequency	^f мск		3.4557	3.456	3.4563	MHz
MCK Duty Cycle	DMCK	50% to 50%	30	50	70	%
Digital Input Rise Time	tr	RDL, WRT, MCK, ST,	0	-	50	ns
Digital Input Fall Time	tf	READ, AGCW See Figure 1	0	-	50	ns
ST Period	tps		51	-	143	μs
ST Width	tws	See Figure 2, 3	0.3	_	tps-0.3	μs
READ Width	tWRE		0.3	_		μs

◆ MODEM·MSM6949 ◆

Parameter	Symbol	Condition	Min	Тур	Max	Unit
ST → READ Timing	^t SR		51	_	tps+50	μs
ST → AGCW Timing	^t SA		5		tps-10	μs
AGCW Width	tWA	See Figure 2, 3	0.3	_	tps-0.3	μs
WRT Period	tPW		20	-	143	μs
WRT Width	tww		0.3	-	t _{PW} -0.3	μs
RDL Period	^t PRD		20	<u>·</u>	143	μs
RDL Width	tWRD	See Figure 3	0.3	-	tPRD-0.3	μs
RDL → WRT Timing	^t RDW		0	_	tprd-0.6	μs
Allowable XIN Input DC Offset Voltage	VOSXIN	_	-100	_	+100	mV
Allowable AIN Input DC Offset Voltage	VOSAIN	_	-100	-	+100	mV

Refer to Figure 16.

♦ MODEM · MSM6949 ·

3. Power Dissipation

 $(V_{DD} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%, T_a = 0 \sim 70^{\circ} \text{C})$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power-Down Current	IDDS	PDWN = 1	-	0.2	0.5	mA
Power-Down Current	ISSS		· _	0.2	0.5	mA
Active Current	IDD	PDWN = 0	-	14	25	mA
	ISS		_	13	25	mA

NOTE) V_{DD} means both of V_{DD1} and V_{DD2} .

4. Digital Interface

(V_DD = +5V ±5%, V_SS = -5V ±5%, T_a = 0 \sim 70°C)

					· u	
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Low Voltage	VIL	_	0	-	0.6	v
Input High Voltage	VIH	 `	2.2	_	VDD	v
Output Low Voltage	VOL	I _{OL} = 0.4 mA	0	-	0.4	V
Output High Voltage	VOH	I _{OH} = 20 μA	2.4	-	V _{DD}	V
Input Low Current	μ _L .	$DG \le V_{IN} \le V_{IL}$	-10		10	μA
Input High Current	Чн	V _{IH} ≤V _{IN} ≤V _{DD}	-10	-	10	μA
TD Data Set-up Time	^t STD		100	-	-	ns
TD Data Hold Time	tHTD	See Figure 2, 3	100	-	-	ns
AGC Data Set-up Time	^t SAG	See rigure 2, 5	100	<i>.</i>	- ·	ns
AGC Data Hold Time	tHAG		100	-	-	ns
RD Data Set-up Time	^t SRD	See Figure 3	100	_	-	ns
RD Data Hold Time	tHRD	See Figure S	100	-	-	ns
AD Data	^t D1	See Figure 2, 3	-	-	300	ns
Output Delay Time	^t D2	Gee i igure 2, 0	-	-	300	ns

5. Analog Interface

Parameter Symbol Condition Min Typ Max Un			(V _{DD} = +5V ±5%	5, V _{SS} =	-5V ±5%	%, T _a = 0	~ 70°C)
	Parameter	Symbol	Condition	Min	Тур	Max	Unit

Reference Voltage

	1					
Reference Voltage	VR	Without adjustment R ₈ = ∞	+1.02	+1.20	+1.38	v

Backward Channel Transmit Signal Output (BOUT), External Signal Input (XIN)

Output Res	istance	R _{OB}		_	—	10	20	Ω
Load Resist	ance	RBOUT		_	10	-	-	kΩ
Load Capac	Load Capacitance C _{BOUT} BOUT		_		-	100	PF	
DC Offset \	/oltage	V _{OSB}				-	+200	mV
Output Car	rier Level	VBOUT		$\begin{array}{c} R_{BOUT} \geq 10 \ k\Omega \\ V_{REF} = +2.50 \ V \end{array}$		2.19 0	2.76 2	Vpp dBm
BWC Transi Level Ratio		LRBWC	RBWC VAOUT (450 Hz) VAOUT (390 Hz) -1 0		1	dB		
BWC Transmit	Mark ''1''	^f OBM		BTD = 0		390	391	Hz
Carrier Frequency	Space ''0''	fobs		BTD = 1	449	450	451	Hz
Input Resis	tance	RXIN	XIN	_	25	50	— ks	
Input Signal Level		VXIN		_	_	_	4.38 +6	Vpp dBm

NOTE) 0 dBm = 0.775 Vrms = 2.19 Vpp

Transmit Analog Signal Ouput (AOUT)

Output Re	esistance	ROT		<u> </u>		-	10	20	Ω
Load Resi	stance	RAOUT		-		10			kΩ
Load Capa	acitance	CAOUT	-			_		100	PF
DC Offset	Voltage	Vost	XIN = AG			-200	_	+200	mV
	Forward* Channel		EQT1 = 1 $EQT2 = 1$ $ATT1 = 1$	fIN	1.8 kHz Full scale	3.48 +4	4.38 +6	5.52 +8	Vpp dBm
		VAOUT	ATT1 = 1 ATT2 = 1 ATT3 = 1 VREF = +2.50	v					
Idle Chani	nel Noise	NIDLT	Using a 0.3 ~ 3.4 kHz flat weighted filter			-	-80	_	dBm
Total Harr Distortion		THDT		_			-65	-50	dB

♦ MODEM·MSM6949 ♦

* Transmit data (TD1~TD8) determine this level essentially. If the DA converter sends a single sine wave signal of which amplitude is ±2.5 Vop (Full scale of DA converter, equivalent +7 dBm) to the transmit filter, the transmit signal level at AOUT becomes +6 dBm (4.37 Vpp). But, generally in PSK or QAM modulation, maximum peak factor of about 3 dB or 7 dB should be considered in the design. Therefore, for instance, the transmit signal in the QAM forward channel is designed to be -1 dBm. This value shows one example of designs.

e	(· · · · · · · · · · · · · · · · · · ·		
Parameter	Symbol	Condition	Min	Tvp	Max	Unit

Receive Analog Signal Input (AIN)

Input Resistance	RAIN	_	100	_		kΩ
Receive Signal Level Range (Single Tone)		Single Tone	4.36		1095	
	VAIN	Allows the level increase by PSK or QAM modulation.	-48	_	0	mVo-p dBm

Receive Filter Output (RFO)

Output Resistance	ROR	. –	-	10	20	Ω
Load Resistance	RRFO	<u> </u>	50	-		kΩ
Load Capacitance	CRFO		-	-	100	PF
DC Offset Voltage	VOSR	AIN = AG	-200		+200	mV
Output Signal Level	VRFO	EQR1 = 1, EQR2 = V1 f _{IN} = 1800 Hz	VAIN -2	VAIN	V _{AIN} +2	dBm
Idle Channel Noise	NIDLR	Using a 0.3 ~ 3.4 kHz flat weighted filter	-	-80	-	dBm
Total Harmonic Distortion	THDR		-	-	-50	dB

AGC Circuit Input (AGCI), Output (AGCO)

Input Resistance	RAGCI		_	50	100		kΩ
Allowable Input DC Offset Voltage	Vosagci	AGCI	_	-0.5		+0.5	mV
Input Signal Level Range*	VAGCI		-	-45.4	-	+5.6	dBm
Output Resitance	ROA			-	10	20	Ω
Load Resistance	RAGCO	- 1	V _{AGCO} = -6 dBm	10		-	kΩ
Load Capacitance	CAGCO	AGCO		_	-	100	PF
DC Offset Voltage	VOSA			-50	-	+50	mV
Output Signal Level*	VAGCO		Controlled by Demodulator	. –	-6	-	dBm

* When VAGCI is within this range, the signal level output from AGC circuit should be about -6 dBm with digitally controlling by the demodulating DSP.

♦ MODEM·MSM6949 ♦

	······	(DD -	= +5V ±5%	, v _{SS} =	-5V ±5%	1a = 0	10
Parameter	Symbol	Cond	tion		Min	Тур	Max	Unit
Attenuator								
Attenuation Accuracy $(0 \sim 14 \text{ dB}, 2 \text{ dB} \text{ step})$	Атт	To the Desig	ned V	alues	-1	0	+1	dB
Amplitude Equalizer (T	ransmit a	nd Receive Path	s)					
				600 Hz	-1	0	+1	
	EQ0	EQT(R)1 = 1		1200 Hz	-0.5	0	+0.5	
	(Through)	EQT(R)2 = 1		2400 Hz	-0.5	0	+0.5	
				3000 Hz	-1	0	+1	
				600 Hz	-2.1	-1.1	-0.1	
Frequency Characteristics	EQ1	EQT(R)1 = 1		1200 Hz	-1.2	-0.7	-0.2	
	(I)	EQT(R)2 = 0		2400 Hz	+0.2	+0.7	+1.2	
(Relative gain to			fin	3000 Hz	+0.4	+1.4	+2.4	dB
(the gain at 1800 Hz)			NIי -	600 Hz	-4.8	-3.3	-1.8	uБ
	EQ2	EQT(R)1 = 0		1200 Hz	-2.8	-1.8	-0.8	
	(11)	EQT(R)2 = 1		2400 Hz	+0.4	+1.4	+2.4	
				3000 Hz	+1.2	+2.7	+4.2	
a =: 4			1	600 Hz	-6.8	-5.3	-3.8	
See Figure 4	EQ3	EQT(R)1 = 0		1200 Hz	-3.7	-2.7	-1.7	-
	(Ш)	EQT(R)2 = 0		2400 Hz	+1.0	+2.0	+3.0	
				3000 Hz	+2.3	+3.8	+5.3	
Gain Tolerance	G _{EQ1}	EQT(R)1 = 1 EQT(R)2 = 0			-0.5	0	+0.5	
			-1					

NOTE) This spec is applicable for only amplitude equalizers and does not include other filters' frequency characteristics.

f_{IN} 1800 Hz

-0.5

-0.5

0

0

+0.5

+0.5

dB

EQT(R)1 = 0

EQT(R)2 = 1EQT(R)1 = 0

EQT(R)2 = 0

GEQ2

GEQ3

Relative gain to the gain of EQ0 at 1800 Hz

♦ MODEM · MSM6949 ♦-

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Construction with the second						

BWC Transmit LPF

2nd/3rd Harmonics		BTD = 0	2.fOBM	780 Hz	-	-60	-55	dB
Components Amplitude			^{3•f} овм	1170 Hz	-	-60	-55	dB
(Relative values to the fundamental HBWC	"BMC	BTD = 1	2.fOBS	900 Hz		-60	-55	dB
\component amplitude/	ponent amplitude/	BID = I	3.fOBS	1350 Hz	-	-60	-55	dB

Transmit LPF

Transmit LPF	6	EQT1, 2 = 1		390 Hz 450 Hz	-2	0	+2	dB
Voltage Gain	GTL	ATT1, 2, 3 = 1 V _{XIN} = 0 dBm		1700 Hz 1800 Hz	-0.8	+1.2	+3.2 +2.5 -23	dB
Frequency Amplitude Characteristics	ATL	EQT1, 2 = 1 ATT1, 2, 3 = 1	fin	2400 Hz	+0.5	+1.5	+2.5	dB
$\left(egin{array}{c} {\sf Relative gain to} \\ {\sf G_{TL}} \ {\sf at 390 Hz} \end{array} ight)$	~1L	$V_{XIN} = 0 dBm$	'IN	6000 Hz	· 	-26	- 23	dB
Group Delay Distortion	DTL	EQT1, 2 = 1 300 Hz \leq f _{IN} \leq 4	4000	Hz		-	150	μs



Receive BPF

Receive BPF Voltage Gain	G _{RB}	EQR1, 2 = 1 VAIN = 0 dBm f _{IN} = 1700 Hz			-2	0	+2	dB
Frequency – Amplitude Characteristic	ARB			150 Hz	-	-17	-14	dB
		EQR1, 2 = 1 V _{AIN} = 0 dBm	fIN	300 Hz	-4	-3	≟1	dB
(Relative gain to) G _{RB}				3000 Hz	+3	+4	+6	dB
				6000 Hz		- 19	-16	dB
Group Delay Distortion	D _{RB}	EQR1, 2 = 1 300 Hz \leq f _{IN} \leq 4000 Hz				-	1.3	ms

◆ MODEM·MSM6949 ◆

C						
Parameter	Symbol	Condition	Min	Тур	Max	Unit

Receive HPF

Receive HPF Voltage Gain *1	G _{RH}	EQR1, 2 = 1 V _{AIN} = 0 dBm f _{IN} = 620 Hz			-2	0	+2	dB
Frequency – Amplitude				390 Hz	—	-77	-65	dB
Characteristics	ARH	EQR1, 2 = 1	f _{IN}	450 Hz		-71	-65	dB
(Relative gain to)		V _{AIN} = 0 dBm		500.11				
(G _{RH}) *1				500 Hz		-40	-36	dB
Group Delay Distortion *2	D _{RH}	EQR1, 2 = 1 800 Hz $\leq f_{IN} \leq 4000$ Hz				1	ms	

*1: Includes Receive BPF's characteristics. *2: Only Receive HPF itself.

Receive LPF (for Call Progress Tone Detection)

Receive LPF Voltage Gain *1	G _{RL}	EQR1, 2 = 7 V _{AIN} = 0 d f _{IN} = 620 H	Bm		-2	0	+2	dB
Frequency – Amplitude Characteristics	ARL	EOR1, 2	fin	350 Hz	-3	-2	-1	dB
$\begin{pmatrix} Relative gain to \\ G_{RL} \end{pmatrix}$ *1	<u>n</u> r	V _{AIN} = 0 dBm	TIN	910 Hz	-	-60	- 54	dB

*1: Includes Receive BPF's characteristics.

NOTE)	Each Spec. is measured	according to	the following table.
-------	------------------------	--------------	----------------------

Circuits	Signal Input	Signal Output	BWC1	BWC2	ATT 1,2,3	EQT 1,2	EQR 1,2	Measured Block	Reference Figure
Attenuator	XIN	AOUT	_	-	000 ₹ 111	1		ATT + T·LPF	5
Transmit Amplitude Equalizer	XIN	AOUT	_	-	1	00	_	AEQL + T.LPF	4,5
BWC Transmit LPF	BOUT →XIN	AOUT	1	1	1	1	-	BWC·LPF + T·LPF	5,6
Transmit LPF	XIN	AOUT	-	-	1	1	_	T·LPF	5
Receive Amplitude Equalizer	AIN	RFO	1	1	_	_	00 ₹ 11	AEQL	4
Receive BPF	AIN	RFO	0	0		_	1	R•BPF	7
Receive HPF	AIN	RFO	0	1	-	-	1	R•HPF + R•BPF	7,8
Receive LPF	AIN	RFO	1	0	-		1	R·LPF + R·BPF	6, 7

♦ MODEM·MSM6949 ♦

7. DA, AD Converter and AGC Circuit

· · ·		(V _{DD} = +5V ±5%	, V _{SS} =	-5V ±5%	6, T _a = 0	~ 70°C)
Parameter	Symbol	Condition	Min	Тур	Max	Unit

Transmit Digital to Analog Converter

Bits of F	Resolution	BREST		-	8	-	bit	
DA Con Referen	version ce Voltage	VREF	- +2.50			+2.50	-	v
Full	Plus Full Scale	PFVDA	VREF =	TD8 ~ TD1: 01111111	+2.16	+2.21	+2.27	v
Scale*	Minus Full Scale	NFVDA	+ 2.50 V	TD8 ~ TD1: 10000000	-2.29	-2.23	-2.18	v
Linearit	v*	NLDA	A –			0.36	0.5	%

* This specification is defined as the voltage at the AOUT terminal, but does not include the DC offset voltage at the terminal.

Receive Analog to Digital Converter

Bits of F	Resolution	BRESR	-	—	8		bit
AD Con Reference	version ce Voltage	VREF	_	- +2.50 -		v	
Full	Plus Full Scale	PFVAD	VREF 2.50 V	+2.42	+2.48	+2.54	v
Scale*	Minus Full Scale	NFVAD	Equivalent values to the input voltage of AD converter	-2.56	-2.50	-2.44	V
Linearity	y*	NLAD	-		0.24	0.5	%
Output	DC Offset*	VOSAD	V _{OSAD} – – –1/2 –		+1/2	LSB	

* This specification does not include the DC offset voltage at the input of the AD converter (AGCO).

AGC Circuit

Gain Control Bits of Resolution	BRESA	_	_	8		bit
Dynamic Range	DYAGC		-	51	-	dB
Gain Setting Minimum Step	G _{STP}	· _	-	0.2		dB
Gain Setting Accuracy	GE		-0.2	0	+0.2	dB
Total Harmonic Distortion	THDAGC	_	-	-	-50	dB
Signal to Noise Ratio	SNAGC	Set Gain = Maximum Signal/Noise at AGCO	50		_	dB

◆ MODEM·MSM6949 ◆

8. Timing Characteristics

		(V _{DD} = +5V ±5%, V _{SS} =	= -5V :	±5%, T	a = 0 ~	70°C)
Parameter	Symbol	Condition	Min	Тур	Max	Unit

Carrier Detect and Level Comparator for AGC Circuit

	•							
OFF → ON	TCDON1			V _{AIN} = 0 dBm	_	2.5	-	ms
ON → OFF	TCDOFF1		CD1L = 0	f _{IN} = 1700 Hz	_	9,6	-	ms
OFF → ON	TCDON2			V _{AIN} = -36 dBm	_	3,5	-	ms
ON → OFF	TCDOFF2		= 0	f _{IN} = 1700 Hz		6.0	_	ms
OFF→ON	TCDON3			V _{AIN} = 0 dBm		1.8	_	ms
$ON \rightarrow OFF$	TCDOFF3	CD1H	CD1L	f _{IN} = 1800 Hz	-	9,0	_	ms
OFF → ON	TCDON4	= V _{SS}	BWC1	V _{AIN} = -39 dBm		3.1	_	ms
$ON \rightarrow OFF$	TCDOFF4		= 0	f _{IN} = 1800 Hz	-	4.6	_	ms
OFF→ON	TCDON5		CD1L	V _{AIN} = 0 dBm	0	1.8	90	ms
$ON \rightarrow OFF$	TCDOFF5		= 0 BWC1	f _{IN} = 400 Hz	0	1.8	90	ms
OFF→ON	TCDON6	1	= 1 BWC2	V _{AIN} = -40 dBm	0	5.0	90	ms
ON → OFF	TCDOFF6		= 0	f _{IN} = 400 Hz	0	4.6	90	ms
OFF→ON	TCDON7			V _{AIN} = 0 dBm	_	1.2	_	ms
ON → OFF	TCDOFF7	СD	2H	f _{IN} = 1650 Hz	-	10		ms
OFF → ON	TCDON8	= \	/ _{SS}	V _{AIN} = -40 dBm	_	5.6	_	ms
$ON \rightarrow OFF$	TCDOFF8			f _{IN} = 1650 Hz	_	2.2	_	ms
OFF → ON	TLD10N				—	2,5	_	ms
ON → OFF	TLD10FF				-	1.5	_	ms
OFF→ON	TLD20N				-	5.4		ms
ON → OFF	TLD20FF				-	0.6		ms
	$ON \rightarrow OFF$ $OFF \rightarrow ON$	ON OFF TCDOFF1 OFF TCDON2 ON OFF TCDON2 TCDOFF2 OFF TCDOFF2 OFF TCDOFF3 OFF TCDOFF3 OFF TCDOFF3 OFF TCDOFF3 OFF TCDOFF3 OFF TCDOFF4 OFF TCDOFF4 OFF TCDOFF3 OFF TCDOFF5 OFF TCDOFF5 OFF TCDON6 OFF TCDON7 OFF TCDOFF3 OFF TCDOFF3 OFF TCDOFF4 OFF TCDON7 OFF TCDON8 OFF TCDON5 OFF TCDON5 OFF TCDON5 OFF TCDON5 OFF TCDON6 OFF TCDON5 OFF TCDOFF3 OFF TCDON5 OFF TCDOFF3 O	ON \rightarrow OFFTCDOFF1OFF \rightarrow ONTCDON2ON \rightarrow OFFTCDOFF2OFF \rightarrow ONTCDON3ON \rightarrow OFFTCDOFF3OFF \rightarrow ONTCDOFF3OFF \rightarrow ONTCDOFF4OFF \rightarrow ONTCDOFF5OFF \rightarrow ONTCDOFF5OFF \rightarrow ONTCDOFF5OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF7OFF \rightarrow ONTCDOFF7OFF \rightarrow ONTCDOFF8OFF \rightarrow ONTCDOFF8OFF \rightarrow ONTCDOFF8OFF \rightarrow ONTLD10NON \rightarrow OFFTLD10FFOFF \rightarrow ONTLD10FF	ON \rightarrow OFFTCDOFF1CD1L 0 0 F \rightarrow ONTCDON2OFF \rightarrow ONTCDOFF2BWC1 0 0OFF \rightarrow ONTCDOFF3CD1L 1 0OFF \rightarrow ONTCDOFF3CD1L 1 0OFF \rightarrow ONTCDOFF3CD1L 	ON \rightarrow OFFTCDOFF1OFF \rightarrow ONTCDON2OFF \rightarrow ONTCDOFF2OFF \rightarrow ONTCDOFF2OFF \rightarrow ONTCDOFF3OFF \rightarrow ONTCDOFF3OFF \rightarrow ONTCDOFF4OFF \rightarrow ONTCDOFF4OFF \rightarrow ONTCDOFF4OFF \rightarrow ONTCDOFF4OFF \rightarrow ONTCDOFF4OFF \rightarrow ONTCDOFF5OFF \rightarrow ONTCDOFF5OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF6OFF \rightarrow ONTCDOFF7OFF \rightarrow ONTCDOFF7OFF \rightarrow ONTCDOFF7OFF \rightarrow ONTCDOFF8OFF \rightarrow ONTCDOFF8OFF \rightarrow ONTCDOFF8OFF \rightarrow ONTCDOFF8OFF \rightarrow ONTLD10NON \rightarrow OFFTLD10FFOFF \rightarrow ONTLD10FFOFF \rightarrow	ON → OFF TCDOFF1 OFF → ON TCDON2 OFF → ON TCDOFF2 OFF → ON TCDOFF2 OFF → ON TCDOFF3 OFF → ON TCDOFF3 OFF → ON TCDOFF3 OFF → ON TCDOFF4 OFF → ON TCDOFF5 OFF → ON TCDOFF6 OFF → ON TCDOFF7 OFF → ON TCDOFF7 OFF → ON TCDOFF8 OFF → ON TCDOFF8 OFF → ON TCDOFF8 OFF → ON TCDOFF8 OFF → ON TLD10N OFF → ON TLD10FF OFF → ON TLD10F	ON → OFF TCDOFF1 CD1L CD1L AIR AIR	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Power Down Control Timing

Power ON Time	TPWON	PWDN: 1→0 See Figure 10	_	_	200	ms
Power Down Time	TPWOFF	PWDN: 0 → 1 See Figure 10	-	-	10	ms

9. Transmission Performance

		(V _{DD} = +5V ±5%	, v _{ss} =	-5V ±5%	5, T _a = 0	~ 70°C)
Parameter	Symbol	Condition	Min	Тур	Max	Unit

Transmitter

Out-of-Band Energy		EQT1, 2 = 1	4 ~ 8 kHz		_	-20	dB
Referred to Carrier	Еот	V _{AOUT} = 0 dBm	$8 \sim 12 \text{ kHz}$	-	-	-40	dB
Level		See Figure 11	12 kHz ~	-	-	-60	dB


Receiver


Dynamic Range	DYR		As a single t	one		-48	-	0	dBm/ 600Ω
	THCDON1		CD1L = 0		ON	_	-39.2	_	dBm
	THCDOFF1		BWC1 = 0	CD1	OFF	_	-49.3		dBm
Carrier Detect	THCDON2	CD1H	CD1L = 1	0.01	ON	-	-41.8		dBm
Threshold * ³	THCDOFF2	= V _{SS}	BWC1 = 0	CD1	OFF	-	-46.8		dBm
	TH _{CDON} / OFF3		BWC1 = 1 BWC2 = 0	CD1	ON/ OFF		-45*1		dBm
	THCDON4	CD2H	- \/	CD2	ON	'	-45	-	dBm
	THCDOFF4		- • SS	CD2	OFF	—	- 50	—	dBm
* ² Optional Carrier	TH _{CDON5}	CD1L:	$0 \sim V_{DD}$	- CD1	ON	Þ	djustabl	e	dBm
Detect	THCDOFF5	CD1H:	$0 \sim V_{DD}$		OFF	Å	Adjustabl	e	dBm
by External	THCDON6	CD2L:	$0 \sim V_{DD}$	CD2	ON	Å	Adjustabl	e	dBm
Potentials	THCDOFF6	CD2H:	$0 \sim V_{DD}$	002	OFF	ļ	Adjustabl	e	dBm


*1 This operating mode is used during the call progress tone monitoring and does not provide the hysteresis of the detect ON and OFF level.


*² In this mode, CD1's ON/OFF and CD2's ON/OFF levels are determined by external adjustments. It is impossible to use the optional threshold either for CD1 or CD2.


*³ Threshold levels are defined by a single tone input on the AIN terminal. In actual applications, however, input analog signal is not a single tone but a modulated signal by FSK, PSK or QAM. Therefore, the hysteresis values (CD/OFF-CD/ON) become less than the differences of CD/ON and CD/OFF levels shown in the specification table.














NOTE) Figure 3 shows the timing when transmit, receive and AGC data are interfaced via RD1 through RD8 as a common data bus.






 Π




Ⅲ-A-241


♦ MODEM·MSM6949 ♦









 Π







◆ MODEM · MSM6949 ◆

PIN DESCRIPTION

Pin Name	Pin	No.	Function
i in ivanic	SS	JS	
BRS	1		The chip contains 75 bps FSK modulator (420 \pm 30 Hz) that is useful for some kinds of applications, such as videotex systems.
BTD	2		BRS controls the modulator to send FSK signal over telephone line through AOUT.
			BRS FSK signal transmit
			Digital 0 Enable
			Digital 1 Disable
			Table 2
			BTD is the transmit data that should be converted to the modulated FSK signal to be sent over telephone line.
			BTD FSK signal frequency
		ſ	Digital 0 "Space" 450 Hz
			Digital 1 "Mark" 390 Hz
			Table 3
TRSW	3		On-chip DA converter can operate according to not only TD, but also RD for its input data. This function is significant in the special application where both RD and TD are given to and taken from the same data bus line.
			At this case, it is required to put TRSW on digital 1 state for connecting the input of DA to RD terminals internally in place of TD terminals.
RDL	4		A clock pulse should be input to RDL to latch RD on it's positive edge.
1			Refer to Figure 12.
			Digital 1

Ⅲ-A-246

-◆ MODEM·MSM6949 ◆

Pin Name	Pin	No.			Fun	ction	,				
	SS	JS									
WRT	5		This signal controls to write the data on TD1 \sim TD8 int the DA converter.							linto	
			These data are latche	d on	the	posi	tive	edge	of W	RT.	
TD1 5 TD8	13 、 6		Transmit signal digital data input for DA conversion. These pins are 8-bit parallel two's complement data inpu pins, and the data are loaded into the DA converter on the positive edge of WRT.							input	
			TD1 is the LSB and	TD8	is th	e MS	6B. F	lefer	to T	able	4.
			TD/RD	8	7	6	5	4	3	2	1
			Plus Full Scale	0	1	1	1	1	1	1	1
			Plus 0	0	0	0	0	0	0	0	0
			Minus O	1	1	1	1	1	1	1	1
			Minus Full Scale	1	0	0	0	0	0	0	0
			Table 4 8-0	digit	Data	n Tak	ole fo	or TE) and	I RD	
МСК	14		A 3.456 MHz clock s This is the time base is divided down with	for t	he o	pera	tion	of M	SM6	949	and
VDD2	15		Positive power supply	y, +5	v.						······································
			This pin is internally logic circuitry for R							tal o	utput
RD1 〈 RD8	24 〈 17		These are I/O termin state, these pins beco the AD conversion w complement format	me o ith 8	butpu -bit	ut te (or 1	rmin 0-bi [.]	als a t) pa	nd th rallel	ne re	sult of
			When READ is held of input terminals and t into the register stori AGC circuit on the p	he da ng th	ata ir nem a	nput as th	to tl e gai	nese n set	pins ting	are l	oaded

Π

P	in Name	Pin	No.				1		F	unct	ion		
•	In Name	SS	JS						1	unci	IUN		
												D1 ~ RD8 GC circuit.	means the
				F	Pin		Ga	nin	ŀ	Pi	า	Gain	
				R	D1		+0.2	dB		RD	95	+3.2 dB	
					2		+0.4				6	+6.4	
7					3		+0.8				7	+12.8	
					4		+1.6				8	+25.6	
								-	F able	e 5			
				The are a						ircui	t's re	elative and o	obsolute ga
							R	D ·		1		Gain	(dB)
	,			8	7	6	5	4	3	2	1	Relative	Absolut
				1	0	0	0	0	0	0	0	-25.5	-11.6
		- I		1	0	0	0	0	0	0	1	-25.3	- 11.4
				1	1	1	1	1	1	1	1	-0.1	+13.8
				0	0	0	0	0	0	0	0	+0.1	+14.0
						L				L	.		I I I I
				0	1	1	1	1	1	1	0	+25.3	+39.2
				0	1	1	1	1	1	1	1	+25.5	+39.4
									Ţ	Fable	6		x · · · ·
	RDB	25	<u> </u>	wher	וCS ו	N is	set a	t dig	ital 1	l stat	:e. W	end the RD hen CSW is shifted tow	set at digi
	RDA	26		signi and This	ficar MSB proc	it bit appo essir	by 2 ears d ng is i	2 bit: on R usefu	s and D6, JI to	l this RD7	mak and	RD8 with t the receive	come LSB the same d
-	ST	27		level for the demodulator. This signal allows the MSM6949 to start the AD conver on the negative edge of ST. The conversion period show within 51 \sim 143 μ s. The latest AD converted data apper on the RD pins 44 μ s after from the falling edge of ST.					od should Ita appear				

JS	Function This is a control signal for 3-state output data bus line RD8 ~ RD1, RDA and RDB. While this pin is in digital 0 state, the output bus is active and the result of the AD conversion appears on RD8 ~ RD1,
	RD8 \sim RD1, RDA and RDB. While this pin is in digital 0 state, the output bus is active
	While this pin is in digital 1 state, the output bus is inactive and RD8 \sim RD1, RDA and RDB become input terminals.
	This signal controls to load the gain setting data into the register for AGC circuit through RD8 \sim RD1 on the positive edge of AGCW. At this time, READ must be in digital 1 state.
	As mentioned in the description of RDA and RDB, the RD bit length is extended from 8-bits to 10-bits and the position of each digit is shifted by 2-bits toward the less significant digit when CSW is set at digital 1 state.
	These output signals are of comparators which have different threshold levels each other and the inputs are connected to the output of AGC circuitry (AGCO).
	When AGCO shows an extraordinary signal level by the abrupt change in the received signal level, LD1 and LD2 can be a warning signal for the demodulator and the AGC circuit.
	Signal level on AGCO (dBm)
	+2 +1 -14.5 -15.5
	LD1 0 1
	LD2 0 1
	Table 7 For example, the demodulator should be reset when LD1 indicates the digital 0 state.
	In other case when LD2 indicates the digital 1 state, the AGC circuit should be set at the nominal gain by setting digital 0 to all of RD digits for the quick escape from the abnormal state. Refer to Table 7 and Figure 13.
	AGCO
	LD1

Pin Name	Pin	No.				unction		
· // runne	SS	JS						
CD1	33		and e		49 provides a them has a inf xed.			
CD2	34		deterr		r hand, their c by external ci D2H.			
			data t is use state	ransm d for F of digi	1 is used for 2 ission, or for c SK transmissi tal 1 means th o be demodula	all progress t on, such as C at the receive	one moni CITT T.	toring. CD2 30. The
			be ign	ored a	ting the digita s meaningless descriptions f	information.		
BWC1	35		These	contr	ol signals deter the application	mine the rec	eive filter	⁻ bandwidth
BWC2	36		BWC1	BWC2	Receive Filter	Composition	Band- width	Application
			0	0			0.3 ~ 3.4 kHz	No backward channel transmitting
			0	1			0.6 ~ 3.4 kHz	Backward channel transmitting
			1	0		}o-o-BPF}o-o-→	0.3 ~ 0.65 kHz	Call progress tone monitor ing
			1	1	+ of HPF-o of LPF		Through	Special case (External) Filter
,				,		Table 8		
				kHz		65 kHz		.3 3.4 k <bpf></bpf>
				<hpf< td=""><td></td><td><lpf></lpf></td><td></td><td>∖orr≯</td></hpf<>		<lpf></lpf>		∖orr≯

Π

Pin Name	Pin	No.		Fun	ction
in i vanie	SS	JS			
			transmiting, red to 0.3 kHz for modem operate must reject the transmitter thr facilities. As backward cl exsist below 0. be deteriorated used. Usually, the fre	ceive signal ban better transmis s with BWC tra BWC signal wh ough the hybrid nannel transmit 6 kHz, the rece if HPF to elim equencies of cal om 0.3 kHz to 0	out backward channel (BWC) dwidth should be extended sion data quality. When a ansmitting, the receive filter tich leaks from own BWC d circuit in the 2-wire tting signal's components tived data quality would tinate them is not Il progress tones are included 0.65 kHz. The MSM6949
EQR1	37		For better tran	smission data q	uality, amplitude equalizers in both transmitter and
EQR2	38		EQR1 EQT1	EQR2 EQT2	Equalizing Characteristics
			0	0	Ш
			0	1	II
			1	0	Ι
			1	1	Through
			L	Tab	ble 9
÷.			Refer to Figure	e 4.	
DG	39		Digital ground,	0V.	,
AG	40		Analog ground,	0V.	
			When digital an same chip, anal deteriorated by digital noise is a analog circuitry DA converter, t The delicate ch influence becor	d analog circui og functional p the digital noi synchronous t , such as switcl he chip's perfo ip is designed c nes less, but it	try are implemented in the berformances are easy to be se. Especially, when the o the operating timing for hed capacitor filter, AD and ormances become serious. arefully so that the is important not to mix the sign of PCB should be
V _{SS}	41		Negative power	supply, -5V.	

Pin Name	Pin	NO.						Fun	ction				
	SS	JS						1 011				ALL	
AGCC	42		An external capacitor of 1 μ F should be connected between AGCC and AG. This capacitor is necessary to compensate the DC offset voltage generated in the AGC circuit.										
AGCO	43		The output of the AGC circuit. This pin is used for the chip test, etc. The gain setting data should be loaded into the chip through RD8 \sim RD1 so that the signal level at AGCO becomes -6 dBm.										
AGCI	44		recei	AGCI is the input of the AGC circuit and RFO is the receive filter's output. These pins should be mutually connected via an external capacitor of 0.1 μ F. This									
RFO	45		capad	citor)C of	is rec fset v	quireo voltaç	d as a je to	n AC the A	-coup	oling circui	not t t. Th	r. In to trai le inp	nsfer
CD1L	46		As described in the description of CD1 and CD2, a pair of carrier detect circuits can be used with the internally fixed inherent detect levels.										
			fixed	inhe	erent	deteo	t lev:	els.					
CD1H	47		On th	ne ot ted f	her h or va	and, rious	deteo kind	ct lev ls of a	applic	atior	ns. In		l fixed
CD1H CD2L	47	-	On th adjus value	ne ot ted f s and	her h or va l exte	and, rious ernal	detec kind adjus	ct leve ls of a stmen	applic its are	atior e as f	ns. In ollow	terna	l fixed
			On th adjus value	ne ot ted f s and	her h or va l exte	and, rious ernal	detec kind adjus	ct lev ls of a	applic its are	atior e as f	ns. In ollow	terna /s.	l fixed Operating MODE
			On th adjus value	ne ot ted f s and	her h or va l exte	and, rious ernal	detec kind adjus	ct leve ls of a stmen	applic ts are ct	ation as fo 01 OFF	ns. In ollow	terna /s.	Operating MODE 7200/9600 bps
			On th adjus value	ne ot ted f s and cd1H	her h or va l exte	and, rious ernal со2н	detec kind adjus BWC1	st leve ls of a stmen Bwc2	applic ts are CI ON -39.2	ation as fo 01 OFF	ns. In ollow	terna /s.	I fixed Operating MODE 7200/9600
CD2L	48		On th adjus value	ne ot ted f s and cD1H vss	her h or va l exte	and, rious ernal cd2H	detec kind adjus BWC1 0	et levels of a stmen BWC2	applic ts are CI ON -39.2	ation as fo 01 OFF -49.3	ns. In ollow ci on _	terna /s.	l fixed Operating MODE 7200/9600 bps 2400/4800 bps
CD2L	48		On th adjus value	re ot ted f s and cD1H vss vss	her h or va l exte	and, rious ernal со2н *	detec kind adjus BWC1 0 0	t levels of a stmen BWC2 *	applic ts are ON -39.2 -41.8	ation as fo 01 OFF -49.3	ns. In ollow ci on _	terna /s.	I fixed Operating MODE 7200/9600 bps 2400/4800 bps Call Progress
CD2L	48		On th adjus value CD1L 0 1	cD1H vss vss vss	her h or va l exte	and, rious ernal CD2H * *	detec kinc adjus BWC1 0 0 1	bt levels of a stmen BWC2 * *	-39.2 -41.8 -Depen VCD	ation as for 0FF -49.3 -46.8 -	ns. In ollow cr ON -	vs.	I fixed Operating MODE 7200/9600 bps 2400/4800 bps Call Progress Tone 300 bps
CD2L	48		On th adjus value CD1L 0 1 *	re ot ted f s and CD1H VSS VSS VSS	her h or va l exte	and, rious ernal CD2H * *	detec kind adjus BWC1 0 0 1	et leve ls of a stmen BWC2 * * 0	applic ts are Ct ON -39.2 -41.8 -45 - Dependence	atior e as fe 01 0FF -49.3 -46.8 - - - - - - - - - - - - - - - - - - -	ns. In ollow cr ON -	vs.	I fixed Operating MODE 7200/9600 bps 2400/4800 bps Call Progress Tone 300 bps (T. 30)
CD2L	48		On th adjus value CD1L 0 1 * * >0V	re ot ted f s and CD1H VSS VSS VSS * >0V	her h or va d exte	and, rious ernal CD2H * * VSS	detec kind adjus BWC1 0 0 1 *	bt levels of a btmen btm	-41.8 -45 -0per -41.8 -45 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0	atior e as fe 01 0FF -49.3 -46.8 - - - - - - - - - - - - - - - - - - -	ns. In ollow Cr ON - - - 45 - - Depee	terna /s. D2 OFF - - - 50 - - - - - - - - - - - - - - -	Operating MODE 7200/9600 bps 2400/4800 bps Call Progress Tone 300 bps (T. 30)
CD2L	48		On th adjus value CD1L 0 1 * * >0V	ne ot ted f s anc CD1H VSS VSS * >0V * >0V *	her h or va l exte * * * * * * * * * * * * * * * * * * *	and, rious ernal CD2H * * * VSS * * * >0V of CD	detec kinc adjus BWC1 0 0 1 * 0 1 *	BWC2 * * 0 * *	applic ts are ON -39.2 -41.8 -45 - VCC VCC VCC VCC - - level:	eation 2 as f 0 0 0 0 0 0 0 0 0 0 0 0 0	ns. In ollow ON - - -45 - - VCC VCC (0 dE	terna /s. D2 OFF - - - 50 - - - - - - - - - - - - - - -	I fixed Operating MODE 7200/9600 bps 2400/4800 bps Call Progress Tone 300 bps (T. 30)

 \prod

-+ MODEM·MSM6949 +

Pin Name	Pin	No.	Function
i in ivanie	SS	JS	, ,
			If an external adjustment is required, each of these terminals should be connected to the appropriate potential, which is over OV, and this determines the carrier detect ON/OFF level. Four different kind of potentials determine the level as follows.
			Terminal Carrier As an aim for external adjust- ment, it can be forecast that the carrier detect threshold
			CD1L CD1 OFF level becomes about -40 dBm
			CD1H CD1 ON when the input potential is plus 2.5 V. The relation
			CD2L CD2 OFF between the potential and
			CD2H CD2 ON the level is linear.
			Table 11
VR1	50		The MSM6949 provides the voltage reference which is used for AD and DA conversions, carrier detect, back-ward channel transmitter, etc.
VR2	51		The potential is stabilized to variations of temperature or supply voltages, but tends to be different from chip to chip. Therefore, an external adjustment is necessary. The resistors used to adjust the reference voltage are connected to these pins as follows. $VR1 R8 respective R9 R8 + R9 > 20 k\Omega$
			VREF 51 VR2 C2 777 AG
			Figure 14 A bypass capacitor is required to keep this reference potential in the silent condition and the value of 1 μ F
			is recommended. The reference voltage on VR2 (VREF) is approximately determined by the following equation and the typical value is +2.5V.
			$V_{\text{REF}} \simeq 1.2 \times \frac{\text{R8} + \text{R9}}{\text{R8}} [V]$
AIN	52		This pin is the receive analog signal input. The maximum input level is about 0 dBm (1.1 V _{0-D}).


Π

Pin Name	Pin	No.	Function
r in iname	SS	JS	Function
AOUT	54	×	This is the transmit analog signal output pin. The output resistance is about 10Ω and the load resistance should be more than 10 k Ω .
			The output signal level is set at typically +3 dBm or -1 dBm for PSK or QAM mode, respectively.
XIN	55		This is an external analog signal input. Usually, XIN is used as the input for the backward channel transmitter, and frequently for an external DTMF tone.
		N	This signal is routed to the transmit filter's input via an adder same as the signal from the DA converter.
			$ \begin{array}{c} B.W \\ Transmitter \\ \hline DA \\ 50K \\ 56K \\ \hline Filter \\ \hline 777 \\ \hline 777 \\ \hline BOUT \\ OdBm \\ OdBm \\ \hline \hline OdBm \\ \hline OdBm \\ \hline \hline OdBm \\ \hline OdBm \\ \hline \hline \hline \hline OdBm \\ \hline \hline$
			Figure 15 An external operational amplifier can be omitted when the DTMF tone is not input to XIN, and BOUT is connected to XIN directly.
BOUT	56		This is an output terminal of the backward channel transmitter. Refer to the description for XIN. The signal level is about 0 dBm. While call progress tone monitoring is proceeding, BOUT is internally connected to AG, because LPF is used in the receiver side.
PWDN	57		When digital 1 is input to PWDN, whole functions in the MSM6949 are disabled and the MSM6949 goes into the power standby mode. At this time, AOUT and RFO become high impedance state.
LT	58		LT is used to provide the signal path for the local analog loop (AC) test function. When digital 1 is input to LT, the transmit analog signal is routed to the input of the receive filter and AOUT is connected to AG internally.

 Π

◆ MODEM·MSM6949 ◆


Pin Name	Pin	No.	Function						
	SS	JS							
EQT1	59		Refer to	Refer to the description of EQR1 and EQR2.					
EQT2	60								
ATT1	61 (The MSN	/6949 pr	ovides atte	nuator for transmit signal.			
ΑΤΤ3	63		ATT1	ATT2	ATT3	Signal Level Loss (dB)			
			0	0	0	14			
			0	0	1	12			
			0	1	0	10			
			0	1	1	8			
			1	0	0	6			
			1	0	1	4			
			1	1	0	2			
			1	1	1	0			
1				·	Та	ble 12			
V _{DD1}	64		Positive p	power sup	oply, +5V.				



II-A-256

♦ MODEM·MSM6949

B. TELEPHONE APPLICATION



OKI semiconductor

MSM6052

CMOS 4BIT SINGLE CHIP LOW POWER MICROCONTROLLER FOR TELEPHONE

GENERAL DESCRIPTION


The OKI MSM6052 is low-power and high-performance single-chip 4 bits microcontroller employing complementary Metal Oxide Semiconductor technology, especially designed for use in sophisticated telephone sets. Integrated onto a single chip are 4 bits ALU, 28 kbits of mask programmable ROM, 2560 bits of data RAM, programmable timer, oscillator, 12 bits of input port, 12 bits of output port and 4 bits of input/output port. In addition to these units, DTMF generator is provided.

With MSM6052, sophisticated telephone sets become feasible by a single chip instead of conventional 3-chip configuration.

FEATURES

- Low Power Consumption 0.3mA Typical @3V (DTMF output off)
- 2048 × 14 Internal ROM
- 640 × 4 Internal RAM
- 3 × 4 Input Port
- 3 × 4 Output Port
- 1 × 4 Input/Output Port
- DTMF Generator
- Buzzer Sound Output
- 4 Bits Programmable Timer Applicable for Output of Dial Pulse

- Interrupt by Progammable Timer
- 5 Level Stack
- Power Down Mode
- 52 Instruction Sets
- Instructions Useful for Data Management (Data Search and Block Data Transfer)
- 2.5 to 6.0V Operating Voltage
- 3.58 MHz Oscillator
- 17.9 μS Instruction Cycle
- -20 to 75°C Operating Temperature
- 28 Pin DIP or 40 Pin DIP or 44 Pin FLAT



FUNCTIONAL BLOCK DIAGRAM


PIN CONFIGURATION


(Top View) 40 Lead Plastic DIP

EO2 1	U	40 EO1
EO3 2		39 C1
EO4 3		38 C2
R1 4		37 C3
R2 5		36 C4
R4 6		35 13
R5 7		34 02
R6 8		33 O1
R7 9		32 03
R8 10		31 04
R3 [1]		30 DP OUT
HS 12		29 DTMF OUT
14 13		28 104
11 14		27 103
12 15		26 102
XT 16		25 101
XT 17		24 V _{DD}
32kHz [18		23 BD
IOE 19		22 AC
TEST 20		21 VSS

(Top Viev	v) 28 Lead Pla	astic DIP
R1 1		28 C1
R2 2		27 C2
R3 3		26 C3
R4 4		25 C4
R5 5		24 13
R6 6		23 01
R7 7		22 03
HS 8		21 04
14 9		20 DP OUT
11 10		19 DTMF OUT
12 11		18 V _{DD}
XT 12		17 BD
XT 13		16 AC
TEST 14		15 V _{SS}

(Top View) 44 Lead Plastic Flat Package





◆ TELEPHONE·MSM6052 ◆

PIN DESCRIPTION

Pin Name	Function
V _{DD}	Pource source
V _{SS}	Circuit ground potential
AC	Terminal to clear internal logic, pulled down to V _{SS} . After power is turned on, the MSM6052 must be reset by this terminal.
TEST	Terminal to test internal logic, pulled down to V _{SS} . This terminal must be open in normal operation.
XT, XT	Input and output terminals of oscillator inverter. 3.58 MHz ceramic resonator is connected to these terminals.
HS	Input terminal connected to the hook switch, pulled up tp $V_{\mbox{DD}}$.
DP OUT	Output terminal of dial pulse. Dial pulse rate (10 pps or 20 pps) and Make Break ratio (40% or 33 %) can be selected by software.
DTMF OUT	Output terminal of DTMF signal
BD	Output terminal of buzzer sound
32 kHz	Output terminal of 32 kHz clock
$\begin{array}{c} R_1 \sim R_4 \\ R_5 \sim R_8 \end{array}$	Input port pulled down to V_{SS} .
 ₁ ∼ ₄	Input port having clocked pull-down resistor to V_{SS} . Only when this port is accessed, pull-down resistors are connected to this port.
$\begin{array}{c} C_1 \sim C_4 \\ O_1 \sim O_4 \end{array}$	Output port
$IO_1 \sim IO_4$	Tri-state bidirectional port
IOE	Output terminal When IO1 ~ IO4 is accessed, input completion signal (when read) or load signal (when written) is output from IOE terminal.

FUNCTIONAL DESCRIPTION

A block diagram of the MSM6052 is given on page 102. Each block of logic will be briefly discussed. For more information, please refer to the MSM6052 user's manual.

Program ROM

The MSM6052 will address up to 2 k words of internal mask programmable ROM. Each word consists of 14 bits and all instructions are one word. The instructions are routed to a programmed logic array which generates the signals necessary for control of logic.

Data RAM

Data is organized in 4 bit nibbles. Internal data RAM consists of 640 nibbles.

All locations are addressed by 10 bits address registers (AR₁, AR₂), 2 bits bank register (B), 4 bits page register (P) or a part of the instruction's operand.

ALU

The ALU performs 4 bits parallel operation of RAM and ACC contents, or RAM contents and an immediate digit. It sets or resets the three flags (Z, C, G) depending on the condition.

Program Counter (PC)

The program counter is 11 bits wide counter to specify the address of program ROM.

The PC is incremented by one every execution of the instruction, and then specifies the next instruction to be executed. However, the contents of the PC are rewritten by the execution of Jump, Call or Branch instruction.

As there is no boundary in the ROM, Jump, Call or Branch instruction can be put anywhere in the ROM

Stack

The MSM6052 has 5 level stack aparting from data RAM. The contents of the PC are loaded into stack when Call instruction is executed or interrupt is generated. Nesting of subroutines within subroutines can continue up to 4 times including the interrupt.

Input Port

Port (R1 ~ R4)

4 bits input port. Each pin of the ports is pulled down to V_{SS} by internal resistor, and status of the port is fetched by input instruction.

Port (R5 \sim R8)

4 bits input port. Each pin of the port is pulled down to V_{SS} by internal resistor, and status of the port is fetched by input instruction.

Port (I1 ~ I4)

4 bits input port. Each pin of the ports is pulled down to V_{SS} by internal resistor and transistor. Only when it is desired to fetch status of the port, input current flows through these pins. Status of the port is fetched by input instruction.

Output Port

Port (C1 \sim C4)

4 bits output port. These ports consist of data latches and buffers, and the contents of data latches are rewritten by output instruction.

Port (01 \sim 04)

4 bits output port. These ports consist of data latches and buffers, and the contents of data latches are rewritten by output instruction.

Electrical characteristics of O3 and O4 are different from those of O1 and O2. O3 and O4 of the ports are used as XMIT MUTE and MUTE normally.

Port (EO1 \sim EO4)

4 bits output port. These ports consist of data latches and buffers, and the contents of data latches are rewritten by output instruction.

• Input/Output Port

Port (IO1 ~ IO4)

4 bits bidirectional port. These ports consist of data latches, output buffers and input buffers. The contents of data latches are rewritten by output instruction and status of the port is fetched by input instruction.

Address Registers (AR1, AR2)

The address registers are used to specify 10 bits address of data RAM, when data search instruction (RDAR) or block data transfer instruction (MVAR) is executed.

These registers are up/down counter, and incremented or decremented by 1 with execution of the instruction.

Timing Generator

By connecting 3.58 MHz ceramic resonator to XT and $\overline{\text{XT}}$ terminal, the timing generator generates basic timing signal to control the MSM6052.

The MSM6052 can operate in 2 modes, normal operating mode and power down mode. STOP instruction is used to place the MSM6052 in the power down mode. The oscillation stops and the entire functions are stopped. However, the contents of RAM and all registers are maintained.

Programmable Timer

The programmable timer consists of 4 bits down counter and 1/100 prescaler.

Any of 7990.1 Hz clock, 1997.5 Hz clock and 998.8 Hz clock is input to 1/100 prescaler. Output of 1/100 prescaler decrements 4 bits down counter by 1.

When the contents of 4 bits down counter is decremented to 0, the programmable timer generates interrupt.

This programmable timer can be used as dial pulse generator. Dial pulse rate (10 pps. 20 pps) and Make/Break ratio (40%, 33%) of dial pulse

ABSOLUTE MAXIMUM RATINGS

which the programmable timer generates are selectable.

DTMF Circuit

DTMF circuit is used to generate DTMF signal. 12 kinds of DTMF signal (0 to 9, #, *) can be output by output instruction.

BD Circuit

BD circuit generates the square wave which can be used as the confirmation sound, warning sound and so on. 15 kinds of sound (4.66 to 0.82 kHz) are output by output instruction specifying the frquency.

Parameter	Symbol	Conditions	Limits	Unit
Supply Voltage	V _{DD}	Ta = 25°C	-0.3 to 7.0	V
Input Voltage	VI	Ta = 25°C	-0.3 to V _{DD} +0.3	v
Output Voltage	v _o	Ta = 25°C	-0.3 to V _{DD} +0.3	v
Storage Temperature	Tstg	_	-55 to 125	°C
Power Dissipation	PD	Ta = 25°C	200	mW

OPERATING CONDITIONS

Parameter	Symbol	Limits	Unit
Operating Voltage	V _{DD}	2.5 to 6.0	V
Memory Retension Voltage	VDDM	1.2 to 6.0	۷
Operating Temperature	Topr	-20 to 75	°C

DC CHARACTERISTICS

 $(VDD = 3V, Ta = -20 \text{ to } 75^{\circ}C)$

	0 mb d	0	Limits			11-14	
Parameter	Symbol	Condi	ions	Min	Тур	Max	Unit
"H" Input Voltage	Viii	V _{DD} =3V		2.2	-	-	V
H input voltage	VIH	V _{DD} =6V	4.4	v			
"L" Input Voltage	V	V _{DD} =3V	-	-	0.8	V	
L input voltage	VIL	V _{DD} =6V	-	-	1.6	V	
"H" Output Current (1)	IOH1	O3, O4	V _{OH} =2.6V	-200			μA
"L" Output Current (1)	IOL1	$V_{DD}=3V$ $V_{DD}=6V$ $V_{DD}=3V$ $V_{DD}=6V$ O_{3}, O_{4} $DP OUT$ $C_{1} \sim C_{4}$ O_{1}, O_{2}, BD	V _{OL} =0.4V	500	-	-	μA
"H" Output Current (2)	^I OH₂	C C.	V _{OH} =2.6V	-1	-	-	mA
"L" Output Current (2)	IOL ₂	010004	V _{OL} =0.4V	10	-	-	·μA
"H" Output Current (3)	lOH₃		V _{OH} =2.6V	-20	-	-	μA
"L" Output Current (3)	IOL3	01, 02, 60	V _{OL} =0.4V	10	—	-	μA

DC CHARACTERISTICS (CONT.)

	Queles						
Parameter	Symbol	Cond	Min	Тур	Мах	Unit	
"H" Output Current (4)	ЮН₄	I _{O1} ~I _{O4} IOE	V _{OH} = 2.6V	-150			μA
"L" Output Current (4)	I _{OL₄}	$E_{O_1} \sim E_{O_4}$	V _{OL} = 0.4V	300	-	-	μA
"H" Output Current (5)	lOH₂	32 kHz	V _{OH} =2.6V	40	-		μA
"L" Output Current (5)	IOL₅	32 KHZ	V _{OL} =0.4V	25	-	-	μA
Pull-up Resistance	RUP	HS			-	150	kΩ
Pull down Resistance (1)	Rdwon 1	$R_1 \sim R_B$			-	300	kΩ
Pull down Resistance (2)	Rdwon 2	$I_1 \sim I_4$, AC, TEST	-	10		100	kΩ
Input Leak Current	۱ _۱ ۲	$I_{O_1} \sim I_{O_4}$	$\begin{array}{l} 0 \leq V_{IN} \leq V_{DD} \\ V_{DD} = 2.5 \text{ to } 6.0 V \end{array}$	_	-,	±2	μA
Current	IDDP	DTMF output	V _{DD} = 3V	_	0.3	0.6	mA
Consumption (1)		off	V _{DD} =6V	—	1.2	2.4	mA
Current	IDDT	DTMF output	V _{DD} =3V	—	1.2	2.4	mA
Consumption (2)		on	V _{DD} =6V	-	3.5	7.0	mA
Memory retention	IDDM	ON HOOK	Ta=25°C	-	0.01	0.2	μA
Current		V _{DD} =2.5V	Ta=-20to75°C			2	μA



AC CHARACTERISTICS (VDD = 3V, Ta = -20 to 75° C)

			Limits				
Parameter	Symbol	Condi	Min	Тур	Max	Unit	
Key Input Time	TKIN	V _{DD} =2.5 to 6.0V		33	. –	_	ms
· · · · · · · · · · · · · · · · · · ·			V _{DD} =2.5V	-	250	-	
Tone Output Voltage	Vout	Row only Rլ =1 kΩ	V _{DD} =4.0V	-	350	-	mV
			V _{DD} =6.0V	-	480	_	rms
High/Low Level Ratio	dBCR	V _{DD} =2.5 to 6.0V		1	2	3	dB
Distortion Ratio	%DIS	RL=1 kΩ		-	1	5	%
Rise/Fall Time (1)	t⊤LH₁	O₃, O₄, DP OUT		-		0.5	
Rise/Fail Time (T)	t⊤HL1	CL=50 pF		-	_	0.5	μS
Rise/Fall Time (2)	t⊤LH₂	C1~C4		1	-	0.5	
Rise/Fail Time (2)	t _{THL2}	CL=50 pF		· _	-	10	μS
Rise/Fall Time (3)	t⊤LH₃	O1, O2, BD, 32 kHz		-	-	5	
	t⊤HL₃	CL=50 pF		-	-	10	μS
Rise/Fall Time (4)	t⊤LH₄	101~104, 10E, EO1	~ EO4	-	-	1.	
	t⊤HL₄	СL=50 рF		-	-	1	μS

◆ TELEPHONE·MSM6052 ◆

DESCRIPTION OF INSTRUCTIONS

					Inst	ruc	tior	n Co	ode						Operation
	Mnemonic	13	12	11,	10	9	8	7	6	5	4	3	2 1	0	Operation
	ADD ACC, AP	0	0	0	0	0	Ρ	0	1	0	0		A		AP ← (AP) + ACC
	ADD #D, AP	0	1	1	0	0	Ρ		C)			А		$AP \leftarrow (AP) + D$
<u>.</u> 0	ADC AP	0	0	0	0	0	Ρ	0	1	0	1		А		$AP \leftarrow (AP) + ACC + C$
Arithmetic and logic	SUB ACC, AP	0	0	0	0	1	Ρ	0	1	0	0		Α		AP ← (AP) – ACC
anc	SUB #D, AP	0	1	1	0	1	Ρ		C)			Α		AP ← (AP) – D
etic	SBC AP	0	0	0	0	1	Ρ	0	1	0	1		Α		$AP \leftarrow (AP) - ACC - C$
thm	CMP ACC, AP	0	0	0	0	1	Ρ	1	1	1	0		А		(AP) – ACC
Ari	CMP #D, AP	0	1	0	1	1	Ρ		D)			Α		(AP) – D
	XOR ACC, AP	0	0	0	0	0	Ρ	0	1	1	1		A		AP ← (AP) ★ACC
	XOR #D, AP	0	1	1	1	1	Ρ		C)			А		AP ← (AP) ★D
	BIT ACC, AP	0	0	0	0	0	Ρ	1	1	1	0		А		(AP) V ACC
5	BIT #D, AP	0	1	0	1	0	Ρ		Ľ)			Α		(AP) V D
operation	BIS ACC, AP	0	0	0	0	0	Ρ	0	1	1	0		Α		AP ← (AP) V ACC
obe	BIS #D, AP	0	1	0	0	0	Ρ		C)			Α		AP ← (AP) V D
Bit	BIC ACC, AP	0	0	0	0	1	Ρ	0	1	1	0		Α		AP ← (AP) Λ ACC
	BIC #D, AP	0	1	0	0	1	Ρ		Ľ)			Α		$AP \leftarrow (AP) \land \overline{D}$
	ROR AP	0	0	0	0	0	Ρ	0	0	1	0		Α		$(AP) \rightarrow C$
Rotate	ROL AP	0	0	0	0	1	Ρ	0	0	1	0		Α		(AP) ← C →
Rot	ASR AP	0	0	0	0	0	Ρ	0	0	1	1		Α		$0 \rightarrow (AP) \rightarrow C$
	ASL AP	0	.0	0	0	1	Ρ	0	0	1	1		А		C ← (AP) ← 0
	SEZ	0	0	0	0	1	0	1	0	1	0	0	0 0	0	Z ← 1
	CLZ	0	0	0	0	0	0	1	0	1	0	0	0 0	0	Z ← 0
ы	SEC	0	0	0	0	1	0	1	0	0	1	0	0 0	0	C ← 1
erati	CLC	0	0	0	0	0	0	1	0	0	1	0	0 0	0	C ← 0
Flag operation	SEG	0	0	0	0	1	0	1	0	0	0	0	0 0	0	G ← 1
Flag	CLG	0	0	0	0	0	0	1	0	0	0	0	0 0	0	G ← 0
	SEA	0	0	0	0	1	0	1	0	1	1	0	0 0	0	$Z \leftarrow 1, C \leftarrow 1, G \leftarrow 1$
	CLA	0	0	0	0	0	0	1	0	1	1	0	0 0	0	Z ← 0, C ← 0, G ← 0
	MOV ACC, AP	1	1	1	1	0	1	0	0	0	0		А		AP ← ACC
fer	MOV ACC, AX	1	1	1	1	0	0			Х		Α			$AX \leftarrow ACC$
Data transfer	MOV #D, AP	0	1	1	1	0	Ρ		[C			Α		AP ← D
ta tr	MOV AP, ACC	1	1	1	1	1	1	0	0	0	0		Α		ACC ← (AP)
Da	MOV AX, ACC	1	1	1	1	1	0			х			Α		$ACC \leftarrow (AX)$
	CHG AP	1	1	1	0	0	1	0	0	0	0		Α		(AP) ←→ ACC

DESCRIPTION OF INSTRUCTIONS (CONT.)

	Mnomonio				Inst	ruc	tior	n Co	ode							Operation		
	Mnemonic	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Operation		
	CHG AX	1	1	1	0	0	0			х			A	<u>ر</u>		$(AX) \longleftrightarrow ACC$		
	RDAR	1	1	0	0	0	0	0	0	0	0	0	0	0	0	ACC ← (AR ı)		
	RDAR + (–)	1	1	0	0	0	0	0	0	1	D/I	0	0	0	0	ACC \leftarrow (AR 1), AR 1 \leftarrow AR 1 \pm 1		
	RDAR + (–), Z	1,	1	0	0	0	0	0	1	0	D/I	0	0	0	0	ACC \leftarrow (AR 1) if (AR 1)=0 then PC \leftarrow PC + 1 else AR 1 \leftarrow AR 1 \pm 1, repeat		
	RDAR + (), N	1	1	0	0	0	0	1	0	0	D/I	0	0	0	0	ACC \leftarrow (AR 1) if (AR 1) \neq 0 then PC \leftarrow PC + 1 else AR 1 \leftarrow AR 1 \pm 1, repeat		
	RDAR + (–), Z, L	1	1	0	0	1	0	0	1	0	D/I	0	0	0	0	ACC ← (AR 1), L ← L - 1 if (AR 1)=0 or L=0 then PC ← PC+1 else AR 1 ← AR 1 ± 1, repeat		
	RDAR + (–), N, L	1	1	0	0	1	0	1	0	0	D/I	o	0	0	0	ACC ← (AR ı), L ← L − 1 if (AR ı)≠0 or L=0 then PC ← PC + 1 else AR ı ← AR ı ±1, repeat		
er	MVAR	1	1	0	1	0	0	0	0	0	0	0	0	0	0	AR₂ ← (AR₁)		
Data transfer	MVAR + ()	1	1	0	1	0	0	0	0	1	D/I	0	0	0	0	$\begin{array}{l} AR_2 \leftarrow (AR_1), \\ AR_1 \leftarrow AR_1 \pm 1, AR_2 \leftarrow AR_2 \pm \end{array}$		
Data	MVAR + (), Z	- 1	1	0	1	0	0	0	1	0	D/I	0	0	0	0	$\begin{array}{l} AR_2 \leftarrow (AR_1), \\ \text{if } (AR_1)=0 \text{ then PC} \leftarrow PC+1 \\ \text{else } AR_1 \leftarrow AR_1\pm1, \\ AR_2 \leftarrow AR_2\pm1, \text{ repeat} \end{array}$		
	MVAR + (), N	1	1	0	1	0	0	1	0	0	D/I	0	0	0	0	$\begin{array}{l} AR_2 \leftarrow (AR_1) \\ \text{if } (AR_1) \neq 0 \text{ then PC} \leftarrow PC + 1 \\ \text{else } AR_1 \leftarrow AR_1 \pm 1, \\ AR_2 \leftarrow AR_2 \pm 1, \text{ repeat} \end{array}$		
	MVAR + (), L	1	1	0	1	1	0	0	0	0	D/I	0	0	0	0	$AR_2 \leftarrow (AR_1), L \leftarrow L - 1$ if L=0 then PC \leftarrow PC +1 else $AR_1 \leftarrow AR_1 \pm 1$, $AR_2 \leftarrow AR_2 \pm 1$, repeat		
	MVAR + (–), Z, L	1	1	0	1	1	0	0	1	0	D/I	0	0	0	0	$AR_2 \leftarrow (AR_1), L \leftarrow L - 1$ if (AR_1)=0 or L=0 then PC ← PC +1 else AR_1 ← AR_1 ± 1, AR_2 ← AR_2 ± 1, repeat		
	MVAR + (), N, L	1	1	0	1	1	0	1	0	0	D/I	0	0	0	0	$AR_{2} \leftarrow (AR_{1}), L \leftarrow L - 1$ if (AR_{1}) \neq 0 or L=0 then PC \leftarrow PC + 1 else AR_{1} \leftarrow AR_{1} \pm 1, AR_{2} \leftarrow AR_{2} \pm 1, repeat		
ne	CALL adrs	1	0	1	a 10	a,	a ₈	a,	a_6	a	, a₄	a	, a ₂	a,	a ₀	$STACK \leftarrow (PC), PC \leftarrow adrs$		
outir	RET	0	0	0	0	0	0	1	1	0	0	0	0	0	0	PC ← (STACK) + 1		
Sub routine	RTI	0	0	0	0	1	0	1	1	0	0	0	0	0	0	$PC \leftarrow (STACK) \text{ or}$ $PC \leftarrow (STACK) + 1$		

Π

DESCRIPTION OF INSTRUCTIONS (CONT.)


	Instruction Code													Operation					
	Mnemonic	13	12	11	10	9	8	7	6	5	4	з	2	1	0	Operation			
	JMP adrs	1	0	0	a 10	a ₉	a ₈	a,	a ₆	a ₅	a₄	а ₃	a2	a 1	a _o	PC ← adrs			
Jump	JMP @AP	0	0	0	0	0	Ρ	1	1	0	1		F	١		PC ← (PC) + (AP) + 1			
ſ	JMPIO @AP	0	0	0	0	1	Ρ	1	1	0	1		F	1		$PC \leftarrow (PC) + \{(AP) \land 7H\} + 1$			
	BEQ n (BZE n)	1	1	1	0	1	Ρ	0	1	0	n₄	n ₃	n ₂	n,	n _o	if Z=1 then $PC \leftarrow PC - n$ or $PC \leftarrow PC + n + 1$ else $\leftarrow PC \leftarrow PC + 1$			
	BNE n (BNZ n)	1	1	1	0	1	Ρ	1	1	0	n₄	n ₃	n₂	n,	n _o	if Z=0 then $PC \leftarrow PC - n$ or $PC \leftarrow PC + n + 1$ else $PC \leftarrow PC + 1$			
	BCS n	1	1	1	0	1	Ρ	0	0	0	n₄	n ₃	n₂	n ₁	n _o	if C=1 then PC \leftarrow PC $-n$ or PC \leftarrow PC $+ n + 1$ else PC \leftarrow PC $+1$			
ch	BCC n	1	1	1	0	1	Ρ	1	0	0	n₄	n ₃	n₂	n,	n _o	if C=0 then PC \leftarrow PC – n or PC \leftarrow PC+n+1 else PC \leftarrow PC +1			
Branch	BGT n	1	1	1	0	1	Ρ	0	0	1	n₄	n ₃	n ₂	n,	n _o	if G=1 then PC \leftarrow PC – n or PC \leftarrow PC + n + 1 else PC \leftarrow PC +1			
	BLE n	1	1	1	0	1	Ρ	1	0	1	n ₄	n ₃	n ₂	n,	n _o	if G=0 then PC \leftarrow PC - n or PC \leftarrow PC +n+1 else PC \leftarrow PC +1			
	BGE n	1	1	1	0	1	Ρ	0	1	1	n₄	n ₃	n ₂	n ₁	n _o	if G=1 or Z=1 then PC \leftarrow PC $-$ n or PC \leftarrow PC+n+1, else PC \leftarrow PC +1			
	BLT n	1	1	1	0	1	Ρ	1	1	1	n₄	n ₃	n₂	n,	n _o	if G=0 and Z=0 then PC \leftarrow PC $-n$ or PC \leftarrow PC+n+1 else PC \leftarrow PC+1			
	IN PORT, AP	0	0	0	1	0	Ρ		P	Ľ			/	4		AP ← (PORT)			
Input/ Output	OUT AP, PORT	0	0	1	0	РН	Ρ		F	Ľ			/	Ą		PORT (AP)			
₽õ	OUT #D, PORT	0	0	1	1	РН	0		P	Ľ			[כ		PORT ← D			
	STOP	0	0	1	1	1	0	0	0	0	0	0	0	0	0	Stop system clock			
rs	HALT	0	0	1	1	1	0	0	0	0	1	0	0	0	0	Halt CPU			
nd others	ACT	0	0	1	1	1	0	0	0	1	0	0	0	0	0	Activate CPU			
	El	0	0	1	1	1	0	0	1	1	0	1	0	0	0	Enable timer interrupt			
CPU control a	DI	0	0	1	1	1	0	0	1	1	0	0	1	0	0	Disable timer interrupt			
cont	ET	0	0	1	1	1	0	0	1	1	0	0	0	1	0	Enable timer activate			
Ъ	DT	0	0	1	1	1	0	0	1	1	0	0	0	0	1	Disable timer activate			
ö	EC	0	0	1	1	1	0	0	1	1	1	1	0	0	0	Enable output port (C1~C4)			
	DC	0	0	1	1	1	0	0	1	1	1	0	1	0	0	Disable output port (C1~C4)			

◆ TELEPHONE· MSM6052 ◆-

DESCRIPTION OF INSTRUCTIONS (CONT.)


	Mnemonic				Inst	truc	tio	n C	Onersting							
		13	12	11	10	9	8	.7	6	5	4	3	2	1	0	Operation
CPU control and others	ОМ	0	0	1	1	1	0	0	1	1	1	0	0	1	0	Set I/O port (IO 1~IO4) to output mode
	IM	0	0	1	1	1	0	0	1	1	1	0	0	0	1	Set I/O port (IO 1~IO4) to input mode
	RST	0	0	1	1	1	0	1	0	0	1	0	0	0	0	Reset divider
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	No operation

APPLICATION FOR DISPLAY TELEPHONE



Į

APPLICATION FOR DISPLAY TELEPHONE (CONT.)



OKI semiconductor MSM6052-01RS/20RS

TONE/PULSE SWITCHABLE REPERTORY DIALER

GENERAL DESCRIPTION

The MSM6052-01RS and MSM6052-20RS are repertory tone/pulse switchable dialer which are fabricated by OKI's low power consumption CMOS silicon gate technology. These LSIs can generate either DTMF (Dual Tone Multi Frequency) signal or DP (Dial Pulse) signal.

The repertory memory has a capacity of 500 digits. Maximum 54 telephone numbers of 32 digits maximum/number can be stored in it, so far as total number of stored digits does not exceed 500.

It operates on 2.5 V \simeq 6 V single supply. Standby current is 0.2 μA maximum and memory retention voltage is 1.2 V.


FEATURES

- Either DTMF signal or DP signal generation.
- DP/TONE output starts 100 msec after keying in normal dialing (-20RS).
- DP/TONE output starts 300 msec after keying in normal dialing (-01RS).
- 500 digits repertory memory.
 (54 numbers maximum, 32 digits maximum/number).
- 24 numbers repertory dialing by single key dialing plus maximum 30 numbers repertory dialing by 2-digit abbreviated code dialing.
- Last number redial (32 digits maximum).
- Mixed dialing/storing.


- Auto insersion of 4 seconds access pause.
- Pulse rate 10/20 pps pin selectable.
- Make/Break ratio 34/66 or 40/60 pin selectable.
- Tone output for valid key input (2 kHz, 32 msec).
- Alarm tone for wrong operations.
- Single contact matrix keyboard to be used.
- 3.58 MHz oscillation circuit on chip for ceramic resonator.
- Supply voltage range 2.5 V ~ 6 V.
- Low standby current 0.2 μ A maximum.
- 28-pin plastic DIP Package.

♦ TELEPHONE· MSM6052-01/20 ♦

PIN CONFIGURATION



KEYBOARD INTERFACE



A 7 x 4 single contact keyboard shall be used. $L_1/L_{13} \sim L_{12}/L_{24}$ are one touch memory recall keys. By connecting or disconnecting LSEL to/from VDD, two telephone numbers can be assigned for each key. So, the 24 numbers in total can be recalled by single key operation.

In addition to it, maximum 30 numbers can be abbreviated into 2-digit address code $(00 \sim 29)$.

◆ TELEPHONE · MSM6052-01/20 ◆-

PIN DESCRIPTION

Pin Name	Pin No.	Function
$\begin{array}{c} R_1 \sim R_7 \\ C_1 \sim C_4 \end{array}$	$1 \sim 7$ 25 \sim 28	Key input pins. $C_1 \sim C_4$ are set to low level in on-hook mode, while they are set to high level in off-hook standby mode. When the key input is off, key scanning and oscillation stop. Single contact keyboard shall be connected.
ĤŜ	8	Hook switch input pin. <u>HS</u> = High: On-hook HS = Low: Off-hook
LSEL	24	Selection pin for $L_1 \sim L_{12}$ or $L_{13} \sim L_{24}$ for single-key dialine LSEL = Low: $L_1 \sim L_{12}$ LSEL = High: $L_{13} \sim L_{24}$
MB	10	Make/Break ratio selection pin. MB = Low: 40/60 MB = High: 34/66 This input is sensed during the transition stage from On-hook to Off-hook.
DRS	11	Dial rate selection pin. DRS = Low: 10 pps DRS = High: 20 pps This input is sensed during the transition stage from On-hook to Off-hook.
MODE SEL	9	DP/DTMF mode selection pin. MODE SEL = Low: DP mode MODE SEL = High: DTMF mode The status at off-hook is maintained. If TONE key is pressed when this pin is being set to low level, the DTMF mode is established.
хт, ΧΤ	12, 13	Ceramic resonator connection pins. Since this LSI is provided with oscillation inverter and feed-back resistor, 3.58 MHz ceramic resonator and capacitors are connected to XT and XT pin.
V _{DD} , V _{SS}	18, 15	V _{DD} : Positive power supply pin. 2.5 V \sim 6 V. V _{SS} : Negative power supply pin (Ground).
AC	16	IC initial pin. When IC is powered on, "H" level reset signal has to be applied to this pin.
TEST	14	Test pin.

Π

Pin Name	Pin No.	Function
BD	17	Buzzer output pin. It outputs key tone for valid key input. It also outputs various alarm/confirming tone. Refer to "Sound output waveforms" for details.
DTMF OUT	19	DTMF output pin. In case of double keying or pressing some key without releasing a previous key, DTMF output is disabled.
DIAL PULSE	20	Dial pulse output pin. Make: High Break: Low HS = High (On hook): Low
XMIT MUTE	21	 Transmit mute output pin. When HS = High (On-hook): Low When HS = Low (Off-hook) ① While DP signal or DTMF signal is being sent out: Low ② All other times: High
MUTE	22	Mute output pin. When HS = High (On-hook): Low When HS = Low (Off-hook) ① While DP is being sent out: Low ② All other times: High
DP MODE OUT	23	Dial Pulse Mode output pin. MODE SEL = High: Low MODE SEL = Low: High When mode is changed to DTMF mode by TONE key input: Low

FUNCTIONAL DESCRIPTION

Dialing Function

(1) Normal Dialing

Off-Hook D₁.....D_N

Maximum 32 digits can be sent out at a time. Further key inputs are effective only after the first 32 digits have been sent out to the line. If more than 32 digits are dialed, redialing of that number is disabled. Pressing <u>PAUSE</u> key causes 4 seconds access pause. The access pause is released automatically 4 seconds later or manually by pressing <u>PAUSE</u>, <u>RECALL</u>, <u>STORE</u> or <u>TONE</u> key again.

Switching from DP dialing to DTMF dialing can be done during the course of dialing. By pressing TONE key during DP mode, the mode is changed to DTMF mode. When TONE key is pressed, if DP signal is being sent out, the mode will be changed after sending out all DP signal and an access pause of 4 seconds is automatically inserted. An access pause can be released earlier by pressing PAUSE, RECALL, STORE or TONE key, if so desired.

(2) Redialing

Off-Hook	R	R	
----------	---	---	--

The last dialed number can be redialed by pressing **RECALL** key twice. The functions of **TONE** and **PAUSE** signals included in the redialed number are same as in the repertory dialing. When the redialing is being prohibited, an alarm sound is generated at the second **RECALL** key input. The normal dialing can follow after that leaving the telephone off hook.

(3) Repertory Dialing


Off-Hook	R A_1	A_2
Off-Hook	Ln	

The telephone numbers abbreviated to L_n code can be dialed by single key operation ($L_1 \sim L_{24}$), while those abbreviated to 2-digit can be dialed by pressing **RECALL** key followed by 2-digit code.

If a wrong address code is input, an alarm sound is generated.

If a stored number has an access pause, dialing halts for 4 seconds or until PAUSE, [RECALL], STORE] or TONE key is pressed. If a stored number has a TONE signal, the dialing mode is changed from DP mode to DTMF mode, and dialing halts for 4 seconds or until PAUSE, RECALL, STORE or TONE key is pressed.





Mixed dialing of normal dialing, redialing and repertory dialing can be done. In that case, however, redialing must come to the first part. If the digits of the mixed dialed number is up to 32, that number can be redialed.

Memory Storing/Clearing Function

(1) Storing of telephone number



Storing operation can be continued leaving the telephone off hook. When the storing of a telephone number has been completed, a sound is generated to indicate that the next number's storing is allowed. The first **STORE** key input can be omitted from the second number.

If the empty space of the repertory memory is less than 16 digits, an alarm sound is generated at the first STORE key input. In other words, if an alarm is not generated at the first STORE key input, minimum 16 digits can be newly stored.

An alarm sound is generated at the 500th digit input showing the memory has no more capacity. That 500th input digit can be stored in the memory, however, if the 501st digit is input, an alarm sound is generated again. That input digit is neglected and the entire key operation is disabled until the telephone is hooked on.

Maximum digits of a telephone number to be stored is 32. TONE signal and PAUSE signal are counted as one digit respectively.

If the 33rd digit is input, an alarm sound is generated and the entire key operation is disabled until the telephone is hooked on.

24 telephone numbers can be abbreviated to single key address codes, which are $\boxed{L_1} \sim \boxed{L_{24}}$. Other than those single key address codes, maximum 30 telephone numbers can be abbreviated to 2-digit address codes, which are $00 \sim 29$, so fas as total stored digits in the repertory memory do not exceed 500.

 $\boxed{0} \sim \boxed{2}$ can be used for the first digit $\boxed{A_1}$, and $\boxed{0} \sim \boxed{9}$ can be used for the second digit $\boxed{A_2}$. If a wrong number is used, an alarm sound is generated and that input is neglected.

♦ TELEPHONE· MSM6052-01/20 ◆


(2)	Mixed Storing
	Off-Hook S D_1 D_n R A_1 A_2 S A'_1 A'_2
	Store into 2-digit abbreviated code address
	Off-Hook $\begin{bmatrix} S \\ L_m \end{bmatrix} \begin{bmatrix} D_1 \\ \dots \\ D_n \end{bmatrix} \begin{bmatrix} L_n \\ S \end{bmatrix} \begin{bmatrix} L'_n \end{bmatrix}$
	Store into single key address

The telephone number once stored in the repertory memory can be used as a part of the newly stored telephone number in the form of abbreviated code (L_n or R A_1 A_2). Maximum 32 digits can be mixed-stored. Either L_n or R A_1 A_2 is counted as 3 digits.

Therefore, if L_n key or R key is pressed at 31st or 32nd digit, an alarm sound is generated and storing is disabled.

Abbreviated code used for the newly stored number must not include abbreviated code of the other telephone number.


(3) Clearing of Telephone Number



Clearing operation can be continued leaving the telephone off hook. Pressing [STORE] key twice followed by $[L_n]$ key or 2-digit code clears the stored number in that address. Clearing operation and storing operation can be done alternately leaving the telephone off-hook.

If a wrong address code is input after pressing **STORE** key twice, an alarm sound is generated and that key input is neglected.

Redial Inhibition



Pressing **STORE** key twice after all signals have been sent out to the line disables the redialing of that telephone number. It is applicable to any of normal dialing, repertory dialing and mixed dialing. Redialing is also disabled when more than 32 digits are dialed or after telephone number's clearing/storing operation.


Others

When there is no data in the specified memory address, an alarm sound is generated and that key input is neglected.

SOUND OUTPUT WAVEFORM


Operation Confirmation Sound

It is output for valid key input.



Storing Confirmation Sound


It is output when storing or clearing of telephone number has been completed.



Alarm Sound (a)

It is output for the followings.


- Wrong key input.
- 33rd digit input for storing.
- STORE key input when the empty capacity of repertory memory is less than 16 digits.



◆ TELEPHONE · MSM6052-01/20 ◆


Alarm Sound (b)

It is used when the repertory number using other telephone number's abbreviated code as a part of it is used as a part of newly stored number.




Alarm Sound (c)

It is output when there is no data in the accessed memory address.



Alarm Sound (d)

It is output when redial is prohibited.



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Limits	Unit
Supply Voltage	V _{DD}	Ta = 25° C	-0.3 ~ +7.0	v
Input/Output Voltage	VIO	Ta = 25°C	V_{SS} -0.3 ~ V_{DD} +0.3	v
Power Dissipation	PD	Ta = 25° C	200	mW
Operating Temperature	Topr		-20 ~ +75	°C
Storage Temperature	Tstg		-55 ~ +125	°C

DC Characteristics

V_{DD} = 3.0 V, V_{SS} = 0 V, f_{OSC} = 3.579545 MHz, T_a = -20 \sim +75 $^{\circ}C$

Parameter	Symbol	Condit	ion	Min	Тур	Max	Unit
Operating Voltage	VDD			2.5	-	6.0	v
Memory Retention Voltage	V _{DDM}	Standby mode		1.2		6.0	v
Current Consumption (1)	IDDP	Pulse Mode, No load		_	300	600	μA
Current Consumption (2)	IDDT	Tone Mode, No load		_	1.2	2.4	mA
Memory Retention Current	IDDM	ON HOOK,	$V_{DD} = 2.5 V$ Ta = 25°C	-	_	0.2	μA
Output Current	IOH1	MUTE,	V _{OH} = 2.6 V	-200	-	_	μA
Output Current	IOL1	XMIT MUTE, DP	V _{OL} = 0.4 V	500	-	_	μA
Output Current	IOH₂	$C_1 \sim C_4$	V _{OH} = 2.6 V	-1		_	mA
	IOL2		V _{OL} = 0.4 V	10		_	μA
Output Current	IOH₃	DP MODE OUT	V _{OH} = 2.6 V	-20	_	_	μA
	IOL3	BD	V _{OL} = 0.4 V	10	—	-	μA
Input Current	IIH1	HS	V _{IH} = 3.0 V	-	-	2	μA
	I _{IL1}	115	V _{IL} = 0 V	-20	-	-180	μA
Input Current	IIH2	$R_1 \sim R_7$	V _{IH} = 3.0 V	10	-	90	μA
	I _{IL2}	111 · 117	V _{IL} = 0 V	-	_	-2	μA
Input Current	IIH₃	LSEL, MB, DRS MODE SEL	V _{IH} = 3.0 V	30	—	300	μA
	IIL3	AC, TEST	V _{IL} = 0 V	-	-	-2	μA

◆ TELEPHONE· MSM6052-01/20 ◆

AC Characteristics

 f_{OSC} = 3.579545 MHz, 2.5 V \leq V_{DD} \leq 6.0 V, T_a = -20 ~ +75° C

Parameter	Symbol	Condition		Min	Тур	Max	Unit
Key Input Time	TKIN			33	_	-	mS
Tono Output	N	ROW side only	V _{DD} = 2.5 V	150	250	350	mV
Tone Output	VOUT	R _L = 1 KΩ	V _{DD} = 4.0 V	200	340	570	rms
High/Low Level Ratio	dBCR			1.0	2.0	3.0	dB
Distortion	[%] Dis			-	5	10	%

Tone Output Frequency

fOSC = 3.579545 MHz

Key Input	Nominal Frequency (Hz)	Output Frequency (Hz)	Distortion (%)
R ₁	697	699.1	+0.30
R ₂	770	766.2	-0.49
R ₃	852	847.4	-0.54
R ₄	941	948.0	+0.74
C ₁	1209	1215.9	+0.57
C ₂	1336	1331.7	-0.32
C ₃	1477	1471.9	-0.35

Signal Output Timing


fOSC = 3.579545 MHz

Parameter	Symbol	Condition	Тур	Unit
Tone Output Time	T _{tone}	Tone auto dial	100	mS
Inter Digit	TIDP1	Tone auto dial	100	mS
Pause	TIDP2	Pulse auto dial (10 pps)	800	mS
	T _{IDP3} Pulse auto dial (2 MSM6052-01RS		450	mS
	T _{IDP3}	Pulse auto dial (20 pps) MSM6052-20RS	500	mS


TIMING CHART



1) Normal dialing




2) Mode change-over by Tone key





◆ TELEPHONE · MSM6052-01/20 ◆-

3) Repertory dialing



DTMF MODE TIMING CHART





2) Repertory dialing, Last number re-dial

OKI semiconductor MSM6052-05GS/10RS/11RS

TONE/PULSE SWITCHABLE REPERTORY DIALER

GENERAL DESCRIPTION

The MSM6052-05GS, MSM6052-10RS and MSM6052-11RS are Tone/Pulse switchable repertory dialer which are fabricated by OKI's low power consumption CMOS silicon gate technology. All of these LSIs can generate either DTMF (Dual Tone Multi Frequency) signal or DP (Dial Pulse) signal.

The repertory memory has a capacity of 500 digits. Maximum 54^{*} telephone numbers of 32 digits maximum per telephone number can be stored in it, so far as the total number of stored digits does not exceed 500 digits.

All of these LSIs operate on 2.5 V \simeq 6.0 V single supply voltage. Stand-by current is 0.2 μ A maximum and the memory retention voltage is 1.2 V.

FEATURES

- Either DTMF or DP signal can be generated.
- 500 digits repertory memory (54* numbers maximum, 32 digits maximum/number).
- 24 telephone numbers which can be recalled by single key operation and additional 30* telephone numbers which can be recalled by 2-digits abbreviated code.
- Mixed dialing, Mixed storing (Repertory memory can be stored as a part of another repertory memory).


- Last number redial (32 digits maximum)
- Auto pause 4 sec.
- Pulse rate 10/20 pps pin selectable.
- Make/Break ratio 34/66 or 40/60 pin selectable.
- Alarm output for wrong operations.
- 3.58 MHz for ceramic resonator oscillation circuit on-chip.
- Supply voltage range 2.5 V ~ 6 V.
- Low stand-by current 0.2 μA maximum.

	MSM6052-05GS	MSM6052-10RS	MSM6052-11RS
Memory Storing/ Clearing	Both of On-Hook memor Off-Hook memory storin On-Hook memory storin selectable	On-Hook memory storing/clearing only	
Keyboard Interface	Matrix keyboa 4-bit parallel d	Matrix keyboard input	
Package	44 pin plastic FLAT package	40 pin plastic DIP package	28 pin plastic DIP package

* In case of MSM6052-05GS and MSM6052-10RS, "Senbl" pin has to be set at "H" level to enable 30 numbers stored into 2-digits abbreviated code.



PIN CONFIGURATION



KEYBOARD INTERFACE

Both of MSM6052-05GS and MSM6052-10RS have an option to choose either keyboard input or 4-bit parallel data input. This option is selected by the status of KEYenble pin.

As for MSM6052-11RS, data is only input from the keyboard. The interface of MSM6052-05GS and MSM6052-10RS with the keyboard and 4-bit parallel data input is described in the Figure 1, while the interface of MSM6052-11RS with the keyboard is described in the Figure 2.






Figure 1 MSM6052-05GS, MSM6052-10RS keyboard interface. (Interface with single contact matrix keyboard and 4-bit parallel data input)

♦ TELEPHONE· MSM6052-05/10/11 ♦



Interface with a single contact matrix keyboard

Output pin Input pin	C1	C2	C3	C4
R1	1	2	3	RECALL
R2	4	5	6	STORE
R3 .	7	8	9	PAUSE/REDIAL
R4	×	0	#	TONE
R5	L1/L13	L2/L14	L3/L15	L4/L16
R6	L5/L17	L6/L16	L7/L17	L8/L19
R7	L9/L21	L10/L22	L11/L23	L13/L24



A 7 x 4 matrix single contact keyboard shall be used. L1/L13 \sim L12/L24 are single key dialing keys. By connecting or disconnecting LSEL to/from VDD, two telephone numbers can be assigned for each key.

So, the 24 numbers in total can be recalled by single key operation. *In addition to it, maximum 30 numbers can be abbreviated into 2-digit address code ($00 \sim 29$).

* In this case, Senbl pin of MSM6052-05GS and MSM6052-10RS shall be set to "H" level.

♦ TELEPHONE·MSM6052-05/10/11

4-bit parallel data input (Only MSM6052-05GS and MSM6052-10RS)

When 4-bit parallel data input is selected by setting KEYenbl pin at "L" level, operation is executed by 4-bit data and strobe signals.

In this case, however, dialing by single key operation cannot be used.

Figure 3 shows an 4-bit parallel data input timing, while Figure 4 shows the 4-bit data and its corresponding data input from the keyboard.




Figure 3 4-bit parallel data input timing

HEX Data	0	1	2	3	4	5	6	7	8	9	А	В	с	D	E	F
KEY Data	S T O R E	1	2	3	4	5	6	7	8	9	0	*	#	T O N E	REDUSE	RECALL

Note: $C_1 \sim C_4$ shall be set at "L" level when OFF-Hooked in the stand-by mode. Oscillation will stop when key input or 4-bit parallel data input is stopped.

Figure 4 4-bit parallel data and its corresponding key data

PIN DESCRIPTION

Pin Name		Pin No.	1	Function
	-05	_10	_11	T unction
$R_1 \sim R_7$ $C_1 \sim C_4^4$	1~4, 6, 34~37, 43,44	4~9, 11, 36~39	1~7, 25~28	Key input pins. As for MSM6052-11RS, $C_1 \sim C_4$ are set to low level in on-hook mode, while they are set to high level in off-hook standby mode. As for MSM6052-05GS and MSM6052-10RS, the $C_1 \sim C_4$ conditions are as follows. Keyboard input: On-hook mode: Low Off-hook stand-by mode: High 4-bit parallel data input: Constantly low
Dstb	5	10	_	(Only MSM6052-GS and MSM6052-10RS) When 4-bit parallel data input is selected, the data strobe signal is input to this pin.
ĦS	7	12	8	Hook switch input pin. HS = "H" level or open : On-hook HS = "L" level : Off-hook
LSEL	33	35	24	Selection pin for single key dialing. LSEL = "L" or open : $L_1 \sim L_{12}$ LSEL = "H" : $L_{13} \sim L_{24}$
МВ	9	14	10	Make/Break ratio selection pin. MB = "L" or open : 40/60% MB = "H" : 34/66% Note: This input is sensed in the transition stage from On-hook to Off-hook.
DRS	11	15	11	Dial rate selection pin. DRS = "L" or open : 10 pps DRS = "H" : 20 pps Note: This input is sensed in the transition stage from On-hook to Off-hook.
MODE SEL	8	13	9	DTMF/DP mode selection pin. MODE SEL = "L" or open : DP mode MODE SEL = "H" : DTMF mode If TONE key is pressed in the DP mode, the DFMF mode is established. Note: This input is sensed in the transition stage from On-hook to Off-hook.
DTMF OUT	26	29	19	DTMF output pin.

Π

◆ TELEPHONE· MSM6052-05/10/11 ◆

Pin Name		Pin No.		Function			
Pin Name	-05	-10	-11	Function			
DP OUT	27	30	20	Dial pulse output pin. This pin is at "H" level for "Make", and at "L" level for "Break". A "L" level output is also obtained when HS = "H" or open (On-hook).			
XMIT MUTE	28	31	21	Transmitter mute output pin. When $\overline{HS} = "H"$ or open (On-hook) : $\overline{XMIT MUTE} = "L"$ When $\overline{HS} = "L"$ (Off-hook) i. While DP signal or DTMF signal is being output : $\overline{XMIT MUTE} = "L"$ ii. All other times : $\overline{XMIT MUTE} = "H"$			
MUTE	30	32	22	Mute output pin. When HS = "H" or open (On-hook) : MUTE = "L" When HS = "L" (Off-hook) i. While DP signal is being output : MUTE = "L ii. All other times : MUTE = "H			
DP MODE OUT	31	33	23	Dial pulse mode output pin. When HS status is changed from "H" or (On-hook) if "L" (Off-hook), either "H" level or "L" level signal is output from this pin by following conditions. MODE SEL = "L" : DP MODE OUT = "H" level output MODE SEL = "L" level output DP MODE OUT = "L" level output A "L" level signal is output from DP MODE OUT pin even when MODE SEL = "L" and HS = "L", if TONE key is pressed.			
хт, хт	12, 13	16, 17	12, 13	Ceramic resonator connection pin. Since MSM6052 is provided with an on-chip oscillation inverter and feed-back resistor, a 3.58 MHz ceramic resonator and capacitors are to be connected to XT and XT.			
AC	19	22	16	Internal initialization pin. When this IC is powered on, a reset signal ("H" leve has to be applid to this pin.			
V _{DD} , V _{SS}	18, 21	21, 24	15, 18	V_{DD} : Positive power supply pin (2.5 V \sim 6.0 V) V_{SS} : Negative power supply pin (Ground)			
TEST	16	20	14	Test pin. This pin should be left open.			
BD	20	23	17	Buzzer output pin.			

Pin Name		Pin No.		Function
	-05	-10	_11	
KEYenbi	22	25	-	(Only MSM6052-05GS and MSM6052-10RS) Either matrix keyboard input or 4-bit parallel data input is selected according to the status of this pin. KEYenbl = "H" : matrix keyboard input operation. KEYenbl = "L" : 4-bit parallel data input
OHSenbl	24	27	_	 (Only MSM6052-05GS and MSM6052-10RS) Memory storage method is determined by the status of this pin. OHSenbl = "H" : Both of On-hook memory storing and Off-hook memory storing are possible. OSHenbl = "L" : Only On-hook memory storing is possible.
Senbl	23	26	-	 (Only MSM6052-05GS and MSM6052-10RS) Memory storing into 2-digits abbreviated code is enabled/disabled by the status of this pin. Senbl = "H" : Memory storage into 2-digits abbreviated code is enabled. Senbl = "L" : Memory storage into 2-digits abbreviated code is disabled.
Penbl	25	28	_	 (Only MSM6052-05GS and MSM6052-10RS) Manual pause cancel function is enabled/disabled by the status of this pin. Penbl = "H": Manual pause cancel function is enabled. Penbl = "L": Manual pause cancel function is disabled. When manual pause cancel function is disabled, PAUSE key is only used to establish the pause.
LEDs	32	34		(Only MSM6052-05GS and MSM6052-10RS) A "H" level signal is output during the memory store/clear operation. All other times, a "L" level signal is output.
LEDp	38	40	_	(Only MSM6052-GS and MSM6052-10RS) A "H" level signal is output when a pause is established, while a "L" level signal is output at all other times.
32 kHz	14	18	_	(Only MSM6052-056S and MSM6052-10RS) Output terminal of 32 kHz lock.

♦ TELEPHONE MSM6052-05/10/11 ♦

FUNCTIONAL DESCRIPTION

Dialing Function

(1) Normal Dialing

Off-Hook D_1 D_2 D_3 ---- D_n (D_n designates for $0 \sim 9$, \times , #, P/R or TONE keys) * P/R: PAUSE/REDIAL

The maximum number of digits which can be dialed out at a time in the DP mode is 32 digits. Any additional digit is dialed out only after the first 32 digits are dialed out.

Before the first 32-digits are dialed out, any key input from the keyboard is inhibited.

If more than 32-digits are dialed out either in DTMF or DP mode, redialing of that number is disabled.

Note: In the DP mode, \times and # key inputs are invalid.

(2) Redialing

Off-Hook P/R

When P/R key is firstly pressed once after the telephone is On-hooked, the last dialed out telephone number is dialed out.

P/R : PAUSE/REDIAL

If the redial function is inhibited, an alarm tone is generated and normal dialing can be executed after that.

(3) Repertory Dialing

 A_2 Off-Hook R A ----- 2-digits abbreviated code dialing or Off-Hook ----- Single key dialing Ln R RECALL : $\left[L_{1}/L_{12} \right] \sim \left[L_{13}/L_{24} \right]$: 0, 1, 2 : $0 \sim 9$:


In case of 2-digits abbreviated code dialing, an alarm tone is generated if any key other than $\boxed{0}$ $\boxed{1}$ or $\boxed{2}$ key is pressed after \boxed{R} key.

In this case, however, if R key is pressed again after the alarm tone and 2-digits abbreviated code is addressed after R key, the memory contents of that 2-digits abbreviated code will be dialed out. In this case, if any key other than R key is firstly pressed after the alarm tone, an alarm tone will be generated again.

An alarm tone is also generated if the specified repertory memory has no contents, or if anotehr repertory has been specified within the selected repertory.

♦ TELEPHONE· MSM6052-05/10/11 ◆

(4) Mixed Dialing



Consecutive dialing of redialing, normal dialing, 2-digits abbreviated code dialing and single key dialing is possible. In case of mixed dialing, however, redialing of the last dialed number can be executed only once and it must come to the first part of the mixed dialing.

If the digits of the mixed dialed number do not exceed 32, that mixed dialed number can be redialed. (In this case, both of 2-digits abbreviated code memory contents and single key memory contents are counted as 3-digits. The digits of the redialing, however, depends on the contents of the redialing.)

(5) Pause

When the <u>PAUSE</u> key is pressed, transmission of DTMF/DP signal will temporarily be suspended after that digit. This pause is automatically released 4 seconds later. In addition to this automatic pause releasing, manual pause cancelling by pressing the <u>PAUSE</u> key during the 4-seconds pause is available for MSM6052-11RS. As for MSM6052-05GS and MSM6052-10RS, this manual pause cancelling function is enabled/ disabled by the status of Penbl pin. (Refer to the Note below.)

By this manual pause canceling function by pressing **PAUSE** key during the 4-seconds pause, multi digits pause can also be cancelled by a single pause cancel operation.

Note: As for MSM6052-05GS and MSM6052-10RS, the status of Penbl pin enables/ disables the manual pause cancel function.

Penbl = "H" : Pause can be manually cancelled by pressing |PAUSE| key.

Penbl = "L" : Pause cannot be cancelled manually.

(6) Switching to DTMF mode

When **TONE** key is pressed in the DP mode, the mode is switched to DTMF mode from that digit.

When **TONE** key is pressed during the DP signal is being transmitted out, a pause will automatically be inserted after the transmission of DP signal has been completed. DTMF mode is established and signals are transmitted after this pause has been released.

This pause can also be cancelled manually. (Refer to (5) Pause.)

(7) Key input confirmation tone

As for MSM6052-11RS, an operation confirmation tone is generated for the input by $\boxed{0} \sim \boxed{9}$, [RECALL], [STORE], [PAUSE/REDIAL] and [TONE] keys in the DP mode and input by [RECALL], [STORE], [PAUSE/REDIAL] and [TONE] keys in the DTMF mode.

As for MSM6052-05GS and MSM6052-10RS, no operation confirmation tone is generated for the input by these keys. An operation confirmation tone, however, will be generated for memory storing/clearing operation.

♦ TELEPHONE· MSM6052-05/10/11 ◆

Memory Storing/Clearing Function

As for MSM6052-05GS and MSM6052-10RS, two different types of memory storing/ clearing operations are available and these are determined by the status of OHSenbl pin. As for MSM6052-11RS, only On-Hook memory storing/clearing is available.

MSM6052-05GS	MSM6052-10RS	MSM6052-11RS
OHSenbl pin = "H" level	: Memory storing/clearing is possible both in On-Hook and [*] Off-Hook condition	Only On-Hook condition
OHSenbl pin = "L" level	Only On-Hook condition	

Memory storing/clearing operation condition

* When Off-Hook memory storing/clearing is available, memory storing/clearing operation can be done even after the dialing operation.

Memory storing/clearing operation is commenced by pressing **STORE** key and is stopped when any of following conditons is established.

- i. When the memory storing/clearing operation has completed.
- ii. When the interval between any two key inputs exceeds 20 seconds.
- iii. When the number of digits exceeds 32.
- iv. When total number of digits stored in the memory exceeds 500.

An alarm tone is generated for above iii. and iv.

A key input confirmation tone is generated for all key inputs.

(1) Storing of telephone number

Memory storing operation can be done by following operations.

S D ₁	D_2	D _n	S A ₁	A ₂	Store into 2-digits abbreviated code address
S D ₁	D_2	D _n	S L _n		Store into single key address
			S : ST	ORE	

In case of storing telephone number into 2-digits abbreviated code address, A_1 shall be any of 0, 1 or 2 and A_2 shall be any of $0 \sim 9$. For any input other than these keys, an alarm tone is generated.

In this case, however, by pressing **STORE** key again enables to select the 2-digits abbreviated code address again.

If any key other than **STORE** key is pressed, an alarm tone is generated.

If the empty space of the repertory memory is less than 16 digits, an alarm tone is generated at the first STORE key input. In other words, if an alarm is not generated at the first STORE key input, minimum 16 digits can be newly stored.

An alarm tone is generated at the 500th digit input showing the memory has no more capacity. That 500th input digit can be stored in the memory, however. if the 501st digit is input, an alarm tone is generated again and memory storing operation is cancelled.

Maximum digits of a telephone number to be stored is 32. TONE key input and pause information by PAUSE/REDIAL key input are counted as one digit respectively.

If the 33rd digit is input, an alarm sound is generated and memory storing operation is cancelled.

24 telephone numbers can be abbreviated to single key dialing address, which are $[\underline{L}_1] \sim [\underline{L}_{24}]$. Other than those single key dialing address, maximum 30 telephone numbers can be abbreviated to *2-digit address codes, which are $[00] \sim [29]$, so far as total stored digits in the repertory memory do not exceed 500.

* In this case, Senbl pin of MSM6052-05GS and MSM6052-10RS has to be set to "H" level.

(2) Mixed Storing ----- |D_n| S P/R $|\mathsf{D}_1|$ R A₁ D₂ A₂ S A'ı $|A'_2|$ ----- Store into 2-digits abbreviated code address $|\mathsf{R}||\mathsf{A}_1|$ $|A_2|$ S |L_m S P/R D_1 $|\mathsf{D}_2|$ ----- |D_n| $|L_n|$ ----- Store into single key address P/R Last dialed telephone number $D_1 \sim D_n$ Normal dial A_1 Already stored telephone number $|A_2|$: Already stored telephone number $|A'_2|$ Newly stored address Newly stored address

The telephone number once stored in the repertory memory can be used as a part of the newly stored telephone number in the form of abbreviated code. The last dialed telephone number can also be used as a part of newly stored telephone number, but in this case the last dialed telephone number should come to the first part of the newly stored telephone number. Otherewise, input by PAUSE/REDIAL key is regarded as a pause information.

Maximum 32 digits can be mixed stored. Either $\lfloor_n \rfloor$ or $\llbracket ECALL \rfloor \llbracket A_1 \rfloor \llbracket A_2 \rrbracket$ is counted as 3 digits, while number of the digit of the last dialed out telephone number depends on the contents of redialing.

If $[L_n]$ key or **RECALL** key is pressed at the 31st or 32nd digit, an alarm sound is generated and storing is disabled.

Abbreviated code used for the newly stored number must not include abbreviated code of the other telephone number.

♦ TELEPHONE· MSM6052-05/10/11 ♦

-----,

(3) Clearing of telephone number

S	S	A_1	A_2
S	S	Ln	

Clear the 2-digits abbreviated code address

Clear the single key address

Pressing STORE key twice followed by $[L_n]$ or $[A_1]$ $[A_2]$ clears the stored number in that address.

(4) Redial Inhibition

Redialing is disabled by one of following conditions has been established.

- i. When more than 32 digits are dialed out in a single dialing operation.
- ii. In the memory storing/clearing operation, **STORE** is pressed followed by any valid key input.
- iii. When the telephone is On-hooked, **PAUSE/REDIAL** key is pressed twice prior to any key.


Ⅲ-B-40

BUZZER OUTPUT WAVEFORM

Key Input Confirmation Tone


It is output for the following key input.

Operation	MSM6052-05GS	MSM6052-10RS	MSM6052-11RS		
Normal operation			DP mode	0 ~ 9, All Function keys	
		-	DTMF mode	All Function keys	
Memory storing/ Clearing operation	Valid ke	y inputs	Valid key inputs		



Memory Storing/Clearing Confirmation Tone


It is output when storing/clearing of telephone number has been completed.




◆ TELEPHONE · MSM6052-05/10/11 ◆-

Alarm Sound


- i. It is output for the followings.
 - Wrong key input
 - 33rd digit input for storing
 - STORE key input when the empty capacity of repertory memory is less than 16 digits



ii. It is output when the repertory number, using other telephone number's abbreviated code as a part of it, is used as a part of newly stored number.




iii. It is output when there is no data in the accessed memory address. It is also output when redial is prohibited.




TIMING CHART

DP mode Timing chart


1) Normal dialing



2) Repertory dialing




◆ TELEPHONE · MSM6052-05/10/11 ◆




3) Mode change-over by TONE key

DTMF mode timing chart

1) Normal dialing





2) Repertory dialing, Redialing

Signal output timing

Parameter	Symbol	Condition	Typical	Unit
Tone Output Time	T tone	Tone auto-dial	100	ms
Inter Digit Pause	TIDP 1	Tone auto-dial	100	ms
	TIDP 2	Pulse auto-dial (10 pps)	800	ms
	TIDP 3	Pulse auto-dial (20 pps)	500	ms

fosc = 3.579545 MHz

◆ TELEPHONE· MSM6052-05/10/11 ◆

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Power Supply Voltage	V _{DD}	Ta = 25°C	-0.3 ~ 7	v
Input Voltage	VI	Ta = 25°C	-0.3 ~ V _{DD} +0.3	v
Output Voltage	Vo	Ta = 25° C	$-0.3 \sim V_{DD}$ +0.3	v
Power Dissipation	PD	Ta = 25°C	200 max	mΨ
Storage Temperature	T _{stg}	_	55 ~ +125	°C

Operating Ranges

Parameter	Symbol	Conditions	Ratings	Unit
Power Supply Voltage	V _{DD}	f _{osc} = 3.58 MHz	2.5 ~ 6	v
Memory Retention Voltage	V _{DDM}	-	1.2 ~ 6	v
Operating Temperature	ТОР	_	-20 ~ 75	°C

DC Characteristics

 V_{DD} = 3.0 V, V_{SS} = 0 V, f_{OSC} = 3.579545 MHz, Ta = -20 ~ +75°C

		*DD 8:8 7, *S	5 00,000	0.0.00		-,		
Parameter	Symbol	Condi	tions	VDD	Min	Тур	Max	Unit
"H" output current (1)	IOH1	MUTE XMIT MUTE	V _{OH} = 2.6 V	3.0 V	-0.2	-		mA
"L" output current (1)	IOL1	DP OUT	V _{OL} = 0.4 V	3.0 V	0.5	-	-	mA
"H" output current (2)	IOH2	$C_1 \sim C_4$	V _{OH} = 2.6 V	3.0 V	-1.0		-	mA
"L" output current (2)	IOL ₂	$C_1 = C_4$	V _{OL} = 0.4 V	3.0 V	10	-	_	μA
"H" output current (3)	IOL ₃	DP MODE OUT LEDs	V _{OH} = 2.6 V	3.0 V	20	—	-	μA
"L" output current (3)	IOL3	BD	V _{OL} = 0.4 V	3.0 V	10	_	_	μA
"H" output current (4)	IOH₄	LEDp	V _{OH} = 2.6 V	3.0 V	-150	-	-	μA
"L" output current (4)	IOL4	LEDP	V _{OL} = 0.4 V	3.0 V	300	-	-	μA
"H" output current (5)	IOH₅	32 KHz	V _{OH} = 2.5 V	3.0 V	-40	-	-	μA
"L" output current (5)	ІОН₅	32 KH2	V _{OL} = 0.4 V	3.0 V	25		-	μA
"H" input voltage	N	-	••••••••••••••••••••••••••••••••••••••	3.0 V	2.2	-	-	
H input vortage	∣∨ін			6.0 V	4.4	-	_	V
				3.0 V	-	-	0.8	
"L" input voltage	VIL		· _		-	-	1.6	V

-+ TELEPHONE·MSM6052-05/10/11 +

Parameter	Symbol	Condit	ions	V _{DD}	Min	Тур	Max	Unit
"H" input current (1)	IIH1		VIH = 6.0 V	6.0 V	_	_	2	μA
"L" input current (1)	1	HS	V11 = 0 V	3.0 V	-20	_	180	
	IIL1		VIL=0V	6.0 V	-40	-	-360	μA
"H" input current (2)	1		V _{IH} = 6.0 V	6.0 V	20	<u> </u>	180	μΑ
H input current (2)	IH₂	$R_1 \sim R_8$	V _{IH} = 3.0 V	3.0 V	10	— .	90	
"L" input current (2)	I _{IL2}		V1L = 0 V	6.0 V	-	_	-2	μA
"H" input current (3)	1	MB DRS	V _{IH} = 6.0 V	6.0 V	60	_	600	
H input current (3)	lH₃	LSEL MODESEL	V _{IH} = 3.0 V	3.0 V	30	-	300	μA
"L" input current (3)	I _{IL3}	AC TEST	V _{IL} = 0 V	6.0 V		-	-2	μA
"H" input current (4)	IIH₄	KEYenbl Senbl	V _{IH} = 6.0 V	6.0 V	-	_	2	μA
"L" input current (4)	I _{IL4}	OHSenbl Penbl	V _{IL} = 0 V	6.0 V	-	-	-2	μA
		B 1 1		3.0 V	-	0.3	0.6	
Power supply current (1)	IDDP	Pulse mode	, No load	6.0 V	-	1.2	2.4	mA
				3.0 V	_	1.2	2.4	•
Power supply current (2)	IDDT	Tone mode	e, No Ioad	6.0 V		3.5	7.0	mA
Power supply current (3)	IDDM	When on-ho No load (Ta		2.5 V	-	-	0.2	μΑ

AC Characteristics

$f_{\mbox{OSC}}$ = 3.579545 MHz, 2.5 V \leq V $_{\mbox{DD}}$ \leq 6.0 V, Ta = -20 \sim +75 $^{\circ}{\rm C}$

					• • • •	20	.,
Parameter	Symbol	Conditions	V _{DD}	Min	Тур	Max	Unit
Cycle time	tCY	f = 3.579545 MHz	3.0 V		17.9	_	μs
		For row only	2.5 V	_	250		mV
Tone output	Vоит		4.0 V	_	350	-	
		R _L = 1 kΩ	6.0 V	-	480	_	
High/low level ratio	dD		3.0 V	1	2	3	10
High/low level ratio	dBCR	_	6.0 V	1	2	3	dB
Distortion	% dis	R ₁ = 1 kΩ	3.0 V	-	1	5	%
Distortion	70 UIS	UT - 1 K75	6.0 V	-	1	5	70
Switch input time	TKIN		-	33	-	_	ms

◆ TELEPHONE · MSM6052-05/10/11 ◆

	Nominal frequency (Hz)	Output frequency (Hz)	Distortion (%)
R ₁	697	699.1	+0.30
R ₂	770	766.2	-0.49
R ₃	852	847.4	-0.54
R ₄	941	948.0	+0.74
C ₁	1209	1215.9	+0.57
C ₂	1336	1331.7	-0.32
C ₃	1477	1471.9	-0.35

DTMF Tone Output Frequency

f_{osc} = 3.579545 MHz

OKI semiconductor MSM6052-25RS

TONE/PULSE SWITCHABLE REPERTORY DIALER

GENERAL DESCRIPTION

The MSM6052-25RS is a repertory tone/pulse switchable dialer which is fabricated by OKI's low power consumption CMOS silicon gate technology. This LSI can generate either DTMF (Dual Tone Multi Frequency) signal or DP (Dial Pulse) signal.

The repertory memory has a capacity of 505 digits. Maximum 52 telephone numbers of 32 digits maximum/number can be stored in it, so far as total number of stored digits does not exceed 505.

It operates on 2.5 V \sim 6 V single supply. Standby current is 0.2 μ A maximum (V_{DD} = 2.5 V Ta = 25°C) and memory retention voltage is 1.2 V.


FEATURES

- Either DTMF signal or DP signal generation.
- DP/TONE output starts 100 msec after keying in normal dialing
- 505 digits repertory memory.
 (52 numbers maximum, 32 digits maximum/number).
- 22 numbers repertory dialing by single key dialing plus maximum 30 numbers repertory dialing by 2-digit abbreviated code dialing.
- Last number redial (32 digits maximum).
- Mixed dialing/storing.


- Auto insersion of 4 seconds access pause.
- Pulse rate 10/20 pps pin selectable.
- Make/Break ratio 34/66 or 40/60 pin selectable.
- Tone output for valid key input (2 kHz, 32 msec).
- Alarm tone for wrong operations.
- Single contact matrix keyboard to be used.
- 3.58 MHz oscillation circuit on chip for ceramic resonator.
- Supply voltage range 2.5 V \sim 6 V.
- Low standby current 0.2 μ A maximum. (V_{DD} = 2.5 V, Ta = 25°C)
- 28-pin plastic DIP Package.

♦ TELEPHONE MSM6052-25 ♦

PIN CONFIGURATION



KEYBOARD INTERFACE



A 7 x 4 single contact keyboard shall be used. $L_1/L_{12} \sim L_{11}/L_{22}$ are one touch memory recall keys. By connecting or disconnecting LSEL to/from VDD, two telephone numbers can be assigned for each key. So, the 22 numbers in total can be recalled by single key operation.

In addition to it, maximum 30 numbers can be abbreviated into 2-digit address code (00 \sim 29).

PIN DESCRIPTION

Pin Name	Pin No.	Function
$\begin{array}{c} R_1 \sim R_7 \\ C_1 \sim C_4 \end{array}$	1~7 25~28	Key input pins. $C_1 \sim C_4$ are set to low level in on-hook mode, while they are set to high level in off-hook standby mode. When the key input is off, key scanning and oscillation stop. Single contact keyboard shall be connected.
ĤŜ	8	Hook switch input pin. HS = High: On-hook HS = Low: Off-hook
LSEL	24	Selection pin for $L_1 \sim L_{11}$ or $L_{12} \sim L_{22}$ for single-key dialing. LSEL = Low: $L_1 \sim L_{11}$ LSEL = High: $L_{12} \sim L_{22}$
МВ	10	Make/Break ratio selection pin. MB = Low: 40/60 MB = High: 34/66 This input is sensed during the transition stage from On-hook to Off-hook.
DRS	11	Dial rate selection pin. DRS = Low: 10 pps DRS = High: 20 pps This input is sensed during the transition stage from On-hook to Off-hook.
MODE SEL	9	DP/DTMF mode selection pin. MODE SEL = Low: DP mode MODE SEL = High: DTMF mode The status at off-hook is maintained. If <u>TONE</u> key is pressed when this pin is being set to low level, the DTMF mode is established.
ХΤ, ΧΤ	12, 13	Ceramic resonator connection pins. Since this LSI is provided with oscillation inverter and feed-back resistor, 3.58 MHz ceramic resonator and capacitors are connected to XT and XT pin.
V _{DD} , V _{SS}	18, 15	VDD: Positive power supply pin. 2.5 V \sim 6 V. VSS: Negative power supply pin (Ground).
AC	16	IC initial pin. When IC is powered on, "H" level reset signal has to be applied to this pin.
TEST	14	Test pin.

♦ TELEPHONE · MSM6052-25 ♦-

Pin Name	Pin No.	Function
BD	17	Buzzer output pin. It outputs key tone for valid key input. It also outputs various alarm/confirming tone. Refer to "Sound output waveforms" for details.
DTMF OUT	19	DTMF output pin. In case of double keying or pressing some key without releasing a previous key, DTMF output is disabled.
DIAL PULSE	20	Dial pulse output pin. Make: High Break: Low HS = High (On hook): Low
XMIT MUTE	21	 Transmit mute output pin. When HS = High (On-hook): Low When HS = Low (Off-hook) ① While DP signal or DTMF signal is being sent out: Low ② All other times: High
MUTE	22	Mute output pin. When HS = High (On-hook): Low When HS = Low (Off-hook) (1) While DP is being sent out: Low (2) All other times: High
DP MODE OUT	23	Dial Pulse Mode output pin. MODE SEL = High: Low MODE SEL = Low: High When mode is changed to DTMF mode by TONE key input: Low

♦ TELEPHONE· MSM6052-25 ♦

FUNCTIONAL DESCRIPTION

Dialing Function

(1) Normal Dialing

Off-Hook D₁.....D_N

Maximum 32 digits can be sent out at a time. Further key inputs are effective only after the first 32 digits have been sent out to the line. If more than 32 digits are dialed, redialing of that number is disabled. Pressing PAUSE key causes 4 seconds access pause. The access pause is released automatically 4 seconds later or manually by pressing PAUSE, RECALL, STORE or TONE key again.

Switching from DP dialing to DTMF dialing can be done during the course of dialing. By pressing TONE key during DP mode, the mode is changed to DTMF mode. When TONE key is pressed, if DP signal is being sent out, the mode will be changed after sending out all DP signal and an access pause of 4 seconds is automatically inserted. An access pause can be released earlier by pressing PAUSE, RECALL, STORE or TONE key, if so desired.

(2) Redialing

Off-Hook Redial

The last dialed number can be redialed by pressing Redial key. The functions of TONE and PAUSE signals included in the redialed number are same as in the repertory dialing. When the redialing is being prohibited, an alarm sound is generated at the Redial key input. The normal dialing can follow after that leaving the telephone off hook.

(3) Repertory Dialing

Off-Hook	R A_1	A_2
Off-Hook	Ln	

The telephone numbers abbreviated to \lfloor_n code can be dialed by single key operation ($\lfloor_1 \sim \lfloor_{22} \rfloor$), while those abbreviated to 2-digit can be dialed by pressing **RECALL** key followed by 2-digit code.

If a wrong address code is input, an alarm sound is generated.

If a stored number has an access pause, dialing halts for 4 seconds or until <u>PAUSE</u>, <u>RECALL</u>, <u>STORE</u> or <u>TONE</u> key is pressed. If a stored number has a <u>TONE</u> signal, the dialing mode is changed from DP mode to DTMF mode, and dialing halts for 4 seconds or until <u>PAUSE</u>, <u>RECALL</u>, <u>STORE</u> or <u>TONE</u> key is pressed.

♦ TELEPHONE·MSM6052-25 ♦


(4) Mixed Dialing

Off-Hook	Redial	D ₁ .	D _n	R A ₁	A_2	L _n
	Redial	Normal	dialing	2-digits abbreviat	ed	Single key dialing
				code dial	ing	

Mixed dialing of normal dialing, redialing and repertory dialing can be done. In that case, however, redialing must come to the first part. If the digits of the mixed dialed number is up to 32, that number can be redialed.

Memory Storing/Clearing Function

(1) Storing of telephone number



Storing operation can be continued leaving the telephone off hook. When the storing of a telephone number has been completed, a sound is generated to indicate that the next number's storing is allowed. The first **STORE** key input can be omitted from the second number.

If the empty space of the repertory memory is less than 16 digits, an alarm sound is generated at the first STORE key input. In other words, if an alarm is not generated at the first STORE key input, minimum 16 digits can be newly stored.

An alarm sound is generated at the 505th digit input showing the memory has no more capacity. That 505th input digit can be stored in the memory, however, if the 506th digit is input, an alarm sound is generated again. That input digit is neglected and the entire key operation is disabled until the telephone is hooked on.

Maximum digits of a telephone number to be stored is 32. <u>TONE</u> signal and <u>PAUSE</u> signal are counted as one digit respectively.

If the 33rd digit is input, an alarm sound is generated and the entire key operation is disabled until the telephone is hooked on.

24 telephone numbers can be abbreviated to single key address codes, which are $[L_1] \sim [L_{22}]$. Other than those single key address codes, maximum 30 telephone numbers can be abbreviated to 2-digit address codes, which are $00 \sim 29$, so fas as total stored digits in the repertory memory do not exceed 505.

 $\boxed{0} \sim \boxed{2}$ can be used for the first digit $\boxed{A_1}$, and $\boxed{0} \sim \boxed{9}$ can be used for the second digit $\boxed{A_2}$. If a wrong number is used, an alarm sound is generated and that input is neglected.

♦ TELEPHONE· MSM6052-25 ♦


(2)	Mixed Storing	
	Off-Hook $\begin{bmatrix} S & D_1 & \dots & D_n \end{bmatrix} \begin{bmatrix} R & A_1 \end{bmatrix}$	A_2 S A'_1 A'_2
	· · · · · ·	Store into 2-digit abbreviated code address
	Off-Hook S Lm D1	. Dn Ln S L'n
		Store into single key address

The telephone number once stored in the repertory memory can be used as a part of the newly stored telephone number in the form of abbreviated code ($\begin{bmatrix} L_n \\ A_1 \end{bmatrix}$ or $\begin{bmatrix} R \\ A_1 \end{bmatrix}$ $\begin{bmatrix} A_2 \\ A_2 \end{bmatrix}$). Maximum 32 digits can be mixed-stored. Either $\begin{bmatrix} L_n \\ A_1 \end{bmatrix}$ or $\begin{bmatrix} R \\ A_1 \end{bmatrix}$ $\begin{bmatrix} A_2 \\ A_2 \end{bmatrix}$ is counted as 3 digits.

Therefore, if L_n key or R key is pressed at 31st or 32nd digit, an alarm sound is generated and storing is disabled.

Abbreviated code used for the newly stored number must not include abbreviated code of the other telephone number.


(3) Clearing of Telephone Number



Clearing operation can be continued leaving the telephone off hook. Pressing $\boxed{\text{STORE}}$ key twice followed by $\boxed{L_n}$ key or 2-digit code clears the stored number in that address. Clearing operation and storing operation can be done alternately leaving the telephone off-hook.

If a wrong address code is input after pressing **STORE** key twice, an alarm sound is generated and that key input is neglected.

Redial Inhibition



Pressing STORE key twice after all signals have been sent out to the line disables the redialing of that telephone number. It is applicable to any of normal dialing, repertory dialing and mixed dialing. Redialing is also disabled when more than 32 digits are dialed or after telephone number's clearing/storing operation.


Others

When there is no data in the specified memory address, an alarm sound is generated and that key input is neglected.

SOUND OUTPUT WAVEFORM


Operation Confirmation Sound

It is output for valid key input.



Storing Confirmation Sound


It is output when storing or clearing of telephone number has been completed.



Alarm Sound (a)


It is output for the followings.

- Wrong key input.
- 33rd digit input for storing.
- STORE key input when the empty capacity of repertory memory is less than 16 digits.




Alarm Sound (b)

It is used when the repertory number using other telephone number's abbreviated code as a part of it is used as a part of newly stored number.




Alarm Sound (c)

It is output when there is no data in the accessed memory address.



Alarm Sound (d)

It is output when redial is prohibited.



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Limits	Unit
Supply Voltage	V _{DD}	Ta = 25° C	-0.3 ~ +7.0	v
Input/Output Voltage	Vio	Ta = 25° C	$V_{\text{SS}}\text{-}0.3 \sim V_{\text{DD}}\text{+}0.3$	v
Power Dissipation	PD	Ta = 25° C	200	mW
Operating Temperature	Topr		-20 ~ +75	°C
Storage Temperature	Tstg		-55 ~ +125	°C

DC Characteristics

V_{DD} = 3.0 V, V_{SS} = 0 V, f_{OSC} = 3.579545 MHz, T_a = -20 \sim +75 $^{\circ}C$

Parameter	Symbol	Conditi	on	Min	Тур	Max	Unit
Operating Voltage	VDD			2.5	-	6.0	v
Memory Retention Voltage	VDDM	Standby mode		1.2		6.0	v
Current Consumption (1)	IDDP	Pulse Mode, No load		_	300	600	μA
Current Consumption (2)	IDDT	Tone Mode, No load		-	1.2	2.4	mA
Memory Retention Current	IDDM	ON HOOK,	$V_{DD} = 2.5 V$ Ta = 25°C	_		0.2	μA
0	IОН	MUTE, XMIT MUTE, DP	V _{OH} = 2.6 V	-200	_		μA
Output Current	Output Current		V _{OL} = 0.4 V	500	-	.	μA
Output Current	IOH2	$C_1 \sim C_4$	V _{OH}	-1	-	-	'nA
output ourient	IOL2		V _{OL} = 0.4 V	10	_	_	μA
Output Current	IOH₃	DP MODE OUT	V _{OH} = 2.6 V	-20	-	_	μA
Output Current	IOL3	BD	V _{OL} = 0.4 V	10	-	-	μA
Input Current	Чн₁	HS	V _{IH} = 3.0 V	-	—	2	μA
	۱ _{۱L1}		V _{IL} = 0 V	-20	_	-180	μA
Input Current	I _{IH2}	$R_1 \sim R_7$	V _{IH} = 3.0 V	10	-	90	μA
	I _{IL2}	111 117	V _{IL} = 0 V	-	-	-2	μA
Input Current	Чн₃	LSEL, MB, DRS MODE SEL	V _{IH} = 3.0 V	30	-	300	μA
Input Current	IIL3	AC, TEST	V _{IL} = 0 V	-	-	-2	μA

- ♦ TELEPHONE · MSM6052-25 ♦

AC Characteristics

 f_{OSC} = 3.579545 MHz, 2.5 V \leq V_{DD} \leq 6.0 V, T_a = -20 ~ +75°C

Parameter	Symbol	Condition		Min	Тур	Max	Unit
Key Input Time	TKIN			33	-		mS
	N.	$\mathbf{R}_{i} = 1 \mathbf{K}_{0}$	V _{DD} = 2.5 V	150	250	350	mV
Tone Output VOUT	VOUT		V _{DD} = 4.0 V	200	340	570	rms
High/Low Level Ratio	dB _{CR}			1.0	2.0	3.0	dB
Distortion	%Dis			-	5	10	%

Tone Output Frequency

fOSC = 3.579545 MHz

Key Input	Nominal Frequency (Hz)	Output Frequency (Hz)	Distortion (%)
R ₁	697	699.1	+0.30
R ₂	770	766.2	-0.49
R ₃	852	847.4	-0.54
R ₄	941	948.0	+0.74
C ₁	1209	1215.9	+0.57
C ₂	1336	1331.7	-0.32
C ₃	1477	1471.9	-0.35


Signal Output Timing

fOSC = 3.579545 MHz


Parameter	Symbol	Condition	Тур	Unit
Tone Output Time	T _{tone}	Tone auto dial	100	mS
Inter Digit Pause	TIDP1	Tone auto dial	100	mS
	TIDP2	Pulse auto dial (10 pps)	800	mS
	TIDP ₃	Pulse auto dial (20 pps)	500	mS

TIMING CHART


- DP MODE TIMING CHART
- 1) Normal dialing



2) Mode change-over by Tone key




3) Repertory dialing





DTMF MODE TIMING CHART

1) Normal dialing



◆ TELEPHONE · MSM6052-25 ◆-





OKI semiconductor MSM5070RS/MSM5071RS



GENERAL DESCRIPTION

The MSM5070RS and the MSM5071RS are TONE/PULSE switchable dialers, with a redial function, which are fabricated by low power consumption CMOS metal gate technology.

The only difference between the MSM5070RS and MSM5071RS is Make/Break Ratio.

The MSM5070RS has 33/67% Make/Break Ratio, while MSM5071RS has 40/60% Make/ Break Ratio.

These LSI can generate either DTMF or DP signal.

The maximum number of digits which can be dialed out are 31 digits. If the last dialed telephone number exceeds 32 digits, this redial memory area is used as a FIFO momory.

The operating voltage of these LSIs are 2.5 V - 5 V, while the minimum voltage required for memory retention is 1.2 V.

FEATURES

- Auto switching of DTMF/DP signal for redial function
- Last number redial, 31 digits maximum (If the dialed out telephone number exceeds 32 digits, this redial memory area is used as a FIFO memory.)
- Manual pause (By pressing either PAUSE or TONE key)
- Pulse rate selectable, 10 pps/20 pps
- Either single contact keyboard or standard 2 of 8 keyboard can be used


- Operating voltage, 2.5 V 5 V
- Memory retention voltage, 1.2 V minimum
- 3.58 MHz crystal oscillation
- MUTE/XMIT MUTE output
- 18 pin plastic DIP package

Make/Break Ratio	Type No.
33/67%	MSM5070RS
40/60%	MSM5071RS

Preliminary

◆ TELEPHONE · MSM5070/71 ◆

FUNCTIONAL BLOCK DIAGRAM



 4×4 matrix keyboard as shown above shall be used. Either single contact keyboard or standard 2 of 8 keyboard can be used.

C°

 C_2

 C_1

Ċ3

13′R₄

12 HS

11 MUTE

10 MODE

Vss 6

хт 8

XT 9

XMIT MUTE 7

PIN DESCRIPTION

Pin Name	Pin No.	Function
$\begin{array}{c} R_1 \sim R_4 \\ C_0 \sim C_3 \end{array}$	13 ~ 16 2 ~ 5	Key input pins scanned at 500 Hz. Single contact keyboard or 2 of 8 keyboard shall be connected.
HS	12	HOOK SWITCH input pin, pulled up to V_{DD} . HS = Open: "ON HOOK" HS = V _{SS} : "OFF HOOK"
DTMF OUT	18	DTMF output pin. Open emitter output.
DP	17	Dial pulse output pin. MAKE : High level BREAK: Low level "ON HOOK": Low level CMOS Output
MUTE	11	MUTE output pin. "ON HOOK" : Low level During DP output: Low level All other time (When HS = Low level): High level CMOS output
XMIT MUTE	7	MUTE output pin for transmitter. (\overline{HS} = Open) "ON HOOK" : Low level During DP or DTMF output: Low level All other time (When \overline{HS} = Low level): High level
MODE	10	Mode selection pin. MODE = "V _{DD} ": DTMF mode MODE = "Open": DP mode, 10 pps MODE = "V _{SS} " : DP mode, 20 pps
ХТ, ХТ	8, 9	3.58 MHz crystal connection pin. Since both MSM5070RS and MSM5071RS are provided with on-chip CG, CD and Rfb, no external components are required for the connection except a crystal oscillator.

FUNCTIONAL DESCRIPTION

Redial

The maximum number of digits which can be stored in the redial memory area is 31 digits. As for the number which exceeds 32 digits, this memory area is used as a FIFO memory, in this case the redial function is prohibited.

By pressing RR key, the redial function is disabled. If RR key is pressed or the telephone is ON HOOKed during DTMF/DP signal is being output, signal output is stopped and the redial is disabled. Note: RR: RDRESET

Mode Selection

Signal output mode is selected by the condition of MODE pin (pin 10) as described in PIN DESCRIPTION.

Mode change from DP mode to DTMF mode

DTMF mode can be established automatically by connecting MODE pin to V_{DD} or pressing TONE key during DP mode. The mode cannot be changed from DTMF mode to DP mode by the input from the keyboard.

If the mode is changed from DP mode to DTMF mode by pressing the TONE key, a pause is automatically inserted and the output of signal is disabled until the pause is manually released.

Pause

A pause is inserted by pressing the <u>PAUSE</u> key or <u>TONE</u> key. This pause is manually released by pressing any key. At that time, <u>PAUSE</u>, <u>REDIAL</u> and <u>TONE</u> keys function only to release a pause, and their original functions are suppressed. In case of other keys, however, they provide not only a pause release function but also their original function.

If a pause is used during the course of dialing, this 'pause' information is automatically inseterd. In case of redial, however, the pause condition has to be released manually.


Mixed Dialing

After the stored number has been redialed, normal dialing can be added. In that case, the repertory number plus added number is stored in the memory for the next redialing, if the total digits are within 31. If the total digits are more than 31, redialing is disabled.




DP MODE TIMING CHART

• Normal Dialing









DTMF MODE TIMING CHART

• Normal Dialing





AC CHARACTERISTICS

1) Key Operation Time		f _{X-TAL} = 3.579545 MHz		$2.5 \ge V_{DD} \le 5.0 V$	
Parameter	Symbol	Min	Тур	Max	Unit
Effective key input time	tKD	35			ms
Key scanning frequency	fKEY	_	500		Hz
Key input time	tKIN	32.7	34.7	36.7	ms
On-Hook confirming time	tONH	2	_		ms

2) DTMF Output Frequency

f_{X-TAL} = 3.579545 MHz

			X-IAL SIGNED IS IIII
Key input	Nominal frequency (Hz)	Output frequency (Hz)	Distortion (%)
R ₁	697	699.1	+0.30
R ₂	770	766.2	-0.49
R ₃	852	847.4	-0.54
R ₄	941	948.0	+0.74
C ₁	1209	1215.9	+0.57
C ₂	1336	1331.7	-0.32
C ₃	1477	1471.9	-0.35

3) DTMF Signal

f_{X-TAL} = 3.579545 MHz

Parameter	Symbol	Min	Тур	Max	Unit
Tone output time	^t TONE		100		ms
Predigit pause	tPDP	63.3	65.3	67.3	ms
Interdigit pause	tIDP		100		ms
Mute time after DP	tMOT		100		ms

4) DP Signal

f_{X-TAL} = 3.579545 MHz

Type No.	Make %	Dial pulse PPS	Break ms	tPDP ms	tIDP ms	t _{MOP} ms
MSM5070RS 3	22	10	67	98.3±2	831.3±2	800
	33	20	33.5	31.8±2	465.3±2	450
MSM5071RS	40	10	60	105.3±2	905.3±2	800
	40	20	30	35.3±2	485.3±2	450

◆ TELEPHONE· MSM5070/71 ◆

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	VDD	Ta = 25°C	-0.3 ~ 6.0	v
Input voltage	VIN	Ta = 25°C	V_{SS} –0.3 \sim V_{DD} +0.3	v
Output voltage	Vouт	Ta = 25°C	V_{SS} –0.3 \sim V_{DD} +0.3	v
Power dissipation	PD	Ta = 25°C	200	mW
Operating temperature	ТОР	_	-20 ~ +75	°C
Storage temperature	T _{stg}		-55 ~ +125	°c


ABSOLUTE MAXIMUM RATINGS

ELECTRICAL CHARACTERISTICS

 $fx-TAL = 3.57945 \text{ MHz} \text{ Ta} = 25^{\circ}\text{C}$

Unit V mA μ A V	
V mA µA	
mA μA	
μА	
+	
v	
μΑ	
v	
-	
d V	
כ	
μA	
μ	
μΑ	
μ	
μΑ	
v	
- mA	
mS	
mV RMS	
dB	
%	
pF	





II-B-72

OKI semiconductor **MSM6224RS**

DTMF TONE DIALER LSI


GENERAL DESCRIPTION

The MSM6224RS is a TONE dialer LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology.

The MSM6224RS can generate 16 kinds of DTMF (Dual Tone Multi Frequency) signals each of which consists of 4 higher group frequency and 4 lower group frequency.


FEATURES

- Either the standard 2 of 8 keyboard or the Supply voltage 2.5 V ~ 8.5 V. calculator type keyboard can be used.
- Low power consumption by use of the CMOS silicon gate technology.
- Either the single tone or the dual tone ouptut.
- 3.579545 MHz crystal oscillation.



FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



Ш-В-74

PIN DESCRIPTION

Pin Name	Pin No.	Function
OSC1, OSC0 7, 8	7,8	The 3.579545 MHz crystal oscillator is connected to these pins. A feedback resistor and the condensers are incorporated.
₽ 1 ~ ₽4, C1 ~ C4	14, 13, 12, 11, 3, 4, 5, 9	$\overline{R1} \sim \overline{R4}$ are the I/O pins of the row side, while $\overline{C1} \sim \overline{C4}$ are the I/O pins of the column side. All of those pins are provided with the pull up resistors internally. The resistance value is 20K ~ 150K ohms.The dual tone is output from the TONE OUT pin by connecting a row input to a column input or by setting both of a row input and a column input to the ground voltage. Either the calculator type keyboard or the standard 2 of 8 keyboard can be used with MSM6224RS.Image: Column input to the ground voltage. Either the calculator type keyboard or the standard 2 of 8 keyboard can be used with MSM6224RS.Image: Column input to the ground voltage. Either the
MUTE	10	The MUTE pin drives the external bipolar transistor by the CMOS output. This pin is low level when the key input is off, while it becomes high level when the key input is on. The MUTE is used for the mute of the receiver.

◆ TELEPHONE· MSM5070/71 ◆

Pin Name	Pin No.	Function
ХМІТ	2	The XMIT pin drives the external bipolar transistor by the NPN open emitter output. This pin is high level when the key input is off, while it becomes open when the key input is on. The XMIT pin is used for the mute of the transmitter. $ \underbrace{(V_{DD}, V_{DD}, V_{MIT}, V_{MIT}, V_{MIT}, V_{MIT}, V_{DP}, V_{MIT}, V_{MIT}, V_{DP}, V_{MIT}, V_{$
SINGLE TONE INHIBIT	15	When more than two columns are selected against only one row, or when more than two rows are selected against only one column, the single tone is output from the TONE OUT pin. The SINGLE TONE INHIBIT pin is the negative logic input pin to control the output of the TONE OUT pin in those cases. Refer to the Table 2. When the input to this pin is high level, both of the single tone and dual tone are output from the TONE OUT pin. When the input to this pin is low level, however, the single tone is prohibited to output from the TONE OUT pin and becomes DC level. This pin is provided with the pull up resistance of 20K ~ 150K ohms.
TONE OUT	16	The low group frequency and the high group frequency selected by the keyboard are synthesized and output from this TONE OUT pin. Because the output form is the NPN open emitter style, the load resistance must be connected externally. It is same for the case of the single tone output. The output ampli- tude of the high group is $1 \sim 2$ dB bigger than that of the low group. The distortion of the dual tone is maximum 10%.
V _{DD} , V _{SS}	1,6	V _{DD} is a power supply pin. V _{SS} is a ground pin.

Ⅲ-В-76

Π

Note:

Table 1

Effective i	nput	Nominal frequency	Tone output frequency	Accuracy	Remarks
	R1	697 Hz	699.1 Hz	+0.30 %	
	(Total) R2	770 Hz	766.2 Hz	-0.49 %	
(ROW) R3 R4	852 Hz	847.4 Hz	-0.54 %	- Low group	
	R4	941 Hz	948.0 Hz	+0.74 %	
	C1	1209 Hz	1215.9 Hz	+0.57 %	
(COLUMN) $\begin{array}{c} \overline{C2}\\ \overline{C3}\\ \overline{C3}\\ \overline{C4}\end{array}$	C2	1336 Hz	1331.7 Hz	-0.32 %	
	C3	1477 Hz	1471.9 Hz	-0.35 %	- High group
	C4	1633 Hz	1645.0 Hz	+0.73 %	7

Table 2

Row input	Column input	Tone output*	Note
No	No	0V	
1	1	fL + fH	Dual tone
No	1	fн	Single tone (Only column)
1	No	0V	
More than 2	No	0V	
More than 2	1	fH	Single tone
No	More than 2	0V	
1	More than 2	fL	Single tone
More than 2	More than 2	0V	

 * The tone output shown is in the case when the load resistance is connected between the TONE OUT pin and the VSS.

fL: Low group fH: High group

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Limit	Unit
Supply voltage	VDD	Ta = 25°C	-0.3 ~ 9.5	v
Storage temperature	Tstg		-55~+150	C°
Input voltage	VI		V _{SS} -0.3~V _{DD} +0.3	V
Output voltage	٧o		V _{SS} -0.3~V _{DD} +0.3	V
Maximum current power dissipation	PD	Ta = 70°C	500	mW

Operating Range


Parameter	Symbol	Condition	Limit	Unit
Supply voltage	VDD	-	$2.5 \sim 8.5$	V
Operating temperature	ТОР	_	-30 ~ +70	C°


DC Characteristics

 $(Ta = -30 \sim +85^{\circ}C)$


		Que d'iliane	Τ	Limit		11-14	Applicable pin	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit		
"H" output voltage	N	VDD=3.0V IOH=15mA	1.5				VALT	
	∨он	V _{DD} =10V I _{OH} =50mA	7.0			v	XMIT	
"OFF" leak current	IOFF	V _{DD} =8.5V V _{OF} =0V			100	μA	XMIT	
"H" output current	lau	V _{DD} =3.0V V _{OH} =2.5V	0.17			mA	MUTE	
	ЮН	V _{DD} =8.5V V _{OH} =8.0V	0.57			mA	MOTE	
"L" output voltage		V _{DD} =3.0V V _{OL} =0.5V	0.53			mA	мите	
	IOL	V _{DD} =8.5V V _{OL} =0.5V	2.0			mA	MOTE	
"H" input voltage	VIH	·	0.7 V _{DD}		VDD		<u>C1</u> ~ <u>C4</u> , R1∼R4	
"L" input voltage	VIL		VSS		0.3 V _{DD}		"	
"L" input current	ΙιL	V _{DD} =8.5V V _{IL} =0V	0.0567		0.425	mA	"	
"H" input current	Чн	V _{DD} =8.5V V _{IH} =8.5V			10	μA	"	
"TONE OUT" output voltage (Single tone)	∨о∪т	V _{DD} =3.0V RL=1KΩ (Row tone)	235		437	mV rms	TONE OUT	
Difference of high/ low band level	dB CR	V _{DD} =3.0 ~ 8.5V	1	1.5	2	dB	,,	
Distortion	% DIS	V _{DD} =3.0 ~ 8.5V			10	%	"	
"H" input current	ЧΗ	V _{DD} =8.5V V _I =8.5V			1	μA	SINGLE TONE INHIBIT	
"L" input current	μL	V _{DD} =8.5V V _I =0V	0.0567		0.425	mA	"	
"H" input voltage	VIH		0.7 V _{DD}		VDD	V	.,	
"L" input voltage	VIL		V _{SS}		0.3 V _{DD}	V	"	
Power consumption (Stand-by)	IDDS	No load Key-OFF			200	μA	<i>11</i> .	
Power consumption (Operating)	IDD	No load VDD=8.5V Key-ON			25	mA		
"L" output voltage	VOL	VDD=3V IOL=0.2mA	0.4			v	C1∼C4, R1∼R4	
TONE OUT Rise Time	tRise	V _{DD} =3.0 ~ 8.5V			5	mS	TONE OUT	

◆ TELEPHONE·MSM6224 ◆





Tone Amplitude (mV rms)



OKI semiconductor **MSM6234RS**

DTMF TONE DIALER LSI

GENERAL DESCRIPTION


The MSM6234RS is a TONE dialer LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology.

The MSM6234RS can generate 16 kinds of DTMF (Dual Tone Multi Frequency) signals each of which consists of 4 higher group frequency and 4 lower group frequency.


FEATURES

- The standard 2 of 8 keyboard can be used. Either single tone or dual tone output.
- The low power consumption by use of CMOS silicon gate technology.
- Supply voltage 2.5 V ~ 8.5 V.
- 3.579545 MHz crystal oscillation.
- Interface with microcomputer.





PIN CONFIGURATION



PIN DESCRIPTION

Pin Name	Pin No.	Function
OSC1, OSCO	7,8	The 3.579545 MHz crystal oscillator is connected to these pins. A feedback resistor and the condensers are incorporated.
R1 ~ R4 C1 ~ C4	14, 13, 12, 11, 3, 4, 5, 9	Those are input pins of negative logic to be connected to the keyboard. The standard 2 of 8 keyboard can be used with MSM6234RS as illustrated below. $\begin{array}{c} \hline I & 2 & 3 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1$
ĀKD	10	\overrightarrow{AKD} pins drives the external bipolar transistor by its N-channel open drain output. This pin is open when the key input is off, while it becomes low when the key input is on. \overrightarrow{AKD} is used for the mute of the transmitter/receiver. $\overbrace{\bigcup_{MSM6234RS}}^{Key input}$ \overbrace{OFF} OFF \overrightarrow{AKD} \overbrace{Open} $\overbrace{U'}$ $Open$ \underbrace{OFF}

◆ TELEPHONE· MSM6234 ◆-

Pin Name	Pin No.	Function
TONE DISABLE	2	This is an input pin to control the output of the TONE OUT pin. When the input to this pin is high level, the TONE OUT pin normally operates. When the input to this pin is low level, however, the output from the TONE OUT pin is prohibited even if the key input is on.
		AKD is effective at that time. This pin is provided with the pull up resistance of 20K \sim 150K ohms internally.
		Key input OFF ON OFF
		TONE DISABLE "H" "L"
		AKD Open "L" Open
		TONE OUT <u>"L"</u>
SYNGLE TONE INHIBIT	15	When more than two columns are selected against only one row, or when more than 2 rows are selected against only one column, the single tone is output from the TONE OUT pin. This SINGLE TONE INHIBIT pin is a negative logic input pin to control the output of the TONE OUT pin in those cases. Refer to the Table 4.
		When the input to this pin is high level, both of the single tone and dual tone are output from the TONE OUT pin. When the input to this pin is low level, however, the single tone is prohib- ited to output from the TONE OUT pin and becomes DC level.
		This pin is provided with the pull up resistance of $20K \sim 150K$ ohms.
		SINGLE TONE INHIBITO
TONE OUT	16	The low group frequency and the high group frequency selected by the keyboard are synthesized and output from this TONE OUT pin. Because the output form is the NPN open emitter style, the load resistance must be connected externally. It is same for the case of the single tone output. The output ampli- tude of the high group is bigger than that of the low group by $1 \sim 2 \text{ dB}$.
		The distortion of the dual tone is maximum 10%.
	1,6	V _{DD} is a power supply pin.

Π

Note:

Table 1

Effective input		Nominal frequency	Tone output frequency	Accuracy	Remarks	
	R1	697 Hz	699.1 Hz	+0.30 %		
(ROW)	R2	770 Hz	766.2 Hz	-0.49 %		
(ROW)	R3	852 Hz	847.4 Hz	-0.54 %	Low group	
	R4	941 Hz	948.0 Hz	+0.74 %		
·	C1	1209 Hz	1215.9 Hz	+0.57 %		
(COLUMN)	C2	1336 Hz	1331.7 Hz	-0.32 %		
(COLOMIN)	C3	1477 Hz	1471.9 Hz	-0.35 %	High group	
	C4	1633 Hz	1645.0 Hz	+0.73 %	-	


Table 2

Row input	Column input	Tone output*	Note	
No No		0V		
1	1	fL+fH	Dual tone	
No 1 f		fH	Single tone (Only column)	
1	No	0V		
More than 2	No	0V		
More than 2 1		fH	Single tone	
No More than 2 0V		0V		
1	More than 2 fL		Single tone	
More than 2 More than 2		0V		

* The tone output shown is in the case when the load resistance is connected between the TONE OUT $_{\rm p}$ pin and the V_SS.

fL: Low group fH: High group

Sample interface circuit with microcomputer



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Limit	Unit
Supply voltage	VDD	Ta = 25°C	$-0.3 \sim 9.5$	V
Storage temperature	Tstg		-55 ~ +150	°C
Input voltage	VI		GND-0.3~VDD+0.3	V
Output voltage	Vo	· · ·	GND-0.3~VDD+0.3	V


Operating Range

Parameter	Symbol	Condition	Limit	Unit
Supply voltage	VDD	_	2.5 ~ 8.5	V
Operating temperature	Тор	_	-30 ~ +70	°C

DC Characteristics


Parameter	Symbol	Conditions	Limit			Unit	Applicable
	Symbol	Conditions	Min	Тур	Max	Unit	pin
"H" input voltage	VIH		0.7 V _{DD}		V _{DD}	v	<u>C1</u> ∼C4, R1∼R4
"L" input voltage	VIL		V _{SS}		0.3 V _{DD}	V	"
"L" input current	Ι _Ι Γ	V _{DD} =8.5V V _{IL} =0V	0.0567		0.425	mA	"
"H" input current	ЧΗ	V _{DD} =8.5V V _{IH} =10V			10	μA	"
"TONE OUT" output current	Vout	V _{DD} =3.0V RL=1KΩ	235		437	mV rms	TONE OUT
Difference of high/ low band level	dB CR	V _{DD} =3.0 ~ 8.5V	1	1.5	2	dB	,,
Distortion	% DIS	V _{DD} =3.0 ~ 8.5V			10	%	"
"H" input current	Чн	V _{DD} =8.5V V _{IH} =8.5V			1	μA	TONE DISABLE SIT*
"L" input current	IIL	V _{DD} =8.5V V _{IL} =0V	0.0567		0.425	mA	77
"H" input voltage	⊻н		0.7 V _{DD}		V _{DD}	V	,,
"L" input voltage	VIL		V _{SS}		0.3 V _{DD}	V	"
Power consumption (Stand-by)	IDDS	No load V _{DD} =8.5V Key-OFF			200	μA	"
Power consumption (Operating)	IDD	No load Key-ON			25	mA	
"L" output current	IOL	VDD=3V VOL=0.5V	0.53	1.3		mA	ĀKD
		VDD=8.5V VOL=0.5V	2.0	5.3			AND
"OFF" leak current	IOFF				10	μA	ĀKD
TONE OUT Rise Time	tRise	V _{DD} =3.0 ~ 8.5V		3.0	5.0	mA	TONE OUT

* SIT = SINGLE TONE INHIBIT




Sample Output Waveform of the Single Tone

Tone Amplitude (mV rms)



C. COMBO CODEC



OKI semiconductor MSM6932 (μ-Law)/MSM6933 (A-Law)

SINGLE CHIP CODEC WITH FILTER (COMBO)

GENERAL DESCRIPTION

MSM6932 and MSM6933 are CMOS devices containing a companding CODEC and PCM filters on a single chip. It converts voice signals to PCM signals (μ -law or A-law) and vice versa. It contains analog pre-filter, transmit switched capacitor filter (SCF), receive SCF, analog post-filter and CODEC.


The transmit section and the receive section are designed to operate in both synchronous and asychronous applications.

Each section requires sampling clock (8 kHz) and data clock (from 64 kHz to 2048 kHz) respectively.

FEATURES

- Pre-channel Single Chip CODEC with Filters.
- ±5 V Power Supplies.
- Low Power Dissipation.
 65 mW operating (TYP)
 7 mW standby (TYP)
- Follows the μ-companding Law. (MSM-6932)
- Follows the A-companding Law. (MSM-6933)


- Synchronous or Asynchronous Operation.
- Serial Data Rate of 64KBPS to 2048-KBPS.
- On-chip Full Auto-ZERO Circuit.
- On-chip Analog Pre-Filter and Post-Filter.
- Excellent Power Supply Rejection Ratio 25 dB (from 300 Hz to 300 kHz)
- On-chip Precision Voltage reference.



BLOCK DIAGRAM

◆ COMBO CODEC·MSM6932/33 ◆-

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{DD}	-0.3 ~ +7	v
Supply Voltage	V _{SS}	+0.3 ~ -7	V
Reference Voltage	VREF	0 ~ V _{DD}	v
Analog Input Voltage	VAIN	$V_{\text{SS}} - 0.3 \sim V_{\text{DD}} + 0.3$	V
Digital Input Voltage	VDIN	-0.3 ~ V _{DD} + 0.3	V
Operating Temperature	ТОР	0 ~ 70	°C
Storage Temperature	T _{stg}	-55 ~ 150	°C

Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	V _{DD}		4.75	5	5.25	v
Supply Voltage	V _{SS}		-5.25	-5	-4.75	v
Reference Voltage	VREF		-	2.5	_	v
Analog Input Voltage	VAIN		-VREF		+VREF	V
Input High Voltage	VIH	XSYNC, XCLOCK, PCM IN,	2.0	_	VDD	V
Input Low Voltage	VIL	RSYNC, RCLOCK, TMC, BS	0	-	0.8	V
Clock Frequency	fc	XCLOCK, RCLOCK	64		2048	kHz
Sync Pulse Frequency	f _s	XCLOCK, RSYNC	_	8	-	kHz
Clock Duty Ratio	DR	XCLOCK, RCLOCK	_	50	-	%
Digital Input Rise Time	tlr	XSYNC, XCLOCK, PCM IN RSYNC, RCLOCK (Fig. 2)	-	_	50	ns
Digital Input Fall Time	tlr	XSYNC, XCLOCK, PCM IN RSYNC, RCLOCK (Fig. 2)	_	-	50	ns
	tXS	XCLOCK \rightarrow XSYNC (Fig. 3)	50	-	-	ns
XMIT. Sync Timing	tsx	$XSYNC \to XCLOCK \ (Fig. 3)$	150	-	-	ns
RCV, Sync Timing	tRS	RCLOCK \rightarrow RSYNC (Fig. 3)	50	_	-	ns
RCV. Sync Timing	^t SR	$RSYNC \rightarrow RCLOCK \text{ (Fig. 3)}$	100	-	-	ns
XMIT. Sync Pulse Width	twx	(Fig. 3)	1/fc		117	μs
RCV. Sync Pulse Width	^t WR	(Fig. 3)	1/fc	_	117	μs
PCM IN Set-up Time	^t DS	(Fig. 3)	100	_	-	ns
PCM IN Hold Time	^t DH	(Fig. 3)	100		-	ns
Analog Output	R _{AL}		10	-	-	kΩ
Allowable Load	CAL		-		100	PF
Digital Output	R _{DL}		1	-	-	kΩ
Allowable Load	CDL		-		100	PF
Operating Temperature	Тор		0	_	70	°C

♦ COMBO CODEC • MSM6932/33 ♦

DC Characteristics

Parameter	Symbol	Conditio	n	Min	Тур	Max	Unit
Supply Current	IDD1			-		1,1	mA
(Operating)	I _{SS1}			_	_	11	mA
Supply Current	IDD2	V _{DD} = +5.2 V _{SS} = -5.2			1.0	3	mA
(Stand-by)	I _{SS2}			_	0.3	1.5	mA
Reference Current	IREF		-		100	μA	
Input High Voltage	VIH	V _{DD} = +5.25 V V _{SS} = -5.25 V		2.0	-	-	v
Input Low Voltage	VIL	V _{DD} = +4.75 V V _{SS} = -4.75 V		-	_	0.8	v
Input Leakage Current	ін	V _{DD} = +5.25 V	V _I = 5 V	-	_	2.0	μA
Input Leakage Current	ΊL	V _{SS} = -5.25 V	V = 0 V	_	-	0.5	μA
Output Low Voltage	VOL	V _{DD} = +4.7 V _{SS} = -4.7			-	0.4	V
Output Leakage Current	юн	V _{DD} = +5.25 V V _{SS} = -5.25 V			_	10	μA
		Except for AIN AIN		-	5	_	PF
Input Capacitance	CIN			-	5	-	PF
Analog Input Resistance	R _{IN}	f _{IN} < 3.4 k	(Hz	-	1	-	MΩ

AC Characteristics

		Cond	dition					
Parameter	Symbol	f (Hz)	Level (dBmo)		Min	Тур	Max	Unit
	Loss S1	60	0		20		-	dB
	Loss S2	300	0		-0.1	-	0.2	dB
	Loss S3	810	0			Referen	ce Value	L
XMIT FILTER Frequency Response	Loss S4	2010	0		-0.1		0.2	dB
	Loss S5	3000	0		-0.1		0.2	dB
	Loss S6	3400	0		-0.1		0.8	dB
	Loss S7	4600	0		29	-	-	dB
	Loss R1	300	0		-0.1	_	0.2	dB
	Loss R2	810	0		Reference Value			
RCV FILTER	Loss R3	2010	0		-0.1	_	0.2	dB
Frequency Response	Loss R4	3000	0		-0.1		0.2	dB
	Loss R5	3400	0		-0.1	-	0.8	dB
	Loss R6	4600	0	V _{DD} =	29	_	-	dB
	Loss 1	60	0	+5 V V _{SS} =	20	-	-	dB
	Loss 2	300	0	-5 V	-0.2	-	0.4	dB
Total	Loss 3	810	0			Referen	ce Value	
Frequency Response	Loss 4	2010	0		-0.2	-	0.4	dB
	Loss 5	3000	0		-0.2	-	0.4	dB
	Loss 6	3400	0		-0.2	-	1.6	dB
	SD1	1020	3		36	-	_	dB
	SD2	1020	0		36	-	-	dB
Signal to Distortion Ratio (*1)	SD3	1020	-30		36	-	-	dB
	SD4	1020	-40		31		-	dB
	SD5	1020	-45		26	-	-	dB

*1: The measurement is taken with P-message filter.

Π

♦ COMBO CODEC·MSM6932/33 ♦-

•		Conc	dition					
Parameter	Symbol	f (Hz)	Level (dBmo)		Min	Тур	Max	Unit
	GT1	1020	3		-0.4	—	0.4	dB
	GT2	1020	-10		Re	ference	Gain Va	ue
Gain Tracking	GT3	1020	-40		-0.4		0.4	dB
	GT4	1020	-50		-0.9	-	0.9	dB
	GT5	1020	-55		-2.9	-	2.9	dB
Idle Channel Noise *2	NIDL					-	-71	dBmO
Absolute Delay Time				V _{DD} =		_	0.52	ms
	^t GD1	500	0	+5 V V _{SS} = -5 V		_	1.5	ms
	^t GD2	600	0			-	0.75	ms
Group Delay Time Frequency Response	^t GD3	1000	0			-	0.25	ms
Trequency Tresponse	^t GD4	2600	0			-	0.25	ms
	^t GD5	2800	0			_	1.5	ms
Single Frequency	N1	8K			-	-	-50	dBm0
Leakage Level	N2	128K			-	-	-50	dBm0
Cross Talk Attenuation	C _R	810	0		66	_	-	dB
	^t SD			V _{DD} =	50	-	300	ns
Digital Output	^t XD1			+5 V V _{SS} =	50	_	300	ns
Delay Time	^t XD2] -5 V	50	-	300	ns
	^t XD3			RL= 2kΩ	50	-	300	ns
Output Fall Time	^t DOf			C _L = 100PF	. —	-	100	ns
Absolute Gain * ³	AVS	810	0	V _{DD} = +5 V	-0.5	0	0.5	dB
Absolute Gain **	AVR	810	0	V _{SS} = -5 V	-0.5	0	0.5	dB

*²: The measurement is taken with P-message filter.


*³: ØdB = 1.251 Vrms

PIN DESCRIPTION

Pin Name	Pin No.		Function								
V _{SS}	1	V _{SS} is a negative -5 V ±5%.	$V_{\mbox{SS}}$ is a negative supply pin. The voltage supplied to this pin should be –5 V ±5%.								
тмс	2	TMC is a control mode and analog	est mode control input pin. MC is a control input for operating mode selection, such as normal operat node and analog loop-back mode. The operating modes are listed in the following table.								
		"ТМС"	Mode	"AOUT"	"AIN"						
		VIH (2.0 V ~ V _{DD})	Operating	Receive Signal Output Connected to RCVF _{IL} Output	Xmit Signal Input						
		V _{IL} (0 ~ 0.8 V)	Analog Loop Back (Refer to Fig. 1)	0 V	Disconnected						
AIN	3	filter input. The i converted to the The input analog conversion.	input analog signa 8 bits PCM signal signal must rema	ind is normally connecte al is bandwidth-limited t in between + V _{REF} and s pin is disconnected fro	o 3.4 kHz and is I – V _{REF} for accurate						
AG	4	Analog ground pi AG is connected		tem ground.							
AOUT	5	A _{OUT} is an analo The output volta		oin and is connected to t /.	he receive filter output						
(NC)	6										
V _{REF}	7			voltage reference. This p nternal voltage reference							
V _{DD}	8	V _{DD} is a positive + 5V ±5%.	supply pin. The	voltage supplied to this	pin should be						
PCMIN	9	converted to the	analog signal und	signal. This signal is serier control of R _{SYNC} an 4KBPS to 2048KBPS.							
RCLOCK	10	signals required for	or the input of th	ock that provides the bas he PCM signal. he coincident with the ir							

♦ COMBO CODEC • MSM6932/33 ♦


Pin Name	Pin No.	Function
RSYNC	11	R_{SYNC} is an input pin of the pulse signal that is synchronized with RCLOCK and is used for taking out the required signal from the input serial PCM data. This signal makes the whole operation in the receive section synchronized. When R_{SYNC} is connetected continuously low or continuously high, the receive section is powered down. The frequency of this signal is 8 kHz ± 50 ppm.
BS	12	7 bits control input pin. In the normal mode and the analog loop back mode, a positive or negative transient of BS signsl provides a 7 bits decode operation with MSM6932. (Refer to Fig. 4)
DG	13	Digital ground pin. DG is connected to the digital system ground.
X _{SYNC}	14	X_{SYNC} is an input pin of the pulse signal that is synchronized with X_{CLOCK} and makes the operation in the transmit section synchronized. The output signal from the PCM _{OUT} pin is naturally synchronized with this signal. When X_{SYNC} is connected continuously low or continuously high, the transmit section is powered down. The frequency of this signal is 8 kHz ± 50 ppm.
XCLOCK	15	X_{CLOCK} is an input pin of the clock that provides the basic timing and control signals required for the output of PCM signal. Clock rates of 64 kHz \sim 2048 kHz can be used for X_{CLOCK} .
PCMOUT	16	PCM_{OUT} is an output pin of the PCM signal. The result of conversion from analog to digital is output from this pin as 8 bits serial data. This data is shifted out under control of X _{SYNC} and X _{CLOCK} . Because of an open-drain output, wired-OR connections are easily performed.



Note: A positive or negative transient of BS signal provides a 7 bits decode operation. (Refer to Fig. 4)

This pin is not connected to internal circuits with MSM6933.

TEST CIRCUIT





Note 1: SYNC and CLOCK timing.

|--|--|

Note 2: Make the connection wire between No. 4 pin and No. 13 pin as short as possible. **Note 3:** Use a test socket with short leads.

♦ COMBO CODEC·MSM6932/33 ♦








Figure 4 Time Chart for 7 Bits Decode

◆ COMBO CODEC·MSM6932/33 ◆

OKI semiconductor MSM6962/6982(μ-Law) MSM6963/6983(A-Law)

SINGLE CHIP CODEC WITH FILTER (COMBO)

GENERAL DESCRIPTION

MSM6962, MSM6982, MSM6963 and MSM6983 are CMOS devices containing a companding CODEC and PCM filters on a single chip. It converts voice signals to PCM signals (μ -law or A-law) and vice versa. It contains analog pre-filter, transmit switched capacitor filter (SCF), receive SCF, analog post-filter and CODEC.

The transmit section and the receive section are designed to operate in both synchronous and asychronous applications.

Each section requires sampling clock (8 kHz) and data clock (512 kHz, 1024 kHz, 1536 kHz, 1544 kHz or 2048 kHz) respectively.

FEATURES


- Per-channel Single Chip CODEC with Filters.
- ±5 V Power Supplies
- Low Power Dissipatoin
 55 mW operating (TYP)
 4 mW standby (TYP)
- Follows the µ-companding Law. (MSM-6962 and MSM6982)
- Follows the A-companding Law. (MSM-6963 and MSM6983)

- Synchronous or Asynchronous Operation.
- Serial Data Rate of 512KBPS, 1024-KBPS, 1536KBPS, 1544KBPS or 2048-KBPS.
- On-chip Full Auto-ZERO Circuit.
- On-chip Analog Pre-Filter and Post-Filter.
- Excellent Power Supply Rejection Ratio 30 dB (from 300 Hz to 300 kHz)
- On-chip Precision Voltage reference.


PACKAGE VARIETY

μ-Law	A-Law	Package	No. of Pin
MSM6962RS	MSM6963RS	Plastic DIP	16
MSM6982JS	MSM6983JS	PLCC	28
MSM6982ES	MSM6983ES	LCC	28

BLOCK DIAGRAM



PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{DD}	-0.3 ~ +7	V
	V _{SS}	+0.3 ~7	V
Reference Voltage	VREF	0 ~ V _{DD}	v
Analog Input Voltage	VAIN	IN $V_{SS} - 0.3 \sim V_{DD} + 0.3$	
Digital Input Voltage	VDIN	-0.3 ~ V _{DD} + 0.3	V
Operating Temperature	T _{OP}	-10 ~ 80	°C
Storage Temperature	T _{stg}	-55 ~ 150	°C

Recommended Operating Conditions

_			<u> </u>			
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage	V _{DD}		4.75	5	5.25	V
	V _{SS}		-5.25	-5	-4.75	V
Reference Voltage	VREF		-	2.5		v
Analog Input Voltage	VAIN		-VREF		+VREF	v
Input High Voltage	VIH	XSYNC, XCLOCK, PCM IN,	2.0	-	VDD	v
Input Low Voltage	VIL	RSYNC, RCLOCK, TMC, BS	0	-	0.8	v
Clock Frequency	fc	XCLOCK, RCLOCK		12, 102 , 1544,		kHz
Sync Pulse Frequency	f _s	XCLOCK, RSYNC	_	8	-	kHz
Clock Duty Ratio	DR	XCLOCK, RCLOCK	40	50	60	%
Digital Input Rise Time	t _{lr}	XSYNC, XCLOCK, PCM IN RSYNC, RCLOCK (Fig. 2)	_	 .	50	ns
Digital Input Fall Time	t _{lr}	XSYNC, XCLOCK, PCM IN RSYNC, RCLOCK (Fig. 2)	_	_	50	ns
VMIT Suga Timing	tXS	XCLOCK \rightarrow XSYNC (Fig. 3)	50			ns
XMIT. Sync Timing	tsx	$XSYNC \to XCLOCK \text{ (Fig. 3)}$	150	-	-	ns
	tRS	$RCLOCK \to RSYNC \text{ (Fig. 3)}$	50	, 	-	ns
RCV. Sync Timing	^t SR	$RSYNC \to RCLOCK \text{ (Fig. 3)}$	100	-	-	ns
XMIT. Sync Pulse Width	twx	(Fig. 3)	1/fc	-	117	μs
RCV. Sync Pulse Width	tWR	(Fig. 3)	1/fc	-	117	μs
PCM IN Set-up Time	^t DS	(Fig. 3)	100		-	ns
PCM IN Hold Time	^t DH	(Fig. 3)	100		-	ns
Analog Output	RAL	· · · · · · · · · · · · · · · · · · ·	10	-	-	kΩ
Allowable Load	CAL		_	-	100	PF
Digital Output	R _{DL}		1	_	_	kΩ
Allowable Load	C _{DL}		_		100	PF
Operating Temperature	тор		0	-	70	°C

Π

♦ COMBO CODEC·MSM6962/82 6963/83 ♦---

DC Characteristics

Parameter	Symbol	Conditio	n	Min	Тур	Max	Unit
Supply Current	I _{DD1}			-	5,5	11	mA
(Operating)	I_{SS_1}			-	5.0	11	mA
Supply Current	IDD2	V _{DD} = +5.2 V _{SS} = -5.2		-	1.0	3	mA
(Stand-by)	I _{SS2}	00		-	0.3	1.5	mĄ
Reference Current	IREF		-	5	100	μA	
Input High Voltage	VIH	V _{DD} = +5.25 V V _{SS} = -5.25 V		2.0	1.7		v
Input Low Voltage	VIL	V _{DD} = +4.75 V V _{SS} = -4.75 V		-	1.6	0.8	v
Input Leakage Current	Чн	V _{DD} = +5.25 V	V _I = 5 V	_	< 0.5	2.0	μA
Input Leakage Current	ΊL	V _{SS} = -5.25 V	V _I = 0 V	-	< 0.5	0.5	μA
Output Low Voltage	VOL	V _{DD} = +4.7 V _{SS} = -4.7		-	< 0.2	0.4	v
Output Leakage Current	юн	V _{DD} = +5.25 V V _{SS} = -5.25 V		-	< 5	10	μA
Janut Conscitutos	0	Except for AIN		-	5	-	PF
Input Capacitance	CIN	AIN		-	5	-	PF
Analog Input Resistance	RIN	f _{IN} < 3.4 k	Hz	-	1		MΩ

- COMBO CODEC·MSM6962/82 6963/83 +

AC Characteristics

 V_{DD} = +5 V ±5%, V_{SS} = -5 V ±5%, V_{R} = 0 V

		Condition				T			
Parameter	Symbol	f	Level		Min	Тур	Max	Unit	
		(Hz)	(dBmO)						
	Loss T1	60	-		20	26	-		
	Loss T2	300	-		-0.1	-0.03	0.2		
—	Loss T3	820	-		Ret	Reference Value			
Transmit Frequency Response	Loss T4	2020	0		-0.1	0.0	0.2	dB	
	Loss T5	3000			-0.1	0.10	0.2		
	Loss T6	3400			0	0.45	0.8		
	Loss T7	3980			14	16	_		
	Loss R1	300		Ì	-0.1	-0.02	0.2		
	Loss R2	820			Reference Value				
Receive	Loss R3	2020			-0.1	0.0	0.2		
Frequency Response	Loss R4	3000	0		-0.1	0.10	0.2	dB	
	Loss R5	3400			0	0.65	0.8		
	Loss R6	3980			14	16			
	SD T1		3		36	43		an daar oo oo oo bo bo aan ahko oo badd	
Transmit	SD T2		0		36	41		dB	
Signal to Distortion Ratio (*1)	SD T3	1020	-30		36	40			
	SD T4		-40	*2	31	34.5 33	_		
	SD T5		-45	· *2	26	31 28.5			
	SD R1		3		36	44	_		
Dessive	SD R2		0		36	41	-		
Receive Signal to Distortion Ratio (*1)	SD R3	1020	-30		36	41	_	dB	
	SD R4		-40	¥ 2	31	35.5 35			
	SD R5		-45	*2	26	34 28.5			

*1: The measurement is taken with P-message filter.



♦ COMBO CODEC·MSM6962/82 6963/83 ♦-

Parameter				Conditior	1				
		Symbol	f (Hz)	Level (dBmO)		Min	Тур	Max	Unit
		GT T1		3		-0.2	-0.01	0.2	
		GT T2		-10		Ref	erence V	alue	
Transmit Gain Tracking		GT T3	1020	-40		-0.2	0.05	0.2	dB
		GT T4		-50		-0.4	0.25	0.4	
		GT T5		-55		-0.8	0.10	0.8	
		GT R1		3		-0.2	0.02	0.2	
		GT R2		-10		Ref	erence V	alue	
Receive Gain Tracking		GT R3	1020	-40		-0.2	-0.05	0.2	-
		GT R4		-50		-0.4	-0.16	0.4	
		GT R5		-55		-0.8	-0.13	0.8	
Idle Channel	Transmit	NIDL T		_		_	-89	-75	dBm0-
Noise *3	Receive	N _{IDL} R	-	_		_	-89	-75	dBmOp
Analog Input I	_evel	VIN	1020	0		1,182	1,252	1,326	Vrms
Analog Output	Level	Vout	1020	0		1,182	1,252	1,326	Vrms
Absolute Delay	/ Time	tD	_	-		—	0.47	0.5	ms
		t _{GD} T1	500			—	0.2	0.75	
		t _{GD} T2	600			-	0.1	0.35	
Transmit		t _{GD} T3	1000	0		-	0	0.125]
Group Delay T	ime	t _{GD} T4	1800			Ref	Reference Value		ms
		t _{GD} T5	2600			-	0.05	0.125	
		t _{GD} T6	2800			-	0.07	0.75	
Receive Group Delay Time		t _{GD} R1	500			_	-0.02	0.75	
		t _{GD} R2	600			_	-0.02	0.35].
		t _{GD} R3	1000	0			0.03	0.125	ms
		tGD R4	1800			Ref	erence V	alue	
		t _{GD} R5	2600			-	0.07	0.125]
		t _{GD} R6	2800]		-	0.10	0.75]

*3: The measurement is taken with P-message filter.

-+ COMBO CODEC·MSM6962/82 6963/83 +

Parameter				Conditior	1				
		Symbol	f (Hz)	Level (dBmO)			Тур	Max	Unit
Crosstalk	T to R	С _R т	1020	- 0			90	-66	10.0
Crosstalk	R to T	C _R R	1020	0		_	-78	-66	dBmO
Discrimination Out-of-Band In		DIS	4.6K ~ 72K	-25		30	32	_	dB
Spurious Out-of-band Signals at the Output		SO	300 ~ 3400	0		_	-33	-30	dBmO
Intermodulation		IMD 1	fa=470 fb=320	-4			-40	-38	dB
Spurious In-band Signals at the Output		SI	1020	0			-45	-40	dBmO
Single Frequend	cy Noise	NS	-	_		-	-60	-50	dBmO
	Transmit	PPSR T		200 mVp-p		_	30	_	-10
V _{DD} PSRR	Receive	PPSR R	0~		_	30	-	dB	
	Transmit	NPSR T	300K			_	30		dB
V _{SS} PSRR	Receive	NPSR R				-	30	-	ив
	Digital Output					50	150	200	
			R pull =	140		50	100	200	ns
Delay Time		^t XD ₂	$C_L = 10$			50	100	200	115
		tXD₃				50	180	200	
Digital Output	Fall Time	^t DDf			,	-	20	100	ns

Π


◆ COMBO CODEC·MSM6962/82 6963/83 ◆--

PIN DESCRIPTION


D' Nor	Pin	No.	Function								
Pin Name	RS	ES, JS									
V _{SS}	1	1	V_{SS} is a negative supply pin. The voltage supplied to this pin should be –5 V $\pm 5\%.$								
тмс	2	2	operating mode a	input for operationand analog loop-ba	ng mode selection, such ack mode. he following table.	as normal					
			"TMC	Mode	"AOUT"	AIN"					
			V _{IH} (2.0V ~ V _{DD})	Operating	Receive signal output Connected to to RCVFLI output	Xmit signal input					
			V _{IL} (0 ~ 0.8V)	Analog Loop back (Refer to Fig. 1)	ον	Disconnected					
AIN	3	3	filter input. The is converted to the The input analog accurate convers	input analog signa he 8 bits PCM sign I signal must rema ion.	d is normally connected I is bandwidth-limited t al. in between + VREF and pin is disconnected fro	o 3.4 kHz and I – VREF for					
AG	4	4,5	Analog ground p AG is connected	in. to the analog syst	em ground.						
AOUT	5	11	A_{OUT} is a analog signal output pin and is connected to the receive filter output. The output voltage range is ±2.5 V.								
V _{REF}	7	13	V_{REF} is an input pin of the external voltage reference. This pin is left in open or connected to AG to activate the internal voltage reference.								
V _{DD}	8	14, 15	V _{DD} is a positive ±5%.	$V_{\mbox{DD}}$ is a positive supply pin. The voltage supplied to this pin should be +5 $\pm 5\%.$							
PCMIN	9	16	PCM_{IN} is an input pin of the PCM signal. This signal is serial data and is converted to the analog signal under control of R_{SYNC} and R_{CLOCK} . The input PCM data rates are 512KBPS, 1024KBPS, 1536KBPS, 1544KBPS or 2048KBPS.								

◆ COMBO CODEC·MSM6962/82 6963/83 ◆


D: N	Pin No. RS ES, JS		E				
Pin Name			Function				
RCLOCK	10	17	R _{CLOCK} is an input pin of the clock that provides the basic timing and control signals required for the input of the PCM signal. The frequency of this clock must be coincident with the input PCM data rate.				
RSYNC	11	18	R_{SYNC} is an input pin of the pulse signal that is synchronized with R_{CLOCK} and is used for taking out the required signal from the input serial PCM data. This signal makes the whole operation in the receive section synchronized. When R_{SYNC} is connected continuously low or continuously high, the receive section is powered down. The frequency of this signal is 8 kHz ± 50 ppm.				
BS	12	19	7 bits control input pin. In the normal mode and the analog loop back mode, a positive or negative transient of BS signal provides a 7 bits decode operation with MSM6962 and MSM6982. (Refer to Fig. 4)				
DG	13	25	Digital ground pin. DG is connected to the digital system ground.				
XSYNC	14	26	X_{SYNC} is an input pin of the pulse signal that is synchronized with X_{CLOCK} and makes the whole operation in the transmit section synchronized. The output signal from the PCM _{OUT} pin is naturally synchronized with this signal. When X_{SYNC} is connected continuously low or continuously high, the transmit section is powered down. The frequency of this signal is 8 kHz ±50 ppm.				
хсгоск	15	27	X _{CLOCK} is an input pin of the clock that provides the basic timing and control signals required for the output of PCM signal. Clock rates of 512KBPS, 1024KBPS, 1536KBPS, 1544KBPS or 2048KBPS can be used for X _{CLOCK} .				
PCMOUT	16	28	PCM_{OUT} is an output pin of the PCM signal. The result of conversion from analog to digital is output from this pin as 8 bits serial data. This data is shifted out under control of X_{SYNC} and X_{CLOCK} . Because of an open-drain output, wired-OR connections are easily performed.				









GAIN TRACKING CHARACTERISTICS





TEST CIRCUIT FOR MSM6962 AND MSM6963


Note 1: SYNC and CLOCK timing.





Note 2: Make the connection wire between AG and DG as short as possible.

Note 3: Use a test socket with short leads.

♦ COMBO CODEC·MSM6962/82 6963/83 ♦-







♦ COMBO CODEC·MSM6962/82 6963/83 ♦

Ⅲ-C-27

Π

OKI semiconductor MSM6996H/6996V/6998(A-Law) MSM6997H/6997V/6999(μ-Law)

SINGLE CHIP CODEC WITH FILTER (COMBO)

GENERAL DESCRIPTION

MSM6996, MSM6997, MSM6998, MSM6999 are CMOS devices containing a companding CODEC and PCM filters on a single chip. It converts voice signals to PCM signals (μ -law or A-law) and vice versa. It contains analog pre-filter, transmit switched capacitor filter (SCF), receive SCF, analog post-filter and CODEC.

The transmit section and the receive section are designed to operate in both synchronous and asynchronous applications.


Each section requires sampling clock (8 kHz) and data clock (64 \sim 2048 kHz) respectively.

FEATURES


- Per-channel Single Chip CODEC with Filters.
- ±5 V Power Supplies.
- Low Power Dissipation.
 70 mW operating (TYP)
 5 mW standby (TYP)
- Follows the A-companding Law (MSM-6996, MSM6998)
- Follows the μ-companding Law (MSM-6997, MSM6999)
- Synchronous or Asynchronous Operation.
- 600 Ω drive (MSM6996, MSM6997)
- 600 Ω push-pull drive (MSM6998, MSM-6999)

- Serial Data Rate Range: 64K BPS ~ 2048 K BPS.
- On-chip Full Auto-ZERO Circuits and PLLs.
- On-chip Analog Pre-Filter and Post-Filter.
- Excellent Power Supply Rejection Ratio 30 dB (from 300 Hz to 300 kHz)
- On-chip Precision Voltage reference.
- Transmit level adjust.
- Standard 16 pin Package (ceramic or plastic)

BLOCK DIAGRAM (MSM6996H/MSM6996V/MSM6997H/MSM6997V)




BLOCK DIAGRAM (MSM6998/MSM6999)



◆ COMBO CODEC·MSM6996H/96V/98 6997H/97V/99 ◆

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{DD}	- 0.3 ~ + 7	v
	V _{SS}	+ 0.3 ~ - 7	V
Analog Input Voltage	VAIN	$V_{SS} - 0.3 \sim V_{DD} + 0.3$	V
Digital Input Voltage	V _{DIN}	- 0.3 ~ V _{DD} + 0.3	v
Operating Temperature	Т _{ОР}	- 10 ~ + 80	°C
Storage Temperature	T _{stg}	- 55 ~ 150	°C

♦ COMBO CODEC·MSM6996H/96V/98 6997H/97V/99♦-

_						
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage	VDD	_	4.75	5	5.25	V
	V _{SS}	_	-5.25	-5	-4.75	v
Analog Input Voltage	VAIN	-	-2.5	_	+2.5	V
Input High Voltage	VIH	XSYNC, XCLOCK, PCM IN, RSYNC, RCLOCK, TMC.	2.0	-	V _{DD}	V,
Input Low Voltage	VIL	BS	0		0.8	v
Clock Frequency	fc	XCLOCK, RCLOCK	64		2048	kHz
Sync Pulse Frequency	fs	XSYNC, RSYNC	-	8	-	kHz
Clock Duty Ratio	DR	XCLOCK, RCLOCK	40	50	60	%
Digital Input Rise Time	tlr	XSYNC, XCLOCK, PCM IN RSYNC, RCLOCK (Fig. 2)		_	50	ns
Digital Input Fall Time	tlł	XSYNC, XCLOCK, PCM IN RSYNC, RCLOCK (Fig. 2)		_	50	ns
XMIT. Sync Timing	^t XS	XCLOCK \rightarrow XSYNC (Fig. 3)	50	_		ns
AWIT. Sync Timing	tSX	$XSYNC \to XCLOCK \ (Fig. 3)$	150	-	_	ns
	tRS	$RCLOCK \to RSYNC \text{ (Fig. 3)}$	50	_	-	ns
RCV. Sync Timing	t _S R	$RSYNC \rightarrow RCLOCK \ (Fig. 3)$	100			ns
XMIT. Sync Pulse Width	twx	(Fig. 3)	1/fc		117	μs
PCV. Sync Pulse Width	twr	(Fig. 3)	1/fc	-	117	μs
PCM IN Set-up Time	tDS	(Fig. 3)	100		_	ns
PCM IN Hold Time	tDH	(Fig. 3)	100			ns
Analog Output	R _{AL}	_	600		_	Ω
Allowable Load	CAL	_	_		100	pF
Digital Output	R _{DL}		1	_		kΩ
Allowable Load	CDL			-	100	pF
Operating Temperature	Тор	_	0		70	°C

Recommended Operating Conditions

DC Characteristics

Parameter	Symbol	Conditi	on	Min	Тур	Max	Unit
Supply Current	I _{DD1}			_		11	mA
(Operating)	I_{SS_1}	V _{DD} = +5.		-	11	mA	
Supply Current	IDD2	V _{SS} = -5.	25 V		1.3	3	mA
(Stand-by)	I _{SS2}		_	0.3	1.5	mA	
Input High Voltage	∨ін	V _{DD} = +5 V _{SS} = -5.	2.0	_	_	v	
Input Low Voltage	VIL	V _{DD} = +4 V _{SS} = -4.	-	_	0.8	v	
lanut Laskana Current	Чн	V _{DD} = +5.25 V	VI = 5 V		_	2.0	μA
Input Leakage Current	ΊιL	V _{SS} = -5.25 V	VI = 0 V	-		0.5	μA
Output Low Voltage	VOL	V _{DD} =+4 V _{SS} = -4.		_	_	0.4	v
Output Leakage Current	юн	V _{DD} = +5 V _{SS} = -5.	_	_	10	μA	
		C _{IN} Except for AIN AIN		-	5	-	pF
Input Capacitance	CIN			-	5		pF
Analog Input Resistance	R _{IN}		-	1		MΩ	

AC Characteristics

		(Condition					
Parameter	Symbol	f (Hz)	Level (dBmO)		Min	Тур	Max	Unit
	Loss T_1	60			20	-	-	
	Loss T ₂	300			-0.1	-	0.2	
	Loss T ₃	820			Ref	erence V	alue	
Transmit Frequency Response	Loss T₄	2020	0		-0.1	-	0.2	dB
· · · · · · · · · · · · · · · · · · ·	Loss T _s	3000			-0.1	-	0.2	
	Loss T ₆	3400			0		0.8	
	Loss T ₇	3980			14	—	-	
	Loss R_1	300			-0.1	-	0.2	
	Loss R ₂	820			Reference Value			
Receive	Loss R ₃	2020			-0.1		0.2	1
Frequency Response	Loss R ₄	3000	0		-0.1	_	0.2	dB
	Loss R _s	3400			0	-	0.8	
	Loss R ₆	3980			14		<u>-</u>	
	SD T ₁		3		36	_		
	SD T ₂		0		36	-	—	dB
Transmit Signal to Distortion Ratio (*1)	SD T3	1020	-30		36		-	
	SD T₄		-40		31	-	_	
	SD T₅		-45		26		_	
	SD R ₁		3		36	-		
	SD R ₂		0		36	-	-	1
Receive Signal to Distortion Ratio (*1)	SD R ₃	1020	-30	1	36		-	dB
	SD R₄	1	-40		31	-	-	1
	SD R _s		-45		26	_	-	1

¢

*1: The measurement is taken with P-message filter.

-+ COMBO CODEC·MSM6996H/96V/98 6997H/97V/99+

<u></u>			(Condition	_				******************	
Param	eter	Symbol	f (Hz)	Level (dBmO)		Min	Тур	Max	Unit	
		GT T ₁		3		-0.2	-	0.2		
		GT T ₂		-10		Ref	erence V	alue		
Transmit Gain Tracking		GT T₃	1020	-40		-0.2	_	0.2	dB	
		GT T₄		-50		-0.4	_	0.4		
		GT T₅		-55		-0.8	-	0.8		
		GT R ₁		3	-	-0.2	_	0.2		
		GT R ₂		-10		Reference Value				
Receive Gain Tracking			1020	-40		-0.2	—	0.2	dB	
				-50		-0.4	_	0.4		
		GT R₅		-55		-0.8		0.8		
Idle Channel	Transmit	N _{IDL} T	-	-		_	_	-75	dBmOp	
Noise *2	Receive	N _{IDL} R		_		_	_	-75		
Analog Input L	evel * ³	VIN	1020	0		1,189 / 1,185	1,231/ /1,227	1,274 / 1,270	Vrms	
Analog Output	Level * ³	Vouт	1020	0		1,189/ / 1,185	1,231 /1,227	1,274 /1,270	Vrms	
Absolute Delay	Time	tD	_	_	1	-	-	0.5	ms	
		tGD T ₁	500		1	-		0.75		
		tGD T ₂	600]		-	-	0.35		
Transmit		tGD T ₃	1000			-	_	0.125		
Group Delay T	ime	tGD T₄	1800	0		Ref	ference Value		ms	
		tGD T₅	2600]		_	_	0.125		
		tGD T ₆	2800			-	-	0.75		
		tGD R ₁	500			_	_	0.75		
		tGD R ₂	600			_	_	0.35		
Receive		tGD R ₃	1000				_	0.125	- ·	
Group Delay T	ime	tGD R₄	1800	0		Reference Value		ms		
		tGD R₅	2600			_	_	0.125	-	
		tGD R ₆	2800]		_	_	0.75		

*2: The measurement is taken with P-message filter.

*3: MSM6996 MSM6998 MSM6997 MSM6999

◆ COMBO CODEC·MSM6996H/96V/98 6997H/97V/99 ◆


			0	Condition						
Param	eter	Symbol	f (Hz)	Level (dBmO)		Min	Тур	Max	Unit	
Crosstalk	T to R	С _П Т	1020	0		_		-66	dBmO	
Crosstark	R to T	C _R R	1020	0	-	_	-	-66	авшо	
Discrimination Out-of-band In		DIS	4.6K ~ 72K	-25		30	_	_	dB	
Spurious Out-o Signals at the C		so	300 ~ 3400	0		_	-	-30	dBmO	
Intermodulation		IMD 1	fa = 470 fb = 320	-4		-	—	-38	dB	
Spurious In-band Signals at the Output		SI	1020	0		_		-40	dBmO	
Single Frequen	Single Frequency Noise		-	-		_	_	-50	dBmO	
	Transmit	PPSR T				-	30	—	dB	
V _{DD} PSRR	Receive	PPSR R	0~	200		_	30	_	UD	
V _{SS} PSRR	Transmit	NPSR T	300K	mV _{p-p}		_	30	-	dB	
VSSFSNN	Receive	NPSR R				-	30	_	dB	
		^t SD				50	-	200		
Digital Output	Delay Time	^t XD ₁				50	-	200	1	
		^t XD ₂		pull = 1 K = 100 pF		50	_	200	ns	
		^t XD ₃			50	-	200			
Digital Output	Fall Time	^t DDf				-	·	100	ns	

PIN DESCRIPTION


Pin Name	Pin No.		F	unction					
AIN +	1	•		ransmit level adjustm nich is connected to					
AIN -	2	input of a transm AIN- is a Inverti	•	in which is connecte	ed to the inverting				
GSX	3	input of the tran GSX is a Tramsm	smit amplifier. nit Amplifier Outp	out Pin.	Ū				
AG	4	AG is a analog gr AG is connected	ound pin. to the analog syst	em ground.					
AOUT	5	output. The outp	AOUT is the analog signal output pin and is connected to the receive filter output. The output voltage range is ± 2.5 V. This output can drive the impedance of 600 Ω .						
		operating mode a	· ·		n, such as normal				
ТМС-	6	"TMC"	Mode	"AOUT"	"AIN"				
(MSM6996V MSM6997V only		6	V _{IH} (2.0 V ~ V _{DD})	Operating	Receive Signal Output Connected to RCV _{FIL} Output	Xmit Signal Input			
		V _{IL} (0 ~ 0.8 V)	Analog Loop Back (Refer to Fig. 1)	0 V	Disconnected				
AOUT- (MSM6998 MSM6999 only	6	This is the invert impedance of 60		pin. This output car	n drive the				
NC (MSM6996H (MSM6997H) only	6	As for MSM6996	6H and MSM6997	H, this pin should be	eleft open.				
VDD	7	VDD is the posit should be +5 V ±		pin. The voltage sup	plied to this pin				
PCMIN	8	analog signal unc		s serial data and is co YNC and RCLOCk. T 3KBPS.					


◆ COMBO CODEC·MSM6996H/96V/98 6997H/97V/99 ◆-

Pin Name	Pin No.	Function						
RCLOCK	9	Receive Clock Input pin. The clock that provides the basic timing and control signals required for the input of the PCM signal is input to this pin. The frequency of this clock must be coincident with the input PCM data rate.						
XCLOCK	10	Transmit Clock Input pin. The clock that provides the basic timing and control required for the output of the PCM signal is input to this pin. The clock frequencies are from 64 kHz to 2048 kHz.						
RSYNC	11	eceive Synchronous Signal Input pin. The pulse signal that is inchronized with RCLOCK and is used for taking out the required signal om the input serial PCM data is input to this pin. The signal makes the hole operation in the receive section synchronized. When RSYNC is innected continuously low or continuously high, the receive section is wered down. The frequency of this signal is 8 kHz ±50 ppm.						
XSYNC	12	Transmit Synchronous Signal Input pin. The pulse signal that is synchronized with XCLOCK and makes the whole operation in the transmit section synchronized, is input to this pin. The output signal from the PCMOUT pin is naturally synchronized with this signal. When XSYNC is connected continuously low or continuously high, the transmit section is powered down. The frequency of this signal is 8 kHz ±50 ppm.						
DG	13	Digital Ground level pin. DG is connected to the digital system ground.						
PDN/BS	14	Power Down Signal Input pin. This is an input of the power-down control signal. When this input is held at low level more than 1 ms, the chip is put into the power-down mode. For the μ -law devices (MSM6997 and MSM6999), this pin also provides the half-bit decoder shift for the 7 bit decode operation according to alternating the state of the pin. Refer to Fig. 4.						
DOMOULT	15	PCM Signal Output pin. Open-drain output of the PCM signal is output from this pin. The result of conversion from analog to digital is output from this pin as 8 bit serial data is shifted out under control of XSYNC and XCLOCK. ENCODING FORMAT						
PCMOUT	15	MSM6996, MSM6998 MSM6997, MSM6999						
		B1 B2 B3 B4 B5 B6 B7 B8 B1 B2 B3 B4 B5 B6 B7 B8						
		VIN = +Full Scale 1 0 1 0 1 0 1 0						
	-	VIN = +0 1 1 0 1 0 1 0 1<						
		VIN = -Full Scale 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0						
		This is the negative power supply pin. The voltage supplied to this pin						




TEST CIRCUIT






Note 1: Make the connection wire between No. 4 pin and No. 13 pin as short as possible.


Note 2: Use a test socket with shor leads.





Ⅲ-C-41


◆ COMBO CODEC·MSM6996H/96V/98 6997H/97V/99 ◆




Ⅲ-C-42

Ш

Signal to Distortion Ratio



Gain Tracking Characteristics



OKI semiconductor

MSM6814 (μ -Law) MSM6815 (A-Law)

SINGLE CHIP COMBO CODEC WITH TIME SLOT ASSIGNMENT

GENERAL DESCRIPTION

The MSM6814 and MSM6815 are single chip COMBO CODEC with time slot assignment (TACO-DEC) which are fabricated by OKI's low power consumption CMOS silicon gate technology.


The MSM6814 and MSM6815 can control the time slot of the PCM data externally. It consists of analog pre-filters, A/D converter, D/A converter, transmit time slot assignment circuit and receive time slot assignment circuit.

FEATURES

- Independant transmit and receive time slot assignment
- 32 time slot per frame maximum
- Clock rate selectable (512 KHz, 1024 KHz, 1536 KHz, 1544 KHz, 2048 KHz)
- Time slot control by serial interface
- Follows the μ-companding Law (MSM6814)
- Follows the A-companding Law (MSM6815)
- On-chip voltage reference
- On-chip full auto zero circuit


Preliminar,

- ±5 V power supplies
- Low power dissipation 60 mW operating (TYP) 5 mW standby (TYP)
- 22 pin plastic DIP package



BLOCK DIAGRAM

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage	V _{DD}		-0.3 ~ +7	
	VSS	$T_{2} = 05\%$	-7 ~ +0.3	
Analog input voltage	VIA	Ta = 25°C	V _{SS} - 0.3 ~ V _{DD} + 0.3	V
Digital input voltage	VID		$-0.3 \sim V_{DD} + 0.3$	
Operating temperature	TOP		-10~+80	
Storage temperature	T _{stg}	_	-55 ~ +150	°C


Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Supply voltage	V _{DD}		4.75	5.0	5.25	v	
Supply vollage	V _{SS}		-5.25	-5.0	-4.75		
Analog input voltage	VAIN		_	_	5	V _{P-P}	
High input voltage	VIH	XSYNC, RSYNC, BCLK, D _R , DCLK, DC, CS, TMC	2.0	2.4	V _{DD}	v	
Low input voltage	VIL	XSYNC, RSYN <u>C,</u> BCLK, D _R , DCLK, DC, CS, TMC	0	0	0.8	v	
Clock frequency	fc	BCLK	_	512 1024 1536 1544 2048	_	KHz	
Synclonizing signal frequency	fs	XSYNC, RSYNC	_	8		KHz	
Clock duty cycle	DL	BCLK	40	50	60	%	
Digital input rise time	tr	XSYNC, RSYNC <u>,</u> BCLK, D _R , DCLK, DC, CS (Refer to Figure 1)	-		50	ns	
Digital input fall time	tf	XSYNC, RSYN <u>C,</u> BCLK, D _R , DCLK, DC, CS (Refer to Figure 1)	_	-	50	ns	
Synclonize	TBS	BCLK to SYNC (Refer to Figure 2)	0			ne	
signal timing	т _{SB}	SYNC to BCLK (Refer to Figure 2)	50			- ns	


Parameter	Symbol	Condition	Min	Тур	Мах	Unit
Synclonize signal width	Tws	XSYNC, RSYNC (Refer to Figure 2)	400			ns
D _R set-up time	TDRS	(Refer to Figure 4)	100			ns
D _R hold time	TDRH	(Refer to Figure 4)	100			ns
Data clock width	тусн	DCLK (Refer to Figure 5)	244			ns
	TWCL	DCLK (Refer to Figure 5)	244			ns
	T _{CS1}	DCLK to \overline{CS} (Refer to Figure 5)	50			ns
CS signal timing	TCS2	CS to DCLK (Refer to Figure 5)	100			ns
CS signal uning	T _{CS3}	(Refer to Figure 5)	50			ns
	T _{CS4}	(Refer to Figure 5)	50			ns
DC set-up time	TDCS	(Refer to Figure 5)	100			ns
DC hold time	т _{рсн}	(Refer to Figure 5)	100	-		ns


Recommended Operating Conditions (Cont.)

TIMING CHART




♦ COMBO CODEC·MSM6814/15 ♦





♦ COMBO CODEC·MSM6814/15 ♦-



Parameter	Symbol	Conditior	ו	Min	Тур	Max	Unit
Supply current	IDD1			-	-	14	mA
(Operating)	Iss1	$V_{DD} = +5.23$	5 V	-	_	14	mA
Supply current (Stand-by)	IDD2	Vss = -5.2	_	1.0	3	mA	
	ISS2		_	0.3	1.5	mA	
Input high voltage	Vін	$V_{DD} = +5.2$ $V_{SS} = -5.2$	2.0	1.7		v	
Input low voltage	Vı∟	$V_{DD} = +4.7$ $V_{SS} = -4.7$	-	1.6	0.8	v	
Input leakage	lін	$V_{DD} = +5.25 V$	$V_{I} = 5 V$	-	<0.5	2.0	μA
current	hL	Vss = -5.25 V	VI = 0 V	-	<0.5	0.5	μA
Output low voltage	Vol	$V_{DD} = +4.7$ $V_{SS} = -4.7$		-	<0.2	0.4	. V
Output leakage current	Іон	$V_{DD} = +5.25 V$ $V_{SS} = -5.25 V$		-	<5	10	μA
Input capacitance	CIN			-	5	_	PF

DC Characteristics

TRANSMIT Analog Interface

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input resistance	RINX	AIN+, AIN-	1	-		MΩ
Load resistance	RLGX	GSX	10	—	_	KΩ
Load capacitance	CLGX	GSX	-	-	100	PF
Output level	Vogx	GSX, RL = 10 K Ω	-2.5		2.5	V
Offset voltage	Vosgx	Gain = 10	-20	· -	20	mV

RECEIVE Analog Interface

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input resistance	RINPW	PWI	1		_	MΩ
Load resistance	RLVF	VFRO	10	-	-	KΩ
Load resistance	RLAO	AOUT+, AOUT-	600	-	-	Ω
Load capacitance	CLVF	VFRO	100	PF		
Load capacitance	CLAO	AOUT+, AOUT	—		100	PF
Output level	Vovf	VFRO, RL = 10 K Ω	-2.5	-	2.5	V
Output level	νολο	AOUT+, AOUT-, RL = 600 Ω	-2.5	-	2.5	v
Offset voltage	Vosvf	VFRO	-150	-	150	mV
Unset voltage	Vosao	AOUT+, AOUT-, PWI = 0 V	-20	-	20	mV

Ⅲ-C-51

♦ COMBO CODEC·MSM6814/15 ♦-

A.C. Characteristics

 $V_{DD} = +5 V \pm 5\%$, $V_{SS} = -5 V \pm 5\%$

								• •
		C	ondition		Min	Tura	May	1.1
Parameter	Symbol	f (Hz)	Level (dBmO)		IVIIII	Тур	Max	Unit
	Loss T1	60			20	26	_	
	Loss T2	300			-0.1	-0.03	0.2	
Transmit	Loss T3	820			Re	ference Valu	he	
frequency response	Loss T4	2020	0		-0.1	0.0	0.2	dB
	Loss T5	3000			-0.1	0.10	0.2	
	Loss T6	3400			0	0.45	0.8	
	Loss T7	3980			14	16		
	Loss R1	300			-0.1	-0.02	0.2	
	Loss R2	820	-		Re	ference Val	ue	
Receive frequency response	Loss R3	2020			-0.1	0.0	0.2	dB
	Loss R4	3000	0	-	-0.1	0.10	0.2	
	Loss R5	3400			0.0	0.65	0.8	
	Loss R6	3980			14	16	—	
	SD T1		3		36	43	-	
Transmit	SD T2		0		36	41	-	
signal to distortion Ratio (*1)	SD T3	1020	-30		36	40	-	dB
	SD T4		-40	*2	31	34.5 33		
	SD T5		-45	*2	26	31 28.5	-	
	SD R1		3		36	44	-	
Receive	SD R2		0		36	41	-	1
signal to disortion ratio (*1)	SD R3	1020	-30	-	36	41	<u> </u>	dE
	SD R4		-40	*2	31	35.5	_	
	SD R5		-45	*2	26	34 28.5	_	

*1: The measurement is taken with P-message filter.

*2: MSM6814 MSM6815

				Condition		Min	T		
Paramet	er	Symbol	f (Hz)	Level (dBmO)		Min	Тур	Max	Unit
		GT T1		3		-0.2	-0.01	0.2	
Transmit		GT T2		-10		Ref	erence Va	ue	
gain tracking		GT ТЗ	1020	-40		-0.2	0.05	0.2	dB
		GT T4		-50		-0.4	0.25	0.4	-
		GT T5		-55		-0.8	0.10	0.8	
		GT R1		3		-0.2	0.02	0.2	
Receive		GT R2		-10		Ref	erence Va		
	gain tracking		1020	-40		-0.2	-0.5	0.2	
		GT R4		-50		-0.4	-0.16	0.4	-
		GT R5		-55	-	-0.8	-0.13	0.8	
ldle channel	Transmit		_	_		_	-89	-75	
noise *3	Receive	NIDLR	-	_			-89	-75	-dBmOp
Analog input	level	VIN	1020	0	*4	1.185 1.189	1.227 1.231 1.274		Vrms
Analog outpu	t level	Vout	1020	0	*4	1.185	1.227	1.270	Vrms
Absolute dela	ay time	tD	-	-		-	0.47	0.5	ms
		tGD T1	500			-	0.2	0.75	-
		tGD T2	600	1			0.1	0.35	
Transmit		tGD T3	1000			-	0	0.125	
Group delay	time	tGD T4	1800	0		Ref	erence Va	lue	ms
		tGD T5	2600			-	0.05	0.125	1
		tGD T6	2800				0.07	0.75	
		tGD R1	500				-0.02	0.75	
	Receive		600			-	-0.02	0.35	- ms
			1000				0.03	0.125	
Group delay	uille	tGD R4	1800	0		Ref	Reference Value		
		tGD R5	2600				0.07	0.125	-
		tGD R6	2800				0.10	0.75]

*3: The measurement is taken with P-message filter.

*4: MSM6814 MSM6815

♦ COMBO CODEC·MSM6814/15 ♦

	Parameter		С	ondition		Min	Тур	Мах	Unit			
Paramet			f Level (Hz) (dBmO)			WITT	ηγρ	IVIAA	Onic			
Crosstalk	T to R	Cr T	1020				-90	-66	10.0			
GIUSSIAIK	R to T	CR R	1020	0		-	-78	-66	dBmO			
against out-of-band	Discrimination against out-of-band input signals		4.6K ~ 72K	-25		30	32	_	dB			
Spurious out-of-band at the outpu	Spurious out-of-band signals at the output		300 ~ 3400	0		_	-33	-30	dBmO			
Intermodula	Intermodulation		fa = 470 fb = 320	-4		-	-40	-38	dB			
Spurious in-band signals at the output		S1	1020	0			-45	-40	dBmO			
Single frequ noise	Single frequency noise		-	-		—	-60	-50	dBmO			
	Transmit	PPSR T					30		dB			
VUUPORN	Receive	PPSR R	0~	200			30		UB			
Vss PSRR	Transmit	NPSR T	300K	300K	300K	300K n	mVp-p		-	30	-	dB
VSSFORM	Receive	NPSR R				-	30	-				
		TDX1		-		50	—	200				
Digital outp	Digital output delay time			$ull = 1 k\Omega$		50	_	200	ns			
			CL	= 100 pF to Figure :	3	50	-	300				
				i to i igure	0	50	-	300				
Digital outputime	ut fall	tDDf				_	20	100	ns			

PIN DESCRIPTION

Pin No.	Pin Name	Function					
1	AOUT-	Receive analog signal output pins. The maximum output signal swing is 5 Vp-p. These output can drive the impedance of 600Ω .					
3	AOUT+	The output level of AOUT- is a reversed output level of AOUT+. These output levels are fixed at OV in the power down mode.					
2	AG	Analog ground level.					
4	PWI	Input pin for the receive buffer amplifier. Receive level can be adjusted by using VFRO pin and PWI.					
5	VFRO	Output pin for receive filter. Voltage swing of output signal is 5Vp-p. So, it can drive a resistor of 10 K Ω or more.					
6	V _{DD}	Positive power supply pin. +5 V \pm 5% has to be applied.					
7	RSYNC	Input pin for the receive synchronous signal. This signal is the base signal for the time slot of the receive PCM signal (DR). Rising edge of BCLK signal followed by the rising edge of this signal becomes the first clock. (Refer to Figure 4)					
8	DR	 PCM signal input pin. PCM signal is written at the falling edge of BCLK signal. It is latched into the internal resistor when the 8-bit data is written. Time slot, to which the data is written, can be control by following two methods. 1) Fix the time slot Time slot at is written, can be power is turned on. 2) Variable time slot Time slot can be selected out of 1 ~ 32 according to the time slot data (DC). Refer to the description about DC, DCLK, CS. The method for AD/DA conversion and coding method of input/output is conformed to CCITT's recommendation G711. MSM6815 is also provided with the even number's reverse function. 					
		Input/ Dx/DR					
		output level MSM6814 MSM6815					
		+FS 1 0 0 0 0 0 0 1 0 1 0 1 0 1 0					
		+ 0 1 1 1 1 1 1 1 1 1 1 0 1 0 1 0 1					
		<u>- 0 0 1 1 1 1 1 1 0 1 0 1 0 1 0 1</u>					

Ι

PIN DESCRIPTION (CONT.)

Pin No.	Pin Name	Function							
10 11 12	CS DC DCLK	Time slo data. DCLK . CS	• • • • • • • •	A clo 8-bit the c Chip Whe valid Time It co	ock w burs lock selec n this slot nsists	input pin for receiving and transmitting of which enables to write a time slot data. urst clock or a continuous clock. Cycyle of ck is 488 ns minimum. elect signal input pin. his pin is at "L" level, DCLK signal becomes lot data input pin. ists of DC1 \sim DCa and the data is written at ing edge of DCLK signal.			
			DC1 DC2 DC3 Operation						
			0		x	Sneci		Transmit or Receive	
		0	1		x	-	fy the time slot of		
			0		x		fy the time slot of		
			1		^ X				
		1	1 1		^	nesei		tion, power down mode	
		DC4	DC5	DC6	DC7	DCa	3 Time Slot		
		0	0	0	0	0	1		
		0	0	0	0	1	2		
		0	0	0	1	0	3		
		•	•	· ·		:			
		1	1	1	0	1	30		
		1	1	1	1	0	31		
		1	1	1	1	1	32		
		When th number	ne freq of the slot is o	uency time sl choser 1024 ł	of BC ot is s า whe	LK is specifi n 17th	ed as follows. I	8 KHz, maximum In this use, however, ecified when BCLK 	
				51	2 KHz	:	1~ 8		
				102	4 KHz	:	1~16		
				153	6 KHz	2	1~24		
				154	4 KHz	2	1~24		
				204	8 KHz	2	1~32		
		data inp (The sp falling e To have	out and ecified dge of the tin n the fi	outpu I time s 8th bit ne slot rst frar	t data lot ap of D(assig ne fol	Dx is opears CLK.) Inmen llowed	described in fig from the Nth fi t function rese by the falling e	t, disable the Dx edge of 8 delow. Tame followed by the t, disable the Dx edge of 8th bit of	

PIN DESCRIPTION (CONT.)

Pin No.	Pin Name		Fund	ction			
13	BCLK	signal has to be a contin and is used as the clock AD/DA conversion. To guarantee the freque the input clock frequency If the frequency charact strictly, MSM6814 and signal and SYNC are wi following table. (In this c	b write/read the PCM data (Dx or DR). This tinuous clock signal as it is counted down ck signal for SCF filter and timing signal for uncy characteristics of the filter, diviation of ency has to be \pm 50 PPM. acteristics of the equipment is not specified d MSM6815 operate normally if the clock within the range of the figure described in s case, however, electrical characteristics of 6815 cannot be guaranteed.)				
		Nominal data rate of DX		umber of clo een SYNC s			
		and DR	lain value	Minimum			
		512 Kb/s	64	64	65		
		1024 Kb/s	128	127	130		
		1536 Kb/s	192	190	195		
		1544 Kb/s	193	190	195		
		2048 Kb/s	256	253	257		
		ـــــــــــــــــــــــــــــــــــــ	- Number of	clock ——	 		
14	DG	Digital ground pin.					
15	DX	 PCM signal output pin. This signal is synchronized with the rising edge of BCLK signal. The time slot, output from Dx, can be controlled by following two methods. 1) Fix the time slot Time slot 1 is selected by fixing the DCLK at "H" when the power is turned on. 2) Variable time slot Time slot can be selected out of 1 ~ 32 according to the time slot data (Dc). Refer to the description about Dc, DCLK, CS. The output of this pin is a open drain output and is at "open" except when time slot is output. A pull-up resistor of more than 1 K Ω has to be connected between Vnn and Dx. 					
16	XSYNC	to be connected between V _{DD} and Dx. Input pin for the transmit synchronous signal. This signal is the base signal for the time slot of the transmit PCM signal (Dx). Rising edge of BCLK signal followed by the rising edge of this signal becomes the first clock (Refer to Figure 3). XSYNC is not necessary to be synchronized with the RSYNC, but it has to be synchronized with BCLK. Frequency of this signal is 8 KHz. By fixing this synchronizing signal at either "H" or "L", power down function can be realized.					


♦ COMBO CODEC·MSM6814/15 ♦-

PIN DESCRIPTION (CONT.)

Pin No.	Pin Name	Function
17	TSX	Output pin for transmit time slot signal. The selected time slot is output when this signal is at "L" level. This pin has to be pulled-up by a resistor with more than 2 K Ω as it is open drain output.
18	ТМС	Mode switching signal input pin. Operation mode or analog loop-back mode can be selected.
		TMC input Mode
		> 2.0 V Normal
		< 0.8 V Analog loop-back
		AIN+ AIN- AIN- GSX RFO RFO RFO RFO C C C C C C C C C C C C C C C C C C C
		→ Normal operation → Analog loop-back mode
19	GSX	These three pins are used for the transmit level adjustment. AIN+ is a non-inverting analog input pin which is connected to the non-inverting input of a transmit amplifier.
20	AIN-	AIN— is a inverting analog input pin which is connected to the inverting input of the transmit amplifier.
21	AIN+	GSx is a transmit amplifier output pin. Adjustment can be done by following method.
		Analog input R1 R1 R2 GSx R2 GSx
	•	✓ R2 GSx
		$\frac{1}{R_{3}}$ Gain = 1 + $\frac{R_{2}}{R_{3}}$ < 10
		 Note: 1. R2+R3 > 10KΩ 2. When the DC off-set voltage of analog input is more than 20 mV, C1 and R1 should provide for DC blocking. In this case, cut-off frequency of HPF, composed by R1 and C1, should be less than 30 Hz 3. R1 should be less than 20 KΩ.
22	V _{SS}	Negative power supply pin. $-5 V \pm 5\%$ has to be applied.

 Π

D. PABX E



OKI semiconductor MSA 4710

SUBSCRIBER LINE INTERFACE CIRCUIT

GENERAL DESCRIPTION

The MSA4710 is designed to provide BSH functions and to meet PABX transmission performance requirements.


This device can replace the hybrid transformer circuit.

FEATURES


- B (Batteryfeed), S (Supervision), and H (Hybrid) functions integrated on chip
- Design to meet Central Office and PABX quality transmission requirements
- All transmission performance parameters can be externally programable
- Free from parastic SCR's using dielectric isolation technology
- Size and weight reduction over conventional approaches
- 28 pin plastic DIP package, 28 pin PLCC package

♦ PABX·MSA4710 ♦-

BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

Name	Pin No.	Function
VBB	1	Battery supply, -48V input.
A	2	The Ring voltage sensing input. This input is high impedance (apr. 38 k Ω), and is connected to the built-in over voltage protection circuit.
NE	3	The Ring current sensing input and is connected to the emitter of NPN Darlington transister and the power resistor REA.
NB	4	The base drive output for the NPN Darlington transister.
N. C.	5	No connection
CN	6	Battery noise rejection capacitor input. This capacitor value is 60 V 1 $\mu\text{F}.$
RY	7	AC performance adjusting resistor Ry input.
CDC	8	AC high impedance providing capacitor Cdc input and constant current feed at the short line adjusting zener diode input. This capacitor value is 15 V 4.7 $\mu F.$
VEE	9	-5 V input.
4WR	10	Receive input and is connected to the positive input of the built-in buffer operational amplifier.
N. C.	11	No connection
PAD	12	Pad control input. A logic level "H" makes the transmission level of 4WR to 2 Wire be 4dB lower.
BNO	13	The balancing network drive output.
BN1	14	2 wire terminating impedance compornent Zx input, transhybrid impedance Zt or Zb input and 2 wire to XMIT transmission gain adjusting resistor Rs input. This input sumes the current from the BN0 through Zb, Zt, the ZX through Zx and the 4WS through Rs.
4WS	15	Transmit output.
ZX	16	2 wire terminating impedance compornent Zx input. This pin has a low input impedance.
RNG	17	Ringing mode control input. A logic level "H" enables either the Tip or Ring power Darlington transister to source the half of return current of the Ringing signal, changes the threshold of the fault current detector and inhibits the loop current detector from operating.
BF	18	Battery-feed mode control input. A logic level "H" switches off both the Ring and Tip current drive amp. and presents a high impedance to the line. (apr. 80 k Ω).
N. C.	19	No connection
E	20	Should be connected to G.

♦ PABX · MSA4710 ♦

Name	Pin No.	Function
SCN	21	Output of both the fault current detector and loop current detector. A logic level "H" indicates Off-hook or line fault condition. This output is open-collector with a built-in pull-up resistor. (apr. 10 k Ω)
VCC	22	+5V input.
СС	23	Compensation capacitor Cc, in series with Rc, input. These capacitor and resistor are 4700 pF (30 V) and 2 k Ω , respectively.
G	24	Ground input.
N. C.	25	No Connection
PB	26	The base drive output for the PNP Darlington power transistor.
PE	27	The Tip current sensing input and is connected to the emitter of the PNP Darlington power transister and the power resistor REB.
В	28	The Tip voltage sensing input. This input is high impedance (apr. 38 $k\Omega$) and is connected to the built-in over voltage protection circuit.

ABSOLUTE MAXIMUM RATINGS

BOLOTE MAXIM			$Ta = 25^{\circ}C$
Rating	Symbol	Value	Unit
	V _{BB}	−60 ~ +0.3	
Supply voltage	Vcc	-0.3 ~ +7.0	v
	VEE	-7.0 ~ +0.3	
Tip and Ring voltage sensing terminals A and B input current	I _A , I _B	±200	mA
Receive signal input voltage	V4WR	V_{EE} -0.5 ~ V_{CC} +0.5	v
Operating junction temperature	Тј	125	°C
Storage temperature range	T _{stg}	-55 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
,	V _{BB}	53	-48	-43	
Supply voltage	V _{CC}	+4.75	+5	+5.25	V _{dc}
	VEE	-5.25	5	-4.75	
Operating ambient temperature	т _а	0		70	°C
Loop current	١L	20	_	80	mA
Longitudinal induced current	IAC	_	-	10	mArms conductor

ELECTRICAL CHARACTERISTICS


$$\label{eq:tau} \begin{split} \text{Ta} = 0^{\circ}\text{C} &\sim 70^{\circ}\text{C}, \ \text{V}_{BB} = -48 \ \text{V} \pm 5 \ \text{V}, \ \text{V}_{CC} = +5 \text{V} \pm 5\% \\ \text{V}_{EE} = -5 \text{V} \pm 5\% \end{split}$$


• REA = REB = 45Ω, Ry = 4.7 KΩ

• 2 wire terminating impedance = 900 Ω +2.16 μ F

• Balancing network = 800 Ω /(100 Ω + 50 μ F)


Parameters Syn		Symbol		Conditions	Min.	Max.	Unit
Minimum battery feed current		Г∟М	V _{BB} =48 V R _L = 1900 Ω		20	_	mA
Power	ON-Hook	PS0	RL≖op	V _{BB} =53 V R _L = open V _{CC} = +5.25 V, V _{EE} =5.25 V		170	mW
dissipation	OFF-Hook	P _{S1}	V _{BB} = - R _L = 50 V _{CC} = -	-53 V) Ω -5.25 V, VEE =5.25 V	_	700	m₩
		I _{BB}	V _{BB} = -	-53 V		2.4	
ON-Hook su	pply current	^I CC	RL= op	en -5.25 V		7.8	mA
		IEE	VEE = -	-5.25 V	-	5.4	
2-wire leak current		ILEAK	V _{BB} = - <u>RL</u> = 0 BF = H	-53 V Ω	_	1.0	mA
2-wire return loss		_	Fig. 3 0.2 KHz ~ 0.5 KHz 0.5 KHz ~ 3.4 KHz	0.2 KHz ~ 0.5 KHz	23	-	
		RL		29		dB	
Frequency response		FR	Fig. 2	f = 0.3 KHz ~ 3.4 KHz	-0.1	+0.1	dB
Insertion loss variety		ΔLI	Fig. 2	f = 1004 Hz I _L = 20 mA ~ 80 mA	0.1	+0.1	dB
Idle channel	noise	NI	C-messa	ge Fig.5	· _	10	dBrnc
				0.2 KHz ~ 0.5 KHz	23	_	
Transhybrid	loss	THL	Fig. 4	0.5 KHz ~ 2.5 KHz	28	·	dB
х Х				2.5 KHz ~ 3.4 KHz	23	-	
Longitudinal balance LB The ma			0.2 KHz ~ 3.4 KHz chig of REA and REB .1%	46		dB	
Power supply rejection rati		PSR	Fig. 7	0.2 KHz ~ 3.4 KHz V _{in} = 100 mVp-p	30	_	dB








Ⅲ-D-9

♦ PABX · MSA4710 ♦









APPLICATIONS INFORMATION

The OKI SLIC is comprised of a bipolar dielectric isolated integrated circuit. MSA4710, two comprementary Darlinton power transisters, a 2-wire terminating components, Z_x , two transhybrid rejection impedances Z_t , Z_b nine resistors and three capacitors as shown in Figure 1.

The circuit of Figure 1 will provide:

Adjustable resistive battery feed Adjustable maximum loop current at the short line Adjustable 2-wire terminating impedance Adjustable transmit and receive gain 2-wire balancing to 4-wire single ended conversion Adjustable balancing network Hook-state output Line fault current limiting (apr. 50 mA) Rejection of longitudinal induced current (10 mArms/conductor) Adjustable longitudinal balance.

1) DC CHARACTERISTICS

a) Battery feed

In the Off-hook state the equivalent battery feed resistance RDC is given by

 $RDC = (REA + REB) \times 4.44$ (1)

Examples

$RDC = 2x200\Omega$	$REA = REB = 45\Omega$
$RDC = 2x220\Omega$	$REA = REB = 50\Omega$

The matching of REA and REB is critical to a number of AC performance parameters.

b) Maximum loop current limiting

The constant current feed at the short line is acheived by connecting a zener diode between the terminal CDC and VBB.

The constant current value is given by:

 $Icl = 0.9x(V_Z-2)/REA$

... (2) V7: Zener voltage

Typical Battery feed characteristics is shown in Figure 8.




Figure 8 Typical Batteryfeed Characteristic

2) SUPERVISION


The OKI SLIC has two comparators, Comp0 and Comp1, to supervise the subscriber line conditions. The Comp0 can detect the sum current of the Ring and Tip through the power resistors REA, REB, and the Comp1 can detect the absolute differential current between the Ring and Tip through REA and REB. Thereby, the subscriber's On-hook or Off-hook and Dialing pulses can be detected by Comp0, and subscriber line's troubles such as Ring-to-ground or Tip-to-battery fault can be detected by Comp1.

The Current-limit-circuit can make the fault current limiting at apr. 50 mA when the Comp1 detects the fault current.

Functional circuit diagram of supervision is shown in Figure 9, and the threshold current value is shown in table 1.

The RNG function can be used to send the Ringing signal. (see Figure 11)

When RNG is logic level "H", to prevent the two comparators from detecting the ringing signal current which flowes into the short line in the On-hook state, the detecting threshold of Comp1 is become higher than that of the detecting line fault, and output of the Comp0 is inhibited from making the SCN low, and at the same time, to prevent the Current-limit-circuit which causes the Ringing signal current to distort from operting, the output of the Comp1 is inhibited from driving the Current-limit-circuit.



♦ PABX·MSA4710 ♦

VREF VOLTAGE	(I _A + I _B) OR I _A - I _B CURRENT DETECTION – THRESHOLD [mA]					
	R _{EA} = R	EB = 45 Ω	R _{EA} = R _{EB} = 50 Ω			
(V _{EE} = 5 V)	łΑ+IB	IA – IB	IA + IB	IA - IB		
VREF0 = 1.395 V	2 × 15.5	. –	2 x 14.0			
VREF1 = 1.310 V	2 x 14.6	_	2 x 13.1			
VREF2 = 2.855 V	_	71.2	_	64.2		
VREF3 = 0.640 V		16.0	_	14.4		
VREF4 = 3.335 V		83.4	· - ·	75.1		

Table 1

3) AC CHARACTERISTICS

The AC functional circuit diagram of the OKI SLIC is shown in Figure 10.

a) 2-wire terminating impedance

2-wire terminating impedance Z_{to} is given by eq. (3)

 $Z_{to} = (V_L/I_L) = Z_x/(K_i \times K_{V0})....$ (3)

The value of Z_X can be derived from eq. (3) to provide the desired 2-wire terminating impedance.

Both the value of the current gain Ki and the voltage gain K_{VO} are given by table 2.

b) Transmit and receive gain

2-wire to XMIT and REC to 2-wire transmission gain G_{24} , G_{42} are given by eq. (5) and eq. (6) respectively.

$$G_{24} = |V_X/V_L| = |R_s \times K_{V0}/Z_x|....(5)$$

$$G_{42} = |V_L/V_R| = \left|\frac{K_{V1} \times K_{V3} \times Z_l}{K_{V0}} / [Z_l + Z_x/(K_{V0} \times K_i)] \dots \dots \dots (6)\right|$$


The impedance ZI may be chosen a general transmission impedance 600Ω or 900Ω . The value of R_s may be calculated to provide the disired G₂₄ for given Z_x by eq. (4) and K_{v0} by table 2.

$$R_{s} = |Z_{X} \times G_{24}/K_{VO}|$$
 (7)

The value of the receive attnuator $K_{\mbox{V3}}$ may be desired from eq. (6) and (4) once ZI is known.

$$K_{V3} = G_{24} \times |(Z_1 + Z_{to})/(Z_1 \times K_{V1}/K_{V0})|$$
 (8)

Ⅲ-D-14



c) Transhybrid rejection

Transhybrid rejection is acheived with OKI SLIC by taking advantage of the 180° phase reversal of the current ix at the negative input of OPS amp with respect to receive signal V_R. When the receive signal V_R transmits to 2-wire, the return current ix from 2-wire and the cancel current is apear at the negative input of OPS amp.

These ix and ib are given by eq. (9) and (10).

$$ix = \frac{VR \times K_{V1} \times K_{V3}}{(K_{i} \times K_{V0})} \times \frac{1}{(Z_{1} + \frac{Z_{x}}{K_{i} \times K_{V0}})} \quad(9)$$

 $ib = -V_R \times K_{V1} \times K_{V2} \times K_{V3}/(Z_b + Z_t)$. (10)

The value of the impedance Z_b and Z_t are selected to exactly cancel out the return current ix and are determined by eq. (11) and (12).

 $Z_b = K_i \times K_{V0} \times K_{V2} \times Z\ell \dots \dots \dots \dots \dots (11)$

 $Z_t = K_{V2} \times Z_X = K_i \times K_{V0} \times K_{V2} \times Z_{to}$... (12)

The impedance ZL may be an actual subscriber line loop impedance, including phone set. The value of K_{V2} is shown table 2.

d) Longitudinal balance

The longitudinal balance is determined by the matching both the gain of the Tip and Ring current drive amp.

The longitudinal balance may be improved by making a little adjustment of either power resistor REA and REB because the gain of the Tip and Ring current drive amp are determined by the ratio of the power resistors and the built-in resistors respectively.

♦ PABX·MSA4710 ♦

I able 2								
Symbol of gain	Actual gain of OKI SLIC	Example gain @ Ry = 4.7 K @ REA = REB = 45 Ω						
K _i	$\frac{Ry}{REA + REB} \cdot 3.858$	201						
KV0	0.167	0.167						
K _{V1}	1.60	1.60						
K _{V2}	1.517	1.517						
κ _i ·κ _{v0}	0.644 • Ry (R _{EA} + R _{EB})	33.6						
Κ ί•Κ ^Λ 0•Κ ^Λ 5	0.977 • <u>Ry</u> R _{EA} + R _{EB}	51.0						

Table 2

DESIGN EXAMPLES

Table 3 and Table 4 are shown the design examples of the 2 wire terminating impedance component Zx and the two transhybrid rejection impedances Zt, Zb, in the case of REA = $R_{FB} = 45 \Omega$ and $R_{Y} = 4.7 K\Omega$.

(1) 2-wire terminating impedance Zx.

Table 3 **Required 2 wire** Determined impedance from table 2 Remark No. terminating impedance Zto Zx. (Rx. Cx) Apply to North America R_x C_x (AT&T) 1 --0 (See CCITT rec. Q517) 30.2K 64nF 900Ω 2.16µ Rx Cx Apply to NTT ~~~~I---0 2 (See CCITT rec. Q517) 20.2K 30nF 600Ω 1µF (1) 220nF 6.5nF C_{XX} R_{X1}C_X Apply to BT 300Ω 3 ~I--W-(See CCITT rec. Q517) **^^^** 10.1KL -1000Ω 33.6K

Note (1) C_{xx} : needed to be provided to block the DC ($\simeq 0.68 \mu F \pm 50\%$)

(2) When a required 2-wire return loss cannot be obtained even when an externaly impedance Z_{x} is selected, it is possible to improve the characteristic merely by adjusting the externally resistor R_v.

PABX·MSA4710 +

(2) Transhybrid rejection impedances Zt and Zb.





Table 4

Note (1): See LSSGR and CCITT redbook Rec. Q517.

RINGING SIGNAL INSERTION



OKI semiconductor MSA4722-1

SOLID-STATE RELAYS FOR SLIC IN THE PABX

GENERAL DESCRIPTION


The MSA4722-1 is a solid-state relay function LSI for SLIC in the PABX and it consists of eight high-voltage PNPN Switches. The MSA4722-1 is designed to provide R.T functions for SLIC.

This device can replace conventional electromagnetic relays.

FEATURES


- R (Ringing signal sending & Ring trip interface), T (Network test switch) and Cutoff (Separate the Battery-Feed circuit from subscriber line) functions on chip.
- High voltage functions integrated in dielectric isolation technology.
- Low ON-Resistance & High OFF-Resistance.
- Size and Weight reduction over electromagnetic relays.
- 22 pin plastic DIP package.

FUNCTIONAL BLOCK DIAGRAM



♦ PABX·MSA4722-1 ♦

PIN CONFIGURATION



PIN DESCRIPTION

Name	Pin No.	Function
RB	1	Ringing signal sending power resistor RG1 input and connected to Ring line through the switch S1. The resistor value is 510 Ω , 1 W.
A	2	Connected to Ring line.
AA	3	Connected to the poled negative terminal of the Battery-feed circuit.
NT1	4	Connected to the Network test equipment.
BB	5	Connected to the poled positive terminal of the Battery-feed circuit.
NT0	6	Connected to the Network test equipment.
В	7	Connected to Tip line.
N.C.	8	Unused.
RA	9	Connected to the power resistor RG2 which supply the battery for Tip line in order to feed the DC current for detecting the customer's off-hook. The value of the resistor RG2 is 220 Ω , 0.25 W.
N.C.	10	Unused.
E	11	Connected to ground.
NTC	12	Network test switches S5, S6 control input. A logic level "H" connects the Battery-feed circuit to the Network test equipment through S5 and S6.
PLP	13	Superimposing VBB switches S2B control input. A logic level "H" super- imposes VBB during the Ringing signal is sent.
NOR	14	Line cutoff switches S3, S4 control input. A logic level "H" turns on both S3 and S4.
GT0	15	The gate turn-off function of the PNPN switches S3, S4 control input. A logic level "H" gets the loop current interrupted by these switches.
RNG	16	Ringing signal sending switches S1, S2A control input. A logic level "H" sends ringing signal to the customer.
TRP	17	The ringing voltage output. This voltage is proportional to the voltage between the terminals RC and CR. The output impedance is apr. 10 $k\Omega.$
VEE	18	-5 V input.
CR	19	Ringing signal generator input and connected to the ringing signal feed resistor RG0. The resistor value is 220 Ω , 0.5 W.
N.C.	20	Unused.
RC	21	Ringing signal feed resistors RG0 and RG1 input. The voltage between RC and CR applies to the Ring trip interface circuit (IF).
vcc	22	+5V input.

ABSOLUTE MAXIMUM RATING

			$I_a = 25 C$
	Symbol	Value	Unit
	VCC	-0.5 ~ +7	V
Supply Voltage		−7 ~ +0.5	
S ₁ , S _{2A, B}		±180	
S ₃ , S ₄	IAK	170	mA
S ₅ , S ₆	-	120	
Operating Ambient Temperature Range			°C
Storage Temperature Range		$-55 \sim +125$	°C
nge	Тј	+125	°C
	S ₃ , S ₄ S ₅ , S ₆	$\begin{array}{c} & \begin{array}{c} & V_{CC} \\ \hline & V_{EE} \\ \hline & S_1, S_{2A, B} \\ \hline & S_3, S_4 \\ \hline & S_5, S_6 \\ \hline & & T_a \\ ge & & T_{stg} \end{array}$	$\begin{tabular}{ c c c c c c } \hline V_{CC} & -0.5 & +7 \\ \hline V_{EE} & -7 & +0.5 \\ \hline S_1, S_{2A, B} & & \pm 180 \\ \hline S_3, S_4 & I_{AK} & 170 \\ \hline S_5, S_6 & & 120 \\ \hline T_a & 0 & +70 \\ \hline ge & T_{stg} & -55 & +125 \\ \hline \end{tabular}$

RECOMMENDED OPERATING CONDITIONS

Rating	Symbol	Value	Unit	
Supply Voltage	V _{CC}	↓ +4.75 ~ +5.25	- V	
Supply Voltage	VEE	$-5.25 \sim -4.75$		
Ringing Signal Voltage	VCR	69 ~ 83	V _{rms}	

ELECTRICAL CHARACTERISTICS

Parameter	s	Symbol	Cond	itions	Min	Max	Unit	
Supply current – OF	= Hook	Ivcc	Figure 2		-	15	mA	
	High level	∨ін		NOR ⁽¹⁾	2.0	-		
Logic input voltage	Low level	VIL	_	GTO PLP	-	0.5	V	
Logic input current	High level	Чн	V _{IH} = V _{CC}	RNG NTC	_	0.1	0	
per one fan-in	Low level	ЧL	V _{IL} = 0V	NIC	-1.2	_	mA	
Cross point ON	P-Gate	IPG	Figure 3	S ₁ ~S ₆	_	1.2	0	
drive current	N-Gate	ING	Figure 3	S ₁	-	1.5	mA	
Crosspoint off drive c	urrent	IGOFF	Figure 3	S ₃ , S ₄	-	3	mA	
	Breakdown voltage			S ₁	-320	320		
Breakdown voltage			_	S ₂ ~S ₆	-260	260	V	
Minimum voltage ram Which could fire the under transient con	could fire the SCR dv/dt		200/0.8	_	V/µs			
Interrupt DC current	capability	IOFF	GTO = "H"	S ₃ , S ₄	5	-	mA	
Holding current		Ч		S ₅ , S ₆	0.1	-	mA	
ON voltage	- <u>19</u>	VF	1 _F = 30 mA	S ₁ ~S ₆	_	1.4	V	
Dynamic ON resistance		RON	Center current I _F = 30 mA	S ₃ , S ₄	_	10	Ω	
Relative ON resistance error		ΔRON	S ₃ ~	~S ₄	-	1	Ω	
OFF state resistance		ROFF	VAK	= 50V	150	-	MΩ	
Ringtrip interface circuit transfer ratio		к	Figure 4	V _{in} = ±8V	0.305	0.439	_	
TRP output resistance)	R _{out}			6.2	13.8	kΩ	

(Unless otherwise noted $T_A = 0$ to 70° C)

Note (1) The fan-in of GTO, RNG and PLP is two, respectively. Other logic fan-in is one.

♦ PABX·MSA4722-1 ♦




Figure 4 Ring Trip Interface Circuit Transfer Ratio Test Circuit

Ⅲ-D-24

.

APPLICATIONS INFORMATION

1) Overvoltage Protection

The MSM4722-1 consists of 8 high voltage withstanding PNPN switches.


But overvoltage protection circuit is required and it must keep the voltage at the line interface terminals A and B the value indicated eq. (1) during lightning or transient high voltage strikes.

 $Vclp = Vbo - \sqrt{2} \times Vcr \dots \dots \dots (1)$

Vclp: 2nd arrestor clamping voltage.

Vcr : Ringing signal voltage [r.m.s].

Vbo : Breakdown voltage of S1.



2) Ringing Signal Sending Time Chart

The OKI RT-LSI can send the ringing and silent signal to the customer and these signal sending method is shown below and in Figure 6.


The ringing signal can be sent to the customer through the switches S1, S2_A, S2_B, during the RNG and PLP are logic level "H".

The silent signal can be sent by the Battery-feed circuit through the Cutoff switches S_3 , S_4 during NOR is a logic level "H".


Some guard timing are required when ringing and silent signal are sent, because RT consists of the self-holding PNPN switches and the holding-current of these switches is very small.

The ringing and silent signal sending time chart is shown in Figure 7.

Ⅲ-D-26



PABX·MSA4722-1




3) Cut-off from the Battery-feed Circuit Method

As the gate turn-off capability of the battery polarity reverse switches S_3 , S_4 is not greater than the loop current, line cut-off from the SLIC must be performed by the following sequence.

- a) The Battery-feed circuit is turned off in order to reduce the loop current to be interrupted by gate turn-off function of the switches S_3 and S_4 .
- b) The logic input NOR is turned "L" and the GTO is turned "H" in order to interrupt the leakage current flowing from the Battery-feed circuit to the line.
- c) GTO input is turned "H" 1 ms after the cutoff swithes S_3 , S_4 are completely turned off, in order to prevent the GTO driving current from flowing in the line.

The line cut-off time chart is shown in Figure 8.

♦ PABX MSA4722-1 ♦




4) Ring Trip Interface Circuit Characteristics

The Ring trip interface circuit (IF) attenuates the voltage generated on between terminals CR and RC, and transmits to the TRP terminal.


The IF circuit diagram is shown in Figure 9.


As the level shift transistors' collectors are connected to the ground through the output resistor, the phase difference between ringing generator voltage and ringing signal current distorts the output wave-form of the TRP.

Figure 10 shows this case. The IF transmission characteristics is shown in Figure 10 and Figure 11. The ring trip detection may be possible by connecting an appropriate low-pass filter and comparator to the TRP terminal.



◆ PABX·MSA4722-1 ◆





OKI semiconductor

MSM6912

PCM CHANNEL FILTER


GENERAL DESCRIPTION

The MSM6912 is a PCM channel filter LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology.

It consists of pre-filter, HPF, post filter and two LPF's.


FEATURES

- CCITT G.712 standard
- 50/60 Hz rejection filter on-chip
- SIN x/x compensation filter on-chip
- External gain adjustment, both transmit and receive filters
- Power-down mode available
- 128 KHz or 2048 KHz external clock for operation
- Power supply, ±5 V
- 16-pin ceramic DIP package



BLOCK DIAGRAM


PIN CONFIGURATION



PIN DESCRIPTION

Pin No.	Pin Name	Function				
1	V _{XGI} +	VXGI+ is the non-inverting input of the gain-setting Op Amp in the transmit filter section. The input analog signal is typically applied to this pin.				
2	VxGI-	V_{XGI} is the inverting input of the gain-setting Op Amp in the transmit filter section.				
3	Vxgo	$\begin{array}{c} V_{XGO} \text{ is connected to the output of the gain-setting Op Amp in the transmit filter section.} \\ An appropriate voltage gain can be set as shown in Figure 1 below. \\ \hline \\ & V_{XGI}^+ \\ \hline \\ & RF \\ & S \\ & V_{XGO} \\ & Figure 1 \\ \end{array}$				
4	VRO	V_{RO} is the analog output of the receive filter. Because the output impedance is not so low, it is better to use the gain setting OP Amp as a output buffer. The resistive loads connected to V_{RO} should be greater than 10 K Ω .				
5	V _{RGI} +	$V_{\mbox{RGI}}+$ is the non-inverting input of the gain setting Op Amp in the receive filter section.				
6	V _{RGI} -	V _{RGI} — is the inverting input of the gain setting Op Amp in the receive filter section.				

◆ PABX·MSM6912 ◆



Pin No.	Pin Name	Fun	nction		
8	V _{SS}	V_{SS} is the negative supply pin. The voltage supplied to this pin should be $-5V\pm5\%.$			
9	V _{DD}	V_{DD} is the positive supply pin. T should be +5V \pm 5%.	he voltage supplied to this pin		
10	V _{RI}	VRI is the analog input to the receive filter. The receive signal is typically generated by the decoder section of a companding CODEC (ex. MSM6917AS). The receive filter provides the sin x/x correction over the passband.			
11	DG	This pin is connected to the digi	tal system ground.		
12	CLK	CLK is the digital clock signal input. Two clock frequency (128 KHz, 2,048 KHz) can be applied. The desired clock frequency is selected by the CLKS input. For proper operation, this clock should be tied to the receive clock of the CODEC.			
13	PDWN	This control input enables MSM6912AS in the powerdown mode. Power down occurs when the signal of this input is pulled high.			
14	CLKS	This control pin is used to selec	t the desired clock frequency.		
		CLK (Pin 12)	CLKS (Pin 14)		
		128 KHz	Digital "L"		
		2,048 KHz	Digital "H"		
15	AG	This pin is connected to the analog system ground.			
16	Vxo	V_{XO} is the analog output of the transmit filter. The output voltage range is ± 2.5 V and the output DC offset voltage is less than 200 mV. This output should be AC-coupled to the encoder section of the CODEC. The resistive load connected to V_{XO} should be greater than 5 K Ω .			

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 ~ 7	v
	V _{SS}	To OE ^o C with	+0.3 ~-7	v
Digital input voltage	V _{DIN}	Ta=25°C with respect to DG and AG	-0.3 ~ V _{DD} + 0.3	v
Analog input voltage	VAIN		V _{SS} -0.3 ~ V _{DD} +0.3	v
Operating temperature	Тор		0~70	°C
Storage temperature	TST		-55 ~ 150	°C

Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Supply voltage	V _{DD}	With respect to	4.75	5	5.25	v
	V _{SS}	DG and AG	-4.75	-5	-5.25	v
Operating temperature	Тор		0		70	°C

DC and Digital Interface Characteristics

(V_{DD} = +5V \pm 5%, V_{SS} = -5V \pm 5%, Ta = 0 \sim 70°C)

Parameter	Symbol Conditions			Unit		
Falalleter	Symbol	Conditions	Min	Тур	Max	
Standby supply	IDDS	PDWN = V _{IH}	_	0.01	- 1	mA
current	ISSS	FRAM - VH	- 0.01 1 mA - 5 10 mA			
Operating	IDDO	PDWN = V _H	_	5	10	mA
supply current	Isso			5	10	mA
Input leakage	կլ	V ₁ = 0V	-	_	10	μA
current	Чн	IH VI = 5V -	. —	10	μA	
Input voltage	VIL	With respect	-		0.8	v
	VIH	to DG	2.4	_	-	v

-+ PABX·MSM6912 +

Analog Interface, Gain Setting Amplifier and Transmit Filter

			(•DD + 8• ± 8%, •	33 9	V _ 0 /0	, 14 0	10 0,	
	Parameter	Symbol	Conditions		Limits	Unit		
		Gymbol		Min	Тур	Мах	9 m	
	Input leakage current VXGI+ VXGI-	IBX	-3.2V≤V _{IN} ≤+3.2V	_	_	10	μΑ	
	Input resistance VXGI+ VXGI-	RIX		2	_	_	MΩ	
nplifier	Input offset voltage	Vosxi	-3.2V≤V _{IN} ≤+3.2V	-	_	50	mV	
tting an	DC open loop voltage gain	Avx		66	-	-	dB	
Gain setting amplifier	Open loop unity gain bandwidth	fcx		-	2	_	MHz	
	Load capacitance	C _{LX1}		-	_	200	PF	
	Load resistance	R _{LX1}		10	-	-	KΩ	
	Output voltage swing	V _{OX1}	$RL \ge 10 K\Omega$	±2.5	_	-	v	
	Output resistance	ROX1		-	-	100	Ω	
	Output offset voltage	V _{OSX}	VXGI+=AG Input OP Amp at Unity gain	_	_	200	mV	
Filter	Load capacitance	C _{LX2}		_	-	200	PF	
	Load resistance	R _{LX2}		5	-		ΚΩ	
	Output voltage swing	V _{OX2}	RL≥5KΩ	±2.5	-	-	v	

(V_DD = +5V \pm 5%, V_SS = -5V \pm 5%, Ta = 0 \sim 70°C)

◆ PABX·MSM6912 ◆---

Analog Interface, Receive Filter and Gain Setting Amplifier

 $(V_{DD} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%, Ta = 0 \sim 70^{\circ}C)$

	$(v_{DD} = +5v \pm 5\%, v_{SS} = -5v \pm 5\%, 1a = 0$							
	Parameter	Symbol	Conditions	Limits			Unit	
	Farameter	Symbol	Conditions	Min	Min Typ Max			
	Input leakage current	ⁱ BR1	–3.2V≤V _{IN} ≤+3.2V	-	-	10	μA	
	Input resistance	RIR1		2	-	-	MΩ	
P	Output resistance	ROR1		-	-	200	Ω	
Filter	Output offset voltage	VOSR	V _{RI} = AG	-		200	mV	
	Load capacitance	C _{LR1}		-	-	200	PF	
	Load resistance	RLR1		10	_	-	KΩ	
	Output voltage swing	VOR1	RL≥10KΩ	±2.5	-	-	v	
	Input leakage current VRGI ^{+, V} RGI	I _{BR2}	–3.2V≤V _{IN} ≤+3.2V	_	-	10	μΑ	
plifier	Input resistance VRGI ^{+, V} RGI	R _{IR2}		2	-	_	MΩ	
Gain setting amplifier	Input offset voltage	VOSRI	–3.2V≤V _{IN} ≤+3.2V	-		50	mV	
ain setl	DC open loop voltage gain	AVR		66	_	-	dB	
Ű	Open loop unity gain bandwidth	fCR		-	2	-	MHz	
	Output resistance	ROR2	At unity gain	-	_	20	Ω	
	Load capacitance	C _{LR2}		-	-	200	PF	
	Load resistance	R _{LR2}		10	_	-	κΩ	
	Output voltage swing	V _{OR2}	RL≥10KΩ	±2.5	-	_	v	


◆ PABX·MSM6912 ◆

Transmit Filter Transfer Characteristics

(V_DD = +5V \pm 5%, V_SS = -5V \pm 5%, Ta = 0 \sim 70°C)

	Paramatar	Symbol	Conditions			Limits		l la it
	Parameter	Symbol	Conditions	Amp	Min	Тур	Max	Unit
	Absolute passband gain (900 Hz)				2.8	3.0	3.2	
	Below 60 Hz		Input = 0 dBmo	-		-20		
(XA	300~3000 Hz		−1.25 Vrms		-0.25	-	+0.1	dB
n (to G	3300 Hz	G _{RX}	Output = + 3 dBmo ─1.77 Vrms		-0.35	-	+0.1	
/e gaii	3400 Hz		-1.77 Vrms	0 dB	-0.85	-	+0.1	
Relative gain (to GAX)	4000 Hz				_	_	-14	
ш	4600 Hz and above					-	-28	
Gain variation with temperature		G _{AXT}	Input = 0 dBmo 900 Hz		-	0.0005		dB/°C
	Gain variation with supplies		Input = 0 dBmo 900 Hz Supplies: ±5%		_	0.05	_	dB/V
Crosstalk, Receive to Transmit		CT _{RX}	*1		_	-	-60	dB
Total C at outp	C message noise out	NCX1			_	8		-1 D
Total C at outp	C message noise out	NCX2		20 dB	_	10	_	dBrnco
Differe delay	ential envelope	D _{DX}	0.9 ~ 2.6 KHz	0 dB	_	_	60	
Absolute delay		D _{AX}	900 Hz		_	200	-	μS
Single frequency distortion products		D _{PX}	V _{XO} = +3 dBmo 900 Hz	20 dB	-	-	-45	
Positive power supply rejection ratio		PSRR1	V _{XO} , 900 Hz VDD	OdP	25	30	-	dB
Negative power supply rejection ratio		PSRR2	V _{XO} , 900 Hz V _{SS}	0 dB	23	28	-	

*1 V_{RI} = 0 dBmo, 900 Hz



Ⅲ-D-37

♦ PABX·MSM6912 ♦

Receive Filter Transfer Characteristics

(V_DD = +5V \pm 5%, V_SS = -5V \pm 5%, Ta = 0 \sim 70°C)

	Parameter	Symbol	Conditions			Limits		Unit
		C		Amp	Min	Тур	Max	
	ute passband 900 Hz)	G _{AR}	Input = 0 dBmo = 1.25 Vrms		-0.25	-0.1	0	
	Below 300 Hz		Output = + 3 dBmo		-0.25		+0.1	
GAR)	300~3000 Hz		= + 3 dBmo = 1.77 Vrms		-0.25		+0.1	dB
n (to (3300 Hz	G _{RR}	With sin x/x		-0.35	-	+0.1	
Relative gain (to GAR)	3400 Hz		correction where x	0 dB	-0.85	-	+0.1	
Relati	4000 Hz		$=\pi f/8000$		-	-	-14	
	4600 Hz and above				_	_	-28	
Gain variation with temperature		G _{ART}	Input = 0 dBmo 900 Hz		-	0.0005	_	dB/°C
Gain v suppli	variation with es	G _{AXS}	Input = 0 dBmo 900 Hz Supplies: ±5%		_	0.05	· · · · · · · · · · · · · · · · · · ·	dB/V
Cross to rece	talk, transmit eive	CTXR	*1		_		-60	dB
Total (at out)	C message noise out	NCR			-	7		dBrnco
Differe delay	ential envelope	DDR	0.9 ~ 2.6 KHz		_	-	120	μs
Absolute delay		DAR	900 Hz		-	120	-	1
Single frequency distortion products		DPR	VRGO = +3 dBmo 900 Hz *2		·	_	-50	
Positive power supply rejection ratio		PSRR3	V _{RGO} , 900 Hz V _{DD}		30	35	_	dB
Negative power supply rejection ratio		PSRR4	V _{RGO} , 900 Hz VSS		30	35	<u> </u>	

*1 $V_{XO} = +3 \text{ dBmo}, 900 \text{ Hz}$

V_{RI} = AG

*2 Removing the component of 128 KHz

OKI semiconductor MSM6913

SERIAL PARALLEL CONVERTER

GENERAL DESCRIPTION

The MSM6913 is a serial-parallel converter LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology. The MSM6913 has 8 data signal input pins and 8 data signal output pins, and also has the row-column converting function to replace rows with columns on a matrix with 8 rows and 8 columns considering the 8 data signal pins as the row and the 8 bits, the depth of data, as the column. This function realizes the parallel-serial conversion to convert the input data with 8 cycles of 8-bit parallel data into 8 output data of 8-bit serial data, and the serial-parallel conversion to convert 8 input data of 8-bit serial data into the output data with 8 cycles of 8-bit parallel data.


The MSM6913 is also provided with functions to perform the parity check for 8-bit data input signal + parity bit and the parity generation for 8-bit data output signal.

All data except that on the \overline{DG} pin are synchronized with the clock. 9MHz clock can be used for its operation.


FEATURES

- Serial conversion for 8-bit parallel signal and parallel conversion for 8-bit serial signal
- 9MHz high-speed switching
- Built-in parity-check circuit for data input signal
- Built-in parity-generation circuit for data output signal
- 5V single power supply
- 24-pin plastic DIP package, 24-pin ceramic DIP package

BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

Pin Name	Pin No.	Function
${\rm IN_0} \sim {\rm IN_8}$	1~9	 Octet interleave serial HW input pin In this case, 8-bit data + parity (serial-parallel conversion) 8-bit data + parity parallel HW input pin Has the parity check function for input data and the output is the octet interleave serial (parallel-serial conversion).
OUT ₀ ~OUT ₈	23~15	 Corresponding to Items 1) and 2) of INx above. 1) 8-bit data + parity parallel HW output pin In this case, the input is the octet interleave serial HW (serial-parallel conversion). 2) Octet interleave serial HW output pin In this case, the input is the octet interleave parallel HW (parallel-serial conversion).
PER	14	Output pin of parity check result for input data of 8-bit data + parity parallel HW during parallel-serial conversion
DG	13	Input pin of specified data for odd and even number sides of parity generation circuit during serial-parallel conversion
СК	11	Clock input pin
CLR	10	Clear input pin

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Ratings	Unit
Supply voltage	V _{DD}	$Ta = 25^{\circ}CV_{SS} = 0V$	-0.3 ~ +7	v
Input voltage	VIN MAX	Ta = 25°C	V _{DD} + 0.5	v
input voltage		1a - 25 C	V _{SS} – 0.5	v
Operation temperature TOP			0~+70	°C
Storage Temperature	TSTR		-65~150	°C

♦ PABX·MSM6913 ♦-

Parameter	Symbol	Min	Тур	Max	Unit	Remark
Supply voltage	V _{DD}	4.75	5	5.25	v	$5V \pm 5\%$
Supply voltage	V _{SS}	0	0	0		5V ± 5%
Operational temperature	T _{OP}	0	<u> </u>	70	°C	
Clock duty	Dφ	-	50	_	%	
Input transit	tINr	-	10	_		
time	tiNf	-	10	-	nS	
Input voltage	VIH	2.2	_	V _{DD}	v	
input voltage	VIL	0	-	0.8		

Recomended Operating Conditions

D.C. Characteristics

 $(V_{DD} = 5V \pm 5\% Ta = 0^{\circ}C \sim 70^{\circ}C)$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input current	١ _{١L}	V _{IL} = 0V	-10	-	-	
inputcurient	ΙΗ	$V_{IH} = V_{DD}$	-	-	10	μA
Output voltage	V _{OL}	I _O = 1.6 mA	-	-	0.4	v
Output voltage	V _{OH}	I _O = -400 μA	2.4	-	_	v

-+ PABX·MSM6913 +

A.C. Characteristics

 $(V_{DD} = 5V \pm 5\% Ta = 0^{\circ}C \sim 70^{\circ}C)$

Parameter		Symbol	Condition	Min	Тур	Max	Unit	
Maximum clock frequency		fcMAX	$V_{IL} = 3.0V$ $V_{IL} = 0V$	9	_	-	MHz	
Power supply current		IDD	fc =9 MHz	-	_	50	mA	
	OUT _X	+	CL = 35 pF	-	-	45		
Propagation	PER	^t PHL	•	_	-	65	nS	
delay time	OUT _X		V _{IH} = 3.0 V V _{IL} = 0V	_	-	45		
	PER	^t PLH	VIL = UV	_	-	65		
	INX			10	-	-		
Data setup time	DG	^t SET		25	_	_	nS	
	CLR		V _{IH} = 3.0V	10	-	-] –	
	INX		V _{IL} = 0V	30	-	_		
Data hold time	DG	tHOLD		20	-	-	nS	
	CLR			30	-	-	1	
Output transit		tr	CL = 35 pF	-	-	25		
time	X	^t f	V _{IH} = 3.0V V _{IL} = 0V		-	25	nS	
Minimum pulse		tCWL	V _{IH} = 3.0 V	38	_	_	nS	
width of clock		^t CWH	V _{IL} = 0V	38	-	-		

FUNCTION TABLE


				Inp	out									Out	put				
IN ₀	IN ₁	IN ₂	IN ₃	IN4	IN_5	IN ₆	İN ₇	IN ₈	DG	OUTO	OUT ₁	OUT ₂	OUT ₃	OUT₄	OUT5	OUT ₆	OUT7	OUT8	PER
D ₀₀	D ₁₀	D ₂₀	D ₃₀	D ₄₀	D ₅₀	D ₆₀	D ₇₀	D ₈₀	DG ₀	D ₀₀	D ₀₁	D ₀₂	D ₀₃	D ₀₄	D ₀₅	D ₀₆	D ₀₇	1	t
D ₀₁	D ₁₁	D ₂₁	D ₃₁	D ₄₁	D ₅₁	D ₆₁	D ₇₁	D ₈₁	DG_1	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅	D ₁₆	D ₁₇		
D ₀₂	D ₁₂	D ₂₂	D ₃₂	D ₄₂	D ₅₂	D ₆₂	D ₇₂	D ₈₂	DG_2	D ₂₀	D ₂₁	D ₂₂	D ₂₃	D ₂₄	D ₂₅	D ₂₆	D ₂₇		5
D ₀₃	D ₁₃	D ₂₃	D ₃₃	D ₄₃	D ₅₃	D ₆₃	D ₇₃	D ₈₃	DG_3	D ₃₀ .	D ₃₁	D ₃₂	D ₃₃	D ₃₄	D ₃₅	D ₃₆	D ₃₇	ote	ote
D ₀₄	D ₁₄	D ₂₄	D ₃₄	D ₄₄	D ₅₄	D ₆₄	D ₇₄	D ₈₄	DG_4	D ₄₀	D ₄₁	D ₄₂	D ₄₃	D ₄₄	D ₄₅	D ₄₆	D ₄₇	Z	Z
D ₀₅	D ₁₅	D ₂₅	D ₃₅	D ₄₅	D ₅₅	D ₆₅	D ₇₅	D ₈₅	DG_5	D_{50}	D ₅₁	D ₅₂	D ₅₃	D ₅₄	D ₅₅	D ₅₆	D ₅₇		
D ₀₆	D ₁₆	D ₂₆	D ₃₆	D ₄₆	D ₅₆	D ₆₆	D ₇₆	D ₈₆	DG_6	D ₆₀	D ₆₁	D ₆₂	D ₆₃	D ₆₄	D ₆₅	D ₆₆	D ₆₇		
D ₀₇	D ₁₇	D ₂₇	D ₃₇	D ₄₇	D ₅₇	D ₆₇	D ₇₇	D ₈₇	DG7	D ₇₀	D ₇₁	D ₇₂	D ₇₃	D ₇₄	D ₇₅	D ₇₆	D ₇₇		

Note 1: The Xth bit of OUT_8 depends on the number of "H"s at the Xth bit of D_{x0} through D_{x7} and the DG.

The number of "H" at the X bit of $D_{x0} \sim D_{x7}$ & DG	The X bit of OUT ₈
0, 2, 4, 6, 8	0
1, 3, 5, 7, 9	1

Note 2: The Xth bit of PER depends on the number of "H"s of D_{0x} through	ah Dav.
--	---------

The number of "H" of $D_{0x} \sim D_{8x}$ & DG	The X bit of PER
0, 2, 4, 6, 8	1
1, 3, 5, 7, 9	0



♦ PABX·MSM6913 ♦

Ⅲ-D-45

OKI semiconductor MSM6914

HIGHWAY SWITCH CIRCUIT

GENERAL DESCRIPTION


The MSM6914 is a highway switch circuit LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology.

The MSM6914 has 3 bits, in parallel, of 16 pins for digital data input lines and 4 pins for digital data output lines to be connected with any one of those input lines, forming the digital data switch matrix with 16 input lines \times 4 output lines \times 3 bits. The selection of output lines is performed by 4 bits of input control signals.

All data perform clock-synchronized operations and the number of delay clocks between input and output can be set to any one of clocks 1, 3, and 4. It also has the function to expand the lattice size of switch matrix. In addition, it has functions to perform the parity check for ouput line control signals and the parity generation for output data and allows the 9-MHz operation.


FEATURES

- $16 \times 4 \times 3$ bits switch matrix
- Built-in parity-check circuit for input control signal
- Built-in parity-generation for data output signal
- Built-in multi-input circuit for expanding lattice size
- 5-V single power supply
- 120-pin ceramic PGA package



BLOCK DIAGRAM

PIN CONFIGURATION AND CONNECTION



Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol
1	D010	21	N.C	41	PER2	61	N.C.	81	D209	101	CK2
2	D012	22	D211	42	PER o	62	D005	82	N.C	102	P1
3	D014	23	D213	43	Po	63	D007	83	D212	103	Рз
4	D100	24	D215	44	P2	64	D009	84	D214	104	V _{DD}
5	GND	25	N.C	45	V _{DD}	65	D011	85	СКО	105	E1
6	D101	26	SEL1	46	Eo	66	D013	86	SELo	106	Ез
7	D103	27	MIN01	47	E2	67	D015	87	MINoo	107	S 31
8	D105	28	MIN11	48	S33	68	GND	88	MIN10	108	S 23
9	D107	29	N.C	49	S32	69	D102	89	MIN20	109	S 21
10	D109	30	MIN21	50	S 30	70	D104	90	N.C	110	MSEL
11	D111	31	PTY ₂	51	S22	71	D106	91	РТҮз	111	S12
12	D113	32	PTY ₀	52	S 20	72	D108	92	PTY ₁	112	S 10
13	Vdd	33	Y23	53	MSEL	73	D110	93	Y22	113	S 02
14	D115	34	Y21	54	S 13	74	D112	94	Y20	114	Soo
15	D201	35	Y13	55	S11	75	D114	95	Y12	115	Dooo
16	D203	36	Y11	56	Soз	76	Vdd	96	GND	116	D002
17	D204	37	GND	57	S01	77	D200	97	Yoз	117	D004
18	D206	38	Y10	58	CK1	78	D202	98	Y01	118	N.C
19	D208	39	Y02	59	D001	79	D205	99	PER3	119	D006
20	D210	40	Yoo	60	D003	80	D207	100	PER1	120	Doos

Ι

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Ratings	Unit	
Supply voltage	V _{DD}	Ta=25°C, V _{SS} =0 V	-0.3~+7.0	v	
Input voltage		Ta=25°C	V _{DD} + 0.5	v	
input voltage	VIN MIN	1a-25 C	V _{SS} -0.5	v	
Operation temp.	T _{OP}		0~+70	°C	
Storage temp.	T _{STR}		-65 ~ +150	°C	

Recomended Operating Conditions

Parameter	Symbol	Max	Тур	Min	Unit	Remark	
Supply voltage	V _{DD}	4.75	5	5.25	v	$5V \pm 5\%$	
Supply voltage	V _{SS}	0	0	0	v	$5V\pm 5\%$	
Operational temp.	ТОР	0	·	70	°C		
Clock duty	Dφ	-	50	-	%		
Input transit time	^t INr	-	10	-	-0		
Input transit time	tIN∫	-	10	-	nS		
Inputvoltogo	VIH	2.2	-	V _{DD}	v		
Input voltage	VIL	0	-	0.8			

D.C. Characteristics

$(V_{DD} = 5V \pm 5\% Ta = 0 \sim 70^{\circ}C)$

Parameter	Symbol	Condition	Min	Тур	Мах	Unit		
Input current	ΙL	V _{IL} = 0 V	-10	-	_	- μΑ		
mputcurrent	Чн	$V_{IH} = V_{DD}$	-	-	10			
Output voltage	V _{OL}	I _{OL} = 1.6 mA	-	-	0.4	v		
Output voltage	VOH	I _{OH} = -400 μA	2.4	_	-	V		

A.C. Characteristics

 $(V_{DD} = 5V \pm 5\% Ta = 0 \sim 70^{\circ}C)$

Paramete	r	Symbol	Condition	Min	Тур	Мах	Unit
Maximum clock frequency		^f C MAX	V _{IH} = 3.0V V _{IL} = 0 V	9	_	-	MHz
Power supply current		IDD	fc = 9 MHz	-	-	130	mA
	Yxx			-	-	55	
	PERx	^t PHL		-	-	50	nS
Propagation delay time	PTYx		CL = 35 pF	-	-	85	15
delay time	Yxx		$V_{IH} = 3.0 V$ $V_{IH} = 0 V$	-	-	55	
	PERx	^t PLH	V – 0.V	_	-	50	
	PTYx		V _{IH} = 0 V	-	-	85	
	Dxxx			10	-	-	
Data setup time	Sx, Ex, Px	^t SET	V _{IH} = 3.0 V	10	-	-	nS
	MINx		V _{IL} = 0 V	10	-	_	
	Dxxx			30		-	
Data hold time	Sx, Ex, Px	^t HLD	V _{IH} = 3.0 V	30	- ·	-	nS
	MINx		V _{IL} = 0 V	30	-	-	
Output transit		tr	CL = 35 pF	-	-	25	nS
time		t₽	V _{IH} = 3.0 V V _{IL} = 0 V	-	-	25	
Clock skew	CK₀ →CK1	tSKW01		-5	-	tcyc –85	nS
CICCR SILEW	CK0 →CK2	tSKW02		-2		tcyc –40	

Notes: $Yxx: Y00 \sim Y03, Y10 \sim Y13, Y20 \sim Y23$ PERx: PER0 ~ PER3 PTYx: PTY0 ~ PTY3 Dxxx: D000 ~ D015, D100 ~ D115, D200 ~ D215 Sx: S00 ~ S03, S10 ~ S13, S20 ~ S23, S30 ~ S33 Ex: E0 ~ E3 Px: P0 ~ P3 MINx: MIN00 ~ MIN01, MIN10 ~ MIN11, MIN20 ~ MIN21

PIN DESCRIPTION

Pin Name	Function
Dxxx	Input pin of 16-highway (3 bits/1 highway) data After the latch at the CKo fall, output is made to any output data Yxx according to the control data.
MINxx	Input pin for multidata when expanding lattice size
Yxx	Output pin of 4-highway (3 bits/1 highway) data
Sxxx	Input pin for path select data of 16 \times 4 switch matrix (Capable of performing the 9-MHz operation)
Ex	Input pin of valid and invalid data in path select data
Px	Input pin of parity (odd number side) to be added to Sxx and Ex
РТҮх	Parity check (odd number side) output pin for 3 bits/1 highway of Dxxx
PERx	Parity check (odd number side) output pin of Sxx, Ex, and Px
CK0	Latch clock of input highway data Dxxx
CK1	Latch clock of Sxx, Ex, and Px
CK2	Latch clock of MINxx input data
SELx	Time lag setting pin from Dxxx input data to Yxx output data
MSEL	Data to specify which Yxx output data is multiplied by MINxx input data

FUNCTION TABLE (1)

Note 1						In	put							Outpu	t			
$\int \mathbf{O}$	S 03	S02	S 01	S00	Eo	PO						Y00	Y10	Y20	PERo	PT۱	10	
2	S 13	S12	S11	S 10	E1	P1				00	MIN 01	Y01	Y11	Y21	PER1	PT۱	(1	Re- mark
3	S23	S22	S21	S20	E2	P2	SELO	SEL1	MSEL	_≀ MIN	} MIN	Y02	Y12	Y22	PER2	ΡΤ	(2	mark
4	S 33	S32	S 31	S 30	Ез	Рз				20	21	Y03	Y13	Y23	PER3	PT۱	(3	
Ľ	x	x	x	х	1	x	0	0	x	1	1	1	1	1	Note 2	1		
	0	0	0	0	0	0	0	0	х	1	1	D000	D100	D200	1			
	0	0	0	0	0	1	0	0	х	1	1	D000	D100	D200	0			
	0	0	0	1	0	0	0	0	х	1	1	D001	D101	D201	0			
	0	0	0	1	0	1	0	0	х	1	1	D001	D101	D201	1			
	0	0	1	0	0	0	0	0	х	1	1	D002	D102	D202	0			
	0	0	1	0	0	1.	0	0	х	1	1	D002	D102	D202	1			
	0	0	1	1	0	0	0	0	х	1	1	D003	D103	D203	1			
	0	0	1	1	0	1	0	0	х	1	1	D003	D103	D203	0			
	0	1	0	0	0	0	0	o	х	1	1	D004	D104	D204	0			
	0	1	0	0	0	1	0	0	x	1	1	D004	D104	D204	1			
	0	1	0	1	0	0	0	0	х	1	1	D005	D105	D205	1			
	0	1	0	1	0	1	0	0	x	1	1	D005	D105	D205	0			1-clock
	0	1	1	0	0	0	0	0	x	1	1	D006	D106	D206	1			delay inside
	0	1	1	0	0	1	0	0	x	1	1	D006	D106	D206	0			ofLSI
	0	1	1	1	0	0	0	0	x	1	1	D007	D107	D207	0			
	0	1	1	1	0	1	0	0	X	1	1	D007	D107	D207	1			
	1	0	0	0	0	0	0	0	X	1	1	D008	D108	D208	0			
	1	0	0	0	0	1	0	0	X	1	1	D008	D108	D208	1			
	1	0	0	1	0	0	0	0	X	1	1	D009	D109	D209	1			
	1	0	0	1	0	1	0	0	X	1	1	D009	D109	D209	0	Not	te 3	
	1	0	1	0	0	0	0	0	X	1	1	D010	D110	D210	1			
	1	0	1	0	0	1	0	0	X	1	1	D010	D110	D210	0	-		
	1	0	1	1	0	0	0	0	X	1	1	D011	D111	D211	0			
	1	0	1	1	0	1	0	0	X	1	1	D011	D111	D211	1	-		
	1	1	0	0	0	0	0	0	X	1	1	D012	D112	D212	1	-		
	1	1	0	0	0	1	0	0	X	1	1	D012	D112	D212	0	-		
	1	1	0	1	0	0	0	0	X	1	1	D013	D113	D213	0			
	1	1	0	1	0	1	0	0	X	1	1	D013	D113	D213	1			

♦ PABX·MSM6914 ♦

					I	nput							Outpu	ıt			
S03	S02	S01	Soo	Eo	PO					MIN	Y00	Y10	Y20	PER0	РТ	Yo	
S13	S12	S11	S10	E1	P1	SEL O	OF14	MSEL	00	01	Y01	Y11	Y21	PER1	РТ	Y 1	Re- mark
S23	S22	S21	S20	E2	P2	SELO	SEL1	MOEL	MÍN	MIN	Y02	Y12	Y22	PER2	РТ	Y2	
S33	S32	S31	S 30	E3	Рз				20	21	Y03	Y03 Y13 Y23		PER3	РТ	Yз	
1	1	1	0	0	0	0	0	х	1	1	D014	D114	D214	0			
1	1	1	0	0	1	0	0	x	1	1	D014	D114	D214	1			1-clock delay
1	1	1	1	0	0	0	0	x	1	1	D015	D115	D215	1	No	te 3	inside of LSI
1	1	1	1	0	1	0	0	x	1	1	D015	D115	D215	0			
х	x	х	х	1	х	1	0	x	1	1	1	1	1	Note 2			
0	0	0	0	0	0	1	0	x	1	1	D000	D100	D200	1			
0	0	0	0	0	1	1	0	x	1	1	D000	D100	D200	0			3-clock delay
							-										inside of LSI
1	1	1	1	0	0	1	0	x	1	1	D015	D115	D215	1			
1	1	1	1	0	1	1	0	х	1	1	D015	D115	D215	0			
x	x	x	x	1	x	0	1	x	1	1	1	1	1	Note 2			
0	0	0	0	0	0	0	1	х	1	1	D000	D100	D200	1			
0	0	0	0	0	1	0	1	x	1	1	D000	D100	D200	0			4-clock delay
			1											 			inside of LSI
1	1	1	1	0	0	0	1	x	1	1	D015	D115	D215	1			
1	1	1	1	0	1	0	1	x	1	1	D015	D115	D215	0		ļ	

X: don't care Irrespective of 1/0 condition

Note 1: Function Table (1) shows the case of selection of these input pins. Note 2: Numbers of "1" on $S_{xo} \sim S_{x3}$, Ex and Fx determines PERx

The number of "1"s Sx0 ~ Sx3, Ex and Fx	PERx
0, 2, 4, 6	"1"
1,3,5	"0"

Note 3: Numbers of "1" on Doxx, D1xx and D2xx determines PTY

The number of "1" on D0xx , D1xx and D2xx	PERx
0, 2	"0"
1,3	"1"

FUNCTION TABLE (2)

						Input							Out	put		
S 00	S10	S20	S30	Eo	Po				MINoo	MIN01	Y00	Y01	Y02	Y03	PTY0	Remark
~	~	~	~	~	~	SELO	SEL1	MSEL	MIN10	MIN11	Y10	Y11	Y12	Y13]~	Remark
S03	S13	S23	S33	Ез	Рз				MIN20	MIN21	Y20	Y21	Y22	Y23	PTY3	
х	х	х	х	1	х	x	х	х	1	1	1	1	1	1	1	
х	х	х	х	1	х	х	х	0	0	1	0	1	1	1	l t	
X	х	х	x	1	x	x	х	0	1	0	1	0	1	1		
x	х	х	x	1	x	х	х	0	0	0	0	0	1	1	Note 4	
x	х	х	х	1	х	х	х	1	0	1	1	1	0	1		
x	х	X	х	1	х	х	х	1	1	0	1	1	1	0		
x	х	x	х	1	х	х	х	1	0	0	1	1	0	0		

X: Irrespective of 1/0 condition

♦ PABX·MSM6914 ♦-


- Note 4: These are determined as follows.
 - In case of MSEL = "0". PTYo is determined by the numbers of "1" on MINoo ~ MIN2O, while PTY1 is determined by the numbers of "1" on MIN01 ~ MIN21. PTY2 and PTY3 are constantly "1".


Numbers on "1" of MIN00 ~ MIN21	ΡΤΥο
0, 2	"0"
1,3	"1"


Numbers on "1" of MIN01 ~ MIN21	PTY1
0, 2	"O"
1,3	"1"

2) In case of MSEL = "1". PTYo and PTY1 are constantly "1". PTY2 is determined by the numbers of "1" on MINoo ~ MIN20, while PTY3 is determined by the numbers of "1" on MIN01 ~ MIN21.

TIMING CHART








Note 1: Axsn is the value when Dxxx is selected at Sxx=Sn.

E, DIGITAL SIGNAL PROCESSOR



OKI semiconductor **MSM77C20**

DIGITAL SIGNAL PROCESSOR

GENERAL DESCRIPTION

The MSM77C20 is an LSI designed for the purpose of digital signal processing in the field of speech processing and telecommunications.

Since this LSI is the one-chip microcomputer contained the ROM, RAM, ALU, and multiplier, it is applicable to different systems by re-writing contents of the program MASK ROM.

FEATURES

- Instruction cycle
 - : 250 ns Instruction ROM

FUNCTIONAL BLOCK DIAGRAM

- Data ROM
- Data RAM


•

- Multiplier
- : 512 words \times 23 bits : 512 words \times 13 bits : 128 words × 16 bits
- : 16 bits \times 16 bits = 31 bits
- Input/Output • Parallel Port Serial Ports DMA transfer
- CPU interface 8080 series
- 5 V single power supply
- 3-micron CMOS
- 28-pin ceramic DIP
- 28-pin plastic DIP

ADDRESS POINTER ADDRESS INSTRUCTION DATA RAM ROM ROM SELECT SELECT PC REG. REG. MULTIPLIER STACK BUSA16 Lower bits Higher bits SELECT BUSB16 PARALLEL PORTS SHIFT P Q FLAG REG. ALU SERIAL PORTS ACC A ACC B REG.

♦ SIGNAL PROCESSOR MSM77C20 ♦

PIN CONFIGURATION



PIN DESCRIPTION

Symbol	Description	Туре	Function
Do ~ D7	Data bus	1/0	Bi-directional port used to transfer data between the DR or SR register and the external data bus.
RD	Read	1	Control signal to read out the data stored in the DR or SR register. When this signal and the CS or DACK signal become active-low, the D0 to D7 are put into the output state.
WR	Write	I	Control signal to write external data into the DR register. When this signal and the CS or DACK signal become active-low, the Do to D7 are put into the input/output enable state.
CS	Chip select	I	Used along with the RD or WR signal. When this signal becomes active-low, the Do to D7 are put into the input/output enable state.
Ao	DR/SR register select signal	I	Signal to select the DR or SR register when reading out the data. When this signal is set to "1" and the SR register to "0", the DR register is selected.
RST	Reset	1	When this signal is set to "1" (at least 4 clocks should be input), the internal program counter, etc. are initialized.
DACK	DMA acknowledge	I	Control signal to transfer data between the DR register and external units in the DMA mode, and input the signal indicating that the DMA cycle is permitted.
DRQ	DMA request	0	Signal to request the DMA transfer to external units when data is transferred in the DMA mode.
P0, P1	Ports 0 and 1	0	General-purpose port output assigned to the SR register.



◆ SIGNAL PROCESSOR·MSM77C20 ◆

PIN DESCRIPTION (CONT.)

Symbol	Description	Туре	Function
INT	Interrupt	I	When this signal is changed from "0" to "1" (at least 8 clocks should be input) during the interruptible state (specified by the SR register), the program jumps to the interrupt address and the interrupt processing is executed.
SI	Serial input	I	The serial data is input by being synchronized with the SCK clock rising edge.
SIEN	Serial input enable	I	Signal to control whether or not to input the serial data. When this signal is set to "1", the serial data is not stored.
SO	Serial output	Tri- state	The serial data is output by being synchronized with the SCK clock falling edge.
SOEN	Serial output enable	I	Signal to control whether or not to output the serial data. When this signal is set to "1", the SO is put into the high-impedance state.
SORQ	Serial output request	0	When data is set to the serial output register (SO register), this signal is put into "1". When data with the specified number of bits (specified by the SR register) is output, this signal is put into "0".
SCK	Serial clock	1	Clock to synchronize the serial data. The serial data is input or output by being synchronized with this clock.
CLK	Clock	I	Clock to operate this chip.

INSTRUCTION

INSTRUCTION FORMAT

										Instr	uctio	n Re	giste	r									
Instruction	। 22	 21	І 20	і 19	۱ 18	 17	1 16	І 15	۱ 14	і 13	۱ 12	 11	і 10	1 9	1 8	 7	 6	 5	1 4	 3	 2	1 1	 0
OP (Operation and Move)	00)	F S E L	5	ALU				A S E L	DF	۲L	DPH.M			R P D E C	SRC			DST				
RET (Return)	01		F	S E		ALU				DI	۶L	L DPH.M					SI	9C			DS	т	
JUMP (Jump)	10)				BRA	NCH	ł		JMF						IPA							
LDI (Immediate Data Load)	11									I	D	,									DS	ST	

♦ SIGNAL PROCESSOR·MSM77C20 ♦-

INSTRUCTION FIELD

• ALU P-Port Selection Field (OP, RET)

	PS	EL	
Mnemonic	І 20	l 19	Description
RAM	0	0	RAM
IDB	0	1	Internal data bus (*1)
м	1	0	M register
N	1	1	N register

*1 Indicates the contents of registers specified in SRC field.

Note: These fields are effective only when ALU instructions are OR, AND, XOR, SUB, ADD, SBB, and ADC.

• ALU Operation Field (OP, RET)

		AI	LU		
Mnemonic	І 18	І 17	ا 16	І 15	Description
NOP	0	0	0	0	No operation
OR	0	0	0	1	$(ACC) \vee (P) \rightarrow (ACC)$
AND	0	Ö	1	0	(ACC) Λ (P) \rightarrow (ACC)
XOR	0	0	1	1	(ACC) V (P) → (ACC)
SUB	0	1	0	0	$(ACC) - (P) \rightarrow (ACC)$
ADD	0	1	0	1	$(ACC) + (P) \rightarrow (ACC)$
SBB	0	1	1	0	$(ACC) - (P) - (C) \rightarrow (ACC)$
ADC	0	1	1	1	(ACC) + (P) + (C) → (ACC)
DEC	1	0	0	0	$(ACC) - 1 \rightarrow (ACC)$
INC	1	0	0	1	$(ACC) + 1 \rightarrow (ACC)$
СМР	1	0	1	0	$(\overline{ACC}) \rightarrow (ACC)$
SHR1	1	0	1	1	
SHL1	1	1	0	0	
SHL2	1	1	0	1	
SHL4	1	1	1	0	· · · · · · · · · · · · · · · · · · ·
XCHG	1	1	1	1	

Note: P: ALU P-port input selected by PSEL fields

C: Carry flag of FLAG register that is not selected by ASEL bit.

V: OR.

 $\Lambda: \mathsf{AND}$

★: Exclusive OR

• Accumulator Selection Field (OP, RET)

Mnemonic	ASEL I 14	Description
ACCA	0	Accumulator A
ACCB	1	Accumulator B

• DP Operation and Modify Field (OP, RET)

	D	PL					
Mnemonic	і 13	l 12	Description				
DPNOP	0	0	No operation				
DPINC	0	1	Increment DPL				
DPDEC	1	0	Decrement DPL				
DPCLR	1	1	Clear DPL				

		DPH.M		
Mnemonic	I I 11 10		। 9	Description
MO	0	0	0	(DP6 DP5 DP4) V (0 0 0)
M1	0	0	1	(DP6 DP5 DP4) V (0 0 1)
M2	0	1	0	(DP6 DP5 DP4) V (0 1 0)
M3	0	1	1	(DP6 DP5 DP4) ∀ (0 1 1)
M4	1	0	0	(DP6 DP5 DP4) V (1 0 0)
M5	1	0	1	(DP6 DP5 DP4) ∀ (1 0 1)
M6	1	1	0	(DP6 DP5 DP4) V (1 1 0)
M7	1	1	1	(DP6 DP5 DP4) V (1 1 1)

• RP Decrement Field (OP, RET)

	RPDEC					
Mnemonic	 8	Description				
RPNOP	0	No operation				
RPDEC	1	Decrement RP				

♦ SIGNAL PROCESSOR·MSM77C20 ♦

• Source Register Field (OP, RET)

		SF	SC						
Mnemonic	 7	 6	 5	 4	Description				
NON	0	0	0	0	No register				
Α	0	0	0	1	Accumulator A				
В	0	0	1	0	Accumulator B				
TR	0	0	1	1	TR register				
DP	0	1	0	0	DP register				
RP	0	1	0	1	RP register				
RO	0	1	1	0	RO register				
SGN	0	1	1	1	SGN register				
DR	1	0	0	0	DR register				
DRNF	1	0	0	1	DR register (*1)				
SR	1	0	1	0	SR register				
SIM	1	0	1	1	SI register (1st → MSB) (*2)				
SIL	1	1	0	0	SI register (1st → MSB) (*3)				
к	1	1	0	1	K register				
L	1	1	1	0	L register				
MEM	1	<u>,</u> 1	1	1	RAM				

*1 The contents of DR register are output to the internal bus, however in the case of NON DMA mode, RQM flag is not set, and in the case of DMA mode, DRQ flag is not set.

*2 The first bit of serial data (ex. 16 bit data) is output to the bit "15" of the internal bus, and the last bit to the bit "0".

*3 The first bit of serial data (ex. 16 bit data) is output to the bit "0" of the internal bus, and the last bit to the bit "15".

• Destination Register Field (OP, RET, LDI)

		D	ST		
Mnemonic	 3	 2	 1	 0	Description
@ NON	0	0	0	0	No register
@ A	0	0	0	1	Accumulator A
@ B	0	0	1	0	Accumulator B
@ TR	0	0	1	1	TR register
@ DP	0	1	0	0	DP register
@ RP	0	1	0	1	RP register
@ DR	0	1	1	0	DR register
@. SR	0	1	1	1	SR register
@ SOL	1	0	0	0	SO register
@ SOM	1	0	0	1	SO register (LSB \rightarrow 1st) (*1)
@ K	1	0	1	0	K register
@ KLR	1	0	1	1	KLR (*3)
@ KLM	1	0	1	0	KLM (*4)
@ L	1	1	0	1	L register
@ NON	1	1	1	0	No register
@ MEM	1	1	1	1	RAM

*1 The serial data is output successively starting from the bit "0" of internal bus.

*2 The serial data is output successively starting from the bit "15" of internal bus.

*3 The data on internal data bus is set to K register, and the output of RO register to L register.

*4 The contents in the RAM address, specified by DP6=1 that is (1, DP5, DP4, DP3, DP2, DP1, DP0), set to K register, and the data on internal data bus to L register.

♦ SIGNAL PROCESSOR MSM77C20 ♦-

BRANCH Field (JUMP)

				BR	ANCH							
Mnemonic [®]	ا 20	l 19	І 18	І 17	І 16	і 15	І 14	І 13	Description			
JMP	1	0	0	0	0	0	0	0	Unconditional			
CALL	1	0	1	0	0	0	0	0	Unconditional			
JNCA	0	1	0	0	0	0	0	0	CA=0			
JCA	0	1	0	0	0	0	0	1	CA=1			
JNCB	0	1	0	0	0	0	1	0	CB=0			
JCB	0	1	0	0	0	0	1	1	CB=1			
JNZA	0	1	0	Q	0	1	0	0	ZA=0			
JZA	0	1	0	0	0	1	0	1	ZA=1			
JNZB	0	1	0	0	0	1	1	0	ZB=0			
JZB	0	1	0	0	0	1	1	1	ZB=1			
JNOVAO	0	1	0	0	1	0	0	0	OVA0=0			
JOVA0	0	1	0	0	1	0	0	1	OVA0=1			
JNOVBO	0	1	0	0	1	0	1 ′	0	OVB0=0			
JOVB0	0	1	0	0	1	0	1	1	OVB0=1			
JNOVA1	0	1	0	0	1	1	0	0	OVA1=0			
JOVA1	0	1	0	0	1	[`] 1	0	1	OVA1=1			
JNOVB1	0	1	0	0	1	1	1	0	OVB1=0			
JOVB1	0	1	0	0	1	1	1	1	OVB1=1			
JNSA0	0	1	0	1	0	0	0	0	SA0=0			
JSA0	0	1	0	1	0	0	0	1	SAO=1			
JNSB0	0	1	.0	1	0	0	1	0	SB0=0			
JSB0	0	1	0	1	0	0	1	1	SB0=1			
JNSA1	0	1	0	1	0	1	0	0	SA1=0			
JSA1	o	1	0	1	0	1	0	1	SA1=1			
JNSB1	o	1	0	1	0	1	1	0	SB1=0			
JSB1	0	1	0	1	. 0	1	1	1	SB1=1			
JDPLO	0	1	0	1	1	0	0	0	DPL=0			
JDPLF	0	1	0	1	1	0	0	1	DP _L =F (HEX)			
JNSIAK	0	1	0	1	1	0	1	0	SIACK=0			

1

				BR	ANCH				Description		
Mnemonic	 20	l 19	۱ 18	۱ 17	І 16	l 15	۱ 14	1 13			
JSIAK	0	1	0	1	1	0	1	1	SIACK=1		
JNSOAK	0	1	0	1	1	1	0	0	SO ACK=0		
JSOAK	0	1	0	1	1	1	0	1	SO ACK=1		
JNRQM	0	1	0	1	1	1	1	0	RQM=0		
JRQM	0	1	0	1	1	1	1	1	RQM=1		

Note: The values of BRANCH field except the ones listed in the Table shall be unusable.

• JMPA Field (JUMP)

			JN	1PA fie	ld								
І 12	 11	І 10	 9	। 8	 7	1 6	 5	 4	Jump address				
0	0	0	0	0	0	0	0	0	"0" address is specified as the jump address.				
0	0	0	0	0	0	0	0	1	"1" address is specified as the jump address.				
0	0	0	0	0	0	0	1	0	"2" address is specified as the jump address.				
				2					2				
1	1	1	1	1	1	1	1	1	"511" address is specified as the jump address.				

• ID Field (LDI)

ID field																
। 20	l 19	І 18	І 17	І 16	І 15	۱ 14	І 13	І 12	 11	І 10	 9	 8	 7	۱ 6	l 5	HEX
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002
}														2		
1	1	1	1	1	1	1	1	1	1	1	1	1	° 1	1	· 1	FFFF

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol Conditions		Limits	Unit
Supply Voltage	Vcc		-0.5~+7.0	v
Input Voltage	v _{IN}	GND Basis	-0.5~Vcc+0.5	v
Output Voltage	VOUT	GIND Dasis	-0.5~Vcc+0.5	v
Storage Temperature	Tstg		-65~+150	°C
Power Dissipation	Pd	Ta=25°C	1.0	w

OPERATING RANGE

Parameter	Symbol	Min	Тур	Max	Unit	Remark
Supply Voltage	Vcc	4.75	5	5.25	v	
Operating Temperature	Тор	-10	25	70	°C	•
	Vee	2.2	-	Vcc+0.3	v	
High Input Voltage	VIH	3.5	-	Vcc+0.3	v	CLK
	N.	-0.3	-	0.80	V	
Low Input Voltage	VIL	-0.3	-	0.45	V	CLK



DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, Ta = -10 \sim 70^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Low Output Voltage	V _{OL}	I _{OL} =2 mA	-	-	0.45	Ý
High Output Voltage	V _{OH}	I _{OH} =-400μA	2.4	-		v
Input Leak Current	ILI I	0 ≦V _{IN} ≦Vcc	-10	-	10	μA
Output Leak Current	ILO	0 ≦V _{OUT} ≦Vcc	-10	-	10	μA
CLK, SCK Capacitance	Cφ		-	-	20	pF
Input Capacitance	C _{IN}	fc=1 MHz	-	-	10	pF
Output Capacitance	COUT		-	-	20	pF
Current Consumption	lcc	Tcyc=122 nS	-	24	40	mA

AC CHARACTERISTICS

 $(Vcc = 5V \pm 5\%, Ta = -10 \sim 70^{\circ}C)$

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
CLK cycle time	φCY		122	-	2000	ns
CLK pulse width	φD		60	-	-	ns
CLK rise time	φr	Voltage at timing		-	10	ns
CLK fall time	φf	measurement point = 1.0V & 3.0V	_	-	10	ns
A0, \overline{CS} , and \overline{DACK} setup to RD \downarrow	^t AR		0	-	-	ns
A0, CS and DACK hold after RD †	^t RA		0	-	-	ns
RD pulse width	^t RR		250	-	-	ns
Data access from RD1	^t RD	C _L = 100 pF	-	-	150	ns
Data bus float after RD †	^t DF	C _L = 100 pF	10	-	100	ns
A0, \overline{CS} , and \overline{DACK} setup to \overline{WR}	t _{AW}		0	-	-	ns
A0, \overline{CS} , and \overline{DACK} hold after \overline{WR}	twa		0	-	-	ns
WR pulse width	tww		250	-	-	ns
Data setup to ₩R↑	tDW		150	_	-	ns
Data hold after ₩R↓	twp		0	-	-	ns
RD and WR recovery time between controls	t _{RV}		250	-	-	ns
DRQ output delay	t _{AM}	$C_{L} = 100 pF$	-		150	ns
DACK input delay	^t DACK		1	-	_ ·	φD
DACK pulse width	t _{DD}	16 bit transfer	250	_	50000	ns
SCK cycle time	tSCY		480	_	DC	ns
SCK pulse width	^t scк	an a	230	-	-	ns
SCK rise time	^t rSC		-	-	20	ns
SCK fall time	^t fSC		-	-	20	ns
SORQ output delay	^t DRQ	C _L = 100 pF	30	-	150	ns
SOEN setup to SCK	tsoc		50	-	-	ns
SOEN hold after SCK	tcso		30	-	-	ns
SO output delay	^t DCK		-	-	150	ns
SO active after SCK1 (controlled by SORQ)	^t DZRQ		20	_	300	ns
SO active after SCK1	t _{DZSC}	ngan gin kan panga di melakan pang pangan di anta kan mendari kati kati kan mendari kati kati kan menda	20	-	300	ns

♦ SIGNAL PROCESSOR·MSM77C20 ♦


Parameter	Symbol	Condition	Min	Тур	Мах	Unit
SO active after SOEN1	tDZE		20		180	ns
SO float after SOEN↑	tHZE		20	_	200	ns
SO float after SCK1	tHZSC		20		300	ns
SO float after SCK† (controlled by SORQ)	tHZRQ	•	70	-	300	ns
SIEN and SI setup to SCK †	tDC		55	-	-	ns
SIEN and SI hold after SCK †	tCD		30	-	-	ns
Port output delay	tDP		_	-	φCY+ 150	ns
RST pulse width	tRST		4	_	-	φCY
INT pulse width	tINT		8	-	-	φCY

Note 1: Voltage at AC timing measurement point


 $V_{IL} = V_{OL} = 0.8 V$ $V_{IH} = V_{OH} = 2.2 V$

Note 2: AC test input waveform


0.45 -




Note 3: Output HZ and DZ test load circuit




Note 4: Voltages at HZ and DZ timing measurement points




TIMING DIAGRAM




♦ SIGNAL PROCESSOR MSM77C20 ♦



Ⅲ-E-16





OKI semiconductor MSM6992

HIGH PERFORMANCE DIGITAL SIGNAL PROCESSOR

GENERAL DESCRIPTION

The MSM6992 is a very high performance general purpose 22-bit floating-point digital signal processor (DSP). The MSM6992 is fabricated by using OKI's low power consumption CMOS silicon gate technology.

The MSM6992 is capable of high-speed execution of floating-point arithmetic operations (16-bit mantissa and 6-bit exponent part) and 16-bit fixed-point arithmetic operations. Devices will be available with 125nS & 100nS machine cycle time.

The MSM6992 incorporates a 1K-word \times 32-bit programmable ROM and two 128-word \times 22 bit data RAMs that can alos be used as a single page of 256 words.

The program and data memories can both be expanded externally up to 64K words via dedicated data and address lines.

The MSM6992 is capable of functioning in the master mode as a multiprocessor or in the slave mode as a microcomputer I/O processor, hence this device can be readily incorporated into large scale systems with highly flexible system configurations.


Major MSM6992 applications include analysis for speech recognition and speech analysis/synthesis in speech processing equipment, high speed modems, codec, and echo cancellers in communication equipment. This device can also be effectively used for meter control, robotics and in audio equipment.

FEATURES

- Instruction cycle 100nS/125nS
- Arithmetic formats
 Floating-point arithmetic
 16E6
 Fixed-point arithmetic
 16-bit
 Logical arithmetic
 22-bit
- Built-in 1K-word × 32-bit instruction RAM (Also usable as data ROM)
- Built-in 1K-word \times 32-bit instruction ROM
- 32-bit wide horizontal microinstruction

- 64K-word program memory area
- 64K-word data memory area
- Multiprocessor interface
- Microcomputer interface (8-bit & 16-bit)
- DMA controller connection capability
- Maximum 15-bit shift function (left or right)
- Double loop function
- +5V power supply
- Low power consumption, 400 mW
- 132-pin ceramic PGA package
- 2µm silicon gate CMOS





PIN CONFIGURATION

40 39 39 41 86 6 42 87 1 43 88 1 43 88 1 44 89 1 43 88 1 44 90 1 44 90 1 45 90 1 46 91 1	○ ○ ○ 38 37 36 ○ ○ ○ 85 84 83 ○ ○ ○ 24 123 122 ○ ○ ○ 24 123 122 ○ ○ ○ 25 ○ ○ 127 ○ ○ 25 ○ ○ 226 ○ ○ 226 ○ ○ 228 ○ ○ 229 ○ 29	0 0 35 34 0 0 82 81 0 0 121 120 (TOP	O O 33 32 O O 80 79 O O 119 118	0 0 31 30 0 0 78 77 0 0 117 110	29 〇 76 〇	0 28 0 75 0 74 0 73 0 72 0 71 0 70 69	02020202020202020202
0 0 48 93 1 0 0 49 94 1 0 0 50 95 1	0 130 0 131 0 132	Incorrect ins prevention p	in		0 109 0 108 0 107	68 67 66	0 19 0 18 0 17
51 96	0 0 0 97 98 99	0 0 100 101	O O 102 103	0 C	5 106	0 65	0 16
52 53	0 0 0 54 55 56	0 0 57 58	O O 59 60	O C	63	0 64	0 15
	0 0 0 3 4 5	0 0 6 7	0 0 8 9	O C		O 13	0 14

Pin No.	Pin name	I/O	Pin No.	Pin Name	1/0	Pin No.	Pin name	1/0	Pin No.	Pin Name	1/0
1	DREQ	0	34	D18	1/0	67	PD5	I	100	TA	0
2	PSA0	1	35	D15	1/0	68	PD3	I	101	PD28	I
3	CLK0	0	36	D13	I/O	69	PAO	0	102	PD25	1
4	*	Ι	37	D10	1/0	70	PA1	0	103	PD21	I
5	IM	ł	38	D8	I/O	71	PA4	0	104	PD17	I
6	PD30	I	39	D5	1/0	72	PA6	0	105	PD15	I
7	PD29	I	40	NC		73	PA8	0	106	PD13	I
8	GND	-	41	D2	1/0	74	GND	-	107	PD10	I
9	PD24	I	42	GND	-	75	PA15	0	108	PD7	I
10	PD22	I	43	A2	0	76	IPTO	I	109	PD4	1
11	PD19	I	44	VCC	-	77	*	I	110	PD0	I
12	VCC	-	45	A6	0	78	*	1	111	PA2	0
13	PD14	I	46	A7	0	79	OF0	0	112	VCC	-
14	NC	-	47	NC	-	80	GND	-	113	PA9	0
15	PD11	I	48	A12	0	81	D17	I/O	114	PA11	0
16	PD8	I	49	A14	0	82	D14	I/O	115	PA14	0
17	PD6	1	50	RD	1/0	83	D11	1/0	116	IPT1	I
18	GND	_	51	BREQ	0	84	VCC	-	117	VCC	-
19	PD2	I	52	DACK	1	85	D7	1/0	118	OF1	0
20	PD1	I	53	CS	1	86	D3	1/0	119	D19	1/0
21	NC	-	54	VCC	-	87	DO	1/0	120	D16	1/0
22	PA3	0	55	MCLKO	I	88	AO	0	121	D12	I/O
23	PA5	0	56	RST	I	89	A3	0	122	D9	1/0
24	PA7	0	57	PD31	1	90	A5	0	123	D6	1/0
25	PA10	0	58	PD27	I	91	A9	0	124	D4	1/0
26	PA12	0	59	PD26	1	92	A10	0	125	D1	1/0
27	PA13	0	60	PD23	I	93	A13	0	126	A1	0
28	IPT2	I	61	PD20	I	94	IF1	1	127	A4	0
29	*	I	62	PD18	I	95	GND	-	128	A8	0
30	IFO	I	63	PD16	I	96	BACK	1	129	A11	0
31	*	I	64	PD12	1	97	NC	-	130	A15	0
32	D21	1/0	65	PD9	1	98	PSA1	1	131	WR	1/0
33	D20	I/O	66	NC	I	99	MCLK1	1	132	IORQ	0
			L			J			L		

Note: Pins marked by an * must be connected to ground.

PIN DESCRIPTION

Pin symbol	I/O				Function					
PA 15 ~ PA 0	0	 These 	e pins ac	y address output pins ddress external program address goes to zero.	memory.					
PD31~PD0	I		Program memory data input pins ● Input to external program memory data.							
IM	I	 This for 	 Internal ROM selector input pin This signal is used to select between internal or external program memory. for internal program mode IM="1" for external program mode IM="0" 							
A 15 ~ A0	O (3-state)	Data me ● Desig	emory ac gnates th	ldress output pins ne external data memory	and external I/C address	es.				
D21~D0	I/O (3-state)			ata input/output pins and output of external d	ata memory, microproces	ssor, or I/O bus data.				
IPT 2, 1, 0	I	 Interr Interr regis mem 	upts ac upts are ter and f ory addr		vel is greater than interrun ding to interrupt level is p					
IF1~IF0	i			flag pins flag in IFR register.						
OF1~OF0	1		al outpu ut of OF	it flag pins R latch.						
RD	I/O (3-state)	Outp mode	ut of extended	•	w) /O device read control sig host MPU and other DSPs	-				
WR	I/O (3-state)	 Outp mode 	ut of extended		w) /O device write control sig host MPU and other DSP	5				
CS	1	● MSM	6992 İs	ut pin (active low) in slave mode when this ₀) is enabled.	signal is active and the ir	nput/output data.				
PSA1~PSA0	1	• INR/0	OUTR po	ess input pin orts connected to data in ta bit length when MSM6	put/output pins are selec 1992 is in slave mode.	cted according to the				
		PSA1	PSA0		Host CPU					
		PSAT	PSAU	8-bit	16-bit	MSM6992				
		0	0	INR 21~16 OUTR 21~16 ↔D₅~D₀	INR 21~16 OUTR 21~16 ↔D₅~D₀	INR 21~0 OUTR 21~0 ↔D21~D0				
		0	0 1 INR 15~8 +D1~D0 INR 15~0 +D15~D0 OUTR 21~0 +D21~D0 OUTR 15~8 +D1~D0 OUTR 15~0 +D15~D0 OUTR 21~0 +D21~D0							
		1	1 0 INR 7~0 OUTR 7~8 +D1~D0 NOP INR 21~0 OUTR 21~0 +D21~D0							
		1	1	NOP	NOP	INR 21~0 OUTR 21~0 ↔D ₂₁ ~D ₀				
				······································						

♦ SIGNAL PROCESSOR·MSM6992 ♦-

PIN DESCRIPTION (CONT.)

Pin symbol	1/0	Function
IORQ	O (3-state)	 I/O request output pin This signal indicates whether the write or read operation is with respect to external data memory or I/O device. I/O request when IORQ = "1" Data memory request when IORQ = "0"
BREQ	0	 Bus request output pin (active low) Signal to request external data bus. Access requests passed to external devices are invalid when this DSP is accessed by external MPU (CS = "0").
BACK	I	 Bus acknowledge input pin (active low) Signal to indicate that external data bus is available. The DSP has access to bus if request signal is sent to external device (BREQ = "0") and the BACK signal is active, that is, a full "hand shake" must take place.
DREQ	0	 DMA request output pin (active low) Data transfer request signal for data transfer between external memory and the DSP when in DMA mode. DREQ is reset after transfer of one word of data has been completed to maximize utilization of system bus.
DACK	1	DMA acknowledge input pin (active low) • Input signal indicating DMA cycle is enabled by external DMA control.
ТА	0	Table data access indicator • TA = "1" when data is read from the program memory.
RST	1	 Reset input pin (active low) This signal initializes all internal states of DSP. The reset signal must be applied for a period greater than one machine cycle. If reset input signal is applied for more than five machine cycles, internal clock synchronization is effected in addition to internal initialization.
MCLK0,1	1	Master clock input pin • Master clock obtained by input of external clock (50 ±10% duty) with frequency four times the machine cycle
CLKO	0	Internal system clock output pin
V _{CC}	-	+5V power supply pin
GND	_	Ground pin

ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings

Parameter	Symbol	Conditions	Limit	Unit
Supply voltage	V _{CC}		$-0.5 \sim +7.0$	v
Input voltage	V _{IN}	GND Basis	$-0.5 \sim V_{CC} + 0.5$	v
Output voltage	VOUT	GIND BASIS	$-0.5 \sim V_{CC} + 0.5$	v
Storage temperature	Tstg		-65 ~ +150	°C
Power dissipation	Pd	Ta = 25°C		w

Operating Range

Parameter	Symbol	Min	Тур	Мах	Unit
Supply voltage	V _{CC}	4.75	5.00	5.25	v
Operating temperature	Тор	0	25	70	°C
"H" input voltage	VIH	2.2		V _{CC} +0.3	v
"L" input voltage	VIL	-0.3		0.8	v

DC Characteristics

 $(V_{CC} = 5V \pm 5\%, Ta = 0 \sim 70^{\circ}C)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input leak current	1LI	0≦V _{IN} ≦V _{CC}	-10		10	μA
Output leak current	^I LO	0≦V _{OUT} ≦V _{CC}	-10		10	μA
"H" output current	VOH	$I_{OH} = -400 \mu A$	2.4			v
"L" output current	VOL	I _{OL} = 2.0mA			0.4	v
Stand-by supply current	lccs	o≦vi≷vcc		15		mA
Operation supply current	Icco	tøMC=31.25nS		80		mA

Capacitance

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C _{IN}	£ _ 11411-			10	pF
Output capacitance	COUT	f = 1 MHz			20	pF

♦ SIGNAL PROCESSOR·MSM6992 ♦-

AC Characteristics


Clock Timing

```
(Ta = 0 \sim 70°C, V<sub>DD</sub> = 5V \pm5%)
```


Symbol	Parameter	Condition	Min	Тур	Мах	Unit
^t φMC	MCLK cycle time		31.25	_	DC	ns
^t øMH	MCLK high level pulse width		13		-	ns
t _{φML}	MCLK low level pulse width		13	-	-	ns
^t φMr	MCLK rise time	Voltage at timing measurement	-	_	5	ns
^t φMf	MCLK fall time	point = 0.8V & 2.2V	-	_	5	ns
t _∕ C	CLK0 cycle time		125	-	-	ns
^t øH	CLK0 high level pulse width		T-10	-	-	ns
t _{φL}	CLK0 low level pulse width		3T-20	-	-	ns
t _{ør}	CLK0 rise time	Voltage at timing measurement	-	_	10	ns
t _{øf}	CLKO fall time	point = 0.8V & 2.2V	_	-	10	ns
^t RSTS	RST set-up to MCLK↓		10	-	_	ns
^t RSTH	RST hold after MCLK↓		10		_	ns
^t RSTW	RST pulse width		2tøMC [*] 4tøMC	-	_	ns

 $T=t_{\phi C/4}$ * Refer to User's Manual.

Note 1: AC test input waveform







Symbol	Parameter	Condition	Min	Тур	Мах	Unit
^t PAD	$PA_{15} \sim PA_0$ output delay		-	_	55	ns
^t PAH	$PA_{15} \sim PA_0$ hold after CLKO		-5	_	-	ns
^t PDS	PD $_{31}$ \sim PD $_0$ set-up to CLKO \downarrow		24	-	-	ns
^t PDH*	PD₃1 ~ PD₀ hold after CLKO↓		Т	-	-	ns
^t TAD	TA Output delay		-	-	60	ns
^t TAH	TA hold after CLKO		-	-	40	ns

External Instruction Operation

* When using MSM6992 at low speed, it is necessary to latch memory output once to satisfy hold time.

Write/Read Operation (Master mode)

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
t _{AD}	A 15 ~ Ao delay		-	-	50	ns
^t AH	A 15 \sim Ao hold after CLKO J		-5	-	-	ns
twa	A 15 \sim Ao hold after WR \uparrow		-15		-	ns
twrd	WR output delay		-	-	T+20	ns
tWRH	WR hold after CLKO↓		_	_	20	ns
tww	WR pulse width		3T-20	—	-	ns
tDOD	D ₂₁ ~ D ₀ output delay	CL=100pF	-	_	T+40	ns
^t DOH	$D_{21} \sim D_0$ hold after CLKO	CL=100pF	0	_	-	ns
tRDD	RD output delay CLKO↓		-	_	T+20	ns
^t RDH	RD hold after CLKO↓		-	-	20	ns
tRR	RD pulse width		3T-20	_	-	ns
tDIS	$D_{21} \sim D_0$ set-up to CLKO	CL=100pF	35	_	-	ns
^t DIH	$D_{21} \sim D_0$ hold after CLKO	C _L =100pF	0	-	-	ns
^t IOQD	IORQ output delay		-	-	60	ns
^t IOQH	IORQ hold after CLKO↓		-	-	40	ns

♦ SIGNAL PROCESSOR MSM6992 ♦

						·
Symbol	Parameter	Condition	Min	Тур	Мах	Unit
^t AR	\overline{CS} , PSA 0, 1 setup to \overline{RD}		0	-	-	ns
^t RA	CS, PSA₀, 1 hold after RD↑		20	— .	-	ns
t _{RR}	RD pulse width		50	-	· _	ns
^t RD	$D_{21} \sim D_0 access from \overline{RD} \downarrow$	C _L =100pF	-	-	60	ns
^t DF	$D_{21} \sim D_0$ float after \overline{RD} †	CL=100pF	10	-	100	ns
tAW	CS, PSA₀, 1 setup to WR↓		20	—	-	ns
tWA	\overline{CS} , PSA 0, 1 hold after \overline{WR}		20	_	—	ns
tww	WR pulse width		50	-	-	ns
^t DW	$D_{21} \sim D_0$ setup to \overline{WR}	CL=100pF	20	-	-	ns
twD	$D_{21} \sim D_0$ hold after \overline{WR}	CL=100pF	30	-	-	ns
tcs	CS setup to CLKO↓		40	-	-	ns
^t CH	CS hold after CLKO↓		0	_	_	ns
tDS	$D_{21} \sim D_0$ setup to CLKO J	CL=100pF	40	-	-	ns
^t DH	$D_{21} \sim D_0$ hold after CLKO \downarrow	CL=100pF	0	_	_	ns

Read/Write Operation (Slave mode)

Π

DMA Write/Read Operation

Symbol	Parameter	Condition	Min	Тур	Max	Unit
^t DRQ	DREQ output delay (CLKO↓)		-	-	30	ns
^t AKQ	DREQ output delay (DACK↓)		_	-	8T+30	ns
tAKS	DACK setup to CLKO		30	_	_	ns
^t AKH	DACK hold after CLKO↓		10	_	_	ns
^t AKC	DACK setup to RD/WR		0	-	-	ns
^t CAK	\overline{DACK} hold after $\overline{RD}/\overline{WR}$		20	-	_	ns
tRW	RD/WR pulse width		50	-	-	ns
tDC	$D_{21} \sim D_0$ setup to \overline{WR}	CL=100pF	20	-	-	ns
tCD	$D_{21} \sim D_0$ hold after \overline{WR}	CL=100pF	30	_	-	ns
^t RD	$D_{21} \sim D_0 \operatorname{access} \operatorname{from} \overline{RD} \downarrow$	CL=100pF	_	-	60	ns
^t DF	$D_{21} \sim D_0$ float after \overline{RD}	C _L =100pF	10	_	100	ns

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
^t BRQ	BREQ output delay (CLKO↓)		-	— .	50	ns
^t BQK	BREQ output delay (BACK↓)		-	-	8T+50	ns
^t BKS	BACK setup to CLKO↓		30	-	_	ns
^t вкн	BACK hold after CLKO↓		10	-	-	ns
^t ZDA	Address enable delay (BACK↓)		-	-	4T+60	ns
^t DZA	Address disable delay (BACK)		-	-	4T+60	ns
^t ZDB	Data Bus enable delay (BACK↓)	CL=100pF	-	-	5T+60	ns
^t DZB	Data Bus disable delay (BACK†)	CL=100pF	—	_	4T+60	ns


BREQ & BACK Timing

Interrupt & Port Timing


Symbol	Parameter	Condition	Min	Тур	Max	Unit
tIPS	$\overline{ITP}_{0} \sim \overline{ITP}_{2}$ setup to CLKO \downarrow		40	-	_	ns
^t IPH	$\overline{ITP}_{0} \sim \overline{ITP}_{2}$ hold after CLKO \downarrow		10	-	-	ns
^t IFS	IF $_{0}$ \sim IF $_{1}$ setup to CLKO \downarrow		40	-	_	ns
^t IFH	$IF_0 \sim IF_1$ hold after CLKO		10	_	_	ns
^t OFD	$OF_0 \sim OF_1$ output delay		-	—	50	ns

♦ SIGNAL PROCESSOR · MSM6992 ♦


Note 3: Output HZ and DZ test load circuit




Note 4: Voltages at HZ and DZ timing measurement points




TIMING CHARTS







Ī

♦ SIGNAL PROCESSOR·MSM6992 ♦-






♦ SIGNAL PROCESSOR MSM6992 ♦-



Ⅲ-E-32

F. CELLULAR MOBILE PHONE



OKI semiconductor MSM6807/6817

BASEBAND FILTER LSI FOR CELLULAR MOBILE TELEPHONE

GENERAL DESCRIPTION

The MSM6807 and MSM6817 perform the baseband filtering function for PM transmitter/receiver in the cellular mobile telephone.

Each of MSM6807 and MSM6817 consists of a voice band-pass filter, pre-emphasis and de-emphasis circuits, a deviation limitter, a splatter filter, a receiver volume control attenuator, and a muting circuit and is fabricated by OKI's low power consumption CMOS silicon gate technology.

MSM6807 realizes the baseband filtering function for AMPS (Advanced Mobile Phone Service) system, while MSM6817 can realize the baseband filtering function for TACS (Total Access Communications System) system.

FEATURES

- Built-in mixing amplifier for transmitting MODEM data and DTMF signals.
- Built-in anti-aliasing filter and smoothing filter.
- Pre-emphasis, de-emphasis circuit on chip.
- Microcomputer interface serial control data.
- CMOS sillicon gate process.
- Power supply: +5V.
- Low power consumption: 30 mW.
- 32 pin plastic FLAT package.


TXS TXD DTMF EMP P CLMP COMP CCL CCH 00 coþ 000 CI SW1 SW2 SW3 TEXT O 50 20 PRE-EMPHASIS SPLATTER FILTER BPF LIM -O MOD SUM 6 VOIC O COMP: COMPRESSOR sĠ DG O----VDDA O--O CCLK CONTROL -O STB PD O- SG1 SG2 & -O CDAT SCF CLK -O MCK AGO SGC O SW7 SG O≺ 1 SW5 +O ALT ATT Ŵ ĩO SUM SW8 EXP: EXPANDOR φ0 SW4 -O SPK DE-EMPHASIS DEM0 O-0 SW6 BPF 51 +O REXT ρEI EOC Ó TONE -66 EXP

◆ CELLULAR PHONE · MSM6807/17

BLOCK DIAGRAM

Ⅲ-F-4

PIN CONFIGURATION



♦ CELLULAR PHONE · MSM6807/17 ♦

PIN DESCRIPTIONS

Pin Name	Pin No.	I/O	Function
VDDA	1	Power	Power supply pin for the analog circuit. +5V shall be applied.
SGC	2	0	This is the voltage reference for SG and is obtained by two-equal resistors division between VDDA and AG. It is necessary to be AC grounded for AG via a bypass capacitor of more than 2.2 μ F so as to keep SG silent.
SG	4	0	SG is built-in analog ground. This voltage is nearly $rac{VDDA}{2}$ V.
			To make its impedance lower, it is necessary to be AC grounded for AG via a bypass capacitor of more than 2.2 μ F.
DEM0	5	I	Demodulated signals input. The demodulated baseband signal input to DEM0 can be sent out via ALT, SPK, REXT and EI.
EI	6	0	Expandor Input. When the control data B0 (refer to table 1) is logical 0, the transmitting circuit shall include the expandor portion of a 2:1 compandor. For every 1 dB change in input level to a 1:2 expandor, the change in output level is 2 dB. See Figure 6.
EO	7	I	Expandor Output. The signal input to EO has 20 dB gain between EO and SUM. Refer to description of pin 6 for details.
TONE	8	I	This is an input to SUM (Summing Amplifier) in the received audio line. In an application, DTMF SIDE TONE signal shall be injected.
REXT	9	0	These are received analog outputs.
SPK	10	0	The REXT, SPK and ALT are selective. One of three outputs is available at any one time.
ALT	11	0	The ALT and SPK output level can be adjusted by the CDAT. See Table 1.
PD	12	1	Power Down function enable pin. A logical 0 enables the power down function.

Π

Pin Name	Pin No.	1/0	Function				
STB	13	1	Strobe signal. STB, CDAT and CCLK control the status of internal switches, and attenuation of output level through ALT, SPK. See Table 1 for an explanation of how these control signals shall be set at.				
CDAT	14	1	Control Data. Refer to the description of pin 13 for details.				
CCLK	15	1	Control Clock. Refer to the description of pin 13 for details.				
МСК	16	I	Master Clock. The MCK pin must be injected with a 1 MHz (±0.01%) input signal.				
AG	18	Power	Analog Ground. This pin should be common with DG at the point which is as close as possible to the system ground.				
MOD	19	0	Transmitting Modulated analog signals output. When the B1 bit of CDAT is logical 1, the input of SUM is connected to SG.				
CLMP	20	I	LIM input. This pin should be connected to EMP through a capacitor.				
DTMF	21	I	These are inputs to SUM in the transmitting line.				
TXD	22	I	The internal circuit is as follows. DTMF TXD TXS				
TXS	23	ł	© © © ≷R ≷R ≷R .R.				
			These pins shall be connected with SG when these are				
			not used.				
			The value of R is about 70 k Ω .				
CCL	24	1	This is an input pin for Deviation Limitter cramp level (low level). When any reference voltage is not supplied to this pin, a built-in reference voltage (375V with respect to SG) will be supplied to the Limitter. In this case, it is necessary to be AC grounded for AG via a bypass capacitor. In addition, the cramp level can be adjusted by supplying an external reference voltage. See Figure 5.				

Π

♦ CELLULAR PHONE · MSM6807/17 ♦-

Pin Name	Pin No.	1/0	Function
ССН	25	ŀ	This is an input pin for Deviation Limitter cramp level (high level). A built-in reference shows +.375V with respect to SG. Refer to the description about CCL.
CO	26	I	Compressor Output. When the control data B0 (refer to Table 1) is logical 0, the receive circuit shall include the compressor portion of a 2:1 compandor. For every 2 dB change in input level to a 2:1 compressor, the change in output level is 1 dB. See Figure 6.
CI	27	0	Compressor Input. Refer to the description about pin 26 for details.
TEXT	28	I	Tone External. Transmit baseband signals input. As TEXT is biased internally to SG with a resistor (200 k Ω) the interface must be implemented by AC-coupling.
ЕМР	29	0	Emphasis Output. Refer to the description about pin 20.
VOIC	30	I	Transmitting baseband signals input. Refer to the description about pin 28 for detials.
DG	31	Power	Digital Ground. This pin should be common with AG at the point which is as close as possible to the system ground.
VDD	32	Power	Power supply pin for the digital circuit. +5 V shall be supplied to this pin.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Туре	Max	Unit
Power Supply Voltage	V _{DD} V _{DDA}		0.3	-	7	
Analog Input Voltage* ¹	VIA	T _a = +25°C With respect to AG or DG	-0.3	-	V _{DDA} +0.3	V
Digital Input Voltage* ²	VID		-0.3	-	V _{DD} +0.3	
Operating Temperature	т _{ор}		-40	-	85	°c
Storage Temperature	T _{stg}		-55	-	125	C

*1 TEXT, VOIC, DEM0, TONE, CLMP, TXS, TXD, DTMF

*2 CCLK, STB, CDAT, MCK, PD

Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power supply Voltage	V _{DD} V _{DDA}	With respect to AG or DG	4.75	5.0	5.25	v
Operating Temperature	T _{op}		-30	_	70	°C
Master Clock Frequency	^f MCK		0.9999	1	1.0001	MHz

DC AND DIGITAL INTERFACE CHARACTERISTICS

 $V_{DDA},\,V_{DD}$ = 5V ±5%, T_a = -30 \sim 70 $^{\circ}C$

					-7 = -		-
Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
Power	IDD		-	7	14	mA	
Dissipation (standby)	IDDS	_	-	0.2	0.5	ША	_
Input Leak	١L	VI = 0V	-10	-	10	μA	CCLK CDAT STB
Current	Чн	VI = VDD	- 10	-	10	μ-	
1	VIL		0	-	0.3 V _{DD}	v	MCK PD
Input Voltage	VIH	_	0.7 V _{DD}	_	VDD	v	.0

♦ CELLULAR PHONE · MSM6807/17 ♦-

ANALOG INTERFACE CHARACTERISTICS

 $V_{DDA}, V_{DD} = 5V \pm 5\%, T_a = -30 \sim 70^{\circ}C$


Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
Input Impedance	RI	f ≦ 4 KHz	100			kΩ	*1
Deviation Limitter	VCCL	VDDA = 5 V With respect to	-	+0.375	-	v	CCL
Cramp Level	VCCH	SG	-	-0.375	_	V	ССН

*1 TEXT, VOIC, DEM0, EO, CO, TONE, CLMP

Definitions of Units

- dBV_{rms} : 20*logV, where V denotes the root mean square value of the signal voltage.
- dBVp : 20*logV, where V denotes the peak value of the signal voltage.

Vp-p : Peak-peak value of the signal voltage.



◆ CELLULAR PHONE · MSM6807/17 ◆


TRANSMIT CHARACTERISTICS (MOD)

 V_{DDA} , V_{DD} = 5V ±5%, T_a = -30 ~ 70°C

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
VOIC/TEXT Standard Deviation Input Level	VITX	Vo (MOD) =-8,2 dBVp	_	-11.2	_	dBVrms	
MOD Standard Deviation Distortion	DMOD	fi=1 kHz	_	_	-24	dB	SW2=''1''
MOD MAX Deviation Output Level	Vотх	Vi (VOIC) =0 dBVrms	_	_	-6	dBVp	SW3=''0''
MOD Output Signal Peak Ratio ^{*1}	VSYM	fi=1 kHz	-5	-	-5	%	
TX-AUDIO Muting Attenuation	∟тхм	Vi (VOIC) =- 11.2 dBVrms fi=1 kHz	40	_	-	dB	SW3=''0'' → ''1''
TX-AUDIO BPF Characteristics	-	-	-	Figure 1	-	-	CI
TX-AUDIO Overall Response	-	_	_	Figure 2	-	_	MOD SW2="1" SW3="0"
MOD In-band Noise Level	-	0.3~3 kHz CMESS filter	-		-62	dBVrms	
MOD Out-band Noise Level	-	VOIC/TEXT silent	_	Figure 4		_	SW2=''1''

*1 MOD output signal (after DC cutting)

100*(A/B-1); (%)




♦ CELLULAR PHONE · MSM6807/17 ♦-

RECEIVE CHARACTERISTICS (ALT/SPK/REXT)


					00	· u	
Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
ALT/SPK/REXT Standard Demodu- lation Output Level	VORX	Vi (DEM0) =- 11.2 dBVrms fi=1 kHz	-	-11.2	_	dBVrms	
ALT/SPK/REXT Output Distortion	DR	ATT=0 dB	-	· _	-40	dB	the second
ATT Attenuation Step	GATT	_	_	2.5	_	dB	SW5="1"
RX-AUDIO Overall Response	-	-		Figure 3	-	_	
ALT/SPK/REXT In-band Noise Level	-	CMESS filter 0.3 ~ 3.0 kHz	-	_	-62	dBVrms	
ALT/SPK/REXT Out-band Noise Level		_	-	Figure 4	_	_	


♦ CELLULAR PHONE · MSM6807/17 ♦




Ⅲ-F-13

♦ CELLULAR PHONE · MSM6807/17 ♦-






Ⅲ-F-15



Ⅲ-F-16

CELLULAR PHONE · MSM6807/17


Control Pin Specifications




Symbol	Name			Switch Status	
в0	COMPANDOR selection	1		'', L: SW2 = ''0'' '', SW5 = ''0''	
B1	TX-AUDIO mute	H: SW	/3 = ''1'	'', L: SW3 = ''0''	
B2	RX-AUDIO mute	H: SW	4 = "1	'', L: SW4 = ''0''	
B6	TEXT/VOIC selection	H: SW	1 = "1	'', L: SW1 = ''0''	
B6, B7	ALT/SPK/REXT selection	В6	В7	output	
		1	х	REXT	
	x	0	0	SPK	
		0	1	ALT	

A	тт сог	NТ	Attenuation
B5	B4	B3	(dB)
0	0	0	0
0	0	1	2.5
0	1	0	5
0	1	1	7.5
1	0	0	10
1	0	1	12.5
1	1	0	15
1	1	1	17.5

Table 1





OKI semiconductor MSM6808/6818

SPLIT FILTER LSI FOR MODEM FUNCTION IN THE CELLULAR MOBILE PHONE

GENERAL DESCRIPTION

The MSM6808 and MSM6818 perform the split filtering functions in the modem part of the cellular mobile phone.

Each of the MSM6808 and MSM6818 consists of a Received Wide Band Data (RWBD) detecter, a MODEM DATA Signal (MODEM DATA) transmitter, a Supervisary Audio Tone (SAT) receiver, a SAT transmitter, and a DTMF signal transmitter and is fabricated by OKI's low power consumption CMOS silicon gate technology.


In combination with the MSM74017, MSM6808 can realize a 10K bps SPL modem for AMPS (Advanced Mobile Phone Service) system. MSM6818 can realize a 8K bps SPL modem for TACS (Total Access Communications System) system in combination with MSM74017.

FEATURES

- Built-in timing re-generating circuit for received data.
- Built-in Switched Capaciter Filters for SAT and MODEM data.
- Built-in Anti-Aliasing filters and Smoothing Filters.
- DTMF generator circuit on chip.


- Received signal level comparator for diversity system.
- Microcomputer interface serial control data.
- Power supply: +5 V.
- Low power consumption: 40 mW (typ).
- 44-pin plastic FLAT package.

BLOCK DIAGRAM



♦ CELLULAR PHONE · MSM6808/18 ♦

PIN CONFIGURATION



PIN DESCRIPTION

Pin Name	Pin No.	1/0	Function
RSIO	1	0	Received signal Strength Output. The larger DC level applied to RSIA and RSIB is put out of RSIO.
RSIB	2	I	Received signal Strength Input (B). DC levels are applied to RSIA and RSIB pins.
LOCK	3	0	SAT (Supervisory Audio Tone) Lock. The LOCK determines whether RSAT (Received SAT) and TSAT (Transmitting SAT) are synchronized or not. The LOCK is set at logical 1, when the phase of DSAT exceeds +270° compared with that of the RSAT signal.
C3	4	I	Form LPF by connecting a resistor and a capacitor between R3 and C3. See Figure 7.
DEMB	5	I	Demodulated signal input (B). The DEMB pin is enabled if RSIC <rsid.< td=""></rsid.<>
DEMA	6	I	Demodulated signal input (A). The DEMA pin is enabled if RSIC>RSID.
DEM0	7	0	Demodulated signal output (0). Connect this pin to DEM0 of MSM6807 or MSM6817.
DEM1	8	0	Demodulated signal output (1). Connect this pin to RWBD.
TSAT	9	I	Transmitting SAT signal. The phase of TSAT should be more than +270° compared with that of the RSAT output signal. The TSAT signal is same as the DSAT signal.
METD	10	I	Transmitting Manchester Encoded Data. See Figure 5.
TONE	11	0	DTMF SIDETONE output. Connect this pin to TONE of MSM6807 or MSM6817.
TXD	12	0	Transmitting Data. Digital data applied to METD becomes sinusoidal wave signals coming through filters.
DTMF	13	0	Dual Tone Multi Frequency. Each DTMF signal consists of two sinusoidal waves, one from a low group (697, 770, 852, 941 Hz) and the other from a high group (1209, 1336, 1477, 1633, 2016 Hz).

♦ CELLULAR PHONE · MSM6808/18 ♦-

Pin Name	Pin No.	I/O	Function
DTMF	13	0	The level has +6 dB/oct. pre-emphasis characteristics. CCLK, STB2 and CDAT control the frequency, selection of dual tone or single tone. See Table 2.
TXS	14	0	Transmitting SAT. The digital signal input to TSAT becomes sinusoidal wave through a band limited filter.
AG	15	-	Analog Ground. This pin should be common with the DG at the point which is as close as possible to the system ground.
МСК	16	I	Master Clock. Use a 1 MHz (±0.01%) MCK.
VDD	17	-	Power supply pin for the digital circuit. +5V shall be applied.
PD	18	1	Power Down function enable pin. The PD signal selects power on or off; logical 0 enables the power down mode. In the power down mode, transmitting function, SAT function and DTMF output function are suspended.
MRI	19	0	Output for the Manchester Encoded data derived from RWBD input data. See Figure 5.
CD	20	0	Carrier Detection. The carrier detector detects dotting pattern (1010101010) input to the RWBD. When the frequency of input signal to MSM6808 is approx. 5 kHz, the CD of MSM6808 becomes logical 0, while CD is logical 1 for any other frequencies. When the frequency of input signal to MSM6818 is approx. <u>4 kHz</u> , the CD of MSM6818 becomes logical 0, while CD is logical 1 for any other frequencies.
DTS	21	0	Derived Timing Signal. Output for the timing clock derived from the RWBD input data. When a 5 kHz data is input to the RWBD of MSM6808, a 10 kHz signal is obtained. When a 4 kHz data is input to the RWBD of MSM6818, a 8 kHz signal is obtained.
R4	22		DTS sensitivity adjustment. An external resistor R9 shall be connected between R4 and SG2.

 Π

-+ CELLULAR PHONE · MSM6808/18 +

Pin Name	Pin No.	1/0			Fu	nction						
R1	23	-	DTS phase adjustment. An external resistor R8 shall be connected between R1 and SG2.									
C4	24	_	DTS phase adjustment. If phase cannot be sufficiently adjusted, connect an external capacitor between C4 and R1. C4 pin shall be left open when it is not used.									
RWBD	25	I	Received Wide Band Data input pin. Received data and SAT signal are input to this pin. This pin shall be connected to DEM1 directly.									
ссн	26	_		An external resistor and capacitor shall be connected								
CCL	27	-	between CCL and CCH. See Figure 7.									
60K	28	I	The 60K signal controls the center frequency of the BPF (RWBD block). According to the SAT frequency input to RWBD, the frequency of control signal input to the 60K pin changes as below.									
			SAT (WR	BD)	RS1	0	Center Frequence	uency (BPF)				
				5970		59.7		5970	_			
					6000	Hz	60.0	kHz	6000	Hz		
			6030		60.3		6030					
			Normally the digital PLL.	e 60K	control	signal	is made by the					
RSAT	29	0	digital PLL.	utput	-		ed to the exterr PLL exceeds +2					
R2	30	_	Received SA An external R2 and SG2.	resisto			tment. connected betw	/een				
C5	31	-		Received SAT signal phase adjustment. An external capacitor C22 shall be connected between C5 and R2.								
DSAT	32	I	Data SAT. The "PHASE COMP2" judges the difference of the phase between RSAT and DSAT. The phase of DSAT (equals to TSAT) should be exceeded +270° compared with RSAT. In other cases, RSAT and TSAT is not locked. See "BLOCK DIAGRAM".									

Ⅲ-F-25

Π

♦ CELLULAR PHONE · MSM6808/18 ♦

Pin Name	Pin No.	1/0	Function
R3	33	-	Refer to the description of pin 4.
STB1	34	I	Strobe 1. Refer to the description of CDAT.
CDAT	35	<u> </u>	Serial Control Data. The CDAT and STB1 signal control the internal switches DTMF frequency is selected by CDAT and STB2. See Table 1.
CCLK	36	I	Control timing clock. See Table 1.
STB2	37	I	Strobe 2. Refer to the description of CDAT.
DG	38	-	Digital Ground. This pin should be common with the AG at the point which is as close as possible to the system ground.
VDDA	39	-	Power supply pin for the analog circuit. +5V shall be applied.
SG2	40	Power	SG2 is built-in analog ground. This voltage is nearly $\frac{VDDA}{2}$ V, so the analog line interface must be implemented by AC-coupling except in the case of connecting with MSM6807 (in case of MSM6808) or MSM6817 (in case of MSM6818). To make its impedance lower, it is necessary to be AC grounded for AG via a bypass capacitor of more than 2.2 μ F.
SGC2	41	Power	This is voltage reference for SG and is obtained by two-equal resistors division among VDDA and AG. It is necessary to be AC grounded for AG via a bypass capacitor of more than 2.2 μ F so as to keep SG2 silent.
RSIC	42	· ·	Received signal Strength input (C). The rectified signal of the RSIA input signal is applied to this pin through external LPF. See "APPLICATION".
RSID	43	I	Received signal Strength input (D). Same as RSIC, the rectified signal of the RSIB is applied to this pin through LPF. The DC levels of RSIC and RSID determine the status of SW1, SW2. See Table 1.
RSIA	44	1	Received signal Strength input (A). DC levels are applied to RSIA and RSIB.

Π

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Type	Max	Unit	
Power Supply Voltage	V _{DD} V _{DDA}	_	-0.3	-	7		
Analog Input Voltage ^{*1}	VIA	T _a = +25°C With respect to AG or DG	-0.3	-	V _{DDA} +0.3	v	
Digital Input Voltage* ²	VID .		0.3	-	V _{DD} +0.3		
Operating Temperature	т _{ор}		-40	-	85	°C	
Storage Temperature	T _{stg}		55	_	125		

*1 DEMA, DEMB, RSIA, RSIB, RWBD

*2 RSIC, RSID, RS10, DSAT, METD, TSAT, STB1, STB2, CDAT, MCK, CCLK

Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power supply Voltage	V _{DD} V _{DDA}	With respect to AG or DG	4.75	5.0	5.25	V
Operating Temperature	т _{ор}		- 30		70	°C
Master Clock Frequency	fмск		0.9999	1	1.0001	MHz

DC AND DIGITAL INTERFACE CHARACTERISTICS

				001	, <u> </u>			
Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note	
Power Dissipation	DD		-	10	15			
(standby)	IDDS	_		6	9	mA		
Input Leak	μL	V _I = 0V	- 10	_	10		t	
Current	Чн	VI = VDD	-10	_	10		MCK	
Input Voltage	VIL		0	_	0.3 V _{DD}	μΑ	STB1 STB2 CCLK CDAT	
	VIН	_	0.7 V _{DD}	·	V _{DD}			
	VOL	I _{OL} = -1.6 mA	_		0.3 V DD		DTS MRI	
Output Voltage	Vон	l _{OH} = 400 μA	0.7 V _{DD}	-	-	-	CD RSAT	

♦ CELLULAR PHONE · MSM6808/18 ♦-


ANALOG INTERFACE CHARACTERISTICS

Parameter Symbol Condition Min Тур Max Unit Note Input 100 RAIN kΩ ____ ____ ----------Impedance*1

*1 RSIC, RSID, RWBD, METD, TSAT, DSAT

Definition of Units

- dBV_{rms} : 20*logV, where V denotes the root mean square value of the signal voltage.
- dBVp : 20*logV, where V denotes the peak value of of the signal voltage.
- Vp-p : Peak-peak value of the signal voltage.



 V_{DDA} , V_{DD} = 5V ±5%, T_a = -30 ~ 70°C

DEM, RSSI CHARACTERISTICS

					· · · · · · · · · · · · · · · · · · ·			
Parameter	Symbol	Conc	dition	Min	Тур	Max	Unit	Note
DEM0 Output Level	VODEMO		Vi (DEM) = - 14.2 dBVrms		-11.2	_	dBVrms	+3dB
DEM1 Output Level	VODEM1		l kHz	·	2.2	_	Vp-р	+12dB
RSIO	VORSIL	V _I =0V	RL≥100K		0	-	v	
Output Level	VORSIH	V _I =3.15V	NLETOOR	-	3.15		• •	
RSSI Hysteresis	V _{HYS}	-			30	_	mV	RSIC RSID
DEM1 LPF Cut-off frequency	fCDEM	At the point 2dB lower		20	_	_	kHz	<u> </u>
DEM1 Undesired Wave Leakage	_	DEMA, DEMB silent			—	50	dBVrms	_

- CELLULAR PHONE · MSM6808/18 +


RWBD SAT

						00			u	
Р	Parameter Symbol Condition			Min	Тур	Max	Unit	Note		
DTS Output Duty Ratio		DRDTS	Vi (RWBD) = 2.3Vp-p fi = 5 kHz			_	50	_	%	^f DTS = kHz
				MSM6808	MSM6818					
		FSCD1	Vi(RWBD)	fi = 3.5k±100Hz	fi = 2.8k±100Hz	-	V _{DD}	-	v	
	Sensitivity	FS _{CD2}	=2.3Vp-p	5k ± 100Hz	4k ± 100Hz	-	DG			
ĈD		FS _{CD3}		6.5k±100Hz	5.2k±100Hz	-	V _{DD}	-		—
	Response	^t D1	Figure 5			-	-	2	ms	
	Response	^t D2	Figure 5				-	-	1115	
	$\begin{array}{ccc} MRI/DTS & R9 = & 10 \ \Omega \\ Delay Time & {}^{t_{d}} & R8 = & 175 \ k\Omega \\ C4 \ open \end{array}$			_	21	-	μs	Figure 6		
RS/ Sen	AT sitivity	VRSAT	fi = 5970 6000 6030)		-20		—	dBV- rms	

♦ CELLULAR PHONE · MSM6808/18 ♦-


TX-AUDIO (TXD/TXS/DTMF) CHARACTERISTICS


			۷DL	PA, [▼] D	D - 31	/ <u>-</u> 5%, 'a	$= -30 \approx 70$ C	
Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note	
METD Output Level	VOTXD	V _{IL} = 0 V, V _{IH} = V _{DD} fi = 10 kHz (MSM6808) fi = 8 kHz (MSM6818) square wave (50%)	_	-8.2		dBVp	SW3 = ''1''	
METD Frequency Characteristics	_ (V _{IL} = 0 V, V _{IH} = V _{DD} square wave (50%)	F	igure 1		_	-	
TXS Output Level	V _{OTXS}	V _{IL} = 0 V, V _{IH} = V _{DD} square wave (50%) fi = 6 kHz	_	23.2 -		dBVrms	SW4=′′1′′	
TSAT Frequency Characteristics	_	V _{IL} = 0 V, V _{IH} = V _{DD} square wave (50%)	F	igure 2	2	_	-	
	VOL1	f0 = 697 Hz	-	- 19.3	-			
	VOL2	770	-	- 18.4	-		Emphasis (6dB/oct) Figure 3 MCK=1MHz	
	V _{OL3}	852	-	-17.6	-			
DTMF	VOL4	941	-	- 16.7	-	dBVrms		
Output Level	VOH1	f0 = 1209 Hz	-	- 14.5	-	GEVIIIS		
	VOH2	1336		-13.6	-			
	Vонз	1477		- 12.8	-			
	Vон4	1633	-	-11.9	_			
Sounder Output Level	VOTONE	f0 = 2016 Hz	-	-25	-	dBVrms	SW6=''1''	
DTMF Side Tone Output Level	VODST	697, 1633 Hz Pair	-	-22	_	dBVrms		
DTMF Distortion	DDTMF	-	_	-	10	%		
DTMF Output Frequency Error	∆FDTMF	MCK = 1 MHz	- 1.5	. —	+1,5	%	_	
TONE Undesired Wave Leakage	_	TXD/TXS/DTMF	-	_	-61	dBVrms	SW3=''0'' SW4=''0'' SW5=''0''	
Out-band Noise Level	-	TX-AUDIO RX-AUDIO	Figure 4			-	-	



Ⅲ-F-31


♦ CELLULAR PHONE · MSM6808/18 ♦






Ⅲ-F-33


♦ CELLULAR PHONE • MSM6808/18 ♦





Ⅲ-F-34

CONTROL PIN SPECIFICATIONS




Symbol	Name	Switch Status					
		RSIC, RSID	Contr	ol Data	Switch Status		
		Input DC Level	A0	A1	SW1	SW2	
			L	L	0	0	
A ₀	(DEMA, DEMB) (RSIA, RSIB) selection switch	RSIC > RSID	L	н	1	1	
			н	L	1	1	
			н	н	1	1	
	· · · · · · · · · · · · · · · · · · ·		L	L	0	2.0	
	(DEMA, DEMB) (RSIA, RSIB)	RSIC < RSID	L	н	0	0	
			н	L	1	1	
A ₁			н	н	0	0	
	selection switch enable	Control data L: Logic Low Level H: Logic High Level Switch status ''0'', ''1'': Refer to the block diagram					
A ₂	Data transmission enable	H: SW3 = ''1'', I	_: SW3 =	• ''0''			
A3	SAT transponder enable	H: SW4 = ''1'', I	_: SW4 =	• ''0''			
A4	DTMF transmission enable	H: SW5 = "1", I	_: SW5 =	= ''0' '			
A ₅	Side tone enable	H: SW6 = "1", I	_: SW6 =	= ''0''			

Table	1
-------	---

See the block diagram


♦ CELLULAR PHONE · MSM6808/18 ♦-



A	A	A ₂	۔ A₃	A ₄	As	A ₆	Α,	Low Tone Frequency (Hz)	High Tone Frequency (Hz)		Rem	arks
0	0	0	×	×	x	×	×	697				
0	0	1	×	×	x	×	×	770				
0	1	0	×	×	×	×	×	852				
0	1	1	×	×	×	×	×	941				
1	0	0	×	×	×	x	x					
1	0	1	×	×	×	×	×			A ₆ =	H:	Low
1	1	0	×	×	×	×	×					tone on
1	1	1	×	×	×	×	×				L:	Low tone off
x	×	×	0	0	0	×	×		1209	A ₇ =	H:	High
х	×	×	0	0	1	×	×		1336			tone on
x	×	×	0	1	0	×	×		1477		L:	High tone on
×	×	×	0	1	1	×	×		1633			
x	×	×	1	0	0	×	×		2016			
x	×	×	1	0	1	×	×		· ·			
x	×	×	1	1	0	×	×					
x	×	×	1	1	1	×	×					

Table 2

Ⅲ-F-36



C12

0.022 μF

C24

2.2 μF

R10

91 kΩ

OKI semiconductor MSM74017

MODULATOR/DEMODULATOR FOR MODEM FUNCTION IN THE CELLULAR MOBILE PHONE

GENERAL DESCRIPTION

The MSM74017 performs the modulator/demodulator functions in the modem part of the cellular mobile phone.

The MSM74017 consists of digital PLL for Data Timing Signal (DTS), Received Audio Tone (RSAT) and shift register and is fabricated by OKI's low power consumption CMOS silicon gate technology.


The MSM74017 can configurate a 10K bps SPL modem for AMPS system in combination with MSM6808. A 8K bps SPL modem for TACS system can be configurated in combination with MSM6818.

FEATURES

- Built-in DATA PLL to derive a phase from DTS.
- Built-in SAT PLL to derive a phase from RSAT.
- Built-in Detector for MRI demodulation.
- Built-in Manchester Encoder.
- TTL compatible digital interface.
- Low power consumption: 20 mW (typ).
- 56-pin plastic package.


♦ CELLULAR PHONE · MSM74017 ♦

BLOCK DIAGRAM



Ⅲ-F-40

PIN CONFIGURATION



♦ CELLULAR PHONE · MSM74017 ♦----

PIN DESCRIPTION

Pin Name	Pin No.	1/0	Function					
DTS	2	I	This is a Data Timing Signal input from MSM6808/6818. The input signal is output as the Received Timing (RT), after the S/N has been improved by a built-in Digital PLL.					
WCBR	5	I	This input controls the bandwidth of the Digital PLL for Received Timing. WCBR = "1": narrow band width WCBR = "0": wide band width					
RT	10	0	Received Timing Signal. When DTS is nearly equal to 10 kHz (AMPS) or 8 kHz (TACS), RT harmonizes with DTS. Refer to the description of DTS.					
RTBR	11	0	This pin is the inverting output of RT, and is connected to SRT1 and SRT2 for demodulation clock.					
NRZD	15	0	Manchester Received Input Signal (MRI) is demodulated by RTBR and is output as Non Return Zero Data (NRZD). See Figure 1.					
DCTL	17	ł	This pin controls the output of NRZD. Refer to the description about CDBR.					
CDBR	18	ł	This signal is Carrier Detection Data which is detected in MSM6808/6818. CDBR controls the output of NRZD with DCTL.					
			DCTL CDBR NRZD					
			0 0 NRZD					
			0 1 0					
			1 0 NRZD					
			1 1 NRZD					
MRI	20	I	Manchester Received Input Signal. See Figure 1.					
SRT1	22	I	This pin should be connected to RTBR. RTBR is used for Demodulation Clock.					
SRA	23	i	Shift Register Data input. This shift register is a static clock serial shift register whose length may be programmed to be any number of bits between 1 and 32.					
CLK4	24	0	This is a clock output, the frequency of which, is 1.5 MHz devided from MK6 or MK12. This may be used for Shift Register Clock.					

 Π

------+ CELLULAR PHONE · MSM74017 +

Pin Name	Pin No.	I/O	Function						
SRGC	25	I	Shift Register Clock input.						
L16	26	I	Length Control inputs. The number of selected bit is equal to the sum of the subscripts of these enabled inputs plus						
L8	27	I	one.						
L4	28	I							
L2	29	I							
L1	30	I							
SRQ	31	0	Shift Register Output.						
RSAT	32	1	Received Supervisory Audio Tone. This pin should be connected to RSAT of MSM6808/ 6818. The signal is input into a buld-in Digital PLL for SAT so that the S/N is improved, and is output as SATO, SAT2, RS10.						
SCC0	33	I	SCC0 and SCC1 are SAT Color Code.						
SCC1	34	I	These signals determine the center frequency of the Digital PLL for SAT.						
			SCC1 SCC0 Center Frequency						
			0 0 5970 Hz						
			0 1 6000 Hz						
-			1 0 6030 Hz						
SAT2	39	I	The double frequency of SAT Signal is output. This may be used for discrimination of SAT frequencies. Refer to the description about RSAT.						
SATO	40	I	This is an output for transmitting SAT signal. Before this signal is input into DSAT of MSM6808/6818, the phase of the signal may be delayed by build-in Shift Register.						
SRT2	41	I	This pin should be tied to RTBR. SRT1 is used for the Demodulation Clock, same as SRT2.						
RS10	42	0	The output is ten times of the frequency of RSAT signal. When this signal is input to MSM6808/6818, it controls the center frequency of SAT and BPF to fit to RSAT signal.						

♦ CELLULAR PHONE · MSM74017 ♦---

Pin Name	Pin No.	I/O	Function
SELA	43	I	This pin is used for selecting the center frequency of built-in Digital PLL for DTS and used for selecting Transmitting Data Rate.
			SELA = "1": 10 kHz (AMPS) SELA = "0": 8 kHz (TACS)
METD	48	0	Manchester Encoded Data output. See Figure 2.
тхск	50	0	This is a clock output using for Transmitting Data. Refer to the description of SELA and Figure 2.
TNRD	51	I	Transmit NRZ Data. This input signale is modulated by an internal TXCK and is output as METD. See Figure 2.
тхмк	52	I	This pin should be connected to CLKT.
CLKT	53	0	The double frequency of TXCK is output. CLKT should be connected with TXMK.
PD	54	1	Power down function enable pin. Logical "0" enables the power down mode.
МК6	55	I	Main Clock Input. One of MK6 and MK12 should be input. When this pin is not used, it should be set to digital "O".
MK12	56	I	Main Clock Input. See the description of MK6. When this pin is not used, it should be set at digital "O".
GND	7		Ground level: 0 V
	35		
VDD	21		Power Supply: +5V
	49		
RST	1.	I	These pins are used for various tests.
TST4	3	I	These pins should be usually connected to GND.
тѕтз	8	I	
TST1	9	I	
TST6	36	I	
TST5	38	I	

Π

-+ CELLULAR PHONE · MSM74017 +

Pin Name	Pin No.	I/O	Function
TST7	44	ł	These pins are used for various tests.
TST8	45	I	These pins should be usually connected to GND.
OUT1	6	0	These pins are output pins for test.
RT9B	12	0	
OUT2	13	0	
RD	14	0	
QD7	16	0	
DATA	19	0	
OUT3	37	0	
СНКА	46	0	

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power Supply Voltage	V _{DD}	T _a = 25°C	-0.5	_	+7	v
Input/Output Voltage	V ₁ , V ₀	with reset to GND	-0.5	-	V _{DD} +0.5	V
Input/Output Current	11,10	T _a = 25°C	- 10	-	+10	mA
Storage Temperature	Τ _{st}	_	-55	-	+150	°C
Power Dissipation	Pd	_	-	1	— .	W

OPERATING RANGE

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{DD}	3	-	6	v
Operating Temperature	T _{opr}	-40	_	85	°C

RECOMMENDED OPERATING CONDITIONS

Demonster	Complete		11-14		
Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V _{DD}	4.25	5	5.25	v
Operating Temperature	T _{opr}	-40	25	85	°C
"1" Input Voltage	VIH	2.2	_	V _{DD} +0.3	v
"0" Input Voltage	VIL	-0.3	-	0.8	v

MASTER CLOCK

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Frequency	Fi	MK6 = 6 MHz or MK12 = 12 MHz	-0.01	0	+0.01	%	
Duty Datia	F -1	MK6 = 6 MHz	45	50	55	0/	
Duty Ratio	Fd	MK12 = 12 MHz	20	50	80	%	

DC CHARACTERISTICS

 $(V_{DD} = 5V + 5\%, T_a = -40 + 85^{\circ}C)$

Parameter	Symbol	Con	Condition			Max	Unit
"1" Input Current	Чн	V _i = V _{DD}	V _{DD} = 5.25 V	-		10	μA
"0" Input Current	ΠL	V _i = GND		-10	-	-	
"1" Output Voltage	Voн	$I_0 = -40 \ \mu A$ $I_0 = -400 \ \mu A$	V _{DD} = 4.75 V	4.2 2.4	-	-	v
"0" Output Voltage	VOL	l _o = 2 mA l _o = 5 mA	(*1)	-	-	0.4 0.5	V
Standby Current	Iccs	V _i = V _{DD} /GND	V _{DD} = 5.25 V	_	1	0.5	mA
Operation Power Supply Cullent	Icco	V _i = V _{DD} /GND	Output pin open	_	4	6	mA

(*1) V_{OH}: upper/CMOS4000 lower/TTL74, 74LS

VOL: upper/CMOS4000, TTL74LS lower/TTL74


♦ CELLULAR PHONE · MSM74017 ♦--


AC CHARACTERISTICS

 $(V_{DD} = 5V + 5\%, T_a = -40 + 85^{\circ}C)$

				WDD - 4	,	ia it	,
Parameter	Symbol		Condition	Min	Тур	Max	Unit
	RT	f RT1 f RT0	DTS = 10 kHz, SELA = "1" DTS = 8 kHz, SELA = "0"	-	10 8	_	kHz
	RTBR		DTS = 10 kHz, SELA = "1" DTS = 8 kHz, SELA = "0"		10 8	·	kHz
	RS10	f RS10	RSAT = 6 kHz	-	60	-	kHz
Output SAT2 Frequency SAT0 CLK4 CLK6	SAT2 SATO	f SAT2 f SATO	SCC0 = ''1'', SCC = ''0''	-	12 6	-	kHz
		f CLK4 f CLK6		-	1.5 1	_	MHz
,	CLKT	f CLKT1	SELA = ''1'' SELA = ''0''		20 16		kHz
тхск	fтхск	TXMK = 20 kHz TXMK = 16 kHz	-	10 8		kHz	
		f LDN1 f HDN1	SELA = "1", WCBR = "1"	9.993	-	10.007	kHz
		f LDW1 f HDW1	SELA = "1", WCBR = "0"	9.939	_	10.061	kHz
	DTS-RT	f LDN0 f HDN0	SELA = ''0'', WCBR = ''1''	7.993	_	8.007	kHz
PLL Capture Range		f LDW0 f HDW0	SELA = "0", WCBR = "0"	7.961	-	8.040	kHz
		f LS0 f HS0	SCC0= SCC1 = ''0''	5952.4	_	5988.0	Hz
		f LS1 f HS1	SCC0 = ''1'', SCC1 = ''0''	5982.1		60,18,1	Hz
	RSAT-STO	f LS2 f HS2	SCC0 = "0", SCC1 = "1"	6012.0		6048.4	Hz







APPLICATION CIRCUIT 6 MHz VDD 55 512 MK12 MK6 PD CLKT TXMK TVRD TXCK VDD SELA RS10 42 SRT2 40 SAT0 39 SAT2 38 33 2 32 2 DSAT DTS 31 3 MSM74017 ock 4 MSM 30 <u>} 4</u> 5 5 6 29 28 27 26 25 24 23 6808 6818 RSAT WCBR 6 37 60K 7 7 36 GND 8 35 9 10 METD GND SCC1 SCC0 9 34 33 10 RT 11 32 RSAT RTBR 12 13 14 31 30 29 L1 L2 MCK PD MRI CD DTS 222285875552 NRZD DCTL CDBR MRI SRT1 SRA SRA CLK4 SRGC SRGC 14 π 15 19 18 777 PD T-TIMING SAT LOCK T-NRZD μCPU WCBR, DCTL **R-TIMING** R-NRZD SCC0 SCC1 SAT2 * Refer to each specifications for undefined connections.

Ⅲ-F-50

CELLULAR PHONE · MSM74017

٠

OKI semiconductor MSM6960

PLL FREQUENCY SYNTHESIZER LSI

GENERAL DESCRIPTION


The MSM6960 is a PLL frequency synthesizer LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology. The MSM6960 consists of a 10-bit programmable counter, 7-bit swallow counter, a reference frequency divider, phase detectors and charge pump.

The MSM6960 can be combined with a 1 GHz band prescaler to configurate a directly divided frequency synthesizer.

FEATURES

- Frequency synthesizer operating on a pulse swallow method.
- Built-in reference frequency division factor selector.
- Serial interface counter data.


- Two types of phase comparator output: Tristate (EO) and double end (EOU, EOD).
- Unlocked phase detection output.
- 24-pin mini-mold flat package.



BLOCK DIAGRAM

♦ CELLULAR PHONE · MSM6960 ♦

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power Supply Voltage	V _{DD}	T _a = +25°C	-0.3	-	+7	v
Input Voltage	VIN	T _a = +25°C	-0.5	- 1	V _{DD} +0.5	v
Output Voltage	Vouт	T _a = +25°C	-0.5	_	V _{DD} +0.5	v
Operating Temperature	ТОР	-	-40	-	+85	°C
Storage Temperature	TSTG	· _	-55	_	+150	°C
Output Voltage	VOUT	EOD $T_a = +25^{\circ}C$	-0.5	_	V _{DD} +3	v

Ⅲ-F-52

--+ CELLULAR PHONE · MSM6960 +

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Rise Time	tir	STB, DATA, CLK, V, R, SEL	_	20	500	ns
Input Fall Time	tif	STB, DATA, CLK, V, R, SEL	-	20	500	ns

RECOMMENDED OPERATING CONDITIONS

 $(V_{DD} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

DC CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Low-level Input Voltage	VIL	STB, DATA, CLK, V, R, SEL	-	-	0.3×V _{DD}	v
High-level Input Voltage	VIH	STB, DATA, CLK, V, R, SEL	0.7×V _{DD}	_	_	v
Low-level Ouput Voltage	Vol	IOL = 3 mA	-	0.2	0.4	v
High-level Output Voltage	Vон	I _{OH} = -1 mA	4.0	4.9		v
Input Leak Current	۱ _{Li}	R-IN, P-IN	_	±7	±40	μA
Output Leak Current	IL0	EO	-	±0.05	±1	μA

AC CHARACTERISTICS

$(V_{DD} = 5V \pm 10\%, T_a = -40 \sim +85^{\circ}C)$

		1				
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Maximum	fin (R)	R-IN Vin = 1 Vp-p sine wave	16	130	_	MHz
Operating Frequency fin (P-IN Vin = 1 Vp-p sine wave	10	45	_	MHz
Output Delay Time	tpd	P-IN → PSC CL = 20 pF	_	12	80	ns
Supply Current	DD	R-IN = 16 MHz, 1 Vp-p P-IN = 10 MHz, 1 Vp-p	_	4	10	mA
Input Amplitude	Vin	R-IN, P-IN	1.0	-	V _{DD}	Vp-p

♦ CELLULAR PHONE · MSM6960 ♦-

PIN DESCRIPTION

Pin Name	Pin No.	Function
P-IN	1	Programmable divider input pin.
РО	2	Programmable divider output pin.
DATA	3	17-bit shift register data input pin.
LD	5	Unlocked phase detection pin (lock detector); high when locked, pulse output when unlocked.
EO	6	Phase detector output (tristate).
V	7	Phase detector variable input; connected to PO when the LPF is of inverted type.
R	8	Phase detector reference input; a reference signal is input when the LPF is of inverted type.
EOD	10	Phase detector output (for external charge pump installation), N-ch open drain.
EOU	11	Phase detector output (for external charge pump installation, CMOS output.
GND	12	System ground.
CLK	13	17-bit shift register clock input pin.
STB	14	17-bit latch strobe input pin to specify the N-value.
R-IN	15	Reference frequency divider input.
SEL	17	Reference frequency division factor selector; division by 1,024 when high, division by 512 when low.
Q9/Q10	18	Reference frequency divider output.
PSC	23	Prescaler control output; high:+P, Lo:+(P+1)
VDD	24	Power supply pin (+5V)


APPLICATION NOTE

Data Input Method:

As the N-value for the programmable divider, 17-bit binary data is input to the shift register, starting with the most significant bit (MSB), which is finally latched by a strobe signal.

The input data has positive logic. It is shifted on the leading edge of each clock pulse, is through when the strobe goes high, is latched on its trailing edge, and is held when it goes low. With the prescaler being set to $\div 128/\div 129$ (7-bit), the input data is directly acceptable if the total N-value is converted to binary. With a lower divider ratio, such as $\div 64/\div 65$ or $\div 32/\div 33$, the addition of dummy bytes is necessary.

Input Timing




Dummy Bit Handling: $N_{16} \sim N_0$ represent a calculated N-value (N_{16} : MSB). $D_{16} \sim D_0$ represent input data (D_{16} : MSB) to the MSM6960.

÷128/÷129	N ₁₆	N ₁₅	N ₁₄	N ₁₃	N_{12}	N ₁₁	N ₁₀	N,	N ₈	N_7	N ₆	N _s	N ₄	N ₃	N ₂	N ₁	N ₀
(No dummy bits	t	t	t	Ļ	↓.	Ļ	t	Ļ	t	t	t	t	t	t	t	t	t
are required.)	D ₁₆	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D,	D ₈	D ₇	D ₆	D₅	D4	D3	D ₂	D1	D₀
÷64/÷65											N ₆						
(One dummy	1	/ _	' <i>l</i>	′ <i>I</i>	/ _	/ <i>4</i>	/ /	/ J	/ ₁	/ ↓	/	, ↓	t	ţ	t	t	t
bits are required.)	D ₁₆	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D,	D ₈	D,	D ₆	D₅	D4	D ₃	D_2	D1	D₀
											† I	nsert	dum	imy b	it 0.		
÷32/÷33		_	N 14	N ₁₃	N 12	N 11	N 10	Ng	N ₈	N7	N6	N ₅	N4	N ₃	N_2	Ν1	No
(Two dummy bits	5	/	/	/		. /	/	/	/				¥	¥	¥	¥	.↑
are required.)	~	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	Ď,	D ₈	D,	D ₆	D _s] D₄	D3	D_2	D1	D₀
											1	Inse	rt du	mmy	bit O		

♦ CELLULAR PHONE · MSM6960 ♦

Prescaler Connection




- The prescaler output and the programmable divider input (pin 1) are connected to each other by cutting the current flow with a capacitor.
- Connect the prescaler modulus input pin and the MSM6960GS PSC output pin directly to each other, as they require DC coupling.


PLL Polarity

- With an inverted low-pass filter LPF, connect phase detector input R (pin 8) to the reference signal and V (pin 7) to the programmable divider output if a mixer with a higher level of local oscillation than VCO is not available in the PLL loop or if direct division is desired.
- With a non-inverted LPF (such as a passive filter), interchange the R and V connections.

External Charge Pump Installation

- CMOS output (pin 11) and N-ch open drain (pin 10) are available to allow external installation of a charge pump.
- The charge pump supply voltage can be raised 3V above MSM6960GS V_____.
- An example of a circuit setup in which an external charge pump is configured by using P-ch and N-ch transistors (enhancement type) is shown at as follow.






AVAILABLE SYSTEM FREQUENCY

			VCO Frequency Range Prescaler P / P + 1			
Channel Spacing	TCXO Frequency	Ref. Divider				
^f CH	Frequency	SEL Input	÷ 128 / ÷ 129	÷ 64 / ÷ 65		
30 KHz System	15.36 MHz		491.520 ~ 1300 MHz	122,880 ~ 640 MHz		
25 KHz System	12.0 MU-		409.600 ~ 1300 MHz	102.400 ~ 640 MHz		
12.5 KHz System	12.8 MHz	н	204,800 ~ 1300 MHz	51,200 ~ 640 MHz		

Ⅲ-F-57

G. OTHERS



OKI semiconductor MSM6252


64 WORDS imes 4-BITS FIRST IN FIRST OUT MEMORY

GENERAL DESCRIPTION

The MSM6252RS is a 64-word \times 4-bit first-in first-out memory using silicon gate CMOS technology. This memory is compatible with Fairchild 3341 MOS FIFO. Data input (shift in) and data output (shift out) operations may be executed asynchronously, and the memory can be easily extended in both bit and word directions.

FEATURES


- Silicon gate CMOS technology
- 5V single power supply
- 6 MHz shift out/shift in rates
- Low power consumption (150 mW max. when operating at 6 MHz)
- Fairchild F3341 MOS FIFO compatibility (No data reset function)
- TTL compatible input/output
- 16-pin plastic DIP



CIRCUIT CONFIGURATION

♦ OTHERS · MSM6252 ♦

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Power Supply Voltage	Vcc	Respect to GND	-0.5 ~ +7.0	v
Input voltage	VIN		$-0.5 \sim V_{CC} + 0.5$	v
Output voltage	Vout		$-0.5 \sim V_{CC} + 0.5$	v
Storage temperature	Tstg		$-55 \sim +150$	°C
Power dissipation	Pd	Ta = 25°C	0.8	w

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	v
Operating temperature	V _{OP}	-40	+25	+85	°C
"L" input voltage	VIL	-0.3	_	+0.8	v
"H" input voltage	VIH	2.2	_	V _{CC} +0.3	v

DC Characteristics

 $(V_{CC} = 4.5V \sim 5.5V, Ta = -40^{\circ}C \sim +85^{\circ}C)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
"L" output voltage	VOL	I _{OL} = 2mA		—	0.45	v
"H" output voltage	∨он	$I_{OH} = -400 \mu A$	2.4	-	-	v
		$I_{OH} = -40\mu A$	4.2	-	- V	
Input leak current	ι _{ΓΙ}	ov≦v _{IN} ≦v _{CC}	-10	_	10	μΑ
Operating supply current	Icco	Load capacity CL= 0 when operating at 6 MHz		16	30	mA

♦ OTHERS MSM6252 ♦-

AC Characteristics

 $(V_{CC} = 4.5V \sim 5.5V, Ta = -40^{\circ}C \sim +85^{\circ}C)$

Parameter	Symbol	Figure No.	Min	Мах	Unit
SI "H" time	tSIH	1	30	_	ns
SI "L" time	tSIL	· 1	120	-	ns
Data set-up time in respect to SI leading edge	tIDS	1	10	_	ns
Data hold time in respect to SI leading edge	tIDH	. 1	120		ns
SO "H" time	tSOH	5	30	-	ns
SO "L" time	^t SOL	5	120	-	ns
MR pulse width	^t MRW	9	80	_	ns
Interval from MR leading edge to SI leading edge	tMRS	9	80	_	ns
SI rate	fin	1	_	6	MHz
Delay time from SI leading edge to IR trailing edge	tIRL	1		110	ns
Delay time from SI trailing edge to IR leading edge	^t IRH	1	_	120	ns
SO rate	fout	5	-	6	MHz
Delay time from SO leading edge to OR trailing edge	tORL	5	_	110	ns
Delay time from SO trailing edge to OR leading edge	tORH	5	_	120	ns
Delay time from SO trailing edge up to next data output	tOD	5	10	120	ns
Data throughput time (fall through time)	tрт	3, 7	-	5	μs
Delay time from MR trailing edge to OR trailing edge	^t MRORL	9		100	ns
Delay time from MR trailing edge to IR leading edge	^t MRIRH	9	-	100	ns
IR "H" pulse width	tIPH	3	18	_	ns
OR "H" pulse width	tOPH	7	18	-	ns

Note: Load during measurement is CL = 20pF

DESCRIPTION OF OPERATION

Data input

The data input pins are D_0 thru D_3 . When Input Ready (IR) is "H", the first word (word 0) is ready to accept data.

Data then present at the data inputs is entered into the first word when the SHIFT IN (SI) is brought "H". This causes IR to go "L". That data remains in word 0 until SI is brought "L", and IR is kept at "L". If no data is stored in word 1, and SI is brought "L", the word 0 data is transferred to word 1 and IR will go "H" indicating that the device is ready to accept new data.

If the FIFO is full, IR is kept at "L".

Data transfer

Once data is entered into the word 1, the transfer of any full word to the adjacent (preceding) empty word is automatic, activated by an internal FIFO control.

That is, while an empty word exists, data is filled up sequentially on the FIFO output side.

 t_{PT} defines the time required for the first data to travel from the input to the output of a previously empty device.

Data output

The data output pins are Q_0 thru Q_3 . When data is shifted through to word 63, OUTPUT READY (OR) goes "H", indicating the presence of valid data. When SHIFT OUT (SO) is brought "H", OR goes "L", and O_0 thru O_3 maintains the previous data.

When SO is brought "L", new data (stored in word 62) is shifted into word 63, then OUTPUT to Q_0 thru Q_3 , and OR goes "H".

If the FIFO is empty, OR is kept at "L", and Q_0 thru Q_3 are kept at the previous status.


IR and OR may also be used as status signals indicating that the FIFO is completely full (IR stays "L" for at least t_{PT}) or completely empty (OR stays "L" for at least t_{PT}).


Master reset

When Master Reset (\overline{MR}) goes "L", the control logic is cleared. When \overline{MR} returns "H", OR is kept at "L" and IR is kept at "H" if SI is "L". Since output data (Q_0 thru Q_3) is unaffected by \overline{MR} , data on Q_0 thru Q_3 should be considered valid only while OR is "H".


♦ OTHERS · MSM6252 ♦-


TIMING CHARTS






♦ OTHERS·MSM6252 ♦-





CIRCUIT EXAMPLES (FIFO EXPANSION)



OKI semiconductor MSM6920RS/6945RS

SINGLE CHIP DTMF DECODER

GENERAL DESCRIPTION

The MSM6920RS/6945RS are DTMF decoder LSIs which can decode 16 kinds of DTMF signals which consist of the combination of 4 high group frequency signals and 4 low group frequency signals.

The MSM6920RS is suitable for the application for End-to-Center equipment or PABX because it has filter characteristics to reduce the mistake in decoding.

The MSM6945RS is suitable for the application for End-to-End equipment because it has a wide detective range.


The MSM6920RS/6945RS provide all necessary filtering, detector, timer and miscellaneous logics required to implement the system.

The MSM6920RS/6945RS are fabricated by OKI's advanced CMOS technology which realizes high reliability and low power consumption.


FEATURES

- Power supply: +12V and +5V
- Low power consumption: 80 mV (TYP)
- Input signal level
 MSM6920RS: -5 ~ -32 dBm 600 Ω/each tone
 MSM6945RS: -5 ~ -48 dBm 600 Ω/each tone
- Built-in RC active pre-LPF
- 3 kHz emphasizing for prevention of the voice error (MSM6920RS only)
- Built-in echo control circuit (MSM6945RS only)
- 3.58 MHz crystal oscillation circuit on chip
- TTL compatible digital interface
- Signal present (SP) output capability
- Tri-state output
- CMOS silicon gate process
- 28-pin plastic DIP package

BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Rating	Unit
Power Supply Voltage	VA		0.3 ~ 15	
Fower Supply Voltage	V _D	Ta = 25°C	-0.3 ~ 7	v
Analog Input Voltage *1	VIA	With respect	$-0.3 \sim V_{\text{A}} + 0.3$	1
Digital Input Voltage *2	V _{ID}	to AG or DG	$-0.3 \sim V_{\text{D}} + 0.3$	
Operating Temperature	T _{OP}	— .	-30 ~ 70	
Storage Temperature	Tstg	-	-55 ~ 150	−] °C

*1 BW, AIN

*2 MUTE, RS, CS, EXCLK, X1, OC

Recommended Operating Conditions

F	Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Pow	Power Supply VA		With respect to AG or DG	10.8	12.0	13.2	v
Volt	age	VD	With respect to Ad or Dd	4.75	5.00	5.25	v
	erating perature	T _{OP}	· _	-30	-	70	°C
	D.	-	$R_T = 600 \Omega$	-	600	-	Ω
	RL	_	$R_T = 10 \ k \Omega$	-	10	-	
arts	R ₁	_			2.4	-	kΩ
ed P	R ₂	_	—	_	100	-	
External Attached Parts	с ₁	_	-		0.03	. —	
ial At	C ₂		_	1	—	-	
xterr	C ₃	-	_	0.01	_	-	μF
ш	C ₄	-	-	-	10	-	,
	С ₅	-	·	-	10	-	
	CRYSTAL	-	_	-	3.579545	-	MHz

Refer to Application circuit (Figure 4) for external attached parts.

DC and Digital Interface Characteristics

Parameter	Symbol	Conditi	ons	Min	Тур	Мах	Unit
Power Supply Current	۱ _A			-	7	14	
Power Supply Current	۱ _D			-	0.2	1.0	mA
Input Leakage	١	V _I = 0)V	-10		10	
Current *1	Ιн	$V_{I} = V$	-10		10	μΑ	
Input Voltage *1	VIL	_		0	-	0.8	
input voltage 1	VIH	_		2.2 (0.7 VD)	-	VD	
Output Voltage *2	VOL	I _O = 0.3	I _O = 0.36 mA		-	0.4	V
	VOH	IOH = -2	20 μA	0.8 VD	-	VD	
Output Leakage	IOLL	MUTE ="H"	To D _G	-10	-	10	۸
Current *2	IOLH	WOIE = H	To V _D	-10	—	10	μΑ


*1 MUTE, RS, CS, OC, (EXCLK)

*2 SP, D₀, D₁, D₂, D₃

♦ OTHERS·MSM6920/45 ♦-

Analog Interface Characteristics (VA = 12V \pm 10%, VD = 5V \pm 5%, Ta = -30 \sim 70°C)

Param	neter	Symbol	Conditions	Min	Тур	Мах	Unit
Input (AIN) Resistance		RIN	f _{IN} ≤5 kHz v _{IN} ≤+1 dBm	2	_	_	MΩ
Input AIN Leakage		ILA1	^{0V} ≤VIN≤VA (AG)	-10	_	10	
Current	BW	ILA2	$V_{IN} = OV (AG)$	-100	-	10	μA
Input (AIN) S Detection Le		VIN1	For each tone	-32 -48	-	-5 -5	dDaa
Input (AIN) S Non-detectio		VIN2	For each tone	-	_	-40 -56	dBm
Tone Frequency	Low Group	B _{WLD1}		-	_	2.4	
Deviation Accept	High Group	BWHD1	DW is not connected	_		2.1	
Tone Frequency	Low Group	B _{WLR1}	BW is not connected	3.8	_	_	
Deviation Reject	High Group	BWHR1		3.6		-	0/
Tone Frequency	Low Group	B _{WLD2}		-		2.0 -	%
Deviation Accept	High Group	BWHD2		.		2.0 -	
Tone Frequency	Low Group	B _{WLR2}	BW = 0V (AG)	3.3 _		-	
Deviation Reject	High Group	B _{WHR2}		3.3 _			
Level Twist		V _{TW}	Between two tones	_		6	dB
Signal echo level ratio		S/E	Vsignal/Vecho	- 18.2	-	-	dB
Signal Grou (SG2) Voltag		V _{SG2}	_	$\frac{VA}{2}$ -0.1	<u>VA</u> 2	<u>VA</u> +0.1	v



0 dBm = 0.775 Vrms

Band Split Filter Characteristics


Parar	neter	Symbol		Conditions	Min	Тур	Мах	Unit
Dial Tone Rejection		DTR	Relative Value to 750 or 1500 Hz	0 ~ 420 Hz	43	_	_	
Low	Pass Band Gain	G _{L1}	Relative value to	677 ~ 967 Hz	-2.5	_	2.5 1.6	dB
Group	Rejection Band Gain	GL2	750 Hz	1175 ~ 1678 Hz	_	_	-21	uв
High	Pass Band Gain	GH1	Relative value to	1175 ~ 1678 Hz	-2.5 -1.6	_	2.5 1.6	
Group	Rejection Band Gain	G _{H2}	1500 Hz	677 ~ 967 Hz	-	_	-21	

 $(VA = 12V \pm 10\%, VD = 5V \pm 5\%, Ta = -30 \sim 70^{\circ}C)$

Above values can be defined and measured at the pin of BEL or BEH.


MSM6920 MSM6945

♦ OTHERS· MSM6920/45 ♦-



Signal Timing Characteristics (VA = 12V \pm 10%, VD = 5V \pm 5%, Ta = -30 \sim 70°C)

Parameter	Symbol	C	onditions		Min	Тур	Max	Unit
Signal Repetition Time	т _С				120	-		
Time to Receive	тs				49	-	_	
Invalid Tone Duration	тլ				-	-	24	
Output Delay Time	TG				24	-	49	
Interdigit Pause	Т _Р				30	-	_	ms
Acceptable Drop Out	т _в				-	-	2	
SP Delay Time	TSP				6	-	10	
Output Continuation Time	то		00	"Low"	40	-	45	
Output Trailing Edge Delay	TD		OC	"High"	21	-	35	



♦ OTHERS · MSM6920/45 ♦

	Comb	inatio	ns of Ir	put D	TMF S	ignals						_	
	L/H	Low-Group				High-Group			ſ	Digital	Outpu	t	
Key		Lı	L2	L3	L₄	Hı	H₂	H₃	H₄	Dз	D2	/ D1	D٥
0					0		0			0	0	0	0
1		0				0				0	0	0	1
2		0					0			· 0	0	1	0
3		0						0		0	0	1	1
4			0			0				0	1	0	0
5			0				0			0	1	0	1
6			0					0		0	1	1	0
7				0		0				0	1	1	1
8				0			0			1	0	0	0
9				0				0		1	0	0	1
A		0							0	1	0	1	0
В			0						0	1	0	1	1
С				0					0	1	1	0	0
D	1				0				0	1	1	0	1
*					0	0				1	1	1	0
#	Ļ				0			0		1. 7	1	1	1

Hexa-Decimal Digital Output Truth Table

1 Digital High Level 0 Digital Low Level


PIN DESCRIPTIONS

Pin Name	Pin No.	Function
MUTE	1	3-state output control input. If MUTE = digital "High", the outputs D_0 , D_1 , D_2 , D_3 and SP are put in a high impedance state. If MUTE = digital "Low", these outputs are activated.
RS	2	Power-ON Reset control input. If \overline{RS} = digital "Low", the outputs D ₀ , D ₁ , D ₂ , D ₃ and SP are put in a high impedance state whether Mute = digital "Low" or "High". Applying of this function is drawn in the following Application, Figure 5,6.
VD2	3	This is used for "Power-ON Reset" function. Refer to Figure 5, 6.
NC	4	Non-Connection
NC	5	Non-Connection
BW	6	If BW is connected to AG, "Tone Frequency Deviation Accept and Reject" range are set to be fit for the PABX application. If BW is left opened, this device shows the characteristics that is fit for the End-to-Center application. In PABX application, the analog line interface circuit must be arranged according to Figure 8 to adjust the input DTMF signal level.
NC	7	Non-Connection
AG	8	Ground reference of VA. (Analog Ground) This pin should be common with DG at the System Ground point as close as possible.
NC	9	Non-Connection
NC	10	Non-Connection
SG2	11	SG2 is built-in analog signal ground. This voltage is nearly VA/2 volts, so the analog line inteface of AIN must be implemented by AC-coupling as shown in Figure 4. To make its impedance lower over wide frequency range, it is necessary to be AC grounded for AG via a bypass capacitor of more than 1µF.
SG 1	12	This is voltage reference for SG2 and is obtained by two-equal resistors devision among VA and AG. If VA has some noise and ripples, it is necessary to be AC grounded for AG via a bypass capacitor of more than 0.01μ F so as to keep SG2 silent. If the bypass capacitor is 0.01μ F, the rejection ratio at 500 Hz is kept more than 9 dB because of a high resistive impedance of SG1.
AIN	13	A DTMF signal input. For the interface with phone line, refer to Figure 4.

♦ OTHERS·MSM6920/45 ♦

Pin Name	Pin No.	Function
VA	14	Power supply pin for the analog circuit. A +12V supply is recommended.
BEH	15	A High group signal output picked out from a DTMF signal by Band split filter. This pin is used for IC-Test only.
BEL	16	A Low group signal output picked out from a DTMF signal by Band split filter. This pin is also used for IC-Test only.
CS	17	If an external 3.58 MHz clock is required to use, CS must be connected to digital "Low" in order to input the clock to EXCLK. When crystal controlled oscillator on chip is required, this pin must be con- nected to digital "High".
EXCLK	18	If required to use an external 3.58 MHz clock, CS must be connected to EXCLK. When crystal controlled oscillator on chip is required, this pin should be connected to digital "Low" or "High". The interface condition of EXCLK is different from other digital inputs. Refer to Figure 7.
X 1	19	Crystal Sense. X ₁ and X ₂ connect to a 3.579545 MHz crystal to generate a crystal locked clock for the chip. If required to use a external clock, X ₁ should be connected to digital "Low" or "High" and X ₂ should be left opened.
X 2	20	Crystal Drive. Refer to pin 19 for details.
OC	21	The time length of digital outputs control input. If OC = digital "High", the digital outputs D0, D1, D2, D3 and SP follow the DTMF signal in the time length. If OC = digital "Low", D0, D1, D2, D3 and SP output the constant time length data regardless of the DTMF signal length. Refer to Figure 3.
SP	22	DTMF signal present output. SP is used for scanning detection of the data outputs D0, D1, D2 and D3, and so on.
DG	23	Ground reference of VD1. (Digital Ground) This pin should be common with AG at the system Ground point as close as possible.
Do	24	
D 1	25	Digital outputs with Hexa-decimal code.
D2	26	High output impedance is capable. Refer to "Digital Output Truth Table".
Dз	27	
VD 1	28	Power supply pin for the digital circuit. A +5V supply is recommended.

APPLICATION NOTE



	CON	NT 1	CONT ₂			
	"Н"	"L"	"H"	"L"		
DIGITAL OUTPUT IMPEDANCE	Hi	Lo	_	_		
DIGITAL OUTPUT LENGTH	-	_	Follow- ing AIN signal	Constant length		

NOTICE 1. The crystal should be wired at a close physical proximity to the device.

2. High level signals should be avoided to route next to low level signals.


3. Bypass capacitors put on VA, SG1 and SG2 should be as close to the device as possible.

4. AG and DG should be connected at the point that is as close to the system ground as possible.

5. As for an application for PABX, refer to Figure 8.

Power ON Reset Function

If required "Power ON Reset" function that is used for neglecting the invalid output data immediately after Power ON, the following circuit may be of use.




After Power ON, SP is hold at digital "Low" by the existence of resistor R_S during "T" seconds. Normal values of R_S, R_P and C_P are 100 k Ω , 5 M Ω and 0.47 μ F respectively. In this case, "T" will be 1.6 second approximately. In this case, the gate which receives output should be CMOS.

Be careful to the fact that SP has not perfect Hi-output impedance by the existence of R_S even though MUTE is connected to digital "High" and other outputs are in the state of Hi-output impedance.

External Oscillator Connection


In case of using an external clock as a oscillation source, following circuit can be applied.



* TTL or High-Speed CMOS Gate with less than 50pF load capacitance

Application for PABX (MSM6920RS)

In PABX system, DTMF signal level is relatively high in comparison with the level of "End to Center". In case of Application for PABX, the signal detection level range should be $0 \sim -20$ dBm and the Non-detection level must be less than -35dBm. So, the application circuit in Figure 4 cannot be applied. In this case following circuit can be applied. BW and OC should be connected to AG and DG respectively. Be careful to the position of R1.



OKI semiconductor MSM6980-03

32K-BIT/SEC ADPCM CODEC

GENERAL DESCRIPTION

The MSM6980-03 is a 32K-bit/sec ADPCM CODEC which is fabricated by OKI's low power consumption CMOS silicon gate technology.

The MSM6980-03 is used for highly efficient digital-to-digital converting of PCM voice data with the transmission rate of 32K-bit/sec.

When MSM6980-03 is applied as the transcoder together with the common 64K-bit/sec PCM voice CODEC, the transmission line come to have double data transmission data capability as MSM6980-03 can code the 64K-bit/sec PCM code into the 32K-bit/sec ADPCM code or can decode the ADPCM data into the PCM data without losing the quality of the voice.

MSM6980-03 can be applied into various applications, like high speed data multiplexer used on a digital line, in the digital PBX or in the digital data terminal equipment.

FEATURES

- 9600 bps modem signal (CCITT V.29) transmission* capability by OKI's original coding algorism.
 - Asynchronous tandem connection; capability within 2-link.

Synchronous tandem connection; capability regardless of link number.

- Voice or tone signal transmission can be performed conforming to CCITT G.721 (ADPCM) recommendation.
- Lower data transmission rate (24K bit/sec) is capable in voice signal transmission.
- μ-law and A-law selectable.
- ADPCM coding or decoding selectable.

- Parallel and serial I/O terminals.
- Serial data output is possible to be Wired-OR connection within 32 channel for multiplexing.
- Serial I/O can interface with wide range of clock rate: 32 ~ 2048K bit/sec.
- Stabilized operation to the asynchronous interfacing timing signal and its jitter.
- Low power consumption; 70 mW (TYP).
- Extenally clock for operation; 20 MHz
- 42 pin plastic DIP package.
 - * : ADPCM system standard was recommended in 1984 as CCITT G.721. In this standard, 9600 pbs modem transmission is not guaranteed.

FUNCTIONS

The ADPCM CODEC LSI (MSM6980-03) can be used as a coder (conversion from PCM code to ADPCM code) or a decoder (conversion from ADPCM code to PCM code) by pin selection.

Coder Function

This function makes linear conversion to a PCM signal (8-bit code of 8 kHz sample) and then converts it to a 4-bit or 3-bit code signal by ADPCM coding.

Refer to the coder function in the BLOCK DIAGRAM.

- (1) A serial (2 MHz-64 kHz) or parallel input signal is selected as a PCM input signal according to the IS/P pin setting.
- (2) An input signal of μ -law or A-law PCM code is coded by ADPCM method according to the A/ μ pin setting.
- (3) 4-bit or 3-bit ADPCM coding is performed according to the 3BIT pin setting.
- (4) Serial (2 MHz-64 kHz in bit rate) or parallel ADPCM signal is output according to the C/D and 3BIT pin setting.
- (5) Input/output is made on receipt of an external input/output request signal. Input/ output is also made without fail on receipt of an input/output request signal which is pseudo-synchronized.
- (6) Output is multiplied by wired OR.


Decoder Function

This function performs ADPCM decoding process to a 4-bit or 3-bit ADPCM input signal and then converts the decoded signal to a PCM code signal.

Refer to the decoder function in the BLOCK DIAGRAM.


- (1) A serial (2 MHz-32 kHz in bit rate) or parallel ADPCM input signal is selected according to the IS/P pin setting.
- (2) Decoding into PCM code is conducted by setting the 3BIT pin according to the selection of the type of and ADPCM input, either 4-bit or 3-bit.
- (3) μ -law or A-law is selected for PCM code by the A/ μ pin setting.
- (4) Serial (2 MHz-64 kHz) or parallel PCM output signal is selected according to the C/D and 3BIT pin setting
- (5) Input/output is made on receipt of an external input/output request signal. Input/ output is also made without fail on receipt of an input/output request signal which is psuedo-synchronized.





OTHERS MSM6980

PIN CONFIGURATION (TOP VIEW)



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	V _{DD}		-0.3 ~ +7	v
Input Voltage	VIN	Ta = 25°C	-0.3 ~ V _{DD} + 0.3	v
Power Dissipation	PD		1	Watt
Storage Temperature	Tstg	-	-65 ~ +150	°C
Storage Humidity	Hstg		5 ~ 95	%RH

Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Ambient Temperature	Ta	_	0		70	°C
Supply Voltage	V _{DD}		+4.75	+5.00	+5.25	v
Ground	GND		_	0	_	v
Clock Frequency	Fc	-	19.998	20	20.002	MHz
InPut Rise or Fall Time	T _R , T _F	-	-	-	-	ns

DC Electrical Characteristics

 V_{DD} = +5 V ±5%, Ta = 0 ~ 70°C

			.00		-,		
Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Quiescent Current	IDD1	Clock is not input to work.	- 1.0 2.0		mA		
Operating Supply Current	I _{DD2}	Fc = 20 MHz	-	14	20	mA	
Low Level Input Voltage	VIL	-	0.8		0.8	v	
	VIH1	MCK, SICK, SOCK	2.4	-	-	v	
High Level Input Voltage	V _{IH2}	Other Input pins	2.0	-	-		
	V _{OL1}	SOD, I _{OL} = 6.0 mA	-	_ ·	0.4		
Low Level Output Voltage	V _{OL2}	Other Output pins IOL = 1.6 mA			V		
Low Level Output Voltage	VOL	I _{OL} = 1.6 mA		-	0,4	v	
High Level Output Voltage	Voн	l _{OH} = 40 μA	4.2	-	_	V	
Input Current	lı –	V _{IN} = V _{DD} or GND	-10	-	+10	μA	
Input Capacitance	CI		-	-	10	PF	
Output Load Capacitance	GLOAD	-	100		100	PF	

PIN DESCRIPTION

Pin Name	Pin No.	Function
PD0 ~ PD15	1 ~ 10 36 ~ 41	These are bi-directional bus interface pins. PD15 is the MSB. Refer the specification to Table 1 and 2, and refer the timing in the Figure 1 and 3. During RST or OSYNC is being held on digital "0", all of PD0 ~ PD15 become at digital "1" state with output impedance of more than 100 k Ω .
SID	11	Serial data input pin. The bit length should be 4 or 8. Refer to Figure 2.
SICK	12	Input pin of a clock signal for serial input data. The maximum clock rate is 2048 Kbps and should be more than total data bit number. Refer to Figure 2.
ISYNC	13	8 kHz synchronizing pulse signal input pin. This is used for reading the parallel or serial input data.
МСК	14	System clock input pin. The clock frequency should be 20 MHz.
PBS	15	Chip test pin. Normally, PBS should be connected to digital "0".
RST	16	Reset signal input pin. When MSM6980-03 is powered on, "L" level reset signal has to be applied to this pin. In the case of data comparison test, RST should be input according to Figure 6 RST Timing Chart in order to make the first output data valid. During RST is held on digital "0", all of PD0 through 15 become digital "1" state with output impedance of more than 100 k Ω and SOD has a high output impedance.
DATD	17	Chip test pin. Normally, DATD should be open.
POWD	18	Chip test pin. Normally, POWD should be open.
WDT	19	Supervisory signal output on internal function, i.e., Watch Dog Timer. When MSM6980-03 is operating normally, WDT synchro- nized with ISYNC is output. Refer to Figure 5.
EXTI	20	Chip test pin. In normal operating modes, EXTI should be constantly set at digital "1".
GND	. 21	Ground pin.
скоит	22	Chip test pin. The clock pulse, the frequency of which is divided by 4 of MCK, is output. Normally, it is 5 MHz.
		Data input format select pin. By inputting digital "1" or "0" to IS/P, parallel or serial data input format is determined.
IS/P	23	Digital ''1'': Serial input Digital ''0'': Parallel input
		Refer to Table 1.
CKRST	24	Chip test pin. Normally, CKRST should be connected to digital "1".
C/D	25	Operating mode select pin. The condition of C/D determines the operation of MSM6980-03, coding operation or decoding operation
	25	Digital "1": Coding operation Digital "0": Decoding operation Refer to Table 1.

♦ OTHERS · MSM6980 ♦

Pin Name	Pin No.	Function
SIG I/O	26	Chip test I/O pin. Normally, SIG I/O should be open.
CODLB	27	Chip test pin. Normally, CODLB should be connected to digital "0".
		ADPCM data bit length select pin.
3 BIT	28	Digital "1": 3 bits Digital "0": 4 bits Refer to Table 2.
15/16 LV	29	ADPCM data format select pin.
		Digital ''1'': 15 levels without ''0000'' Digital ''0'': 16 levels
SADJ	30	Chip test pin. Normally, SADJ should constantly set at digital "O".
		PCM code select pin.
Α/μ	31	Digital "1": A-law Digital "0": μ-law
OSYNC	32	8 kHz synchronizing signal input pin to control the parallel or serial outputs. Refer to Figure 3 and 4.
BTST	33	Chip test pin. Normally, BTST should be connected to digital "1".
SOCK	34	Clock signal input pin to control the serial data output. Maximum data rate is 2.048 Mbps. Refer to Figure 4.
SOD	35	Serial data output pin. The bit length can be 4 or 8. After the determined bit number has been output, SOD becomes the high output impedance terminal. Refer to Figure 4.
V _{DD}	42	+5 V power supply.

+ OTHERS · MSM6980 +

Operating Mode	Ing	Input		Output		Control Pins	
	Bit Length	P/S	Bit Length	P/S	C/D	I S/P	
ADPCM Decoder	4	Р	8	P ^{*2} and S	0	0	
	(3)	S				1	
ADPCM Coder	8	Р	4 (3)	P and S	1	0	
	0	S				1	


Table 1 Input/Output Setting Status Table

*1P: Parallel Format

S: Serial Format


*2: Both P and S are output


Table 2 Parallel I/O Application Table





♦ OTHERS · MSM6980 ♦-

TIMING CHART












♦ OTHERS·MSM6980 ♦-








♦ OTHERS · MSM6980 ♦

Ⅲ-G-38



Ⅲ-G-39





APPLICATION NOTE

1. AN INTRODUCTION TO THE MODEM

These days reflect our so-called communication era, and the data processing industry has been growing at a tremendous rate, particularly in the area using the existing telephone networks. The modems are playing an important role as an interface to computer systems which communicate by a public or dedicated data transmission networks. Taking early notice of the significance of data communications, OKI has been engaged since many decades in the development and manufacturing of data communication-related equipments. This application note introduces and explains OKI's latest development in this field, the CMOS Single-chip modem series, MSM6926, MSM6927, MSM6946, and MSM6947. Before entering details of this new series, let us first see what a modem is all about.

- 1) What is a modem?
- 2) Modem communication systems
- 3) Modem types and modulation/demodulation methods

1) What is a modem?

Figure 1-1 shows a typical data communication system using modems. The basic role of a modem is to convert digital logic signals "1" and "0" into analog equivalent that can be passed through a telephone line, and vice versa.

A data signal (digital signal) from a data terminal is once converted into an analog audio signal, and transmitted to the modem of a receiving terminal utilizing the public telephone network. At the receiving end, the analog audio signal thus received is then converted by its modem into a corresponding digital signal and conveyed to the receiving data terminal.

In this way, two distant data terminals can communicate for the exchange of data by means of modems.

The telephone line allows transmission of analog audio signals exclusively, but the digital data signal, as such, cannot be passed through. For this reason, modems are required as interface to existing analog transmission lines.

Referring to Figure 1-1, modulation and demodulation means the conversion of digital signals into analog and vice-versa, and will be detailed in the chapter "MODES TYPES AND MODULATION/DEMODULATION METHODS". The duplexer transmits a signal to the telephone line or receives it from the telephone line, and is not designed to receive a previously transmitted signal. Usually, it uses a hybrid transformer or hybrid resistor circuit consisting of two operational amplifiers, resistors and a line transformer.

2) Modem communication systems

The modem communication systems are largely divided into modes of operation. One is called the full duplex system, and the other the half-duplex system. The telephone line is a balanced two-wire circuit, and usually is called the 2-Wire (2W) line. The full-duplex and half-duplex are terms which conform to the common use of this 2-Wire line.

a) 4-Wire full-duplex communication

The 4-Wire full-duplex communication is another widely practiced method in which two dedicated telephone lines are used for transmission and reception, respectively. This method provides transmission and reception simultaneously, but requires two telephone lines.

APPLICATION NOTE

b) 2-Wire half-duplex communication

The 2-Wire half-duplex communication is a method which links two terminals in either direction, but only one direction at a time. Namely, when one terminal is transmitting, the other must operate in the receiving mode. This limitation may be a drawback for certain applications.

c) 2-Wire full-duplex communication

The 2-Wire full-duplex communication is a method in which duplexers or the like are used to permit two distant termnals to work in both directions simultaneously through a 2-Wire line. This method is more economical compared with 2-Wire half duplex.

The above three methods are schematically shown in Figure 1-2.

3) MODEM types and modulation/demodulation methods

Table 1-1 shows a classification of modems.

The modems can also be classified by transmission speeds. Within 300 bps to 9600 bps, low-speed modems usually employ FSK (frequency shift keying) method, medium-speed modems PSK (phase shift keying), and high-speed modems QAM (phase quadrature amplitude modulation).

The CCITT and BELL in the table stand for European and U.S. standards, respectively.

What are FSK, PSK and QAM, then?

Figure 1-3 shows the operating principles of FSK and PSK. In the FSK system, logic data signals "1" and "0" are modulated with frequencies; for example, "1" is modulated with a lower frequency (f_L), while "0" is modulated with a higher frequency (f_H).

In the PSK system, the frequency is constant, and the modulation is carried out by assigning phase 0° to say "1" and phase -180° to "0". (Two-phase phase shift keying) The QAM system is a complex one in which PSK and AM are combined. By way of example, frequencies and phase angles assigned in FSK and PSK are shown in Table 1-2.

When referring to the modem modulation systems, we must speak of two important terms. One is the modulation rate (baud rate) and the carrier frequency. In the FSK system, the transmission speed and modulation rate are equal. This is because carrier frequencies are in one to one correspondence to logic values "1" and "0".

Where four phase angles are assigned to two data digits (that is, four 2-bit values) as in the 4-phase PSK system, the modulation rate becomes half of the transmission speed.

In the 4-phase PSK system (1200 bps), for example, the modulation rate is 600 bauds. In the FSK system (300 bps), on the other hand, the modulation rate is 300 bauds.

You remember that the 2-Wire full-duplex communication is subject to limitations in its implementation. This is because a group-wise communication system using the originate mode and answer mode as shown in Table 1-2 must be employed. In any modulation system, whether FSK or PSK, a number of harmonics are produced by modulation.

In case of FSK, for example, if logic states "1" and "0" – these are called mark and space, respectively – are modulated in the originate mode specified in CCITT V.21, one is easily tempted to consider that 980 Hz and 1180 Hz alone appear. In actuality, however, there can appear many other frequency components, and their range is called the frequency band. The bandwidth of signal allowed to pass through a public telephone line is limited to a range of 0.3 kHz to 3.4 kHz.

♦ APPLICATION NOTE ♦

This bandwidth is called the voice band. In the group-wise communication system, this voice band is divided into two bands: the lower frequency band which is assigned to the originate mode channel and the higher frequency band which is assigned to the answer mode channel. These two bands can be used independently each other. For each of these bands, a modulation rate and a carrier frequency are selected so that the resultant frequency components will be included in its frequency band.

In the FSK system, the maximum allowable modulation rate is ordinarily 300 baud. Should it be set at 1200 baud, the frequencies developed will occupy too wide a band to be accommodated in the voice band.

Namely, the 1200 baud FSK system cannot be realized in the full-duplex transmission form.


All these are summed up in Figure 1-4.


Full-duplex transmission cannot be made if bands are overlapped as shown in Figure 1-4(b). As shown in Figure 1-4(c), the 1200-baud FSK system is allowed to have only one channel.

As explained above, the 2-Wire full-duplex communication system is one in which the bi-directional data transmission between two terminals is carried out simultaneously by using channels assigned to transmission and reception previously.

Figure 1-5 shows a typical group-wise full-duplex communication system, which is common to both FSK and PSK systems. In the QAM system, frequency components are spread over a wide range, and the group-wise full-duplex communication system cannot be used. At present, efforts are being made to implement the QAM full-duplex communication system by the echo cancelling technique.


♦ APPLICATION NOTE ♦-





IV-6

APPLICATION NOTE






Figure 1-5 Group-wise Full-Duplex Communication System

IV-8

Data Rate	Modula- tion	Baud Rate	Carrier Frequency	Band- width	Synchro- nization	Equalizer	CCITT V-series	Similar BELL Standard
300 bps	FSK	300 baud	1080±100Hz 1750±100Hz	300Hz	Asynchronous (Full Duplex)		V.21	103
1200	4-phase PSK	600	1200Hz 2400Hz	1200Hz	Synchronous/ Asynchronous (Full Duplex)	Fixed	V.22	212
1200	FSK	1200	1700±400Hz	1200Hz	Asynchronous (Half Duplex)		V.23	202
2400	4-phase PSK	1200	1800Hz	1200Hz (3dB down)			V.26 V.26 bis	201
4800	8-phase PSK	1600	1800Hz	1600Hz (3dB down)	Synchrouns (Half Duplex)	Auto-	V.27 V.27 bis V.27 ter	208
9600	16-phase QAM	2400	1700Hz	2400Hz (3dB down)		matic	V.29	209

 Table 1-1 Transmission speeds and modulation systems

 (Voice-band modem according to CCITT Recommendations)

Note: In practice, the occupied bondwidth for 2400-9600 bps are as follows to improve the receiving performances.

2400 bps --- 2400Hz (100% Roll-off) 4800 bps --- 2400Hz (50% Roll-off) 9600 bps --- 2640Hz (10% Roll-off)

Table 1-2	Correspondence of	Digital Data to	Analog Value
-----------	-------------------	-----------------	--------------

	FSK (30	0 bps)			4-	ohase PSK (120	00 bps)	
MODE	Transmit	ссітт	Bell	Carrier	Data bit	ССІТТ	⁻ ∨.22	Bell
MODE	Data bit	V.21	103	Frequency	pair	MODES 1-4	MODE 5	212A
ORIGI-	Mark ''1''	980Hz	1270Hz		0 0	90°	270°	90°
NATE	Space "O"	1180Hz	1070Hz	240011-	0 1	0°	180°	0°
AN-	Mark ''1''	1650Hz	2225Hz	2400Hz 1200Hz	10	180°	0°	180°
SWER	Space ''0''	1850Hz	2025Hz		1 1	270°	90°	270°

2. MODEM DESIGN AND OPERATION

1) Modem design

Illustrated here is a modem designed with MSM6946.

A block diagram of modem is shown in Figure 2-1.

It is provided with an automatic answering function in addition to basic functions. The automatic answering function performs ringing signal detection, control logic operation, and dc loop current control.

Figure 2-2 shows an elementary circuit design using MSM6946, and Table 2-1 is a parts list.

U2 is a dual operational amplifier, and provides an interface circuit with the telephone line.

U3 and U4 are level converters. They perform mutual conversions of the TTL level to and from the $\pm 12V$ level required for RS-232C.

U5 is used to drive indicators showing four statuses (power ON, carrier detect, received data, transmit data).

There are five switches in the circuit. SW1 is a power switch; SW2 is an originate (calling) mode/answer (called) mode selector switch; SW3 is used to turn the modem into a (remote) digital loopback mode, in which the transmit data (XD) and the request to send ($\overline{RS1}$) are looped back to the received data (RD) and the clear to send (\overline{CS}) respectively, and at the same time the serial data obtained by demodulating of the received FSK signal is input to the transmitter as a transmit data within the chip, subjected to FSK modulation and sent back to the telephone line; SW4 is used to switch the telephone line to either the telephone handset or the transformer for modem operation; and SW5 is used to enable the automatic answering mode.

LED comes alight when both the established call connection and off-hook states are detected.

U6 is a photo coupler used to detect a ringing signal, and protects the modem circuit from surge voltages which may appear in the telephone line.

U7 is used for dc loop current control.

U8 is a dual D type flip-flop; one half is used to latch the dc loop current control signal, and another half to latch the data for which the off-state of the received carrier is detected.

U9 is a dual one-shot multivibrator, which is used to squelch the modem output for about 2 seconds (billing delay) necessary in the automatic answering and call connecting sequence and also to provide a sequence to turn off DSR (off-hook) and cut off the dc loop when the received carrier is not detected in about 10 seconds after connection of the modem to the telephone line.

U10 is a quad two input AND gate used in the automatic answering control circuit.

U11 is a dual one-shot multivibrators, one half is a 0.1-sec retriggerable one-shot that is part of the ring detect circuit, while the other half is a 0.1-sec one-shot that is used to clear the latch to disconnect the telephone line.

Figure 2-2 shows a modem directly connected to a telephone line. Note that the illustrated scheme is not approved by the authority for the purpose of test or development. A typical direct connection scheme (called DAA – direct access arrangement) is shown in Figure 2-3.

2) Modem operation

In case of manual calling, the modem is placed in the originate and voice mode (telephone line connected to the telephone handset), and a call is made using the telephone handset.

When an answer is detected (i.e. an answer mark tone is heard), the modem is placed in the data mode (the telephone line connected to the modem), and the indicator will light up showning that a carrier signal from the answering modem is received.

In the automatic answering mode, the modem is required to follow the procedures before starting transmission and reception. The following shows a call establishment sequence. See Figure 2-4.

- (1) A call is placed to remote modem.
- (2) Ringing is detected at answering end.
- (3) Answering modem enables DSR and goes off-hook upon completion of ringing.
- (4) Answering modem waits two seconds for billing delay.
- (5) Then, the transmitter is turned on, and an answer mode mark tone (2225 Hz) is sent forward toward the originating modem.
- (6) The mark answer tone is received by the originating modem and the originating modem is placed in a data mode where DSR is enabled.
- (7) At the originating modem, CD (carrier detect) is turned on after a carrier detect on-delay time.
- (8) Then, the originating modem releases the squelch for the transmitter, initiates the transmission of mark tone in the originate mode, and starts counting CS (clear to send) delay time. (Data transmit state is not yet achieved here).
- (9) Upon reception of the mark tone (1270 Hz) from the originating modem, the answering modem turns on CD after a carrier detect on-delay time.
- (10) Then, CS is turned on, enabling the answering modem to start data communication.
- (11) The originating modem enters into a data communication state after a CS delay time.

In the automatic answering mode, the call connection is aborted when no response is obtained within a specified time or when the received carrier is lost for more than a specified time.

A power supply for the modem is easily available with an AC adaptor for stepping down 100 Vac to 12 Vac.

In Figure 2-2, three power supplies (+12V, -12V and +5V) are used. The -12V power supply is used for the level converter only, and can be dispensed with if the modem is to be connected to a computer via UART.


One of the most important performances of the modem is the bit error rate, which represents the ratio of number of error bit to the total number of data bit. The bit error rate is measured using the test circuit illustrated in Figure 2-5 and the S/N ratio as a parameter defined at the receiver input.

A transmit data in a 511 bit pseudo-random bit pattern is applied to the transmitter to generate an FSK signal. The signal is added with noise from a white noise source via attenuators, and is connected to the received signal input terminal of the modem to be measured.

The noise level (N) is usually measured through a voice frequency band-pass filter (BPF) to determine an S/N ratio.

The bit error rate is determined by comparing transmitted data and received data with each other and by counting the error bit in the serial received data stream.


An example of measured bit error rate characteristics is shown in Figure 2-6.



- APPLICATION NOTE +


U ₁	MSM6946RS	U ₆	4N25	V _{1,2}	V39Z
U ₂	LM747CN HA17458PS	υ,	RRD51A05(D)	т	TAMURA SEISAKUSHO DP101
U ₃	DS1488N SN75188 HD75188	U ₈	MM74C74	Z ₁ ~4	IN5242
U₄	DS1489N SN75189 HD75189	U _{9,11}	CD4538BC MSM4538RS	Z ₅	IN5231
U _s	CD4049C MSM4049RS	U ₁₀	MM74C08 MSM4081RS	CRYSTAL	KINSEKI HC-43/U

Table 2-1 Parts Table for Figure 2-2




* Refer to 3-(6)


Figure 2-2 An Circuit Design Using Single-Chip Modem (with Automatic Answer)




IV-17



IV-18





APPENDIX

<Standard interface, and the control of modems used for public switched network>

Table 2-2 shows typical interface circuit for usual low speed asynchronous full-duplex modem.

The clear-to-send signal is slightly different in meaning from modem to modem. In BELL 103, this signal means that a carrier signal from a remote modem is received; namely, that the transmission channel is in good working order. It is used synonymous with CD (carrier detect). On the other hand, when a half-duplex modem like a 1200 bps FSK modem is used on a public switched network at which the full-duplex communication is capable, the clear-to-send signal serves just as a delayed signal of the request-to-send.

In this case, the clear-to-send signal remains to be an indication that the data communication is likely to be capable. When applying a modem on a public switched network, interface circuits – data terminal ready (DTR) and ringing indicator (RI) – are necessary.

These two circuits plus carrier detect circuit (CD) are a minumum requisite to the control of public switched network by a modem.

These functions will be well understood when compared with the operating sequence of a usual telephone.

Usual telephone	Low-speed asy	nchronous full-duplex modem
Ringing	←	Ringing Indicator
Going off-hook	← (DTR)	Data Terminal Ready ON
Response by far-end calling party	← (CD)	Received Carrier Detect ON

The data terminal ready (DTR) shows a state that the modem is powered on, connected to the data transmission line, and is not in the test mode, and that it is ready to operate.

DTR is rarely used for asynchronous transmission in North America, but is used widely in Europe.

• Except from "Technical Aspects of Data Communication", written by John E. McNamara, the copyright is under Digital Equipment Corporation.

Interfac	ce Circuit	Function	Symbol In
EIA	ССІТ	runction	Fig. 2-2
AA	101	Protective Ground	PG
АВ	102	Signal Ground	SG
BA	103	Transmitted Data	TD
вв	104	Received DATA	RD
СА	105	Request to Send	RTS
СВ	106	Clear to Send	CTS
сс	107	Data Set Ready	DSR
00	108/1	Connect Data Set to Line	
CD	108/2	Data Terminal Ready	DTR
CF	109	Received Line Signal Detector	CD
CE	125	RING Indicator	RI

Note 1: In the case of full-duplex modem used for public switched network, the request-to-send (RTS) circuit is usually unnecessary.

Note 2: Unless otherwise specified by the Post, Telephone and Telegraph Authority (PTT), the low speed asynchronous modem interface is enough with either CD or CTS circuit, whichever is available.

Note 3: Unless otherwise specified by the PTT, the modem interface with the minimum equipped functions need not to be provided with DSR circuit.

Table 2-2. Typical Interface Circuits for Low Speed Modem

3. HINTS AND PRECAUTIONS ON USE

Unlike to general-purpose memories and logical gates, the single-chip modem LSI is hard to use. For example ...

- Handling of analog quantity over a wide range of signal levels.
- Use of functions which defy standardization or common applications.
- Full use of the technology for switched capacitor whose characteristics are highly susceptible to deterioration due to power noise.

Accordingly, its use is accompanied by limitations and at the same time special know-how.

These are explained hereunder, and additional information will be published in due course.

Whenever designers look at an IC, most of them are too readily tempted to associate it with digital operations. As a result, they are liable to set its operating conditions in a rough manner. However, the LSI for this modem series has highly delicate functions which in the past have been implemented with discrete components or hybrid-ICs provided with adjust circuits or trimmers, and utmost attention should be paid to its using conditions so as to elicit its maximum performance.

1) Pin connections for MSM6926/6946/6927/6947

The following shows the terminals with different functions.


Device	Pin 22	Pin 27	Pin 28
MSM6926	м		
6946	(Answer/Originate)	TS1 (Timer Selection)	TS2 (Timer Selection)
6927	<u>so</u>		
6947	(2-Wire/4-Wire)	TS (Timer Selection)	ATE (Answer Tone)

Table 3-1. Different Pin Functions for 4-kind of Modern LSIs.

The operating conditions are assumed as follows.

- Use of internal timers.
- 2-Wire use (as in the public switched network)


In this case, the differences in connection between the devices are as follows.



For other pins, the devices are used in the same manner.

2) MSM6926 and MSM6927 for 2-speed operation


Figure 3-2 introduces a circuit employing a 6926 and a 6927 for 2-speed operation.



APPLICATION NOTE +

3) Setting of the carrier detect level

In an single-chip modem LSI, the receive carrier detect ON and OFF levels can be set within the range of -43 to -48 dBm by adjusting the ratio of the external resistors R_8 and R_9 .



After adjustment, the voltage between Pin 16 (CDR1) and Pin 18 (SG2) will be about 3V. Since the input signal level refers to LSI Pin 21 (AIN) of the LSI, it may have to be amplified when attenuated by a line transformer, etc.





Figure 3-5 is a simplified drawing of Figure 3-4.



Accordingly, if the loss across the line transformer is 0 dB, the following equation applies;

 $V_{R_4} = V_{R_1} \cdot G_R \cdot A_R = V_{R_1}$ $V_{T_4} = V_{T_1} \cdot G_T \cdot 1/2 = V_{T_1} - 6 \, dB$

If the maximum received signal level is -6 dBm, the level at AIN terminal is -6 dBm. The transmit level will be 0 dBm because it is attenuated by 6 dB by R_1 and the transformer impedance R_{\perp} (both 600 ohm).

If the line transformer produces a loss of 2 dB in both directions, it is required to reduce R_6 (from the typical value of 51 kohm to about 30 kohm) to compensate the received level at AIN.

Additionally in order to keep the transmit signal level at the typical value of 0 dBm, it is required to increase R_5 (from the typical value of 51 kohm to approx. 64 kohm).

Note:

$$20 \log \frac{R_7}{R_6' + R_7} = 20 \log \frac{51}{30 + 51} \simeq -4.0 \text{ dB} = (-6) + \underline{2 \text{ dB}}$$


 $20 \log \frac{R_{5}'}{R_{4}} = 20 \log \frac{64}{51} = 2.0 \, dB = (0) + \underline{2 \, dB}$

If R_6 is fixed at the typical value of 51 kohm, and if the line transformer causes a 2 dB loss, the received signal level of -6 to -48 dBm is shifted by 2 dB to -8 to -50 dBm at AIN terminal. It is therefore only required to lower the carrier detection level (by increasing R_8 from the typical value of 33 kohm to 51 kohm) by 2 dB.

In this case, the maximum received signal level at AIN is -8 dBm, and the carrier detect ON/OFF level is within the range of -45 to -50 dBm. This method, however is not recommendable because the S/N ratio will be slightly deteriorated. Anyway, operation is possible, although hysteresis width, etc. cannot be warranted. It should also be noted that the carrier detect ON delay time becomes longer and the OFF delay time shorter.

4) Transmission and reception timing

The operation timing is shown below.



- Note 1: From the time when $\overline{RS1}$ has become "L", a modulated waveform is generated at \overline{AO} in accordance with "H" or "L" at XD.
- Note 2: Even when $\overline{RS1}$ has attained "H", the modulated waveform maintains at \overline{AO} during the soft turn-off period (T_{ST}) in accordance with "H" or "L" at XD, while its amplitude gradually attenuates.
- **Note 3:** CD1 is the terminal where the carrier detect signal is output without logical delay.

The ON and OFF delay times at $\overline{CD1}$ change depending on the received signal level (AIN) and the differential voltage of the comparator in the detection circuit (VR =CDR1 terminal voltage – SG2 terminal voltage), etc. This is the reason for which the response characteristics of analog reception filter, limiter and carrier detector are significant factors. Typical characteristics are shown in Figure 3-7 through 3-10.

Note 4: CD2 is the terminal where the output carrier detect signal is logically delayed by the internal delay circuit. The delay time provided by the internal delay circuit depends on the clock frequency, and is stable. Typical delay times are shown in Table 3-3.

 $T_{\mbox{CDON}}$ and $T_{\mbox{CDOFF}}$ values are indicated in Figure 3-7 through 3-10 and Table 3-3.

- **Note 5:** When CD2 is "H", RD is hold at "H" level (Mark hold).
- **Note 6:** When the input level decreases after $\overline{CD1}$ goes "H" and the carrier detect circuit turned off, the demodulator will stop its operation.

During the period from the suspension of demodulation to the point of time when $\overline{CD2}$ becomes "H", the RD output becomes "H" in case of MSM6926, 6927 and 6947, and "L" in case of MSM6946 respectively.

Note 7: MSM6927 and MSM6947 has a built-in receive squelch delay timer, which is enabled by setting SQ terminal to "L". (It is used for the 2-Wire communication).

During transmission in the half-duplex mode ($\overline{RS1} = "L"$), RD and $\overline{CD2}$ are fixed at "H", and even after $\overline{RS1}$ changes to "H", RD and $\overline{CD2}$ are kept at "H" during the squelch time (TSQ) to avoid data errors in the demodulated data stream due to transient response at the time of sudden cut-off transmit signal. Table 3-4 shows the actual measurements.



APPLICATION NOTE

MSM6926

TS2	TS1	T _{RC} ON	T _{RC} OFF
0	0	402 ms	0.2 μs
0	1	30 ms	0.2 μs
1	0	350 ms	0.2 μs
1	1	External	External

MSM6946

TS2	TS1	T _{RC} ON	T _{RC} OFF	TS	T _{RC} ON	T _{RC} OFF
()	198 ms	0.2 μs	0	180 ms	0.2 μs
•	I	External	External	1	External	External

Table 3-2. RS/CS Timing Measurement by Devices ($\overline{RS1} \rightarrow \overline{CS}$)

MSM6926

CD2/OFF TS1 CD2/ON CD2/OFF TS2 TS1 CD2/ON TS2 0 0 301 ms 21 ms 0 0 7.5 ms 5.2 ms 0 1 4 ms 21 ms 0 1 7.5 ms 5.2 ms 1 0 152 ms 4 ms 1 0 7.5 ms 5.2 ms 1 1 External External 1 1 External External

MSM6946

TS2	TS1	CD2/ON	CD2/OFF	TS	CD2/ON	CD2/OFF
()	102 ms	8 ms	0	14.5 ms	9.9 ms
	I	External	External	. 1	External	External

Table 3-3. CD Timing Measurements by Devices ($\overline{CD1} \rightarrow \overline{CD2}$)

MSM6927

SQ	TS2	TS1	TSQ	sū	TS	TSQ
0	0	0	150 ms	0	0	151 ms
0	0	1	150 ms			
0	1	0	40 ms			

Table 3-4. MSM6927/6947 Received Data Squelch Delay Timing Measurements

TS2	TS1	T _{RC} ON	T _{RC} OFF
0	0	201 ms	0.3 µs
0	1	29 ms	0.3 µs
1	0	73 ms	0.2 μs
1	1	External	External

MSM6927


MSM6947

MSM6927


MSM6947


MSM6947

151016947



- APPLICATION NOTE +





IV-34

0

0

-10

-20

VAIN (dBm) Figure 3-10 MSM6947 CD1 Delay Time Characteristics


-30

-40

-50


5) A simple configuration example of external timer

The external timers shown in the data sheet have many gates. For a simple configuration of a timer circuit, refer to Figures 3-11 and 3-12. When using MSM6926, 6946 or 6927, apply an "H" level to TS1 (Pin 27) and TS2 (Pin 28). When using MSM6947, apply an "H" level to TS (Pin 27). In this mode, external timer circuits can be added.




a) 300BPS (MSM6926/6946)


b) 1200PBS (MSM6927/6947) - 2-Wire circuit



c) MSM6926/6946 Timing Chart



d) MSM6927/6947 Timing Chart (2-Wire facilities)






6) Circuit to prevent latch-up due to power supply noise

The LSIs for single chip modem series have a high immunity against latch-up, but are vulnerable against severe noise in the power supply.

Add a diode as illustrated in Figure 3-15.

For best protection, provide a zener diode (\sim 15V) and a choke coil.


There is no restriction in whether to apply the 12V source or 5V source first.




V

7) How to apply clock pulses


a) Clock circuit when two one-chip modems are used




b) How to use an external clock circuit



8) Line equalization circuit for 1200 bps FSK modem






The line equalization circuit shown in Figure 3-18 has a gain of +9.8 dB at 1.5 kHz. The input level at AIN terminal is adjusted by varying R_6 and R7, which have a typical value of 51 kohms. R_6 is set at 91 kohms, and R_7 at 15 kohms respectively. ($R_7/R_6 + R_7$) = 1/7)


This line equalization circuit can also be used on the transmitting side, but its frequency characteristics should be selected case by case.

9) Circuit interfacing using a variable analog attenuator

a) In case of hybrid transformer.




b) In case of a line transformer plus hybrid circuit consisting of resistors and OP amps.



c) 1200 bps 2-Wire half-duplex communication

In this case, transmission and reception are not carried out simultaneously, the circuit becomes simpler than that compared with a) and b).




In 2-Wire operation, \overline{SQ} (Pin 22) is set to digital "L".

Under this condition, when sending the transmission carrier ($\overline{RS1}$ = digital "0"), the carrier detection is disabled and the received data is held in the "mark" state, independent of the signal entering AIN (received analog signal input).

Reference

In the half-duplex oppration, the preceding hybrid circuit is unnecessary. The circuit using a variable analog attenuator has been shown in Figure 3-22, and a circuit without an attenuator is shown in Figure 3-23.



10) Deterioration of characteristics due to power supply noise

If both power supplies and particularly the VA supply contain noise, degraded characteristics are as follows.


- 1 Narrowing in the range of received signal levels
- 2 Narrowing of the hysteresis width of the carrier detect level
- 3 Increased bit error rate

There are two major reasons for these phenomena.

a) The internal signal ground is provided as a VA/2 potential.

Accordingly, half of the noise amplitude VN, superimposed on VA, appears on the signal ground, and IC internal analog signal processing is carried out with reference to SG1 (Pin 20) containing this $V_{N/2}$ noise.

Both the transmit and received signals are connected to the telephone line via a transformer. Usually, the transformer operates with reference to 0V, which is eugal to the potential of AG. Please refer to the circuit in figure 3-24.




b) Deterioration of characteristics due to crosstalk noise voltage from VA into the operational amplifier output, etc. via the power line of the operational amplifier and capacitor switches on the chip.

The problems do not only result in increase in noise level, but also the noise level in the voice band may be increased significantly because of the aliasing effect inherent in the switched capacitor method that plays a key role in the modem chip. The degree of deterioration in characteristics due to the combined appearance of noise and aliasing effect depends on the noise frequency, as demonstrated by the frequency characteristics in Figure 3-25 measured on MSM6926. In Figure 3-25, a sinusoidal noise voltage was superimposed on VA, and its levels (Vp-p) at which erroneous operations came up were measured and plotted. At around 1.5 to 2 kHz deterioration occurred, because that noise frequency band interfaces with the received carrier frequency band. The modem chip uses 56 kHz as a sampling clock signal for the switched capacitor filter, and it is found that the aliasing effect makes it liable for the erroneous operations caused with respect to the superimposed signals represented by nearly all multiples of the clock frequency.

It is therefore necessary to minimize VA noise through a bypass capacitor, etc. Noise superimposed on the digital circuit power supply, V_D (+5V), does not lead directly to this kind of deterioration. In the modem chip, however, analog and digital circuits are resident together, and noise on V_D may enter into the analog circuit via the reverse bias junction.


Accordingly, it is also important to reduce the noise level at V_D .



IV-45


11) Tone dialer connection circuit

Connect the tone dialer MK5089 (Mostek), MSM6234 (OKI), etc. as illustrated in Figure 3-26.



The operational amplifier operates with SG1 potential (approx. +6V) as a signal ground, therefore requires an AC coupling. If our-of-voice band noise in the tone dialer output is so serious as to require its elimination, a circuit as illustrated in Figure 3-27 works effectively.

CT must be selected to obtain a proper time constant.



APPLICATION NOTE

12) Considerations for duplexer (Line Hybrid Circuit)

In case of full-duplex systems, a duplexer plays a important role. Its purpose is to help reject transmit signal energy from the receive signal.

Theoretically, a duplexer can be adjusted to achieve infinite rejection (no existence of cross-talk) – where the phase and amplitude of the inverting and non-inverting signals cancel through the duplexer OP-Amps. In practice, however, telephone line impedances vary enough such that only about $10 \sim 15 \text{ dB}$ of rejection can be expected. To attain this rejection, it is recommended that the duplexer components (R₁, R₂, R₃ and C₁ in Figure 3-28) be tuned for the impedance and loss characteristics of the particular type of transformer being used. This will minimize the impedance variation of the line.

Once these component values have been determined for a particular transformer type, further trimming is usally unnecessary on a board-to-board basis. A recommended procedure for balancing the duplexer which was used in finding the values in Figure 3-28, is as follows.

a) A recommended procedure for balancing the duplexer

- First, put the RS1 input to VD (transmit squech). Next, connect a 600 ohm signal source to points A and B (in case of MSM6926, 0 dBm and 980 Hz.) Tune R₁ until the loss at point A and B is exactly 6 dB. This allows maximum power transfer through the transformer.
- (2) With R_1 at this new value, replace the signal source with a 600 ohm resistor at point A and B. Now output the transmit signal from A_0 (V₀) via OPA1 at the same frequency.
- (3) Now tune R₃ until the signal out of A₀ reaches a minimum at OPA2 output terminal (V₂). Then tune C₁ until a new, lower minimum is reached which should be around 30 dB.

The phase and amplitude of the two signal components have now been matched for the best rejection over the spread of telephone lines.


A crosstalk characteristic of the duplexer adjusted in steps (1) through (3) is shown in Figure 3-29. It was obtained by measuring the V_0 -to- V_2 transfer characteristic with the modem chip and the duplexer disconnected from each other.


The duplexer has the attenuation pole at about 1420 Hz when a line impedance is ideal 600 ohm.

b) Characteristics on a practical line

Figure 3-29 also shows the practical characteristics of the duplexer connected to existing telephone lines.

These are represented by V_0 -to- V_2 transfer characteristics; it should be noticed that the receive signal level at AIN terminal (V_3) will be lower than V_2 by about 6 dB typically because of the existence of R_6 and R_7 .







c) Allowable crosstalk level


We investigated how the receiver characteristics would be affected by crosstalk. The measuring circuit used is shown in Figure 3-30, and the characteristics obtained are shown in Figures 3-31 and 32. For example, if MSM6946 (Bell 103) is to operate in originate mode (M = 1) with a bit error rate (BER) of 10^{-4} or less for a receive signal level of -43 dBm or greater, these figures argue that the crosstalk level should be held down below -3 dBm.

Next, it should be noticed that not only the AC signal crosstalk, but also the DC voltage on AIN terminal deteriorate the performance, because the DC voltage makes the receiver's dynamic range to be narrow.

This is the reason for which capacitor C_0 shown in Figure 3-28 is necessary. Capacitor C_0 prevents the DC offset voltage on A_0 from being conveyed to AIN terminal.







- d) Consideration
 - (1) With reference to the circuit shown in Figure 3-28, if no transformer loss is present, the receive signal will be amplified twice (+6 dB) at the output of OPA2. Accordingly, it is reduced to a half (-6 dB) through R_6 and R_7 before input to AIN terminal. Assuming that the V_0 -to- V_2 transfer ratio is -8 dB (See Figure 3-29), the crosstalk level at AIN terminal is calculated as follows, because V_0 is +6 dBm.

 $+6 \text{ dBm}^{*1} - 8 \text{ dB}^{*2} - 6 \text{ dB}^{*3} = -8 \text{ dBm}^{*4}$

- *1: transmit level at A₀ terminal, V₀
- *²: V_0 -to- V_2 transfer ratio
- $*^3$: attenuation by R₆ and R₇
- *4: crosstalk signal level at AIN terminal

According to Figure 3-32, it can be seen that the cross-talk of -8 dBm is not a problem for the system performance.

(2) In case a series resistance or other detrimental impedance in the telephone line causes a signal transmission loss through the transformer, the performance will be degraded as compared with the case discussed in (1) above.

For example, if a both-way transmission loss is 4 dB and V_0 -to- V_2 transfer ratio remains to be -8 dB, the crosstalk level at AIN terminal is calculated as follows.

 $(+6 dBm + 4 dB^{*1}) - 8 dB - 6 dB + 4 dB^{*2} = 0 dBm$

- *1: compensation for loss through transformer in the transmit direction (an additional gain of 4 dB to be given to OPA1)
- ^{*2}: compensation for loss through transformer in the receive direction (loss through the R_6 - R_7 attenuator to be reduced by 4 dB)

When MSM6946 (Bell 103) is operated in the high-frequency channel receiving mode (M = 1), Figure 3-32 tells that if the crosstalk level is 0 dBm, the bit error rate will run in excess of 10^{-4} unless the receive signal level is greater than -33 dBm.

(3) The greater the ratio of the transmit signal level to the maximum receive signal level is, the more will be aggravated the degradation of the system performance due to crosstalk.

4. CHECK POINTS FOR TROUBLE SHOOTINGS

1) Basic Examinations

- V pin 15, V pin 19 = 0 volt
- V pin 24 = +12 V ±10%
- Are there any noise on pin 24? If the noise is not negligible, modem performances are easy to be deteriorated.
- V pin 26 = +5 V ±5%
- V pin 20 = 1/2 (V pin 24)
 The load resistance connected to pin 20 must be more than 50 Kohms and any other voltage potentials must not input to this pin.
- V pin 18 = V pin 20 + 0.7
- V pin 16 = V pin 18 + 3.0
- VDC (pin 21) = V pin 20
- Any external components should not be connected to pin 1 and pin 2 except a 3.58 MHz crystal resonator.
- Pin 3 outputs a pulse train of which frequency is about 874 Hz.
- Pin 13 should be connected to pin 14.
- Pin 23 should be connected to digital "0" level.
- The analog transmit signal on pin 25 swings keeping its DC potential at about half of VA (pin 24).

The load resistance connected to pin 25 must be more than 50 Kohms.

• The fun-out number of digital output pins are less than two.

NOTE) Checks should be performed with direct touching to pins.

2) Checks for Signal Transmiting

2-1. Common checks

- Pin 4 and Pin 7 should be connected to digital "0" level.
- Pin 6 outputs digital "0" level.
- Transmit data is input to the chip through pin 9 (XD).

2-2. MSM6926 and MSM6946

- Operating mode is determined using pin 22-originate or answer mode.
- Pin 27 and Pin 28 should be connected to digital "0" level.

2-3. MSM6927

• Pin 27 and Pin 28 should be connected to digital "0" level.

2-4. MSM6947

- Pin 27 should be connected to digital "0" level.
- Pin 28 should be connected to digital "1" level.

Signal transmiting ought to be performed after checks shown above if the chip is not out of order.

3) Checks for Signal Receiving

3-1. Common checks

- Pin 4 and Pin 27 should be connected to digital "0" level.
- The receive signal level should be within -6 and -43 dBm at the point of Pin 21 (AIN).
- Pin 11 and Pin 12 output the digital "0" state during the chip operates as a receiver.
- Pin 10, Pin 13 and Pin 14 show the same digital output data.

3-2. MSM6926 and MSM6946

• Confirm the carrier frequencies transmited through Pin 25 according to the operating modes.

3-3. MSM6927 and MSM6947

- Pin 7 should be connected to digital "1" level.
- Pin 22 should be connected to digital "0" level.
- Pin 22 (SQ) is connected to digital "1" level when the operation on 4-wire facilities or the self test is required.

Signal receiving ought to be performed after checks shown above if the chip is not out of order.

Note: Product data and specification information herein are subject to change without advance notice for the sake of technical improvements in performance and reliability since OKI is permanently endeavoring to supply the best products possible. The manufacturer does not assume responsibility for customer product designs and for the fitness to any particular application, nor for patent rights or other rights of third parties and infringements thereof resulting from the use of his products. This publication does not commit immediate availability of the products(s) described by it. If in doubt, please contact your nearest OKI representative. The information furnished by OKI is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies that may not have been detected prior to printing, and for those which occur beyond our contral. This issue substitutes and supersedes all publications previously supplied by OKI for the captioned product(s). This document may not, in whole or part, be copied, photocopied, reproduced, translated, or converted to any machine readable form, without prior written consent from OKI.

OKI Semiconductor

650 North Mary Avenue, Sunnyvale, CA #94086, U.S.A. □ Tel:(408)720-1900 □ Fax:(408)720-1918 □ Telex: 296687 OK! SNTA

OKI

FOR FURTHER INFORMATION PLEASE CONTACT :

OKI ELectric Industry Co., Ltd, Head Office Annex 10-3, Shibaura, 4-chome, Minato-ku, Tokyo 108, Japan Tel: 3-454-2111 Fax: 3-798-7643 Telex: J22627 Electronic Devices Group Overseas Marketing Dept. OKI Semiconductor 650 North Mary Avenue, Sunnyvale, CA #94086, U.S.A. Tel: (408) 720-1900 Fax: (408) 720-1918 Telex: 296687 OKI SNTA OKI Electric Europe GmbH Niederkasseler Lohweg 8, D-4000 Düsseldorf 11, Fed. Rep. of Germany Tei: 0211-5950 Fax: 0211-591669 Teiex: 858-4312 OKI Electronics (Hong Kong) Ltd. 16th Floor, Fairmont House, 8 Cotton Tree Drive, Hong Kong Tel: 5-263111 Fax: 5-200102 Telex: 62459 OKIHK HX





Printed in USA