

MEMORY PRODUCTS DATA BOOK Volume 2 of 2 SRAMs, ASMs, EEPROMs





1993 MEMORY PRODUCTS DATA BOOK

Volume 2 of 2 SRAMs, ASMs, EEPROMs

Document No. 60105-1-V2 ©1993 NEC Electronics Inc. All rights reserved. Printed in the United States of America.


No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. Devices sold by NECEL are covered by the warranty and patent indemnification provisions appearing in NECEL Terms and Conditions of Sale only. NECEL makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL makes no warranty of merchantability or fitness for any purpose. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitment to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in aircraft, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intended by NEC, please contact our sales people in advance.




takis takista takista shirista takita shirista

> an an the Araba The State St

الم الكلم ويعينها متحدة محميل المعني معامل معامل معامل محمد محمد محمد المعامل معامل معامل المعامل المعامل المحم التي ي طبق من محمد محميل المعامل معامل معامل معامل ويعامل معامل محمد المحمد المعامل معامل معامل محمد ويعام التي المحمد ويعامل ويعامل والمعامل ويعامل المعامل معامل معامل معامل معامل معامل المعامل المعامل محمد محمد ويعام المعام ويعامل ويعامل معامل معامل ويعامل محمد المعامل محمد المعامل المعامل معامل معامل المعامل محمد المعامل ويعام المعام المعامل ويعامل ويعامل ويعامل معامل ويعامل المعامل محمد ويعامل المعامل معامل معامل معامل ويعامل المعام المعام ويعامل ويعامل ويعامل ويعامل ويعامل المعامل ويعامل المعامل المعامل ويعامل المعامل ويعامل المعامل ويعامل ا المعامل المعامل ويعامل ويعامل ويعامل ويعامل ويعامل المعامل ويعامل المعامل ويعامل المعامل ويعامل ويعامل ويعامل المعامل ويعامل ويعامل ويعامل ويعامل ويعامل ويعامل و ويعامل ويعامل





General





Volume 1

Section 1. General Information	
Upcoming Products	1
Manufacturing in Roseville, California	3
Device Numbering Guide	4
Quick Reference Guide	5
Section 2. Reliability and Quality Control	
Built-in Total Quality Control (TQC)	1
Approaches to TQC	1
Implementation of Quality Control	3
Reliability Theory	5
Failure Analysis	9
Summary	9
Figure 1. NEC's Quality Control System	2
Figure 2. New Product Development	3
Figure 3. Electrical Testing and Screening	5
Figure 4. Reliability Life (Bathtub) Curve	5
Appendix 1A. Typical QC Flow for CMOS Fabrication	10
Appendix 1B. Typical QC Flow for PLCC Assembly/Test	11
Appendix 2. Typical Reliability Assurance Tests	13
Appendix 3. New Product/Process Change Tests	13
Appendix 4. Failure Analysis Flowchart	14

Section 3. 256K DRAMs

μPD	Organization	Features	
41256	256K x 1	Page; NMOS	За
41464	64K x 4	Page; NMOS	3b



7

Volume 1 (cont)

μPD	Organization	Features	i na sta
421000	1M x 1	Fast-page (See App Note 53.)	4a
424256	256K x 4	Fast-page	4b
Section 5. 4M	DRAMs (4M x 1 and	J 1M x 4)	
μPD	Organization	Features	and the second
424100	4M x 1	Fast-page	5a
424100A	4M x 1	Fast-page	
424100L	4M x 1	Fast-page; 3.3-volt	ng ta shine ta shine
42\$4100A	4M x 1	Fast-page; self-refresh	
42\$4100L	4M x 1	Fast-page; self-refresh; 3.3-volt	e te suthat
424101	4M x 1	Nibble	5b
424102	4M x 1	Static-column	5c
424400	1M x 4	Fast-page	5d
424400A	1M x 4	Fast-page	t ja kara s
424400L	1M x 4	Fast-page; 3.3-volt	Carlo I.,
42\$4400A	1M x 4	Fast-page; self-refresh	
42\$4400L	1M x 4	Fast-page; self-refresh; 3.3-volt	
424402	1M x 4	Static-column means the second state of the se	5e
424410	1M x 4	Fast-page; write-per-bit	5f
424412	1M x 4	Static-column; write-per-bit	5g
424440	1M x 4	Fast-page; 4 CAS	5h
424440L	1M x 4	Fast-page; 4 CAS; 3.3-volt	
42\$4440	1M x 4	Fast-page; 4 CAS: self-refresh	
42S4440L	1M x 4	Fast-page; 4 CAS; self-refresh; 3.3-volt	

NEC

Volume 1 (cont)

Section 6. 4M DRAMs (512K x 8/9)

μPD	Organization	Features	
424800A	512K x 8	Fast-page	6a
424800L	512K x 8	Fast-page; 3.3-volt	· .
42S4800A	512K x 8	Fast-page; self-refresh	
42S4800L	512K x 8	Fast-page; self-refresh; 3.3-volt	
424810A	512K x 8	Fast-page; write-per-bit	6b
424810L	512K x 8	Fast-page; write-per-bit; 3.3-volt	
42S4810A	512K x 8	Fast-page; write-per-bit; self-refresh	
42S4810L	512K x 8	Fast-page; write-per-bit; self-refresh; 3.3-volt	
424900A	512K x 9	Fast-page	60
424900L	512K x 9	Fast-page; 3.3-volt	
42S4900A	512K x 9	Fast-page; self-refresh	
42S4900L	512K x 9	Fast-page; self-refresh; 3.3-volt	·····

Section 7. 4M DRAMs (256K x 16/18)

μPD	Organization	Features	10.00
424170A	256K x 16	Fast-page; 2 WE; 1K refresh	7a
424170L	256K x 16	Fast-page; 2 WE; 1K refresh; 3.3-volt	
42S4170A	256K x 16	Fast-page; 2 WE; 1K refresh; self-refresh	
42S4170L	256K x 16	Fast-page; 2 WE; 1K refresh; self-refresh; 3.3-volt	
424190A	256K x 18	Fast-page; 2 WE; 1K refresh	7b
424190L	256K x 18	Fast-page; 2 WE; 1K refresh; 3.3-volt	
42S4190A	256K x 18	Fast-page; 2 WE; 1K refresh; self-refresh	
42S4190L	256K x 18	Fast-page; 2 WE; 1K refresh; self-refresh; 3.3-volt	
424260A	256K x 16	Fast-page; 2 CAS; 512 refresh	7c
424260L	256K x 16	Fast-page; 2 CAS; 512 refresh; 3.3-volt	
42S4260A	256K x 16	Fast-page; 2 CAS; 512 refresh; self-refresh	
42S4260L	256K x 16	Fast-page; 2 CAS; 512 refresh; self-refresh; 3.3-volt	
424263A	256K x 16	Fast-page; 2 CAS; 512 refresh; write-per-bit	7d
424263L	256K x 16	Fast-page; 2 CAS; 512 refresh; write-per-bit; 3.3- volt	
42S4263A	256K x 16	Fast-page; 2 CAS; 512 refresh; write-per-bit; self- refresh	
42S4263L	256K x 16	Fast-page; 2 CAS; 512 refresh; write-per-bit; self- refresh; 3.3-volt	

Section 7. 4M DRAMs (256K x 16/18) (cont)

μPD	Organization	Features	
424280A	256K x 18	Fast-page; 2 CAS; 512 refresh	7e
424280L	256K x 18	Fast-page; 2 CAS; 512 refresh; 3.3-volt	
42S4280A	256K x 18	Fast-page; 2 CAS; 512 refresh; self-refresh	
42S4280L	256K x 18	Fast-page; 2 CAS; 512 refresh; self-refresh; 3.3-volt	

Section 8. 16M DRAMs

μPD	Organization	Features	
4216100	16M x 1	Fast-page; 4K refresh	8a
4217100	16M x 1	Fast-page; 2K refresh	
4216101	16M x 1	Nibble; 4K refresh	8b
4217101	16M x 1	Nibble; 2K refresh	
4216102	16M x 1	Static-column; 4K refresh	8c
4217102	16M x 1	Static-column; 2K refresh	
4216400	4M x 4	Fast-page; 4K refresh	8d
4217400	4M x 4	Fast-page; 2K refresh	
4216402	4M x 4	Static-column; 4K refresh	8e
4217402	4M x 4	Static-column; 2K refresh	
4216410	4M x 4	Fast-page; 4K refresh; write-per-bit	8f
4217410	4M x 4	Fast-page; 2K refresh; write-per-bit	
4216412	4M x 4	Static-column; 4K refresh; write-per-bit	8g
4217412	4M x 4	Static-column; 2K refresh; write-per-bit	
4216800	2M x 8	Fast-page; 4K refresh	8h
4216800L	2M x 8	Fast-page; 4K refresh; 3.3-volt	
42S16800	2M x 8	Fast-page; 4K refresh; self-refresh	
42S16800L	2M x 8	Fast-page; 4K refresh; self-refresh; 3.3-volt	
4217800	2M x 8	Fast-page; 2K refresh	
4217800L	2M x 8	Fast-page; 2K refresh; 3.3-volt	
42S17800	2M x 8	Fast-page; 2K refresh; self-refresh	
42S17800L	2M x 8	Fast-page; 2K refresh; self-refresh; 3.3-volt	
4216802	2M x 8	Static-column	8i



tion 8. 16M DRAMs (cont)		
Organization	Features	
900 2M x 9	Fast-page; 4K refresh	8j
900L 2M x 9	Fast-page; 4K refresh; 3.3-volt	
6900 2M x 9	Fast-page; 4K refresh; self-refresh	· ·
6900L 2M x 9	Fast-page; 4K refresh; self-refresh; 3.3-volt	
2900 2M x 9	Fast-page; 2K refresh	
900L 2M x 9	Fast-page; 2K refresh; 3.3-volt	
7900 2M x 9	Fast-page; 2K refresh; self-refresh	
7900L 2M x 9	Fast-page; 2K refresh; self-refresh; 3.3-volt	1
902 2M x 9	Static-column	8k
160 1M x 16	Fast-page; 4K refresh	81
160L 1M x 16	Fast-page; 4K refresh; 3.3-volt	
6160 1M x 16	Fast-page; 4K refresh; self-refresh	
6160L 1M x 16	Fast-page; 4K refresh; self-refresh; 3.3-volt	
'160 1M x 16	Fast-page; 2K refresh	
160L 1M x 16	Fast-page; 2K refresh; 3.3-volt	
7160 1M x 16	Fast-page; 2K refresh; self-refresh	
7160L 1M x 16	Fast-page; 2K refresh; self-refresh; 3.3-volt	,
160 1M x 16	Fast-page; 1K refresh	
160L 1M x 16	Fast-page; 1K refresh; 3.3-volt	
8160 1M x 16	Fast-page; 1K refresh; self-refresh	
8160L 1M x 16	Fast-page; 1K refresh; self-refresh; 3.3-volt	
180 1 M x 18	Fast-page; 4K refresh	8m
180L 1M x 18	Fast-page; 4K refresh; 3.3-volt	
6180 1 M x 18	Fast-page; 4K refresh; self-refresh	
6180L 1M x 18	Fast-page; 4K refresh; self-refresh; 3.3-volt	
180 1 M x 18	Fast-page; 2K refresh	
180L 1M x 18	Fast-page; 2K refresh; 3.3-volt	
7180 1M x 18	Fast-page; 2K refresh; self-refresh	
7180L 1M x 18	Fast-page; 2K refresh; self-refresh; 3.3-volt	
180 1M x 18	Fast-page; 1K refresh	
180L 1M x 18	Fast-page; 1K refresh; 3.3-volt	
8180 1M x 18	Fast-page; 1K refresh; self-refresh	
8180L 1M x 18	Fast-page; 1K refresh; self-refresh; 3.3-volt	



Section 9. DRA	Section 9. DRAM Modules (256K/512K x n)					
МС	Organization	Features	a 11 - 1	- · · ·		
-42256AB8	256K x 8	Fast-page		۹.		9a
-42256AB9	256K x 9	Fast-page		τ.		9b
-42256A32	256K x 32	Fast-page				90
-42256A36	256K x 36	Fast-page		· ·		9d
-42256AA40	256K x 40	Fast-page				9e
-42512A32	512K x 32	Fast-page				9f
-42512A36	512K x 36	Fast-page				9g
-42512AA40, -42512AB40	512K x 40	Fast-page		, .		9h

Section 10. DRAM Modules (1M/2M x n)

MC	Organization	Features	
-421000A8	1M x 8	Fast-page	10a
-421000A9	1M x 9	Fast-page	10b
-421000A32	1M x 32	Fast-page	10c
-421000A36	1M x 36	Fast-page	10d
-421000AA40, -421000AB40	1M x 40	Fast-page	10e
-422000A32	2M x 32	Fast-page	10f
-422000A36	2M x 36	Fast-page	10g
-422000AA40	2M x 40	Fast-page	10h



Section 11. DRAM Modules (4M/8M x n)

МС	Organization	Features
-424000A8	4M x 8	Fast-page 11a
-424000A9	4M x 9	Fast-page 11b
-424000A32	4M x 32	Fast-page 11c
-424000A36	4M x 36	Fast-page 11d
-428000A32	8M x 32	Fast-page 11e
-428000A36	8M x 36	Fast-page 11f

Section 12. Video RAMs (See App Notes 89-15, 89-16, 90-01.)

μPD	Organization	Features	
41264	64K x 4	Page; NMOS	12a
42264	64K x 4	Page; CMOS	12b
42273	256K x 4		12c
42274	256K x 4	Flash-write	12d
42274-80	256K x 4	Flash-write; high-performance	12e
42275	128K x 8		12f
482234	256K x 8	Fast-page	12g
482235	256K x 8	Hyper-page (extended data out)	

Section 13. Synchronous DRAM

μPD	Organization	Features	
42116420	4M x 4	3.3-volt	13a
42116820	2M x 8	3.3-volt	
42116920	2M x 9	3.3-volt	
42116162	1M x 16	3.3-volt	
42116182	1 M x 18	3.3-volt	,,,,,,,,,

Section 14. Rambus DRAM

μPD	Organization	Features	
488130	2M x 8	3.3-volt	14a
488170	2M x 9	3.3-volt	



Section 15. Application Notes

App Note 53		15a
App Note 89-15	Computer Graphics Overview	15b
App Note 89-16	Frame Buffer Architecture	15c
App Note 90-01	Realism in Computer Graphics	15d

Section 16. Package Drawings

Device/Package Cross-Reference	1
Package Drawings (in order by number of pins)	16



Volume 2

Section 17. General Information	1	· · · · · · · · · · · · · · · · · · ·
Upcoming Products		1
Manufacturing in Roseville, California		3
Device Numbering Guide		4
Quick Reference Guide		5

Annullandian One soldie Devis	es (See App Notes 54 thru 58	00 00 00 00 V
ADDUCATION SPACIFIC LIAVICA		un_ne un_ne i
ADDIICATION ODECTTIC DEVICE		. 30-00, 30-00,1

μPD	Description	
42101	910 x 8-bit line buffer for NTSC TV	18a
42102	1134 x 8-bit line buffer for PAL TV	18b
42270	263 lines of 910 x 4 bits NTSC field buffer	18c
42271	Picture-in-picture generator	18d
42272	Picture-in-picture generator with color border	
42280	256K x 8-bit field buffer	18e
42505	5048 x 8-bit line buffer for communications systems	
485505	5048 x 8-bit line buffer	18g
485506	5048 x 16 line buffer	18h
42532	32K x 8 bidirectional data buffer	18i
42601	1M x 1 silicon file	18j
42641	4M x 1 silicon file	18k
42644	1M x 4 silicon file	181
481440	256K x 16 graphics DRAM; hyper-page	18m



23b

Volume 2 (cont)

μPD	Organization	Features	1.54
4361B	64K x 1	12-ns entrance and the second second	19a
4362B	16K x 4	12-ns all the regime to the	19b
4363B	16K x 4	12-ns; Output enable	190
4368	8K x 8	15-ns; Output enable, two chip enables	190
4369	8K x 9	15-ns; Output enable, two chip enables	19e
Section 20.	Fast Static RAMs (256K)		1
μPD	Organization	Features	
43251B	256K x 1	15-ns	20a
43253B	64K x 4	15-ns; Output enable	20b
43254B	64K x 4	15-ns	200
43258A	32K x 8	15-ns; Output enable	200
43259A	32K x 9	15-ns; Output enable	206
Section 21.	Fast Static RAMs (1M)		
μPD	Organization		
431001	1M x 1	20-ns	21a
431004	256K x 4	20-ns	21b
431008	128K x 8	15-ns; Output enable	210
431009	128K x 9	15-ns; Output enable	210
431016	64K x 16	15-ns; Output enable	216
431018	64K x 18	15-ns; Output enable	21
	Fast Static RAMs (4M)		
Section 22.			
	Organization		
		20-ns	228
μ PD 434001	Organization	20-ns 20-ns; Output enable	22a 22t
μPD	Organization 4M x 1		
μPD 434001 434004 434008	Organization 4M x 1 1M x 4	20-ns; Output enable	22t
μPD 434001 434004 434008	Organization 4M x 1 1M x 4 512K x 8	20-ns; Output enable	22t

Cache data; 12-ns

46741A

8K x 20 bit x 2



Section 24. Standard Static RAMs (S	See App Notes 50, 90-04.)
-------------------------------------	---------------------------

μPD	Organization	$\mathbb{P}^{(1,1)} = \mathbb{P}^{(1,1)}$	- 1 g
43256A	32K x 8	85-ns; Output enable	24a
43256B	32K x 8	55-ns; Output enable	24b
431000A	128K x 8	70-ns; Output enable, two chip enables	
434000	512K x 8	55-ns; Output enable	
MC-434000	512K x 8	Module; 85-ns; Output enable	24e

Section 25. ECL RAMs (10K Interface)

μPB	Organization	Features	9. a.e.
10422	256 x 4	7-ns	25a
10470	4K x 1	10-ns	25b
10474	1K x 4	8-ns	250
10474A	1K x 4	5-ns	25d
10474E	1K x 4	3-ns	25e
10476LL	1K x 4	6-ns	25f
10480	16K x 1	10-ns	25g
10484	4K x 4	10-ns	25h
10484A	4K x 4	5-ns	25i
10A484	4K x 4	5-ns	25j
µPD10500	256K x 1	15-ns; BiCMOS	25k
Section 26. ECL R	AMs (100K Interface)		

Section 26. ECL RAMs (100K Interface)

μPB	Organization	Features	
100422	256 x 4	7-ns	26a
100470	4K x 1	10-ns	26b
100474	1K x 4	4.5-ns	26c
100474A	1K x 4	5-ns	26d
100474E	1K x 4	3-ns	26e
100476LL	1K x 4	6-ns	26f
100480	16K x 1	10-ns	26g
100484	4K x 4	10-ns	26h
100484A	4K x 4	5-ns	26i
100A484	4K x 4	5-ns	26j
μPD100500	256K x 1	15-ns; BiCMOS	26k



Section 27. EEPROMs

μPD	Organization	· ·
28C04	512 x 8	27a
28C05	512 x 8	27b
28C64	8K x 8	27c
28C256	32K x 8	27d

Section 28. Application Notes

App Note 90-03	Memory Systems Overview	28a
App Note 54	µPD42505 Line Buffer for Communications Systems	
App Note 55	µPD42101/42102 High-Speed Line Buffers	28c
App Note 57	μPD42101/42102/42505 High-Speed Line Buffers	28d
App Note 58	Interlaced to Noninterlaced Scan Conversion Using the μ PD42101 High-Speed Line Buffer	28e
App Note 56	μPD42601 Silicon File	28f
App Note 90-06	Silicon File System Architecture	28g
App Note 90-02	High-Performance Memory Systems	28h
App Note 50	Battery Backup Circuits for SRAMs	28i
App Note 90-04	Battery Backup Using NEC's Supercaps	

Section 29. Package Drawings

Device/Package Cross-Reference	1
Package Drawings (in order by number of pins)	16

Alphanumeric Index



Part Number Section MC-421000A32 10c MC-421000A36 10d MC-421000A36 10d MC-421000A36 10b MC-421000A340 10e MC-421000A32 10f MC-422000A32 10f MC-422000A32 10f MC-422000A36 10g MC-422000A36 9d MC-42256A32 9c MC-42256A38 9d MC-42256A38 9d MC-42256A89 9b MC-42256A89 9b MC-424000A32 11c MC-424000A32 11c MC-424000A32 11c MC-424000A32 11b MC-424000A33 11d MC-424000A34 11b MC-42512A32 9f MC-42512A32 9f MC-42512A340 9h MC-42512A340 9h MC-42512A340 9h MC-428000A32 11f MC-428000A32 11f MC-4280		
MC-421000A36 10d MC-421000A9 10b MC-421000A40 10e MC-421000A840 10e MC-421000A840 10e MC-422000A32 10f MC-422000A36 10g MC-422000A36 10g MC-422000A36 10g MC-422000A36 10g MC-42256A32 9c MC-42256A36 9d MC-42256A89 9a MC-42256A89 9b MC-424000A32 11c MC-424000A36 11d MC-424000A36 11d MC-42512A32 9f MC-42512A36 9g MC-42512A36 9f MC-42512A40 9h MC-428000A36 11f MC-428000A36 11f MC-428000A36 11f <	Part Number Se	ection
MC-421000A8 10a MC-421000A9 10b MC-421000A840 10e MC-422000A32 10f MC-422000A32 10f MC-422000A36 10g MC-422000A36 10g MC-422000A36 9c MC-422000A36 9c MC-422000A36 9c MC-42256A32 9c MC-42256A36 9d MC-42256A89 9a MC-42260A32 11c MC-422000A32 11c MC-42256A89 9b MC-42256A89 9b MC-424000A32 11c MC-424000A36 11d MC-42512A32 9f MC-42512A36 9g MC-42512A340 9h MC-42512A40 9h MC-42512A440 9h MC-42512A40 9h MC-42512A40 9h MC-42512A440 9h MC-42512A440 9h MC-42512A440 9h MC-42512A54 26a µPB100472 26a µP		
MC-421000A9 10b MC-421000AB40 10e MC-422000A32 10f MC-422000A36 10g MC-422000A36 10g MC-422000A36 10g MC-422000A36 9c MC-42256A32 9c MC-42256A36 9d MC-42256A40 9e MC-42256AB8 9a MC-42256AB9 9b MC-424000A32 11c MC-424000A36 11d MC-424000A36 11d MC-42512A32 9f MC-42512A36 9g MC-42512A40 9h MC-42512AA40 9h MC-42512AA40 9h MC-425000A32 11e MC-428000A32 11e MC-428000A32 11f MC-428000A32 11e MPB10047A 26c µPB10047A 26c µPB10047A 26c µPB10047A 26c µPB10047A 26c µPB10047A 26c µPB10047A 26c µPB10047		
MC-421000AA40 10e MC-421000AB40 10e MC-422000A32 10f MC-422000A36 10g MC-422000A36 10g MC-422000A36 9c MC-42256A32 9c MC-42256A36 9d MC-42256A38 9a MC-42256A89 9a MC-42256A89 9b MC-424000A32 11c MC-424000A36 11d MC-424000A36 11d MC-42512A32 9f MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-42512A40 9h MC-42512A40 9h MC-428000A32 11e MC-428000A32 11e MC-428000A32 11e MC-428000A36 11f MPB100470 26b		
MC-421000AB40 10e MC-422000A32 10f MC-422000A36 10g MC-422000AA40 10h MC-422000AA40 10h MC-42256A32 9c MC-42256A36 9d MC-42256AA8 9a MC-42256AB8 9a MC-42256AB9 9b MC-424000A32 11c MC-424000A36 11d MC-424000A36 11d MC-42512A32 9f MC-42512A34 9g MC-42512AA40 9h MC-42512AA40 9h MC-428000A32 11e MC-428000A32 11f MC-428000A32 11f MC-428000A32 11f MC-428000A34 26b μPB100470 26b μPB100474 26c μPB100474 26c μPB100474 26c μPB100474A 26d μPB100474A 26d μPB100474A 26i μPB100474A 26i μPB100474E 26i μPB		
MC-422000A32 10f MC-422000A36 10g MC-422000A40 10h MC-422000A36 9c MC-422000A36 9c MC-422000A36 9d MC-42256A32 9c MC-42256A88 9d MC-42256A89 9b MC-42256A89 9b MC-424000A32 11c MC-424000A36 11d MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512A840 9h MC-428000A32 11e MC-428000A32 11f MC-428000A33 11f MC-428000A36 11f MC-428000A36 11f MC-428000A36 11f MC-428000A36 26b µPB100470 26b µPB100474 26c µPB100474 26c µPB100474 26c µPB100474 26c µPB100480 26g µPB100484 26i µPB100484 26i µPB10474E		
MC-422000A36 10g MC-422000A40 10h MC-42256A32 9c MC-42256A36 9d MC-42256A88 9a MC-42256A89 9b MC-424000A32 11c MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512A840 9h MC-42512A840 9h MC-428000A32 11e MC-428000A34 26b µPB100474 26c µPB100474 26c µPB1004	MC-421000AB40	. 10e
MC-422000AA40 10h MC-42256A32 9c MC-42256A36 9d MC-42256A36 9d MC-42256A88 9a MC-42256A89 9b MC-42256A89 9b MC-424000A32 11c MC-424000A36 11d MC-424000A8 11a MC-42512A32 9f MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-428000A32 11e MC-428000A32 11e MC-428000A36 11f MC-428000A36 12f MPB100470 26b	MC-422000A32	. 10f
MC-42256A32 9c MC-42256A36 9d MC-42256A88 9a MC-42256AB8 9a MC-42256AB9 9b MC-42256AB9 9b MC-424000A32 11c MC-424000A36 11d MC-424000A8 11a MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-428000A32 11e MC-428000A32 11e MC-428000A36 11f MPB100470 26b µPB100474 26c µPB100474 26c µPB100474 26c µPB10047	MC-422000A36	. 10g
MC-42256A36 9d MC-42256AB8 9a MC-42256AB9 9b MC-42260A32 11c MC-4224000A32 11d MC-424000A36 11d MC-424000A36 11d MC-424000A36 11d MC-424000A36 11d MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42500A32 11e MC-428000A32 11f MC-428000A36 11f MC-428000A36 11f MC-428000A36 26c μPB100470 26b μPB100470 26b μPB100474 26c μPB100474 26c μPB100474L 26c μPB100474L 26c μPB100474 26c μPB10476LL 26i μPB104774 <td>MC-422000AA40</td> <td>. 10h</td>	MC-422000AA40	. 10h
MC-42256AA40 9e MC-42256AB8 9a MC-42256AB9 9b MC-424000A32 11c MC-424000A36 11d MC-424000A8 11a MC-424000A9 11b MC-424000A9 11b MC-424000A9 9f MC-42512A32 9f MC-42512A36 9g MC-42512AA40 9h MC-42512AA40 9h MC-42512AA40 9h MC-42512AA40 9h MC-42512AA40 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-428000A36 24e μPB100470 26b μPB100474 26c μPB10474 25c μPB10474 <	MC-42256A32	. 9c
MC-42256AB 8 9a MC-42256AB 9 9b MC-42256AB 9 9b MC-42256AB 9 9c MC-424000A32 11c MC-424000A8 11d MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512A36 9g MC-42512AB 40 9h MC-42512AB 40 9h MC-428000A32 11e MC-428000A36 11f MC-434000 24e μPB100472 26a μPB100472 26a μPB100474 26c μPB100484 26j μPB10470 25a μPB10474 25c μPB10474 25c μPB10474 25c	MC-42256A36	. 9d
MC-42256AB 9 9b MC-424000A32 11c MC-424000A36 11d MC-424000A8 11a MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512AA40 9h MC-42512AB40 9h MC-42512AB40 9h MC-42512AB40 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-428000A36 11f MC-428000A36 11f MC-428000A36 24e μPB100470 26b μPB100474 26c μPB100474 26c μPB100474 26c μPB100474 26c μPB100474L 26c μPB100474L 26c μPB100474L 26c μPB100474 26c μPB100474 26c μPB100474 25c μPB10476LL 25d μPB10476LL 25d μPB10476LL 25f μPB10484	MC-42256AA40	. 9e
MC-42256AB 9 9b MC-424000A32 11c MC-424000A36 11d MC-424000A8 11a MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512AA40 9h MC-42512AB40 9h MC-42512AB40 9h MC-42512AB40 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-428000A36 11f MC-428000A36 11f MC-428000A36 24e μPB100470 26b μPB100474 26c μPB100474 26c μPB100474 26c μPB100474 26c μPB100474L 26c μPB100474L 26c μPB100474L 26c μPB100474 26c μPB100474 26c μPB100474 25c μPB10476LL 25d μPB10476LL 25d μPB10476LL 25f μPB10484	MC-42256AB8	. 9a
MC-424000A36 11d MC-424000A8 11a MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-42512A36 9h MC-42512A36 9h MC-42512A840 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-434000 24e μPB100472 26a μPB100472 26a μPB100474 26c μPB100484 26j μPB10470 25a μPB10474 25c μPB10474 25c μPB10474A 25c μPB10474A 25c </td <td></td> <td></td>		
MC-424000A36 11d MC-424000A8 11a MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512A36 9g MC-42512A36 9g MC-42512A36 9h MC-42512A36 9h MC-42512A840 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-434000 24e μPB100472 26a μPB100472 26a μPB100474 26c μPB100484 26j μPB10470 25a μPB10474 25c μPB10474 25c μPB10474A 25c μPB10474A 25c </td <td></td> <td></td>		
MC-424000A8 11a MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512A36 9g MC-42512AA40 9h MC-42512AA40 9h MC-42512AA40 9h MC-42512AB40 9h MC-428000A32 11e MC-428000A36 11f MC-434000 24e μPB100472 26a μPB100472 26a μPB100474 26c μPB10470 25a μPB10470 25a μPB10474 25c μPB10474 25c μPB10474 25c μPB10474 25c μPB10480 25f		
MC-424000A9 11b MC-42512A32 9f MC-42512A36 9g MC-42512A36 9g MC-42512AA40 9h MC-42512AB40 9h MC-42512AB40 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-428000A36 24e μPB100422 26a μPB100470 26b μPB100474 26c μPB100484 26i μPB100484 26i μPB10470 25a μPB10474 25c μPB10474 25c μPB10474 25c μPB10474 25c μPB10474 25c μPB10474 25c μPB10480 25g μPB10480 25g		
MC-42512A32 9f MC-42512A36 9g MC-42512AA40 9h MC-42512AB40 9h MC-428000A32 11e MC-428000A36 11f MC-434000 24e μPB100472 26a μPB100472 26a μPB100474 26c μPB100474 26c μPB100474E 26e μPB100474E 26e μPB100474L 26i μPB100484 26i μPB10470 25a μPB10470 25b μPB10474 25c μPB10474 25c μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10484 25f μPB10484 25f μPB10484 25f μPB10484 25f <td></td> <td></td>		
MC-42512A36 9g MC-42512AA40 9h MC-42512AB40 9h MC-42512AB40 9h MC-42512AB40 9h MC-42512AB40 9h MC-42512AB40 9h MC-42512AB40 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-434000 24e μPB100422 26a μPB100470 26b μPB100474 26c μPB100474 26c μPB100474E 26e μPB100476LL 26f μPB100484 26i μPB100484 26i μPB10422 25a μPB10470 25b μPB10474 25c μPB10474 25c μPB10474 25c μPB10474E 25c μPB10476LL 25f μPB10484 25j μPB10484 25j μPB10484 25j μPB10484 25j	MC-424000A9	. 11b
MC-42512AA40 9h MC-42512AB40 9h MC-42512AB40 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-428000A36 24e μPB100422 26a μPB100470 26b μPB100474 26c μPB100474E 26d μPB100474E 26e μPB100474E 26e μPB100476LL 26f μPB100484 26i μPB100484 26i μPB100484 26i μPB10470 25a μPB10474 25c μPB10474 25c μPB10474 25c μPB10474 25c μPB10474E 25c μPB10474E 25c μPB10476LL 25f μPB10484 25j μPB10484 25j μPB10484 25j μPB10484 25j	MC-42512A32	. 9f
MC-42512AA40 9h MC-42512AB40 9h MC-42512AB40 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-428000A36 24e μPB100422 26a μPB100470 26b μPB100474 26c μPB100474E 26d μPB100474E 26e μPB100474E 26e μPB100476LL 26f μPB100484 26i μPB100484 26i μPB100484 26i μPB10470 25a μPB10474 25c μPB10474 25c μPB10474 25c μPB10474 25c μPB10474E 25c μPB10474E 25c μPB10476LL 25f μPB10484 25j μPB10484 25j μPB10484 25j μPB10484 25j		
MC-42512AB 40 9h MC-428000A32 11e MC-428000A36 11f MC-428000A36 11f MC-428000A36 24e μPB100422 26a μPB100470 26b μPB100474 26c μPB100474 26c μPB100474 26d μPB100474E 26e μPB100476LL 26f μPB100484 26j μPB100484 26j μPB100484 26j μPB10470 25a μPB10474 25c μPB10474 25c μPB10474 25c μPB10474 25c μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10476LL 25f μPB10476L 25f μPB10484 25f μPB10484 25h μPB10484 25h		
MC-428000A36 11f MC-434000 24e μPB100422 26a μPB100470 26b μPB100474 26c μPB100474E 26e μPB100474E 26e μPB100476LL 26f μPB100480 26g μPB100484 26i μPB100484 26j μPB100484 26j μPB10470 25a μPB10474E 25a μPB10474 25c μPB10474 25c μPB10474E 25c μPB10474E 25c μPB10474A 25c μPB10474A 25c μPB10474E 25c μPB10474A 25c μPB10474A 25c μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484 25h		
MC-428000A36 11f MC-434000 24e μPB100422 26a μPB100470 26b μPB100474 26c μPB100474E 26e μPB100474E 26e μPB100476LL 26f μPB100480 26g μPB100484 26i μPB100484 26j μPB100484 26j μPB10470 25a μPB10474E 25a μPB10474 25c μPB10474 25c μPB10474E 25c μPB10474E 25c μPB10474A 25c μPB10474A 25c μPB10474E 25c μPB10474A 25c μPB10474A 25c μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484 25h	MC-428000A32	11e
MC-434000 24e μPB100422 26a μPB100470 26b μPB100474 26c μPB100474 26d μPB100474E 26e μPB100476LL 26f μPB100480 26g μPB100484 26i μPB100484 26j μPB100484 26j μPB100476 25a μPB10470 25a μPB10474 25c μPB10474 25c μPB10474E 25c μPB10474E 25c μPB10476LL 25f μPB10476L 25f μPB10484 25h μPB10484 25h		
μPB100470 26b μPB100474 26c μPB100474A 26d μPB100474E 26e μPB100476LL 26f μPB100480 26g μPB100484 26i μPB100484A 26j μPB100484A 26j μPB100470 25a μPB10422 25a μPB10470 25b μPB10474E 25c μPB10474E 25c μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484 25h		
μPB100470 26b μPB100474 26c μPB100474A 26d μPB100474E 26e μPB100476LL 26f μPB100480 26g μPB100484 26i μPB100484A 26j μPB100484A 26j μPB100470 25a μPB10422 25a μPB10470 25b μPB10474E 25c μPB10474E 25c μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484 25h		262
μPB100474 26c μPB100474A 26d μPB100474E 26e μPB100476LL 26f μPB100480 26g μPB100484 26i μPB100484A 26j μPB100484A 26j μPB100484A 26j μPB10422 25a μPB10470 25b μPB10474E 25c μPB10474E 25d μPB10474A 25d μPB10474E 25d μPB10474E 25d μPB10474A 25d μPB10474A 25d μPB10474A 25d μPB10474A 25d μPB10474A 25d μPB10480 25f μPB10484 25h μPB10484 25h	μΡΒ100470	26h
μPB100474A 26d μPB100474E 26e μPB100476LL 26f μPB100480 26g μPB100484 26i μPB100484A 26j μPB100484A 26j μPB100484A 26j μPB100470 25a μPB10470 25b μPB10474A 25c μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10474A 25d μPB10474A 25d μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484 25h		
$\begin{array}{llllllllllllllllllllllllllllllllllll$		
$\begin{array}{c} \mu \mbox{PB100476LL} & 26f \\ \mu \mbox{PB100480} & 26g \\ \mu \mbox{PB100484} & 26h \\ \mu \mbox{PB100484A} & 26i \\ \mu \mbox{PB100A484} & 26j \\ \hline \\ \mu \mbox{PB100A484} & 26j \\ \hline \\ \mu \mbox{PB10470} & 25b \\ \mu \mbox{PB10477} & 25c \\ \mu \mbox{PB10474A} & 25c \\ \mu \mbox{PB10474A} & 25c \\ \mu \mbox{PB10474E} & 25e \\ \mu \mbox{PB10476LL} & 25f \\ \mu \mbox{PB10480} & 25g \\ \mu \mbox{PB10484} & 25h \\ \mu \mbox{PB10484A} & 25i \\ \end{array}$,	
μPB100480 26g μPB100484 26h μPB100484 26j μPB100A484 26j μPB100A484 26j μPB10422 25a μPB10470 25b μPB10474 25c μPB10474A 25c μPB10474E 25c μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484A 25i		
μPB100484 26h μPB100484A 26i μPB100A484 26j μPB10422 25a μPB10470 25b μPB10474 25c μPB10474A 25d μPB10474E 25c μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484A 25i		
μPB100484A 26i μPB100A484 26j μPB10422 25a μPB10470 25b μPB10474 25c μPB10474A 25d μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10474E 25d μPB10474E 25f μPB10480 25g μPB10484 25h μPB10484A 25i		
μPB100A484 26j μPB10422 25a μPB10470 25b μPB10474 25c μPB10474A 25d μPB10474E 25d μPB10474E 25f μPB10476LL 25f μPB10480 25g μPB10484 25h		
μPB10422 25a μPB10470 25b μPB10474 25c μPB10474A 25d μPB10474E 25d μPB10474E 25e μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484A 25i		
μPB10470 25b μPB10474 25c μPB10474A 25d μPB10474E 25d μPB10474E 25e μPB10476LL 25f μPB10480 25g μPB10484 25h μPB10484A 25i		
μPB10474 25c μPB10474A 25d μPB10474E 25e μPB10476L 25f μPB10480 25g μPB10484 25h μPB10484A 25i		
μΡΒ10474A		
μΡΒ10474E		
μΡΒ10476LL	μΡΒ10474A	. 25d
μΡΒ10476LL	μPB10474E	. 25e
μΡΒ10480	μPB10476LL	. 25f
μPB10484A	μPB10480	. 25g
μPB10484A	μPB10484	. 25ĥ
μPB10A484		
	μPB10A484	. 25j

Part Number	Section
μPD100500	26k
μPD10500	25k
μPD28C04	
μPD28C05	27b
μPD28C256	27d
μPD28C64	27c
μPD41256	За
μPD41264	12a
μPD41464	3b
μPD421000	4a
μPD42101	
μPD42102	18b
μPD42116162	
μPD42116182	
μPD42116420	13a
μPD42116820	
μPD42116920	13a
μPD4216100	
μPD4216101	
µPD4216102	
μPD4216160	
μPD4216160L	
μPD4216180	
μPD4216180L	
μPD4216400	
μPD4216402	
μPD4216410	
μPD4216412	
μPD4216800	
μPD4216800L	
μPD4216802	
μPD4216900	
μPD4216900L	
μPD4216902	8K
μPD4217100	
μPD4217101	8b
μPD4217102	
μPD4217160	
μPD4217160L	
μPD4217180	
μPD4217180L	
μPD4217400	
μPD4217402	
μPD4217410	8f



	Section
μPD4217412	8g
μPD4217800	
μPD4217800L	8h
μPD4217900	
μPD4217900L	
uPD4218160	81
uPD4218160L	
uPD4218180	8m
uPD4218180L	8m
uPD42264	<u>10</u> h
uPD42272	
uPD42273	
uPD42274	
/PD42274-80	
uPD42275	
uPD42280	18e
JPD424100	
uPD424100A	
uPD424100L	
uPD424101	
uPD424102	
uPD424170A	
uPD424170L	
uPD424190A	
uPD424190A	
uPD424256	
uPD424260A	
uPD424260L	
uPD424263A	
	7d
uPD424280A	
uPD424280A	
uPD424280A uPD424280L	7e
uPD424280A uPD424280L uPD424400	7e
uPD424280A uPD424280L uPD424400 uPD424400A	
JPD424280A JPD424280L JPD424400 JPD424400A JPD424400A	
JPD424280A JPD424280L JPD424400 JPD424400A JPD424400A JPD424400L JPD424402	
UPD424280A UPD424280L UPD4244000 UPD424400A UPD424400L UPD424400L UPD424402	
uPD424280A uPD424280L uPD424400 uPD424400A uPD424400A uPD424400L uPD424402 uPD424410 uPD424412	
uPD424280A uPD424280L uPD424400 uPD424400A uPD424400A uPD424400L uPD424402 uPD424410 uPD424412 uPD424412 uPD424440	
uPD424280A uPD424280L uPD424400 uPD424400A uPD424400L uPD424400L uPD424402 uPD424410 uPD424412 uPD424440L uPD424440L	
uPD424280A uPD424280L uPD424400 uPD424400A uPD424400L uPD424402 uPD424410 uPD424412 uPD424412 uPD424440 uPD424440L	
μPD424280A μPD424280L μPD424400 μPD424400A μPD424400L μPD424402 μPD424410 μPD424412 μPD424412 μPD424440 μPD424440 μPD4244800A	
μΡD424400A μΡD424400L μΡD424402 μΡD424410 μΡD424412 μΡD424440	

Part Number	Section
μPD424900A	6c
μPD424900L	6c
μPD42505	18f
μPD42532	18i
μPD42601	18j
μPD42641	18k
μPD42644	181
· · · · · · · · · · · · · · · · · · ·	
μPD42S16160	
μPD42S16160L	
μPD42S16180	8m
µPD42S16180L	
μPD42S16800	8h
μPD42S16800L	8h
μPD42S16900	8j
μPD42S16900L	8j
μPD42S17160	
μPD42S17160L	
μPD42S17180	8m
μPD42S17180L	8m
μPD42S17800	8h
μPD42S17800L	8h
μPD42S17900	8j
μPD42S17900L	8j
μPD42S18160	
μPD42S18160L	
μPD42S18180	8m
µPD42S18180L	8m
μPD42S4100A	5a
μPD42S4100L	
μPD42S4170A	7a
μPD42S4170L	
μPD42S4190A	
μPD42S4190L	
μPD42S4260A	7c
µPD42S4260L	
μPD42S4263A	7d
µPD42S4263L	
μPD42S4280A	7e
μPD42S4280L	
μPD42S4400A	 5 d
,	
μPD42S4400L μPD42S4440	
· ·	
µPD42S4440L	
and the second	

Alphanumeric Index

Part Number	Section
μPD42S4800A	6a
µPD42S4800L	
µPD42S4810A	
μPD42S4810L	
μPD42S4900A	6c
μPD42S4900L	6c
μPD431000A	
μPD431001	
μPD431004	21b
μΡD431008	21c
μPD431009	21d
μPD431016	21e
μPD431018	21f
μPD43251B	
μPD43253B	20b
μPD43254B	
μPD43256A	
μPD43256B	
μPD43258A	20d
μPD43259A	20e
μPD434000	24d
μΡD434001	
, μΡD434004	
μΡD434008	

Part Number	Section
μPD4361B	
μPD4362B	
μPD4363B	
μPD4368	
μPD4369	
μPD46710A	23a
μPD46741A	23b
μPD481440	18m
	12g
μPD482235	
μPD485505	
μPD485506	18h
μPD488130	
μPD488170	14a



NEC

General

17

Application Specific Devices



Fast Static RAMs (64K)





Fast Static RAMs



(256K)



Fast Static RAMs (1M)





(4M)



Fast Static RAMs





Cache Data RAMs





Standard Static RAMs



General Information



Section 17 General Information

General mormation	
Upcoming Products	1
Manufacturing in Roseville, California	3
Device Numbering Guide	4
Quick Reference Guide	5



The 1993 MEMORY DATA BOOK is for your reference. The most complete information available at printing is included; however, several new devices will be available soon. The table below gives you a preview. For further assistance, contact one of the sales offices.

Upcoming Produc	ts		
Description	Device Number	Comments	
DRAM SIMM Modu	les		
4M x 8 DRAM Module	MC-424000A8BB/FB	Uses 16M devices	
4M x 9 DRAM Module	MC-424000A9BB/FB	Uses 16M devices	
16M x 8 DRAM Module	MC-4216000A8BH/FA/AA	Uses 16M devices	
16M x 9 DRAM Module	MC-4216000A9BH/FA/AA	Uses 16M devices	
4M x 40 DRAM Module	MC-424000AA 40BH/FH	Uses 16M devices	
8M x 40 DRAM Module	MC-428000AA40BH/FH	Uses 16M devices	
Video RAMs			
4M Video RAM	μPD482445	256K x 16; RAM port access times to 60 ns; serial port access times t 15 ns; 64-pin SSOP, 70-pin TSOP	
Standard SRAMs			
32K x 8	μPD43256A-10X, 12X	-25 to +85°C; speeds to 100 ns	
32K x 8	μPD43256A-10Y, 12Y	-40 to +85°C; speeds to 100 ns	
32K x 8	μPD43256B-A12	3.0 to 5.5 V; 120-ns access time	
32K x 8	μPD43256B-B12	2.7 to 5.5 V; 120-ns access time	
1001/ 0			

32K x 8	μPD43256B-B12	2.7 to 5.5 V; 120-ns access time
128K x 8	μPD431000Α-70X, 85X, 100X	–25 to +85°C; speeds to 70 ns
128K x 8	μPD431000A-70Y, 85Y, 100Y	−40 to +85°C; speeds to 70 ns
128K x 8	µPD431000B-55L/LL, 70L/LL, 85L/LL	Low power; speeds to 55 ns
128K x 8	μPD431000B-B10, B12	2.7 to 5.5 V; speeds to 100 ns
128K x 9	μPD431003	Low power; speeds to 55 ns; two Chip Enables
128K x 9	μPD431003-B10, B12	2.7 to 5.5 V; speeds to 100 ns; two Chip Enables
512K x 8	μPD434000-B15	2.7 to 5.5 V; 150-ns access time; two Chip Enables

BiCMOS Fast SRAMs

μPD46258	Speeds to 6 ns; 3.3- and 5-V versions	
μPD46259	Speeds to 6 ns; 3.3- and 5-V versions	
μPD461008	Speeds to 8 ns; 3.3- and 5-V versions	
μPD461009	Speeds to 8 ns; 3.3- and 5-V versions	
μPD461016	Speeds to 8 ns; 3.3- and 5-V versions	
μPD461018	Speeds to 8 ns; 3.3- and 5-V versions	
	μΡD46259 μΡD461008 μΡD461009 μΡD461016	μPD46259 Speeds to 6 ns; 3.3- and 5-V versions μPD461008 Speeds to 8 ns; 3.3- and 5-V versions μPD461009 Speeds to 8 ns; 3.3- and 5-V versions μPD461016 Speeds to 8 ns; 3.3- and 5-V versions



Upcoming Products (cont)

Description	Device Number	Comments	

ECL RAMs (10K Interface)

16K x 4	μPD10494	$T_{AA} = 6, 7 \text{ ns}; 28 \text{-pin PDIP/PFP}$
16K x 4	μPD10494LL	Tcycle = 10, 12 ns; 32-pin PDIP/PFP
32K x 9	μPD10509	Tcycle = 6, TDQ=3; registered I/O, scannable; 52-pin PLCC
64K x 4	μPD10504	$T_{AA} = 8$, 10 ns; 32-pin PDIP/PFP

ECL RAMs (101/100K Interface)

16K x 4	μPD101/100494	$T_{AA} = 6, 7 \text{ ns}; 28 \text{-pin PDIP/PFP}$
16K x 4	μPD101/100494LL	Tcycle = 10, 12 ns; 32-pin PDIP/PFP
32K x 9	μPD101/100509	Tcycle = 6, TDQ=3; registered I/O, scannable; 52-pin PLCC
64K x 4	μPD101/100504	$T_{AA} = 8$, 10 ns; 32-pin PDIP/PFP



Manufacturing in Roseville, California

The planning was completed in 1981, ground was broken in 1982 and products were rolling off the line in 1984 at our semiconductor fabrication facility in Roseville, California. This milestone represented NEC's bold approach to "make products where the customer lives," and it was the first such venture by a Japanese semiconductor company in the United drought-ridden California. In addition, the new plant has eliminated the use of chlorofluorocarbons (CFC) in the manufacturing process. (The existing facility will eliminate all CFC usage by 1993.)

NECEL's manufacturing presence in Roseville is of significant benefit to the local community as well as

States. The foresight of this decision has paid off handsomely for NEC, its U.S. customers and for the community of greater Sacramento, the capital of California. The original facility has been manufacturing 256K DRAMs and VRAMs, 32K x 8 SRAMs.



CMOS ASICs and single-chip microprocessors using 1.2-micron CMOS and NMOS technologies.

Now another milestone has been reached. In November 1991, production of the 4M DRAM began from a newly constructed 456,000-square-foot plant. Combined with the existing 220,000 square-foot facility, NEC Electronics (NECEL) in Roseville is one of the largest merchant fab lines in the world, according to industry source DataQuest.

In addition to the 4M DRAM, the new plant will be capable of producing advanced VLSI products including 16M DRAMs, 4M SRAMs as well as ASICs and microprocessors. The expanded facility will be able to produce 30,000 6-inch wafers per month using 0.55-micron CMOS technology.

The fab has been designed with the most sophisticated technology available, incorporating state-ofthe-art environmental controls and efficiencies. A considerable amount of money has been invested for this purpose, as NEC regards environmental conservation as one of the most important international issues.

When running at full capacity, equipment in place will allow up to 60-percent of the water used for the DI process to be recycled—an important benefit for the state of California. When running at full capacity, the plant will employ over 1,350 people, and nearly \$5 million in tax revenue will be generated for the city, county and state.

As one of the biggest employers in


the area, NECEL views itself as a partner with the local community and takes seriously its role as a good corporate citizen. Through numerous community relations activities, employees volunteer their time to support worthwhile educational and charitable causes. The company also has a generous policy for contributions and donations of equipment and money to help maintain a high quality of life for the area's residents.

In addition to the manufacturing facility in Roseville, NECEL has headquarter offices in Mountain View, California, in the heart of Silicon Valley. Sales offices are located throughout the United States so that customers have immediate access to qualified personnel. These national presences, combined with on-shore manufacturing capabilities, allow NEC Electronics to respond quickly to customer demand and to work closely with customers to meet their changing requirements. The company considers quality customer service to be a number one priority, a trademark of all NEC operations worldwide.

The NECEL facility in Roseville is an outstanding example of successful cultural meshing, offering the best of both worlds. The results are production yields and quality standards that are among the highest obtained by any NEC semiconductor manufacturing facility anywhere.

Device Numbering Guide





17



DRAMs

		1				Packa	ge and l	Pins	Sect
Size	Organ- ization	μPD	Features	Row Access Time (ns)	SOJ	TSOP	ZIP	Other	
256K	256K x 1	41256	Page	80, 85, 100				16-DIP, 18-PLCC	3a
	64K x 4	41464	Page	80, 100, 120				16-DIP 18-PLCC	3b
1M	1M x 1	421000	FP	60, 70, 80, 100	26/20	24/20	20	18-DIP	4a
	256K x 4	424256	FP	60, 70, 80, 100	26/20	24/20	20	20-DIP	4b
4M	4M x 1	424100	FP	60, 70, 80, 100	26/20	26/20	20		5a
	4M x 1	424100A	FP	50, 60, 70, 80	26/20	26/20	20		
	4M x 1	424100L	FP; 3.3 V	70, 80	26/20	26/20	20		
	4M x 1	42S4100A	FP; SR	50, 60, 70, 80	26/20	26/20	20		
	4M x 1	42S4100L	FP; SR; 3.3 V	70, 80	26/20	26/20	20		
	4M x 1	424101	Nibble	60, 70, 80, 100	26/20	26/20	20		5b
	4M x 1	424102	SC	60, 70, 80, 100	26/20	26/20	20		5c
	1M x 4	424400	FP	60, 70, 80	26/20	26/20	20		5d
	1M x 4	424400A	FP	50, 60, 70, 80	26/20	26/20	20		
	1M x 4	424400L	FP; 3.3 V	70, 80	26/20	26/20	20		
	1M x 4	42S4400A	FP; SR	50, 60, 70, 80	26/20	26/20	20		
	1M x 4	42S4400L	FP; SR; 3.3 V	70, 80	26/20	26/20	20		
	1M x 4	424402	SC	60, 70, 80, 100	26/20	26/20	20		5e
	1M x 4	424410	FP; WPB	60, 70, 80, 100	26/20	26/20	20		5f
	1M x 4	424412	SC; WPB	60, 70, 80, 100	26/20	26/20	20		5g
	1M x 4	424440	FP; 4 CAS	60, 70, 80	26/24	1			5h
	1M x 4	424440L	FP; 4 CAS; 3.3 V	60, 70, 80	26/24				
	1M x 4	4254440	FP; 4 CAS; SR	60, 70, 80	26/24				
	1M x 4	42S4440L	FP; 4 CAS; SR; 3.3 V	60, 70, 80	26/24				

FP Fast page

SR Self-refresh

SC Static column

WPB Write-per-bit



DRAMs (cont)

					Pac				
Size	Organ- ization	μPD	Features	Row Access Time (ns)	soj	TSOP	ZIP	Sect.	
М	512K x 8	424800A	FP	60, 70, 80	28	28	28	6a	
cont)	512K x 8	424800L	FP; 3.3V	60, 70, 80	28	28	28		
	512K x 8	42S4800A	FP; SR	60, 70, 80	28	28	28		
	512K x 8	42S4800L	FP; SR; 3.3 V	60, 70, 80	28	28	28		
	512K x 8	424810A	FP; WPB	60, 70, 80	28	28	28	6b	
	512K x 8	424810L	FP; WPB; 3.3 V	60, 70, 80	28	28	28]	
	512K x 8	42S4810A	FP; WPB; SR	60, 70, 80	28	28	28]	
	512K x 8	42S4810L	FP; WPB; SR; 3.3 V	60, 70, 80	28	28	28		
	512K x 9	424900A	FP	60, 70, 80	28	28	28	6c	
	512K x 9	424900L	FP; 3.3 V	60, 70, 80	28	28	28]	
	512K x 9	42S4900A	FP; SR	60, 70, 80	28	28	28	1 .	
	512K x 9	42S4900L	FP; SR; 3.3 V	60, 70, 80	28	28	28]	
	256K x 16	424170A	FP; 2 WE; 1K ref	60, 70, 80	40	44/40	40	7a	
	256K x 16	424170L	FP; 2 WE; 1K ref; 3.3 V	60, 70, 80	40	44/40	40]	
	256K x 16	42S4170A	FP; 2 WE; 1K ref; SR	60, 70, 80	40	44/40	40]	
	256K x 16	42S4170L	FP; 2 WE; 1K ref; SR; 3.3 V	60, 70, 80	40	44/40	40	1	
	256K x 18	424190A	FP; 2 WE; 1K ref	60, 70, 80	40	44/40	40	7b	
	256K x 18	424190L	FP; 2 WE; 1K ref; 3.3 V	60, 70, 80	40	44/40	40	1	
	256K x 18	42S4190A	FP; 2 WE; 1K ref; SR	60, 70, 80	40	44/40	40]	
	256K x 18	42S4190L	FP; 2 WE; 1K ref; SR; 3.3 V	60, 70, 80	40	44/40	40	1	
	256K x 16	424260A	FP; 2 CAS; 512 ref	60, 70, 80	40	44/40	40	70	
	256K x 16	424260L	FP; 2 CAS; 512 ref; 3.3 V	60, 70, 80	40	44/40	40	1	
	256K x 16	42S4260A	FP; 2 CAS; 512 ref; SR	60, 70, 80	40	44/40	40]	
	256K x 16	42S4260L	FP; 2 CAS; 512 ref; SR; 3.3 V	60, 70, 80	40	44/40	40]	
	256K x 16	424263A	FP; 2 CAS; 512 ref; WPB	60, 70, 80	40	44/40	40	7d	
	256K x 16	424263L	FP; 2 CAS; 512 ref; WPB; 3.3 V	60, 70, 80	40	44/40	40]	
	256K x 16	42S4263A	FP; 2 CAS; 512 ref; WPB; SR	60, 70, 80	40	44/40	40		
	256K x 16	42S4263L	FP; 2 CAS; 512 ref; WPB; SR; 3.3 V	60, 70, 80	40	44/40	40]	
	256K x 18	424280A	FP; 2 CAS; 512 ref	60, 70, 80	40	44/40	40	7e	
	256K x 18	424280L	FP; 2 CAS; 512 ref; 3.3 V	60, 70, 80	40	44/40	40]	
	256K x 18	42S4280A	FP; 2 CAS; 512 ref; SR	60, 70, 80	40	44/40	40	1	
	256K x 18	42S4280L	FP; 2 CAS; 512 ref; SR; 3.3 V	60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 60, 70, 80 40 44/40 40 3V 60, 70, 80 40 44/40 40 61, 70, 80 40 44/40 40 40 40 40 40 40 40 40 40 40 40 40 40 40 40			1		

FP Fast page SR Self-refresh

WPB Write-per-bit

ref Refresh WE Write enable



DRAMs (cont)

					Pa	ckages and P	ins		
Size	Organ- ization	μPD	Features	Row Access Time (ns)	SOJ	TSOP	ZIP	Sect	
16M	16M x 1	4216100	FP; 4K ref	60, 70, 80, 100	28/24	28/24	24	8a	
	16M x 1	4217100	FP; 2K ref	60, 70, 80, 100	28/24	28/24	24	1	
	16M x 1	4216101	Nibble; 4K ref	60, 70, 80, 100	28/24	28/24	24	8b	
	16M x 1	4217101	Nibble; 2K ref	60, 70, 80, 100	28/24	28/24	24	7	
	16M x 1	4216102	SC; 4K ref	60, 70, 80, 100	28/24	28/24	24	8c	
	16M x 1	4217102	SC; 2K ref	60, 70, 80, 100	28/24	28/24	24	1	
	4M x 4	4216400	FP; 4K ref	60, 70, 80, 100	28/24	28/24	24	8d	
	4M x 4	4217400	FP; 2K ref	60, 70, 80, 100	28/24	28/24	24	1	
	4M x 4	4216402	SC; 4K ref	60, 70, 80, 100	28/24	28/24	24	8e	
	4M x 4	4217402	SC; 2K ref	60, 70, 80, 100		28/24	24	1	
	4M x 4	4216410	FP; 4K ref; WPB	60, 70, 80, 100	28/24	28/24	24	8f	
	4M x 4	4217410	FP; 2K ref; WPB	60, 70, 80, 100	28/24	28/24	24	4	
	4M x 4	4216412	SC; 4K ref; WPB	60, 70, 80, 100	28/24	28/24	24	24 8g	
	4M x 4	4217412	SC; 2K ref; WPB	60, 70, 80, 100	28/24	28/24	24	1	
	2M x 8	4216800	FP; 4K ref	50, 60, 70, 80	28	28		8h	
	2M x 8	4216800L	FP; 4K ref; 3.3 V	60, 70, 80	28	28		1	
	2M x 8	42S16800	FP; 4K ref; SR	50, 60, 70, 80	28	28		1	
	2M x 8	42S16800L	FP; 4K ref; SR; 3.3 V	60, 70, 80	28	28		1	
	2M x 8	4217800	FP; 2K ref	50, 60, 70, 80	28	28	1		
	2M x 8	4217800L	FP; 2K ref; 3.3 V	60, 70, 80	28	28		1	
	2M x 8	42S17800	FP; 2K ref; SR	50, 60, 70, 80	28	28	1	7	
	2M x 8	42S17800L	FP; 2K ref; SR; 3.3 V	60, 70, 80	28	28		1	
	2M x 8	4216802	SC; 4K ref	50, 60, 70, 80	28	28		8i	

...,

FP Fast page SR Self-refresh

SC Static column

WPB Write-per-bit

ref Refresh

7





		a de la			Pa	ackages and F	ins	
Size	Organ- ization	μPD	Features	Row Access Time (ns)	SOJ	TSOP	ZIP	Sect.
16M	2M x 9	4216900	FP; 4K ref	50, 60, 70, 80	32	32	2.1.5	8j
(cont)	2M x 9	4216900L	FP; 4K ref; 3.3 V	60, 70, 80	32	32		1
	2M x 9	42S16900	FP; 4K ref; SR	50, 60, 70, 80	32	32	1	1
	2M x 9	42S16900L	FP; 4K ref; SR; 3.3 V	60, 70, 80	32	32	1	1
	2M x 9	4217900	FP; 2K ref	50, 60, 70, 80	32	32		1
	2M x 9	4217900L	FP; 2K ref; 3.3 V	60, 70, 80	32	32]
	2M x 9	42S17900	FP; 2K ref; SR	50, 60, 70, 80	32	32	1	1
	2M x 9	42S17900L	FP; 2K ref; SR; 3.3 V	60, 70, 80	32	32	11	1
	2M x 9	4216902	SC; 4K ref	50, 60, 70, 80	32	32	1	8k
	1M x 16	4216160	FP; 4K ref	50, 60, 70, 80	42	50/44	19 - A	81
	1M x 16	4216160L	FP; 4K ref; 3.3 V	60, 70, 80	42	50/44		1
	1M × 16	42S16160	FP; 4K ref; SR	50, 60, 70, 80	42	50/44	1 .	1
	1M x 16	42S16160L	FP; 4K ref; SR; 3.3 V	60, 70, 80	42	50/44		1
	1M x 16	4217160	FP; 2K ref	50, 60, 70, 80	42	50/44	a a di a	1
	1M x 16	4217160L	FP; 2K ref; 3.3 V	60, 70, 80	42	50/44		1
	1M x 16	42S17160	FP; 2K ref; SR	50, 60, 70, 80	42	50/44		1
	1M x 16	42S17160L	FP; 2K ref; SR; 3.3 V	60, 70, 80	42	50/44		1
	1M x 16	4218160	FP; 1K ref	50, 60, 70, 80	42	50/44		1
	1M x 16	4218160L	FP; 1K ref; 3.3 V	60, 70, 80	42	50/44		1
	1M x 16	42S18160	FP; 1K ref; SR	50, 60, 70, 80	42	50/44		1
	1M x 16	42S18160L	FP; 1K ref; SR; 3.3 V	60, 70, 80	42	50/44		1
	1 M x 18	4216180	FP; 4K ref	50, 60, 70, 80	42	50/44		8m
	1M x 18	4216180L	FP; 4K ref; 3.3 V	60, 70, 80	42	50/44		1
	1M x 18	42S16180	FP; 4K ref; SR	50, 60, 70, 80	42	50/44	s]
	1M x 18	42S16180L	FP; 4K ref; SR; 3.3 V	60, 70, 80	42	50/44		
	1 M x 18	4217180	FP; 2K ref	50, 60, 70, 80	42	50/44		
	1M x 18	4217180L	FP; 2K ref; 3.3 V	60, 70, 80	42	50/44		1
	1 M x 18	42S17180	FP; 2K ref; SR	50, 60, 70, 80	42	50/44		1
	1M x 18	42S17180L	FP; 2K ref; SR; 3.3.V	60, 70, 80	42	50/44	1	7
	1 M x 18	4218180	FP; 1K ref	50, 60, 70, 80	42	50/44	1	1
	1M x 18	4218180L	FP; 1K ref; 3.3 V	60, 70, 80	42	50/44	1	1
	1M x 18	42S18180	FP; 1K ref; SR	50, 60, 70, 80	42	50/44	1	1
	1M x 18	42S18180L	FP; 1K ref; SR: 3.3 V	60, 70, 80	42	50/44	T	1

FP Fast page

SC Static column

ref Refresh

NEC

DRAM SIMM Modules

		pass				
Operation	Access Time (ns)	Thickness	Height	Qty	μPD	Sect
Fast page	60, 70, 80, 100	.200	.661	2	424256LA	.9a
Fast page	60, 70, 80, 100	.200	.661	2 1	424256LA 42256L	9b
Fast page	70, 80, 100	.200	1.000	2	424260LE	9c
Fast page	70, 80, 100	.200	1.000	2	424280LE	9d
Fast page	60, 70, 80, 100	.200	1.000	10	424256LA	9e
Fast page	70, 80, 100	.354	1.000	4	424260LE	9f
Fast page	70, 80, 100	.366	1.000	4	424280LE	9g
Fast page	60, 70, 80, 100	.366	1.000	20	424256LA	9h
Fast page	70, 80, 100	.200	1.000	5	424800LE	
Fast page	60, 70, 80, 100	.200	.661	2	424400LA	10a
Fast page	60, 70, 80, 100	.200	.661	2 1	424400LA 421000LA	10b
Fast page	60, 70, 80, 100	.200	1.000	8	424400LA	10c
		.106	1.000	8	424400GS	1
		.200	1.250	8	424400LA	·
Fast page	60, 70, 80, 100	.200	1.000	8	424400LA 421000GX	10d
-		.106	1.000	8 4	424400GS 421000GX	
		.208	1.250	8 4	424400LA 421000LA]
Fast page	60, 70, 80	.366	1,000	8 4	424400LA 421000LA	
0 Fast page	60, 70, 80, 100	.200	1.000	10	424400LA	10e
0 Fast page	60, 70, 80, 100	.354	.799	10	424800LE	7
Fast page	60, 70, 80, 100	.354	1.000	16	424400LA	10f
		.161	1.000	16	424400GS	_
		.354	1.250	16	424400LA	
	0 Fast page	D Fast page 60, 70, 80, 100	Fast page 60, 70, 80, 100 .354 Fast page 60, 70, 80, 100 .354 Image 60, 70, 80, 100 .354	D Fast page 60, 70, 80, 100 .354 .799 Fast page 60, 70, 80, 100 .354 1.000 .161 1.000	D Fast page 60, 70, 80, 100 .354 .799 10 Fast page 60, 70, 80, 100 .354 1.000 16 .161 1.000 16 .161 1.000 16	D Fast page 60, 70, 80, 100 .354 .799 10 424800LE Fast page 60, 70, 80, 100 .354 1.000 16 424400LA .161 1.000 16 424400GS



DRAM SIMM Modules (cont)

			Operation	Access Time (ns)	Module Siz	ze (inch)	D	RAM Devices	Sect.
Organization	Pins	мс			Thickness	Height	Qty	μPD	
2M x 36	72	-422000A36	Fast page	60, 70, 80	.366	1.000	16 8	424400LA 421000GX	10g
					.161	1.000	16 8	424400GS 421000GX	
					.366	1.250	16 8	424400LA 421000LA	
2M x 40	72	-422000AA40	Fast page	70, 80	.354	1.000	20	424400LA	10h
4M x 8	30	-424000A8	Fast page	60, 70, 80, 100	.208	.799	8	424100LA	11a
4M x 9	30	-424000A9	Fast page	60, 70, 80, 100	.200	.799	9	424100LA	11b
4M x 32	72	-424000A32	Fast page	60, 70, 80	.200	1.250	8	4217400LE	11c
			· ·		.366	1.000	8	4217400LE	
4M x 36	72	-424000A36	Fast page	60, 70, 80	.200	1.250	8 4	4217400LE 424100LA	11d
					.366	1.000	8 4	4217400LE 424100LA	
8M x 32	72	-428000A32	Fast page	60, 70, 80	.366	1.250	16	4217400LE	11e
8M x 36	72	-428000A36	Fast page	60, 70, 80	.366	1.250	16 8	4217400LE 424100LA	11f

Video RAMs

				Serial Access Time (ns)	Mode					
Size	Organ- ization	μPD	Row Access Time (ns)			DIP	SOJ	TSOP	ZIP	Sect.
256K	64K x 4	41264	120, 150	40, 60	-	24			24	12a
	64K x 4	42264	100	25		24	24		24	12b
1M	256K x 4	42273	100, 120	30, 40	FP		28		28	12c
	256K x 4	42274	100, 120	30, 40	FP		28		28	12d
	256K x 4	42274-80	80	25	FP		28		28	12e
	128K x 8	42275	80, 100, 120	25, 40	FP		40			12f
2M	256K x 8	482234	70, 80	17, 20	FP		40	44	40	12g
		482235	70, 80	17, 20	HP	1			1	

FP Fast page

HP Hyper page (extended data out)



17

Synchronous DRAM

Size	Organ- ization	μPD		Row Access Time (ns)	Burst Access Time (ns)					
			Clock Rate (MHz)			DIP	soj	TSOP	ZIP	Sect.
16M	4M x 4	42116420	66	70 50	15			44		13a
	2M x 8	42116820	100		10			44		
	2M x 9	42116920]					44		1
	1M x 16	42116162						50		
	1 M x 18	42116182						50		

RAMBUS DRAM

Size	Organ- ization	μPD				Packages and Pins						
			Read Hit Access Time (ns)	Burst Access Time (ns)	DIP	SOJ	TSOP	SVP	Sect.			
16M	2M x 8	488130	40	2				32	14a			
	2M x 9	488170	40	2				32				

Application Specific Devices

				Pa	ckages and	l Pins		
Description	μPD	Access Time (ns)	DIP	SOJ	TSOP	ZIP	Other	Sect.
910 x 8-bit line buffer for NTSC TV	42101	27, 49	24				24-SOP	18a
1134 x 8-bit line buffer for PAL TV	42102	18, 21, 40	24				24-SOP	18b
263 lines of 910 x 4 bits NTSC field buffer	42270	40	28			1		18c
Picture-in-picture generator	42271 42272	6 MHz input sampling					64-QFP	18d
256K x 8-bit field buffer	42280	25, 30, 40				28	28-SOP	18e
5048 x 8-bit line buffer for communications	42505	40, 55	24			28		18f
5048 x 8-bit line buffer	485505	18, 25				24	24-SOP	18g
5048 x 16 line buffer	485506	18, 25			44			18h
32K x 8 bidirectional data buffer	42532	50	40					18i
1M x 1 silicon file	42601	600		26/20		20		18j
4M x 1 silicon file	42641	80	1	26/20	26/20	1		18k
1M x 4 silicon file	42644	80		26/20	26/20			181
256K x 16 graphics DRAM	481440	70, 80	1	40		1		18m

NEC

Fast Static RAMs

	2 d.	ar aant				Package	s and Pins			
Size	Organ- ization	μPD	Access Time (ns)	DIP	SOJ	SOP	TSOP	ZIP	Other	Sect
64K	64K x 1	4361B	12, 15, 20	22	24					19a
	16K x 4	4362B	12, 15, 20	22	24	1		P. 19		19b
	16K x 4	4363B	12, 15, 20	24	24					19c
	8K x 8	4368	15, 20	28	28					19d
	8K x 9	4369	15, 20	28	28					19e
256K	256K x 1	43251B	15, 20, 25	24	24					20a
	64K x 4	43253B	15, 20, 25	28	28				1.1.1.	20b
	64K x 4	43254B	15, 20, 25	24	24					20c
	32K x 8	43258A	15, 20, 25	28	28		:			20d
	32K x 9	43259A	15, 20, 25	32	32					20e
1M	1M x 1	431001	20, 25, 35		28					21a
	256K x 4	431004	20, 25, 35		28		-			21b
	128K x 8	431008	15, 17, 20		32					21c
	128K x 9	431009	15, 17, 20		36					21d
	64K x 16	431016	15, 17, 20		44		44			21e
	64K x 18	431018	15, 17, 20		44		44			21f
4M	4M x 1	434001	20, 25		32					22a
	1M x 4	434004	20, 25		32					22b
	512K x 8	434008	20, 25		36			1		220

Cache Data RAMs

				Packages and Pins						
Size	Organization	μPD	Access Time (ns)	DIP	SOJ	SOP	TSOP	PLCC	Sect.	
256K	16K x 10 bit x 2	46710A	12, 15					52	23a	
	8K x 20 bit x 2	46741A	12, 15					68	23b	

Standard Static RAMs

Size		on µPD	Access Time (ns)	Packages and Pins						
	Organization			DIP	SOJ	SOP	TSOP	ZIP	Sect.	
256K	32K x 8	43256A	85, 100, 120, 150	28		28	32		24a	
	32K x 8	43256B	55, 70, 85	28		28			24b	
1M	128K x 8	431000A	70, 85, 100	32		32	32		240	
4M	512K x 8	434000	55, 70, 85, 100	32		32	32		24d	
	512K x 8	MC- 434000	85, 100	32					24e	



ECL RAMs (10K Interface)

					Packages and	l Pins	
Size	Organization	organization μPB	Access Time (ns)	DIP	LCC	Flatpack	Sect
1K	256 x 4	10422	7, 10	24			25a
4K	4K x 1	10470	10, 15	18			25b
	1K x 4	10474	8, 10, 15	24			25c
	1K x 4	10474A	5, 6	24			25d
	1K x 4	10474E	3, 4	24		24	25e
	1K x 4	10476LL	6	28		28	25f
16K	16K x 1	10480	10, 15	20		20	25g
	4K x 4	10484	10, 15	28		28	25h
	4K x 4	10484A	5, 7	28		28	25i
	4K x 4	10A484	5, 7	28		28	25j
256K	256K x 1	μPD10500	15, 20	24			25k

ECL RAMs (100K Interface)

					Packages and	t Pins	
Size	Organization	μPB	Access Time (ns)	DIP	LCC	Flatpack	Sect.
1K	256 x 4	100422	7, 10	24		24	26a
4K	4K x 1	100470	10, 15	18			26b
	1K x 4	100474	4.5, 6, 8, 10, 15	24	24	24	26c
	1K x 4	100474A	5, 6	24		24	26d
	1K x 4	100474E	3, 4	24		24	26e
	1K x 4	100476LL	6	28		28	26f
16K	16K x 1	100480	10, 15	20		20	26g
	4K x 4	100484	10, 15	28		28	26h
	4K x 4	100484A	5, 7	28		28	26i
	4K x 4	100A484	5, 7	28		28	26j
256K	256K x 1	μPD100500	15, 20	24			26k

EEPROMs

				Packages and Pins							
Size	Organization	μPD	Access Time (ns)	DIP	SOJ	SOP	TSOP	ZIP	Other	Sect.	
4K	512 x 8	28C04	200, 250	24		24				27a	
	512 x 8	28C05	200, 250	24		24				27b	
64K	8K x 8	28C64	200, 250	28						27c	
256K	32K x 8	28C256	200, 250	28						27d	



General



Application Specific Devices



Fast Static RAMs



(64K)



Fast Static RAMs (256K)





Fast Static RAMs (1M)



Fast Static RAMs







Cache Data RAMs





Standard Static RAMs





Section 18

Application Specific Devices (See App Notes 54 thru 58, 90-03, 90-06.)

μPD	Description	
42101	910 x 8-bit line buffer for NTSC TV	18a
42102	1134 x 8-bit line buffer for PAL TV	18b
42270	263 lines of 910 x 4 bits NTSC field buffer	18c
42271	Picture-in-picture generator	18d
42272	Picture-in-picture generator with color border	
42280	256K x 8-bit field buffer	18e
42505	5048 x 8-bit line buffer for communications systems	18f
485505	5048 x 8-bit line buffer	18g
485506	5048 x 16 line buffer	18h
42532	32K x 8 bidirectional data buffer	18i
42601	1M x 1 silicon file	18j
42641	4M x 1 silicon file	18k
42644	1M x 4 silicon file	181
481440	256K x 16 graphics DRAM; hyper-page	18m



·爱尔尔尔·哈尔尔·哈尔尔·哈尔

Description

The μ PD42101 is a 910-word by 8-bit line buffer fabricated with a CMOS silicon-gate process. The device helps to create an NTSC flicker-free television picture (noninterlaced scan conversion) by providing intermediate storage and very high-speed read and write operation.

The μ PD42101 can also be used as a digital delay line. The delay length is variable from 10 bits (at maximum clock speed) to 910 bits.

Features

- □ 910-word x 8-bit organization
- Line buffer for NTSC, 4f_{SC} digital television systems
- Asynchronous, simultaneous read/write operation
- IH (910-bit) delay line capability
- TTL-compatible inputs and outputs
- □ Three-state outputs
- □ Single +5-volt power supply
- 24-pin plastic DIP and miniflat packaging

Ordering Information

Part Number μPD42101C-3		Read Cycle Time (min)	Write Cycle Time (min)	Package
		34 ns	34 ns	24-pin plastic DIP
, i	C-2	34 ns	69 ns	
· · · · .	Q-1	69 ns	69 ns	-
μPD42101	G-3	34 ns	34 ns	24-pin plastic miniflat
ī	G- 2	34 ns	69 ns	
Ī	G-1	69 ns	69 ns	-

Pin Configuration

24-Pin Plastic DIP or Miniflat

DOUTO C DOUT1 C DOUT2 C DOUT3 C RE C RSTR C RSTR C RSTR C RC C DOUT4 C DOUT4 C	3 4 5 6 7 8 9 hPD42101	24 D _{IN0} 23 D _{IN1} 22 D _{IN2} 21 D _{IN3} 20 WE 19 RSTW 18 VCC 17 WCK 16 D _{IN4} 15 D _{IN5}	
DOUT4 C	9		1. M. J.
	11	14 D DIN5 13 D DIN6 13 D DIN7	
-0017 -		F_ ~IN/	831H-6697A

Pin Identification

Symbol	Function
D _{IN0} - D _{IN7}	Write data inputs
D _{OUT0} - D _{OUT7}	Read data outputs
RSTW	Write address reset input
RSTR	Read address reset input
WE	Write enable input
RE	Read enable input
WCK	Write clock input
RCK	Read clock input
GND	Ground
V _{CC}	+5-volt power supply

PIN FUNCTIONS

DINO - DIN7 (Data Inputs)

In a digital television application, the digital composite signal, luminance, chrominance, etc. information is written into these inputs.

DOUTO - DOUT7 (Data Outputs)

The tri-state outputs are used to access the stored information. In a simple digital delay line application, a delay of one-half write clock cycle plus a maximum of 300 ns is required to move data from the data inputs to the data outputs.

RSTW (Write Address Reset Input)

Bringing this signal low when \overline{WE} is also low resets the internal write address to 0. If \overline{WE} is at a high level when the \overline{RSTW} input is brought low, the internal write address is set to 909. The state of this input is strobed by the rising edge of WCK.

RSTR (Read Address Reset Input)

This signal is strobed by the rising edge of RCK and resets the internal read address to 0 if \overline{RE} is also low. If \overline{RE} is at a high level when the \overline{RSTR} input is brought low, the internal read address is set to 909.

WE (Write Enable Input)

This input controls write operation. If \overline{WE} is low, all write cycles proceed. If \overline{WE} is at a high level, no data is written to storage cells and the write address stops increasing. The state of \overline{WE} is strobed by the rising edge of WCK.

RE (Read Enable Input)

This signal is similar to \overline{WE} but controls read operation. If \overline{RE} is at a high level, the data outpus become high impedance and the internal read address stops increasing. The state of \overline{RE} is strobed by the rising edge of RCK.

WCK (Write Clock Input)

All write cycles are executed synchronously with WCK. The states of both $\overrightarrow{\text{RSTW}}$ and $\overrightarrow{\text{WE}}$ are strobed by the rising edge of WCK at the beginning of a cycle, and the data inputs are strobed by the rising edge of WCK at the end of a cycle. The internal write address increases with

each WCK cycle unless \overline{WE} is at a high level to hold the write address constant. Unless inhibited by \overline{WE} , the internal write address will automatically wrap around from 909 to 0 and begin increasing again.

RCK (Read Clock Input)

All read cycles are executed synchronously with RCK. The states of both $\overrightarrow{\text{RSTR}}$ and $\overrightarrow{\text{RE}}$ are strobed by the rising edge of RCK at the beginning of a cycle. This same edge of RCK starts internal read operation, and access time is referenced to this edge. The internal read address increases with each RCK cycle unless $\overrightarrow{\text{RE}}$ is at a high level to hold the read address constant. Unless inhibited by $\overrightarrow{\text{RE}}$, the internal read address will automatically wrap around from 909 to 0 and begin increasing again.

Absolute Maximum Ratings

Supply voltage, V _{CC}	– 1.5 to +7.0 V
Voltages on any input pin, VI	– 1.5 to + 7.0 V
Voltage on any output pin, V _O	-1.5 to +7.0 V
Short-circuit output current, IOS	20 mA
Operating temperature, T _{OPR}	- 20 to +70°C
Storage temperature, T _{STG}	– 55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions


Parameter	Symbol	Min	Тур	Max	Unit V	
Supply voltage	Vcc	4.5	5.0	5.5		
Input voltage, high	VIH	2.4		5.5	v	
Input voltage, low	VIL	- 1.5		0.8	v	
Operating temperature	TA	0		70	°C	

Capacitance

 $T_A = 25^{\circ}C; V_{CC} = +5.0 V \pm 10\%; f = 1 MHz$

Parameter	Symbol	Min	Max	Unit	Pins Under Test
Input capacitance	CI		5	pF	WE, RE, WCK, RCK, RSTW, RSTR, D _{INO} - D _{IN7}
Output capacitance	Co		7	pF	D _{OUT0} - D _{OUT7}

Block Diagram



DC Characteristics

$T_A =$	-20 to	+70°C;	$V_{CC} =$	+5.0 V ±	10%
---------	--------	--------	------------	----------	-----

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	կ ։	~10		10	μA	$V_{IN} = 0 V$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	lo	-10		10	μA	D_{OUT} disabled; $V_0 = 0$ to 5.5 V
Output voltage, high	VOH	2.4			v	$I_{OH} = -1 \text{ mA}$
Output voltage, low	VOL			0.4	v	$I_{OL} = 2.0 \text{ mA}$

AC Characteristics

 $T_A = -20 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

	Symbol	μPD4	2101-3	μPD4	2101-2	μPD42101-1			
Parameter		min	Max	Min	Max	Min	Max	Unit	Test Conditions
Write/read cycle operating current	lcc		70		60	· .	35	mA	t _{WCK} = t _{WCK} (min); t _{RCK} = t _{RCK} (min)
Write clock cycle time	twck	34	1090	69	1090	69	1090	ns	
WCK pulse width	twcw	14		25		25		ns	
WCK precharge time	twcp	14		25		25		ns	
Read clock cycle time	^t RCK	34	1090	34	1090	69	1090	ns	
RCK pulse width	^t RCW	14		14		25		ns	
RCK precharge time	t _{RCP}	14		14		25		ns	
Access time	tác		27		27		49	ns	

AC Characteristics (cont)

;		μPD42101-3		μ PD42101-2		μPD42101-1			
Parameter	Symbol	min	Max	Min	Max	Min	Max	Unit	Test Conditions
Output hold time	tон	5		5		5		ns	
Output active time	ίLZ	5	27	5	27	5	49	ns	(Note 5)
Output disable time	tHz	5	27	5	27	5	49	ns	(Note 5)
Data-in setup time	t _{DS}	14	-	18		18		ns	· · · · · · · · · · · · · · · · · · ·
Data-in hold time	t _{DH}	5		5	•	5		ns	
Reset active setup time	tas	14		14		20		ns	(Note 7)
Reset active hold time	ŧян	5	1	5	•	5		ns	(Note 7)
Reset inactive hold time	t _{RN1}	5		5		5		ns	(Note 8)
Reset inactive setup time	t _{RN2}	14		14		20		ns	(Note 8)
Vrite enable setup time	twes	14		20		20		ns	(Note 9)
Vrite enable hold time	twen	5		5		5		ns	(Note 9)
Vrite enable high delay from VCK	^t WEN1	5		5		5		ns	(Note 10)
Write enable low delay to WCK	twen2	14		20		20		ns	(Note 10)
Read enable setup time	tRES	14		14		20		ns	(Note 9)
Read enable hold time	t _{REH}	5		5		5		ns	(Note 9)
Read enable high delay from RCK	^t REN1	5		5		5		ns	(Note 10)
Read enable low delay to RCK	tREN2	14		14		20		ns	(Note 10)
Vrite disable pulse width	twew	0		0		0		ns	(Note 6)
Read disable pulse width	^t REW	0		0		0		ns	(Note 6)
Vrite reset time	t _{RSTW}	0		· · · 0		0		ns	(Note 6)
Read reset time	t _{RSTR}	0		0		0		ns	(Note 6)
ransition time	tτ	3	35	3	35	3	35	ns	e e deserver

Notes:

- (1) All voltages are referenced to ground.
- (2) After power-up, a read reset cycle and a write reset cycle must be executed before proper device operation is achieved.
- (3) Input pulse rise and fall times assume $t_T = 5$ ns. Input pulse levels = GND to 3 V. Transition times are measured between 3 V and 0 V. See figure 1.
- (4) Input timing reference levels = 1.5 V. Output timing reference levels are 0.8 and 2.0 V. See figure 2.
- (5) This delay is measured at 200 mV from the steady-state voltage with the load specified in figure 4. Under any conditions, $t_{LZ} \ge t_{HZ}$.
- (6) t_{WEW} (max) and t_{REW} (max) must be satisfied by the following equations in 1-line cycle operation: t_{WEW} + t_{RSTW} +910 (t_{WCK}) ≤ 1 ms t_{REW} + t_{RSTR} + 910 (t_{RCK}) ≤ 1 ms

- (7) If either t_{RS} or t_{RH} is less than the specified value, reset operations are not guaranteed.
- (8) If either t_{RN1} or t_{RN2} is less than the specified value, internal reset operations may extend to cycles immediately preceding or following the period of desired reset operations.
- (9) If either t_{WES} or t_{WEH} (t_{RES} or t_{REH}) is less than the specified value, write (read) disable operations are not guaranteed.
- (10) If either t_{WEN1} or t_{WEN2} (t_{REN1} or t_{REN2}) is less than the specified value, internal write (read) disable operations may extend to cycles immediately preceding or following the period of desired disable operations.
- (11) Data is guaranteed to remain valid for a minimum of 1 ms after it is written. After this time, the data stored may be discharged, since this device uses a dynamic storage element.

Figure 1. Input Timing




Figure 2. Output Timing




Figure 3. Output Load for t_{AC} and t_{OH}






Figure 4. Output Load for t_{LZ} and t_{HZ}






Timing Waveforms

Read Cycle




Write Cycle




Timing Waveforms (cont)

Read Reset Cycle




Write Reset Cycle




Timing Waveforms (cont)

an Gullan Ma

Write Disable Cycle



Read Disable Cycle






µPD42101

Timing Waveforms (cont)


Re-Read Cycle





Timing Waveforms (cont)


910-Bit Delay Line Cycle






Timing Waveforms (cont)

n-Bit Delay Line Cycle



Timing Waveforms (cont)








Timing Waveforms (cont)

n-Bit Delay Line Timing Cycle (2)






Applications

1H (910-bit) Delay Line

Any one of the following methods may be used to configure a 1H (910-bit) delay line, or to vary the number of delay bits from a minimum of 5 (when operating at $4f_{SC}$) to a maximum of 910 (figure 5).

- (1) Execute a reset cycle proportionate to the desired delay length.
- (2) Adjust the input timing of RSTW and RSTR to the desired delay length (see waveform for n-bit Delay Line Timing 1).
- (3) Adjust the address by disabling WE or RE for a period proportionate to the desired delay length.

Figure 5. Connection of a 1H (910-bit) Delay Line






Applications (cont)

Noninterlaced Scan Conversion

It is also possible to use either one or two μ PD42101s for noninterlaced scan conversion. If one device is used, the same data is read twice at 28.6 MHz (8f_{SC}) to prepare it for writing at 14.3 MHz (4f_{SC}). If two devices are used as shown in figure 6, data input at 14.3 MHz is read alternately at 28.6 MHz with $\overline{\text{RE}}$. Actual line signals and complement line signals are entered as input data. Complement signals can also be obtained using the μ PD42101 if resetting is performed for each line. A single signal type is assumed in this case. In actual applications, noninterlaced scan conversion with brightness (Y) and color difference (C) and RGB signals will require as many as two or three times the number of μ PD42101 devices shown in this example.









Timing Waveforms (cont)

Application Timing for Noninterlaced Scan Conversion








Timing Waveforms (cont)

Basic Timing for Noninterlaced Scan Conversion





Description

The μ PD42102 is a 1,135-word by 8-bit line buffer fabricated with a CMOS silicon-gate process. The device helps to create a PAL flicker-free television picture (noninterlaced scan conversion) by providing intermediate storage and very high-speed read and write operation.

The μ PD42102 can also be used as a digital delay line. The delay length is variable from 2 bits (at maximum clock speed) to 1,135 bits.

Features

- □ 1,135-word x 8-bit organization
- □ Line buffer for PAL, 4f_{SC} digital television systems
- Asynchronous, simultaneous read/write operation
- IH (1,135-bit) delay line capability
- TTL-compatible inputs and outputs
- Three-state outputs
- □ Single +5-volt power supply
- 24-pin plastic DIP and miniflat packaging

Ordering Information

Part Number	Read Cycle Time (min)	Write Cycle Time (min)	Package
μPD42102C-5	25 ns	25 ns	24-pin plastic DIP
C-3	34 ns	34 ns	
C-2	34 ns	69 ns	•
C-1	69 ns	69 ns	-
μPD42102G-5	25 ns	25 ns	24-pin plastic miniflat
G-3	34 ns	34 ns	•
G-2	34 ns	69 ns	•
G-1	69 ns	69 ns	•

Pin Configuration

24-Pin Plastic DIP or Miniflat

DOUT10 1 24 DIN0 DOUT1 2 23 DIN1 DOUT2 3 22 DIN2 DOUT2 3 22 DIN2 DOUT3 4 21 DIN3 RE 5 20 WE RSTR 6 31 19 RSTW GND 7 6 18 VCC RCK 8 17 WCK DOUT4 9 16 DIN4 DOUT5 10 15 DIN5 DOUT5 11 14 DIN6 DOUT5 11 14 DIN6 DOUT5 12 13 DIN7	
	831H-7123A

Pin Identification

Symbol	Function
D _{INO} - D _{IN7}	Write data inputs
D _{OUT0} - D _{OUT7}	Read data outputs
RSTW	Write address reset input
RSTR	Read address reset input
WE	Write enable input
RE	Read enable input
WCK	Write clock input
RCK	Read clock input
GND	Ground
Vcc	+5-volt power supply

PIN FUNCTIONS

DINO - DIN7 (Data Inputs)

In a digital television application, the digital composite signal, luminance, chrominance, etc. information is written into these inputs.

DOUTO - DOUT7 (Data Outputs)

The tri-state outputs are used to access the stored information. In a simple digital delay line application, a delay of one-half write clock cycle plus a maximum of 300 ns is required to move data from the data inputs to the data outputs.

RSTW (Write Address Reset Input)

Bringing this signal low when \overline{WE} is also low resets the internal write address to 0. If \overline{WE} is at a high level when the \overline{RSTW} input is brought low, the internal write address is set to 1,134. The state of this input is strobed by the rising edge of WCK.

RSTR (Read Address Reset Input)

This signal is strobed by the rising edge of RCK and resets the internal read address to 0 if \overline{RE} is also low. If \overline{RE} is at a high level when the \overline{RSTR} input is brought low, the internal read address is set to 1,134.

WE (Write Enable Input)

This input controls write operation. If \overline{WE} is low, all write cycles proceed. If \overline{WE} is at a high level, no data is written to storage cells and the write address stops increasing. The state of \overline{WE} is strobed by the rising edge of WCK.

RE (Read Enable Input)

This signal is similar to \overline{WE} but controls read operation. If \overline{RE} is at a high level, the data outpus become high impedance and the internal read address stops increasing. The state of \overline{RE} is strobed by the rising edge of RCK.

WCK (Write Clock Input)

All write cycles are executed synchronously with WCK. The states of both $\overrightarrow{\text{RSTW}}$ and $\overrightarrow{\text{WE}}$ are strobed by the rising edge of WCK at the beginning of a cycle, and the data inputs are strobed by the rising edge of WCK at the end of a cycle. The internal write address increases with

each WCK cycle unless \overline{WE} is at a high level to hold the write address constant. Unless inhibited by \overline{WE} , the internal write address will automatically wrap around from 1,134 to 0 and begin increasing again.

RCK (Read Clock Input)

All read cycles are executed synchronously with RCK. The states of both RSTR and RE are strobed by the rising edge of RCK at the beginning of a cycle. This same edge of RCK starts internal read operation, and access time is referenced to this edge. The internal read address increases with each RCK cycle unless \overline{RE} is at a high level to hold the read address constant. Unless inhibited by \overline{RE} , the internal read address will automatically wrap around from 1,134 to 0 and begin increasing again.

Absolute Maximum Ratings

Supply voltage, V _{CC}	- 1.5 to +7.0 V
Voltages on any input pin, V	– 1.5 to + 7.0 V
Voltage on any output pin, V _O	-1.5 to +7.0 V
Short-circuit output current, IOS	20 mA
Operating temperature, T _{OPR}	– 20 to +70°C
Storage temperature, TSTG	- 55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage, high	VIH	2.4		5.5	v
Input voltage, low	VIL	- 1.5		0.8	V
Operating temperature	TA	-20		70	°C


Capacitance

 $T_A = 25^{\circ}C; V_{CC} = +5.0 V \pm 10\%; f = 1 MHz$

Parameter	Symbol	Min	Max	Unit	Pins Under Test
Input capacitance	CI		5	рF	WE, RE, WCK, RCK, RSTW, RSTR, D _{IN0} - D _{IN7}
Output capacitance	Co		7	рF	D _{OUT0} - D _{OUT7}

µPD42102

Block Diagram



DC Characteristics

TA	22	-20	to	+70°C;	Vcc	=	+5.0	۷±	10%
----	----	-----	----	--------	-----	---	------	----	-----

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	4	-10		10	μA	$V_{IN} = 0 V$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	lo	-10		10	μA	D_{OUT} disabled; $V_O = 0$ to 5.5 V
Output voltage, high	VOH	2.4			v	$I_{OH} = -1 \text{ mA}$
Output voltage, low	VOL			0.4	v	I _{OL} = 2.0 mA

AC Characteristics

T₄ =	-20 to	+70°C;	Vcc	=	+5.0 V	± 10%
------	--------	--------	-----	---	--------	-------

		μPD4	2102-5	μPD4	2102-3	μPD4	2102-2	μPD4	2102-1		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Write/read cycle operating current	lcc		80		80		70		40	mA	$t_{WCK} = t_{WCK}$ (min); $t_{RCK} = t_{RCK}$ (min)
Write clock cycle time	twck	25	880	28	880	56	880	56	880	ns	2
WCK pulse width	twcw	10		12		20		20		ns	
WCK precharge time	1WCP	10		12		20		20		ns	
Read clock cycle time	^t RCK	25	880	28	880	28	880	56	880	ns	· · ·
RCK pulse width	^t RCW	10		12		12		20		ns	
RCK precharge time	t _{RCP}	10		12		12		20		ns	
Access time	tAC		18		21		21		40	ns	
Output hold time	tон	5		5		5		5		ns	



AC Characteristics (cont)

		μPD4	2102-5	μPD4	2102-3	μPD4	2102-2	μPD4	2102-1		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Access time after a reset cycle	t _{ACR}		18		21		21		40	ns	
Output hold time after a reset cycle	tOHR	5		. 5		5		5		ns	
Output active time	ίLΖ	5	18	5	21	5	21	5	40	ns	(Note 4)
Output disable time	t _{HZ}	5	18	5	21	5	21	5	40	ns	(Note 4)
Data-in setup time	t _{DS}	7		12		15		15		ns	
Data-in hold time	t _{DH}	3		5		5		5		ns	
Reset active setup time	t _{RS}	7		12		12		20	_	ns	(Note 7)
Reset active hold time	t _{RH}	3		5		5		5		ns	(Note 7)
Reset inactive hold time	t _{RN1}	3	-	5		5		5		ns	(Note 8)
Reset inactive setup time	t _{RN2}	7		12		12		20		ns	(Note 8)
Write enable setup time	twes	7	. 1	12		20		20		ns	(Note 9)
Write enable hold time	^t WEH	3		5		5		5		ns	(Note 9)
Write enable high delay from WCK	twen1	3		5		5		5		ns	(Note 10)
Write enable low delay to WCK	twen2	7		12		20		20		ns	(Note 10)
Read enable setup time	tRES	7		12		12		20	_	ns	(Note 9)
Read enable hold time	t _{REH}	3		5		5		5		ns	(Note 9)
Read enable high delay from RCK	t _{REN1}	3		5		5		5		ns	(Note 10)
Read enable low delay to RCK	tREN2	7		12		12		20		ns	(Note 10)
Write disable pulse width	twew	0		0		0		0		ns	(Note 5)
Read disable pulse width	tREW	0		0		0		0		ns	(Note 5)
Write reset time	tRSTW	0		0		0		0		ns	(Note 5)
Read reset time	TRSTR	0		0		0		0		ns	(Note 5)
Transition time	tT	3	35	3	35	3	35	3	35	ns	

Notes:

- (1) All voltages are referenced to ground.
- (2) Input pulse rise and fall times assume $t_T = 5$ ns. Input pulse levels = GND to 3 V. Transition times are measured between 3 V and 0 V. For the -5 version only, $t_T = 3$ ns; input pulse levels = 0.4 to 2.4

V; transition times are measured between 0.4 and 2.4 V. See figures 1 and 2.

- (3) Input timing reference levels = 1.5 V. Output timing reference levels are 0.8 and 2.0 V. See figure 3.
- (4) This delay is measured at 200 mV from the steady-state voltage with the load specified in figure 5. Under any conditions, $t_{LZ} \ge t_{HZ}$.
- (5) t_{WEW} (max) and t_{REW} (max) must be satisfied by the following equations in 1-line cycle operation:
 t_{WEW} + t_{RSTW} +1,135 (t_{WCK}) ≤ 1 ms t_{REW} + t_{RSTR} + 1,135 (t_{RCK}) ≤ 1 ms

- (6) This parameter applies when $t_{RCK} \ge t_{ACR}$ (max).
- (7) If either t_{RS} or t_{RH} is less than the specified value, reset operations are not guaranteed.
- (8) If either t_{RN1} or t_{RN2} is less than the specified value, internal reset operations may extend to cycles immediately preceding or following the period of desired reset operations.
- (9) If either t_{WES} or t_{WEH} (t_{RES} or t_{REH}) is less than the specified value, write (read) disable operations are not guaranteed.
- (10) If either t_{WEN1} or t_{WEN2} (t_{REN1} or t_{REN2}) is less than the specified value, internal write (read) disable operations may extend to cycles immediately preceding or following the period of desired disable operations.
- (11) Data is guaranteed to remain valid for a minimum of 1 ms after it is written. After this time, the data stored may be invalid, since this device uses a dynamic storage element.

µPD42102

Figure 1. Input Timing




Figure 2. Input Timing for µPD42102-5



Figure 3. Output Timing




Figure 4. Output Load for t_{AC}, t_{ACR}, t_{OH} and t_{OHR}






Figure 5. Output Load for t_{LZ} and t_{HZ}








Read Cycle




Write Cycle






Timing Waveforms (cont)

Read Reset Cycle



Write Reset Cycle




18b




Timing Waveforms (cont)

Write Disable Cycle




Read Disable Cycle





Timing Waveforms (cont)

Re-Read Cycle



9



and the second second second second



µPD42270 NTSC Field Buffer

June 1990

Description

The μ PD42270 is a field buffer designed for NTSC TV applications and for other applications where serial data is needed. Equipped with four planes of 263-line by 910-bit storage, the μ PD42270 can execute serial write and read cycles on any of the 263 lines. Within a line, four planes of 910 bits each may be written or read at the NTSC sampling rate of 4f_{SC}.

Each of the four planes in the μ PD42270 is equipped with two ports, one each for the write and read data registers. Each of the registers is split into two 455-bit segments but functions as if it were organized as one scan line of 910 bits. Independent control of write and read operation makes it possible for the device to operate synchronously or asynchronously at a clock frequency of 14.3 MHz or higher.

The synchronous option simplifies interframe luminance (Y) and chrominance (C) separation and interfield noise reduction and makes it easy to obtain a one-field delay line for digital TV and VCR applications requiring NTSC $4f_{SC}$ sampling. To obtain a very long delay, field length can be configured from 260 to 263 lines and line length of the last line from 896 to 910 bits.

The asynchronous option is useful in applications such as frame synchronization and time base correction, where line jump, line hold, line reset and pointer clear functions are required to support special effects in TV field processing.

Regular refreshing of the device's dynamic storage cells is performed automatically by an internal circuit. All inputs and outputs, including clocks, are TTLcompatible. The μ PD42270 is packaged in a 400-mil, 28-pin plastic DIP and is guaranteed for operation at -20 to +70°C.

Ordering Information

Part Number	Access Time (max)	Cycle Time (min)	Package
µPD42270C-60	40 ns	60 ns	28-pin plastic DIP

Pin Configuration

28-Pin Plastic DIP

W RCK WCK		\sim	28 27 26		
	4		20 25 24		
LSO	C 6	270	23		
LS ₁ GND	□ 8	μPD42270	22 21		
	L 10		20 19		
DOUT ₀ DOUT ₁	[12		18 17	DIN ₀	
DOUT ₂ DOUT ₃			16 15		
				1 7	831H-7086A

Features

Three functional blocks

- Four 263-line x 910-bit storage planes
- -Four 910-bit write registers, one for each plane
- Four 910-bit read registers, one for each plane
- Two data ports: serial write and serial read
- Asynchronous operation
 - Dual-port accessibility
 - Carry-out feature to indicate position of scan line
 - Line jump, line hold, line reset, and pointer clear functions
- □ Synchronous operation
 - Variable field length: from 260 to 263 lines
 - Variable last line length: from 896 to 910 bits
- Automatic refreshing
- CMOS technology
- Fully TTL-compatible inputs, outputs, and clocks
- Three-state outputs
- Single + 5-volt power supply
- On-chip substrate bias generator
- Standard 400-mil, 28-pin plastic DIP packaging



Pin Identification

Symbol	Function		
D _{INO} - D _{IN3}	Write data inputs		
D _{OUT0} - D _{OUT3}	Read data outputs		
W	Write enable		
ŌĒ	Output enable		
WCK	Write clock input		
RCK	Read clock input		
WCLR	Write pointer clear		
RCLR	Read pointer clear		
WLRST	Write line reset		
RLRST	Read line reset		
WLJ	Write line jump		
RLJ	Read line jump		
WLH	Write line hold		
RLH	Read line hold		
wco	Write data register carry output		
RCO	Read data register carry output		
LS ₀ - LS ₁	Line select inputs		
BS ₀ - BS ₃	Bit select inputs		
MODE	Synchronous/asynchronous control		
GND	Ground		
V _{CC}	+5-volt power supply		
TEST	Test pin (connect to GND in system)		

Pin Functions

 D_{IN0} - D_{IN3} . These pins function as write data inputs, e.g., for $4f_{SC}$ composite color or brightness signals.

 D_{OUT0} - $D_{OUT3}.$ These pins are three-state read data outputs.

 \overline{W} . A low level on \overline{W} enables write operation. \overline{W} must be kept low throughout the entire scan line to ensure that data is stored serially; if \overline{W} goes high any time during the WCK clock sequencing for a line, write operation will be disabled for the half of the line (455 bits) being written. The write address pointer increments in synchronization with WCK, regardless of \overline{W} .

 $\overline{\text{OE}}$. This signal controls read data output. When $\overline{\text{OE}}$ is low, read data is output on D_{OUT0} - D_{OUT3} . When $\overline{\text{OE}}$ is high, D_{OUT0} - D_{OUT3} are in a state of high impedance. The read address pointer is incremented by RCK, regardless of the signal level of $\overline{\text{OE}}$.

WCK The rising edge of WCK latches write data from D_{IN0} - D_{IN3} . Each time this signal is activated, the write bit pointer increments sequentially and 4 bits of data

are sampled and loaded into the write register. Although the register functions as one scan line of 910 bits, data is moved into and out of it in blocks of 455 x 4 bits. While 455 serial write cycles are being executed in one-half of the register, the 455 addresses previously written to the other half are simultaneously transferred to storage. Writing continues in this manner, alternating between the two halves of the register. Automatic refreshing and data transfer timing decisions are made by the internal arbitration circuit after each block of 455 addresses has been written.

RCK. The rising edge of RCK initiates read operation. Each time this signal is activated, the bit pointer increments by 1 and serial read cycles are executed in the read register. Although the register functions as one scan line of 910 bits, data is moved into and out of it in blocks of 455×4 bits. While 455 serial read cycles are being executed in one-half of the register, the 455addresses previously read out of the other half are replaced by data from the storage array. Reading continues in this manner, alternating between the two halves of the register. Automatic refreshing and data transfer timing decisions are made by the arbitration circuit after each block of 455 addresses has been read. In synchronous operation, WCK controls read cycles and RCK is not used.

WCLR. When WLRST is high, WCLR can be brought low to clear the write pointers to address 0 of the data register and scan line 0 of the storage array. At least one rising edge of WCK must occur while WCLR is held low for a minimum of $3 \mu s$ to ensure clearing of both pointers. The clear function ends when WCLR goes high. If WLRST is still high, the next rising edge of WCK writes the data on D_{IN0} - D_{IN3} into address 0 of the write register.

RCLR. When RLRST is high, RCLR can be brought low to clear the read pointers to address 0 of the data register and scan line 0 of the storage array (asynchronous operation only). At least one rising edge of RCK must occur while RCLR is held low for a minimum of $3\,\mu$ s to ensure clearing of both pointers. The clear function ends when RCLR goes high. If RLRST is still high, the data from address 0 is read out on D_{OUT0} - D_{OUT3} and the next rising edge of RCK initiates data access from address 1.

WLRST. This pin is used in synchronous or asynchronous operation to reset the bit pointer to address 0 of the line following the one to which the signal is applied. In standard write operation, the scan line pointer increments by 1 whenever the bit pointer reaches the last address of a line. If WCLR is high, WLRST can be brought low for a minimum of 3μ s to force an end-of-

line condition, whereby write cycles begin executing from address 0 of the next sequential scan line. When used in conjunction with WLH, WLRST resets the current scan line; when combined with WLJ, WLRST begins writing from address 0 of the line to which the scan line pointer is jumped.

RLRST. This pin is valid in asynchronous operation and can be used to reset the bit pointer to address 0 of the read line following the one to which the signal is applied. In standard read operation, the scan line pointer increments by 1 whenever the bit pointer reaches the last address of a line. If RCLR is high, RLRST can be brought low for a minimum of 3μ s to force an end-of-line condition, whereby read cycles begin executing from address 0 of the next sequential scan line. When used in conjunction with RLH, RLRST resets the current scan line; when combined with RLJ, RLRST begins reading from address 0 of the line to which the scan line pointer is jumped.

WLJ. Each positive pulse of this signal increments the write scan line pointer by one line (asynchronous operation only). WLJ is sampled at the rising edge of WCK. If WLJ is high, a single jump is executed. If WLJ remains high, no further jumps occur. To jump again, WLJ must go low for at least one rising edge of WCK before going high again. It takes a minimum of two WCK cycles to complete a line jump. The first cycle senses the high level of WLJ and increments the scan line pointer. An additional WCK cycle with WLJ low is required to complete the function. If more than one line jump is needed, then the sequence must be repeated. A line jump occurs either when the current line has been completely filled or after WLRST has reset the write address. The new scan line can be calculated by n+11+1x (where "n" is the current line and "x" equals the number of positive WLJ pulses). Changes in the level of WLJ must be made when the bit pointer is between locations 229 and 909 of the current line and when WCLR and WLRST are high and WLH is low.

RLJ. Each positive pulse of this signal increments the read scan line pointer by one line (asynchronous operation only). RLJ is sampled at the rising edge of RCK. If RLJ remains high, a single line jump is executed. To jump again, RLJ must go low for at least one rising edge of RCK before going high again. It takes a minimum of two RCK cycles to complete a line jump. The first cycle senses the high level of RLJ and increments the scan line pointer. An additional RCK cycle with RLJ low is required to complete the function. If more than one line jump is needed, then this sequence must be repeated.

A line jump occurs either when the current line has been completely read or after RLRST has reset the read

address. The new scan line can be calculated by n+1+x (where "n" is the current line and "x" equals the number of positive RLJ pulses).

Changes in the level of RLJ must be made when the bit pointer is between locations 682 and 909 of the previous line, or between 0 and 452 of the current line, and when RCLR and RLRST are high and RLH is low.

WLH. Once this input is applied, the write scan line pointer will hold its position even if successive write clocks are applied. The level of WLH is sampled at the rising edge of WCK and must be applied between locations 229 and 909 of the line to be held. The held line is released after 910 addresses have been rewritten or after WLRST resets the write line address. WLH is multiplexed with BS₂ and is valid in asynchronous operation only. WLH (high) must be input only when WCLR and WLRST are high and WLJ is low.

RLH. Once this input is applied, the read scan line pointer will hold its position even if successive read clocks are applied. The level of RLH is sampled at the rising edge of RCK and must be clocked between locations 682 and 909 of the line preceding the line to hold, or between locations 0 and 452 of the line to hold. The held line is released after 910 addresses have been read or after RLRST resets the read line address. RLH (high) must be input only when RCLR and RLRST are high and RLJ is low. RLH is multiplexed with BS₃ and is valid in asynchronous operation only.

WCO. When the bit pointer reaches address 909 of the write data register, this signal goes high for one WCK cycle. WCO is multiplexed with BS_0 and is valid in asynchronous operation only.

RCO. When the bit pointer reaches address 909 of the read data register, this signal goes high for one RCK cycle. RCO is multiplexed with BS_1 and is valid in asynchronous operation only.

 $BS_0 - BS_3$. These pins control the number of bits in the last line of the field. The combined signals of BS_0-BS_3 set the line length from 896 to 910 bits in one-bit steps (table 1). The length of the last line can change for each field, but all four pins should not be set low. BS_0 , BS_1 , BS_2 and BS_3 are multiplexed with WCO, RCO, WLH and RLH, respectively, and are valid in synchronous operation only. In asynchronous operation, the line length is fixed at 910 bits.

 $LS_0 - LS_1$. These pins control the number of lines for one field in either synchronous or asynchronous operation. The combined signals of LS_0 and LS_1 set the number of lines to 260, 261, 262, or 263 (table 2). The number of lines can be changed for each field.



MODE. This pin selects the operating mode. A low signal selects synchronous operation and a high signal selects asynchronous operation. If MODE is changed after power has been applied to the μ PD42270, it is necessary to clear the address pointers by bringing WCLR and RCLR low. MODE can be changed at any time; however, data input in one mode may be unreliable in the other (see table 3 for valid pin functions).

Table 1. Line Length Adjustment

BS3	BS ₂	BS ₁	BS ₀	Number of Bits in the Last Line
L	L	Γ.	L	Prohibited
L	L	L	н	896
L	L	н	. L	897
L	L	н	н	898
L	н	L	L	899
L	н	L	н	900
L	н	н	L	901
L	н	н	н	902
Н	L	L	L	903
н	L	L	н	904
Н	L	н	L	905
H	L	н	н	906
H .	н	L	L	907
Н	н	L	Н	908
Н	н	н	L	909
н	н	н	н	910

Notes:

 LS₀ - LS₁ and BS₀ - BS₃ must be held at a stable high or low level to maintain the number of bits per scan line and the number of scan lines per field while the line pointer indicates the position between lines 258 and 262.

Table 2. Line Number Adjustment

LS ₁	LS ₀	Number of Lines
L	L	260
L	Н	261
н	L	262
Н	н	263

Notes:

Table 3.

(1) LS₀ - LS₁ and BS₀ - BS₃ must be held at a stable high or low level to maintain the number of bits per scan line and the number of scan lines per field while the line pointer indicates a position between lines 258 and 262.

Synchronous Mode Asynchronous Mode Pin Name (Note 1) (Note 2) MODE 0 1

Valid Pin Functions According to Mode

FIII Namo	(1010-1)	(1010 2)		
MODE	0	1		
BS0/WCO	BS ₀	wco		
BS ₁ /RCO	BS ₁	RCO		
BS ₂ /WLH	BS ₂	WLH		
BS ₃ /RLH	BS3	RLH		
RCLR	Invalid	Valid		
RCK	Invalid	Valid		
RLRST	Invalid	Valid		
WCLR	Valid	Valid		
WCK	Valid	Valid		
WLRST	Valid	Valid		
WLJ	Invalid	Valid		
RLJ	Invalid	Valid		

Notes:

 Write and read cycles are controlled by WCLR, WCK, and WLRST in synchronous operation.

(2) In asynchronous operation, write and read cycles are controlled independently.

Capacitance

 $T_A = 25^{\circ}C$; $V_{CC} = +5.0 V \pm 10\%$; GND = 0 V; f = 1 MHz

Parameter	Symbol	Min	Тур	Max	Unit	Pins Under Test
Input capacitance	CI			5 * ₅₀	pF	D _{IN0} - D _{IN3} , W, OE, WCK, RCK, WCLR, RCLR, WLRST, RLRST, WLJ, RLJ, LS ₀ - LS ₁ , BS ₂ /WLH, BS ₃ /RLH, MODE
I/O capacitance	CIVO			8	рF	BS ₀ /WCO, BS ₁ /RCO
Output capacitance	Co			7	pF	D _{OUT} - D _{OUT}

DEVICE OPERATION

The μ PD42270 supports two operating modes to accommodate various NTSC TV applications. Depending on the logic level of the MODE pin, the device will execute either synchronous or asynchronous write and read cycles on the addresses specified by the internal address pointers. When selecting the mode after poweron, it is necessary to reset these pointers to starting address 0 using WCLR and RCLR. The level of MODE may be changed at any time.

Synchronous Mode

In synchronous mode, write and read cycles are executed simultaneously by WCLR, WLRST, WCK, W and $\overline{\text{OE}}$ to create a delay line, which means that write and read addresses always coincide. After all lines within a field have been written, they then are read out as the device begins overwriting new data to the same addresses again. Field length may be configured from 260 to 263 lines and last line length from 896 to 910 bits by means of the LS and BS pins, respectively. Synchronous operation is useful in applications where a very long delay line is required and may be selected by setting MODE low.

Asynchronous Mode

In asynchronous mode, $\overline{\text{WCLR}}$, $\overline{\text{WLRST}}$, WCK and $\overline{\text{W}}$ control write cycles, while read cycles are controlled independently by $\overline{\text{RCLR}}$, $\overline{\text{RLRST}}$, RCK and $\overline{\text{OE}}$. Field length may be configured from 260 to 263 lines using $LS_0 - LS_1$. Line length remains fixed at 910 bits and BS_0-BS_3 are disabled to provide for the register carry out, line hold, and line jump functions. Asynchronous operation is useful for frame synchronization or time base correction and may be selected by setting MODE high.

Address Clear. Setting WCLR and RCLR low for a minimum of $3 \mu s$ during successive WCK and RCK cycles initializes the internal pointers to starting address 0 of the first scan line (RCLR is disabled in synchronous mode). Although address clear signals must meet the specifications for setup and hold times as measured from the rising edges of WCK and RCK, they are not dependent on the status of W or OE. An address clear cycle cannot occur in conjunction with WLRST or RLRST line reset cycles.

Write Operation. Write cycles are executed in synchronization with WCK as \overline{W} is held low. Bits are input sequentially into one of the two halves of the data

register before being transferred to the storage array. Since data is transferred into the array in blocks of 455 x 4 bits, no data transfer occurs if \overline{W} goes high to disable write operation before all 455 bits are written. Despite write operation being disabled, the internal bit pointer continues to increment with each successive write clock.

Read Operation. Read cycles are executed in synchronization with RCK (asynchronous operation only) or WCK (synchronous operation only) as \overline{OE} is held low. If \overline{OE} goes high any time during a cycle, the outputs are in a state of high impedance until OE returns low. Since the internal bit pointer increments by 1 in spite of read operation being disabled, it is always important to reset the write and read pointers using WCLR and RCLR prior to beginning or resuming operation at the first address location in the array.

Special Functions

Line Reset. A line reset is similar to an address clear cycle, except that it only affects the bit pointers within a line. While WCLR and RCLR are held high, WLRST or RLRST can be brought low for a minimum of 3 μ s during successive WCK or RCK cycles to reset the bit pointer to address 0 of the scan line. At the completion of the reset cycle, the next sequential scan line will be selected unless line hold (WLH or RLH) or line jump (WLJ or RLJ) are also used. See WLRST and RLRST for more detail.

A combination of line reset and an address clear cycle must be separated by at least one serial clock cycle. The timing relationship of WCLR, WLRST and WCK (or RCLR, RLRST and RCK) is shown in figure 1.

In asynchronous operation, WLRST and RLRST independently reset the write and read bit pointers. During synchronous operation, WLRST resets both pointers.

Line Jump. With the line jump function, it is possible to advance the current write or read line position accord ing to the number of positive WLJ or RLJ pulses applied (see descriptions for the WLJ and RLJ pins). In this cycle, which is valid in asynchronous mode only, the scan line pointer resets to address 0 if the number of positive pulses causes the resulting line number (n+11+1x, where "n" is the current line number and "x" is the number of positive WLJ or RLJ pulses) to exceed the maximum line number (number of lines minus 1) specified by the LS₀ and LS₁ pins (table 2).



Line Hold. The line hold feature is available in asynchronous mode only and can be used to prevent the internal scan line pointers from incrementing to the next sequential address. The read and write line pointers

may be held independently; however, restrictions pertaining to when this function can be initiated, detailed in the descriptions for the WLH and RLH pins, should be carefully followed.

Block Diagram





Figure 1. Separation of Clear and Reset Signals

EC



Absolute Maximum Ratings

Supply voltage on any pin except V_{CC} relative to GND, V_{R1}	–1.5 to +7.0 V
Supply voltage on V_{CC} relative to GND, V_{R2}	-1.5 to +7.0 V
Operating temperature, T _{OPR}	-20 to +70°C
Storage temperature, T _{STG}	55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.5 W
End to All of All of All of the Data	

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, high	VIH	2.4		Vcc	٧
Input voltage, low	VIL	-1.5		0.8	٧
Ambient temperature	TA	-20		70	°C

DC Characteristics

 $T_A = -20 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ί _{IL}	-10		10	μA	$V_{IN} = 0 V$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	lol	-10		10	μA	D _{OUT} disabled; V _{OUT} = 0 V to V _{CC}
Output voltage, high	V _{OH}	2.4			V	$I_{OH} = -1 \text{ mA}$
Output voltage, low	VOL			0.4	v	I _{OL} = 2 mA
Standby current	ICC1		6	20	mA	WCK, RCK = V _{IL}
Operating current	ICC2		40	80	mA	$t_{WCK} = t_{WCK}$ (min); $t_{RCK} = t_{RCK}$ (min)

AC Characteristics

 $T_A = -20 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Test Conditions
Access time from RCK	t _{AC}		40	ns	
Write clock cycle time	twck	60		ns	(Note 5)
Write clock active pulse width	twcw	20		ns	
Write clock precharge time	twcp	20		ns	
Read clock cycle time	t _{RCK}	60		ns	(Note 5)
Read clock active pulse width	t _{RCW}	20		ns	
Read clock precharge time	t _{RCP}	20		ns	
Output hold time	toH	5		ns	
Output low impedance delay	t _{LZ}	5	40	ns	(Note 6)
Data output buffer high impedance delay	t _{HZ}	5	40	ns	(Note 7)
Input data setup time	t _{DS}	15		ns	

18c



AC Characteristics (cont)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input data hold time	t _{DH}	3		ns	
WCLR (RCLR) setup time before the rising edge of WCK (RCK)	tcs	20		ns	(Note 8)
WCLR (RCLR) hold time after the rising edge of WCK (RCK)	tcH	3		ns	(Note 8)
WCLR (RCLR) invalid hold time after the rising edge of WCK (RCK)	t _{CN1}	5		ns	(Note 8)
WCLR (RCLR) invalid setup time before the rising edge of WCK (RCK)	t _{CN2}	20		ns	(Note 8)
WCLR (RCLR) low level valid time	t _{CLR}	3		μs	
WLRST (RLRST) setup time before the rising edge of WCK (RCK)	tLRS	20		ns	(Note 8)
WLRST (RLRST) hold time after the rising edge of WCK (RCK)	tLRH	3		ns	(Note 8)
WLRST (RLRST) invalid hold time after the rising edge of WCK (RCK)	tLRN	5		ns	(Note 8)
WLRST (RLRST) invalid setup time before the rising edge of WCK (RCK)	tLRN	20		ns	(Note 8)
WLRST (RLRST) low level valid time	tLRST	3		μs	
W setup time before the rising edge of WCK	tws	20		ns	(Note 9)
W hold time after the rising edge of WCK	twn	3		ns	(Note 9)
W valid hold time after subline (1/2) switch	twn1	5		ns	(Note 9)
W valid setup time before subline (1/2) switch	t _{WN2}	20		ns	(Note 9)
WLH (RLH) setup time before the rising edge of WCK (RCK)	tLHS	20		ns	
WLH (RLH) hold time after the rising edge of WCK (RCK)	tLHH	3		ns	
WLH invalid hold time measured from the end of write cycle 227	twnn1	5		ns	
WLH invalid setup time measured before write cycle 0	twhn2	20		ns	
RLH invalid hold time measured from the end of read cycle 681	t _{RHN1}	5	******	ns	
RLH invalid setup time measured before read cycle 453	t _{RHN2}	20		ns	
WLJ (RLJ) setup time before the rising edge of WCK (RCK)	t _{LJS}	20		ns	· · · · · · · · · · ·
WLJ (RLJ) hold time after the rising edge of WCK (RCK)	tLJH	3		ns	· · · · · · · · · · · · · · · · · · ·
WLJ hold time measured from the end of write cycle 227	twJN1	5		ns	
WLJ setup time measured before write cycle 0	twjn2	20		ns	
RLJ hold time measured from the end of read cycle 681	t _{RJN1}	5		ns	ter a second de la companya de la co
RLJ setup time measured before read cycle 453	t _{RJN2}	20		ns	
OE setup time before the rising edge of RCK (WCK)	tOES	20		ns	(Note 9)
OE hold time after the rising edge of RCK (WCK)	tOEH	3		ns	(Note 9)
OE valid hold time after the rising edge of RCK (WCK)	tOEN1	5		ns	(Note 9)
OE valid setup time before the rising edge of RCK (WCK)	tOEN2	20		ns	(Note 9)
LS, BS setup time before WCK (RCK), line 258	t _{FSS}	0		ns	
LS, BS hold time after WCK (RCK), line 0	t _{FSH}	3		μs	
Write carry output high level delay	twol H	· · · ·	40	ns	· · · · ·

18c

AC Characteristics (cont)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Write carry output low level delay	twchl	-	40	ns	
Read carry output high level delay	t _{RCLH}		40	ns	
Read carry output low level delay	trchl		40	ns	
Transition time	t _T	3	35	ns	(Note 4)

Notes:

- (1) All voltages are referenced to GND
- (2) Ac measurements assume $t_T = 5$ ns.
- (3) Input timing reference levels = 1.5 V; input levels are measured between GND and 3.0 V; output levels are measured between 0.8 and 2.0 V. See figures 2 and 3.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL}
- (5) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A = -20 to 70°C) is assured.
- (6) This delay is measured at -200 mV from the steady-state voltage with the load specified in figure 5.
- (7) This delay is measured at the maximum steady-state output high voltage -200 mV or the minimum steady-state output low voltage +200 mV with the load specified in figure 5.

- (8) For proper execution of the pointer clear and line reset functions, specifications for t_{CS}, t_{CH}, t_{CN1}, t_{CN2}, t_{LRS}, t_{LRH}, t_{LRN1} and t_{LRN2} must be met; otherwise, these functions may not affect the desired cycles or may affect adjacent cycles erroneously.
- (9) If a W (or OE) pulse does not satisfy the specifications for t_{WS}, t_{WH}, t_{WN1} and t_{WN2} (or t_{OES}, t_{OEH}, t_{OEN1} and t_{OEN2}), the write disable function (output high impedance) being executed may not affect the desired cycles or may affect adjacent cycles erroneously.
- (10) For the µPD42270 to read new data, read operation must be delayed from write operation by at least 920 cycles. In those cases where the delay is less than 920 cycles, read data will vary as shown below:

Source of Read Data	Delay Between Write and Read Operation		
Old data	0 to 450 cycles		
Indeterminate (either old or new data)	451 to 919 cycles		
New data	920 or more cycles		

9



Figure 2. Input Timing




Figure 3. Output Timing




Figure 4. Output Loading for t_{AC}, t_{OH}, t_{WCLH}, t_{WCHL}, t_{RCLH}, t_{RCLH}






Figure 5. Output Loading for t_{LZ} and t_{HZ}






Timing Waveforms

Synchronous Write/Read Cycle





Asynchronous Write and Read Cycles






µPD42270


Timing Waveforms (cont)

Synchronous Pointer Clear Cycle






Asynchronous Pointer Clear Cycle





Synchronous Line Reset Cycle




Sec. C. S.




Timing Waveforms (cont)








Write Line Jump Cycle







Read Line Jump Cycle



Write Line Hold Cycle




Read Line Hold Cycle






Synchronous Field Buffer Size Adjustment




Asynchronous Field Buffer Size Adjustment






Write Register Carry Out



Read Register Carry Out



APPLICATION EXAMPLES

Delay Line

The synchronous mode may be used to create a fullfield delay line with a fixed length (figures 6 and 7). Useful video applications include field interpolation, interframe noise reduction, and separation of luminance (Y) and chrominance (C) signals. In these applications, field buffer size is determined by the logic levels applied to pins $LS_0 - LS_1$ and $BS_0 - BS_3$. The former allows variation of the number of lines from 260 to 263, while the latter controls the actual line length at 896 to 910 bits for the last line. The actual delay between data being written into D_{IN} and read on D_{OUT} is controlled by the WCK clock period and the con figured size of the buffer.


Frame Synchronization or Time Base Correction


The µPD42270 has the capability of executing asyn chronous write and read cycles by independently clocking WCK and RCK, respectively. The feature is useful in applications requiring frame synchronization, time base correction or buffering, where WCK, RCK, WCLR and RCLR may all have variable time periods. In addition, the write carry out (WCO) and read carry out (RCO) options give a positive indication when the bit pointer reaches the end of the line.

Vertical or Horizontal Image Compression and Expansion

Vertical compression and expansion of the video image may be accomplished by means of the line jump or line hold functions. Compression occurs when WLJ or RLJ are used to jump over lines that are not to be displayed. Expansion occurs when the WLH or RLH line hold signals are used to display a line multiple times.

Horizontal compression and expansion can be achieved by modifying the cycle time of the WCK and RCK clocks, and by using the WLRST and RLRST line reset signals.











Figure 9. Asynchronous Read/Write Timing for Frame Synchronization or Time Base Correction



18c

µPD42270



a second a second s I second secon



Description

The μ PD4227x (42271 and 42272) is a picture-in-picture generator designed for use in NTSC and PAL broadcasting systems. Picture-in-picture describes the device's ability to combine multiple video signals into a single signal for display on a television monitor, for input to a VCR, or for use in any manner that a single video signal is used. The format may be selected so that one primary picture is displayed over the entire picture area. The other subpicture(s) can then be superimposed onto the primary one to allow multiple picture sources to be viewed simultaneously.

The picture-in-picture generator is available in two versions. The μ PD42272 is the full-featured version that can display a border in one of four colors around the subpicture. The μ PD42271 has exactly the same features except that it is not able to display a border around the subpicture.

The μ PD4227x has an onboard controller, field storage, buffer storage, two line buffers, and two oscillators. The controller sets the timing, performs vertical filtering, and stores and retrieves subpicture signal(s) for insertion into the primary picture signal. A line of the subpicture signal is placed in buffer storage before being written into field storage, which contains that portion of the signal to be displayed. The line buffers store a weighted average of three lines of the subpicture signal to provide vertical filtering, while the onboard oscillators facilitate interfacing to the μ PD4227x.


The level of integration provided by the μ PD4227x means that picture-in-picture can be achieved more quickly and easily than with standard video buffers and control circuitry.

Ordering Information

Part Number	Subpicture Frame Border	Package
μPD42271AGF-3BE No		64-pin plastic quad flatpack
µPD42272AGF-3BE	Yes	-

Pin Configuration

64-Pin Plastic QFP



Features

- NTSC and PAL compatibility
- Built-in vertical filter
- Selectable subpicture display size
- □ 134,676-bit field buffer and two line buffers
- Built-in input and output oscillators
- Four selectable screen positions
- Four-color selection of subpicture frame border $(\mu PD42272 \text{ only})$
- Selectable freeze-frame display
- Automatic self-refreshing
- □ 6-bit resolution of Y, R-Y and B-Y signals
- □ Low power consumption of 75 mA max
- CMOS silicon-gate fabrication process
- □ Three-state outputs; TTL-compatible I/O
- □ Single + 5-volt power supply



Absolute Maximum Ratings

$T_A = 25^{\circ}C$	
Pin voltage, V _T	-0.1 to V _{DD} + 0.5 V
Supply voltage, V _{DD}	-0.1 to +7.0 V
Output current, IO	50 mA
Operating temperature, T _{OPT}	–20 to +70°C
Storage temperature, T _{STG}	–55 to +125°C

Table 1. Description of Features

Feature	Description
Field memory capacity	7,568 words by 8 bits (86 x 88)
Quantization	6 bits
Frame colors	White, yellow, light blue, green (µPD42272 only)
Screen positions	Top left, bottom left, top right, bottom right
Field-to-field line offset sampling processing	Adjusts the starting location of the first line of a field to increase vertica resolution
Line array correction	Adjusts lines between even and odd fields
Display ON/OFF switching	Allows insertion or removal of subpicture
Still picture display	Freezes the subpicture display

Table 2. Subpicture Display Area

Video Standard	Full Screen Display (1/9)	80% Screen Display (1/12)
NTSC	49.3 µs x 74 lines	41.3 µs x 62 lines
PAL	49.3 µs x 87 lines	41.3 μs x 73 lines

Table 3. Sampling Rate

Signal	Input	Output
Y	3 MHz	9 MHz
R-Y	0.75 MHz	2.25 MHz
B-Y	0.75 MHz	2.25 MHz

Table 4. Sampling Sequence

-(Y) - (R-Y) - (Y) - (-) - (Y) - (B-Y) - (Y) - (-) -

Table 5. Average Vertical Filtering


Coefficient
1/4
1/2
1/4

Notes:

(1) n = line to be sampled.



Block Diagram



18d



Pin Identification

Symbol	Function
ADCK	Analog/digital clock output
BDACK	Digital/analog clock for B-Y component signal output
BLANK	Main picture blanking output
BSW	Dl ₀ - Dl ₅ output enable for B-Y component signals
Di ₀ - Di ₅	Multiplexed B-Y, R-Y, and Y data inputs
DISP	Subpicture on/off input
DOB ₀ - DOB ₅	B-Y data outputs
DOR ₀ - DOY ₅	R-Y data outputs
DOY ₀ - DOY ₅	Y data outputs
FC ₀ and FC ₁	Frame color selection input
FDE	Field distinction data enable input
HPS	Horizontal position input
MFC	Main picture field correction input
MFDIS	Main picture field distinction input
MHS	Main picture horizontal synchronous input
MOSCI	Main picture oscillator input
MOSCO	Main picture oscillator output
MVS	Main picture vertical synchronous input
N/P	NTSC/PAL switching input
RCK	Read clock output
RDACK	Digital/analog clock for R-Y component signal output
RSW	Dl_0 - Dl_5 output enable for R-Y component signals
SFC	Subpicture field correction input
SFDIS	Subpicture field distinction input
SHS	Subpicture horizontal synchronous input
SIZE	Size selection input
SOSCI	Subpicture oscillator clock input
SOSCO	Subpicture oscillator clock output
STILL	Freeze frame input
SVS	Subpicture vertical synchronous input
TEST0 - TEST2	Test terminals
VPS	Vertical position input
YDACK	Digital/analog clock for Y component signal output
YSW	DI ₀ - DI ₅ output enable for Y component signal
V _{DD}	+ 5-volt power supply
GND	Ground

Pin Functions

ADCK. Y, R-Y and B-Y component signals selected with the analog switch are converted from analog to digital data in synchronization with this 6 MHz sampling clock. Digitized component signals are sequentially input to the Dl_0 - Dl_5 pins, also in synchronization with this clock.

BDACK. Digitized B-Y component signals are output from the DOB_0 - DOB_5 pins in synchronization with this 2.25 MHz sampling clock.

BLANK. When high, this output signal blanks the main picture, enabling the subpicture to be displayed.

BSW. A high logic level on BSW (while RSW and YSW are low) enables the Dl_0 - Dl_5 pins to be used for receiving 6-bit B-Y data from the A/D converter.

 $\rm DI_0$ through $\rm DI_5.$ These multiplexed pins are used for 6-bit digitized subvideo input, either B-Y, R-Y or Y, depending on the levels of BSW, RSW and YSW. DI_0 is the least significant bit and DI_5 is the most significant bit.

DISP. This pin controls the BLANK signal. A high logic level enables BLANK, while DISP low inhibits it. The level of DISP has no effect on the $DOB_0 - DOB_5$, $DOR_0 - DOR_5$, and $DOY_0 - DOY_5$ pins.

DOB₀ through DOB₅. These pins are used for 6-bit B-Y color difference output and depend on the status of BDACK. When no B-Y data is being output, the pins are in high impedance.

DOR₀ through DOR₅. These pins are used for 6-bit R-Y color difference output and depend on the status of RDACK. When no R-Y data is being output, the pins are in high impedance.

DOY₀ through DOY₅. These pins are used for 6-bit Y luminance output and depend on the status of YDACK. When no Y data is being output, the pins are in high impedance.

 FC_0 and FC_1 . The combination of signals from these pins is used to specify subvideo frame color, as shown below:

Pin	White	White Light Blue		Green
FC ₀	high	low	high	low
FC1	high	high	low	low

FDE. This pin is used to select external or internal field distinction. FDE high enables external field distinction, while FDE low inhibits the MFDIS and SFDIS pins and causes field distinction to be executed internally.

HPS and VPS. These horizontal and vertical input pins specify positioning of the subpicture. One of the four corners on the main picture can be selected by combining the input levels on HPS and VPS, as shown below.

Pin	Top Left	Bottom Left	Top Right	Bottom Right
HPS	high	high	low	low
VPS	high	low	high	low

MFC. Fields of the main picture are distinguished by the μ PD4227x based on the phase relationship of the MHS and MVS signals. Field distinction may therefore be distorted if the signals are not in proper phase. In these cases, a high logic level on MFC can be used to reverse field distinction. MFC low has no effect on field distinction.

MFDIS. The even and odd fields of the main picture signal are distinguished based on the phase relationship of MHS and MVS. MFDIS can be used to provide an external signal indicating either an odd (high) or even (low) field.

MHS. This pin is used to input a horizontal synchronization signal for the main picture. The internal read clock oscillator is synchronized to the rising edge of MHS and increments the field buffer's read address counter, which is used to determine the horizontal display size and position of the sub picture.

MOSCI. This pin is used as an oscillator input for the main picture read clock. To use the internal oscillator, an external coil and capacitor must be installed. Alternatively, an 18 MHz external clock may be input to MOSCI.

MOSCO. This pin is used as an output for the feedback circuit of the main picture's internal oscillator.

 $\overline{\text{MVS}}$. This pin is used to input a vertical synchronization signal for the main picture. The falling edge of $\overline{\text{MVS}}$ resets the field buffer's internal read address counter, which is used to determine the vertical display size and position of the subpicture.

N/P. A high logic level on this pin selects NTSC compatibility and a low selects PAL.

RCK. This pin is used as an output for the subpicture read clock, which is derived from MOSCI and MOSCO.

RDACK. Digital R-Y component signals are output from the $DOR_0 - DOR_5$ pins in synchronization with this 2.25 MHz sampling clock.

RSW. A high logic level on RSW (while BSW and YSW are low) enables the Dl_0 - Dl_5 pins to be used for receiving 6-bit R-Y data from the A/D converter.

SFC. The μ PD4227x distinguishes subpicture fields based on the phase relationship of the SHS and SVS signals. Field distinction of the subpicture may therefore be distorted if the signals are not in phase. SFC high can be used to reverse field distinction. SFC low has no effect on field distinction.

SFDIS. The even and odd fields of the subpicture signal(s) are distinguished based on the phase relationship of the \overline{SHS} and \overline{SVS} signals. This pin can be used to provide an external signal indicating either an odd (high) or even (low) field.

SHS. This pin is used to input the horizontal synchronization for the subpicture. The rising edge of this clock is used to synchronize the internal write clock oscillator which is then used to increment the write address counters for the line buffers and the field buffer.

SIZE. This input is used to specify size of the subpicture display area. SIZE high sets a full screen display and occupies 1/9 of the main picture. SIZE low displays 80% of the subpicture and occupies 1/12 of the main picture.

SOSCI. This pin is used as an oscillator input for the subpicture write clock. To use the internal oscillator, an external coil and capacitor must be installed. Alternatively, an 6 MHz external clock may be input to SOSCI.

SOSCO. This pin is used as an output for the feedback circuit of the subpicture's internal oscillator.

STILL. A high logic level selects a still picture, while STILL low selects a moving picture.

SVS. This pin is used to input the vertical synchronization signal for the subpicture. The falling edge of this signal resets the internal write address counters for the line buffers and the field buffer.

TEST₀ - TEST₂. These are test pins and must be open.

YDACK. Digital Y component signals are output from the DOY_0 - DOY_5 pins in synchronization with this 9 MHz sampling clock.

YSW. A high logic level on YSW (while BSW and RSW are low) enables the $DI_0 - DI_5$ pins to be used for receiving 6-bit Y data from the A/D converter.




Application

The following block diagram illustrates one application for the μ PD4227x in an NTSC television system.

The video signals for the subpicture are separated into Y, B-Y, and R-Y component signals and horizontal and vertical synchronization signals by the μ PC1402 decoder. The Y, B-Y, and R-Y component signals are input in parallel to the μ PC661 A/D converter, after which they are switched to the sequence Y, R-Y, Y, -, Y, B-Y, Y, using time-division multiplexing and converted to digital signals. In this instance, timing for the Y, R-Y, and B-Y conversion process is regulated by the μ PD4227x. After the μ PD4227x receives the 6-bit digital data output by the μ PC661, it compresses the subpicture data and stores one field. The output signals are sent by the μ PD4227x to the μ PC662, which contains three D/A converters assigned respectively to the Y, R-Y, and B-Y signals. If the analog component signals output by the D/A converters are to be used by the TV, they then are converted to an RGB signal by the μ PC1364 matrix circuit. If they are to be used by the VCR, they are combined with the main picture signal after being converted into composite signals in the encoder circuit.

Application Example



Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage	V _{DD}	4.5	5.0	5.5	٧	
Input voltage, high	VIH	2.4		V _{DD} + 0.5	٧	
Input voltage, low	VIL	-1.0		0.8	٧	
Input oscillation frequency	fosc IN		6		MHz	
Output oscillation frequency	fosc out		18		MHz	······
Horizontal synchronizing pulse width	fhsync		4.8		μs	SHS and MHS pins
Ambient temperature	TA	-20		70	°C	

DC Characteristics

 $T_A = -20 \text{ to } + 70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Supply current	I _{DD}			75	mA	fosc IN = 6 MHz; fosc out = 18 MHz
Input leakage current	ų	-10		10	μA	$V_{IN} = 0 V$ to V_{DD} ; all other pins not under test = 0 V
Output leakage current	lo	-10		10	μA	Outputs disabled; $V_{OUT} = 0 V$ to V_{DD}
Output voltage, high	VOH	2.4			v	$I_{OH} = -1 \text{ mA}$
Output voltage, low	VOL			0.4	v	$I_{OL} = 2 \text{ mA}$

Capacitance T_A = 25°C; f = 1 MHz

Parameter	Symbol	Min	Тур	Max	Unit	Pins Under Test
Input capacitance	Ci			5	pF	All inputs except SOSCI and MOSCI
Output capacitance	Co			7	pF	All outputs except SOSCO and MOSCO
Oscillator input capacitance	CSOSCI		8		pF	SOSCI
	CMOSCI		10		pF	MOSCI
	C _{SOSCO}		8		pF	SOSCO
	C _{MOSCO}		10		pF	MOSCO

AC Characteristics

 $T_A = -20 \text{ to } + 70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
ADCK pulse width, low	tADL	70			ns	
ADCK pulse width, high	tADH	70			ns	
YDACK pulse width, low	^t YDAL	50			ns	
YDACK pulse width, high	t _{YDAH}	50			ns	
RDACK pulse width, low	t _{RDAL}	200			ns	(Note 7)
RDACK pulse width, high	trdah	200			ns	(Note 7)
BDACK pulse width, low	^t BDAL	200			ns	(Note 7)
BDACK pulse width, high	^t BDAH	200			ns	(Note 7)
RCK pulse width, low	t _{RCKL}	25			ns	
RCK pulse width, high	trckh	25			ns	
Data input setup time	t _{DS}	25			ns	
Data input hold time	t _{DH}	30			ns	



AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditio	ns
Y data access time	tACY			5	ns		
Y data hold time	tону	20		i	ns		alar a
R-Y data access time	t _{ACR}			7(RCK) + 25	ns	·····	
R-Y data hold time	tOHR	20			ns		
B-Y data access time	t _{AC B}	·, - · · · · · · · · · · · · · · · · · ·		7(RCK) + 25	ns		
B-Y data hold time	tонв	20			, ns		
Output low impedance time	tLZ	5		100	ns	(Note 4)	
Output high impedance time	tHZ	5		100	ns	(Note 4)	
YSW, RSW, BSW low hold time from ADCK	tsw1	5		30	ns	1 X.	
YSW, RSW, BSW high hold time from ADCK	t _{SW2}	5		30	ns		
Rise and fall transition time	t _T	3		35	ns		

Notes:

- (1) All voltages are referenced to ground.
- (2) Ac measurements assume $t_T = 5$ ns.
- (3) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (4) t_{OFF} (max) defines the time at which the output becomes open-circuit and is not referenced to V_{OH} or V_{OL}.
- (5) The input/output signal reference level is 1.5 V.
- (6) fOSC IN equals 6 MHz; fOSC OUT is 18 MHz.
- (7) The frame border output period is either 0.5 or 1.5 times as large as the standard value.
- (8) $t_{LZ} \ge t_{HZ}$

Figure 3. Output Load





Figure 2. Output Timing

Figure 1. Input Timing







Figure 4. Output Load (t_{LZ} and t_{HZ})





Description

Serial/Parallel Converter (S \rightarrow P). Converts the serially input 6-bit Y, R–Y, and B–Y subpicture signals into 18-bit parallel Y \bullet R–Y \bullet Y or Y \bullet B–Y \bullet Y signals, and then outputs them.

Vertical Filter. Executes averaging cycles and consists of two sets of line memory and an arithmetic circuit. If any one of the three lines is extracted to compress the screen vertically, the lines may become distorted on the screen. By averaging the data of the appropriate line with the preceding and succeeding lines, the filter prevents distortion.

Buffer Memory. Stores subpicture signals input during read operation and has a one-line capacity of 86 words by 18 bits.

Field Memory. Stores one 7,568-word by 18-bit field of a subpicture. Data is written into field memory when no subpicture is being displayed.

Buffer Memory Write Address Counter. Supplies write addresses to the buffer memory.

Buffer Memory Read Address Counter. Supplies read addresses to buffer memory in synchronization with the field memory write address counter and remains in standby during a field memory read cycle.

Buffer Memory Address Selector. Alternately outputs write and read addresses to buffer memory.

Field Memory Write Address Counter. Supplies write addresses to field memory and consists of horizontal and vertical address counters, the former of which is synchronized with the buffer memory read address counter. The counter remains in standby during a memory read cycle. When the address reaches its maximum value, the counter stops counting.

Field Memory Read Address Counter. Supplies read addresses to field memory and consists of horizontal and vertical address counters. Data read from field memory always takes priority over data written to it. Thus, the counter never enters standby in normal operation. When the address reaches its maximum value, the counter stops counting.

Refresh Address Counter. Supplies refresh addresses to field memory. When write/read operation to field memory terminates, this counter refreshes the memory location corresponding to its current value. The 6 MHz input clock is frequency-divided and supplied to the counter. It remains in standby while data is being read from or written into field memory. When the address reaches its maximum value, this counter stops counting and the address returns to the initial address. Field Memory Address Selector. Alternately supplies the write, read, and refresh addresses.

Output Data Selector. Switches the subpicture signal read from field memory with the frame color signal selected by FC_0 and FC_1 and outputs the signal. This selector also concurrently executes parallel/serial conversion (12 bits \rightarrow 6 bits) of the Y subpicture signal.

Input Controller and Oscillator. Controls the subpicture signal until it is written into field memory. This circuit oscillates the 6 MHz input clock synchronously with SHS. Using this clock as the reference, the circuit controls vertical filtering, i.e., buffer memory write/read operation, and field memory write operation. This circuit also generates the ADCK, YSW, RSW, and BSW control signals transmitted to the 6-bit A/D converter.

Output Controller and Oscillator. Controls the subpicture signal during the time in which the signal is read and then output from field memory. This circuit oscillates the 18 MHz output clock synchronously with MHS. Using this clock as the reference, the circuit controls field memory read operation and the data selector, and also generates the YDACK, RDACK and BDACK control signals transmitted to the 6-bit D/A converter. The BLANK and RCK signals are also generated by this circuit.

OPERATION

Writing the Subpicture Signals

Subpicture signals are converted by the 6-bit μ PC661 A/D converter into digital data, and then input from DI. At this time, the subpicture signals are sequentially switched with the YSW, RSW, and BSW data switching signals and serially sampled as shown in table 4.

The (-) data is not actually transferred. Subpicture signals are converted by the serial/parallel converter into 18-bit $Y \cdot R - Y \cdot Y$ or $Y \cdot B - Y \cdot Y$ data. They are then averaged by the vertical filter, whose configuration is shown in figure 5.

After being averaged by the vertical filter, the subpicture signals are extracted line by line from the three lines. They are then written into buffer memory. Once field memory read operation terminates, the subpicture signals are subsequently read from buffer memory and written into field memory at a rate of 1.5 MHz.

Two types of subpicture write areas, one for NTSC applications and the other for PAL, are shown in figures 6 and 7. The odd and even fields deviate by one line in the vertical write area to enable field-to-field line offset sampling and improve vertical resolution.



Figure 5. Vertical Filter Configuration





Figure 6. NTSC Subpicture Write Area



Reading the Subpicture Signals

After being written into field memory, subpicture signals are read synchronously with the signals from MHS and MVS. Reading of subpicture signals is executed for all data written (the 4.5 MHz reading rate is three times as high as the writing rate). Subpicture signals then pass the selector and are output through DOY, DOR, and DOB. In addition to switching and outputting the subpicture and frame signals, the selector executes 12 to 6 bit, parallel to serial conversion of the Y signal. The playback area is determined by the blanking signal and not by the write area. The display position is controlled by changing the timing of the read address counter according to the state of the HPS and VPS input pins. The playback area and display position vary with the NTSC/PAL method and screen size (full versus 80% full) as shown in figures 8 through 15. Any value in the display position includes the frame signal, which has a 220 ns (horizontal) x 1 line (vertical) area.



18d

Figure 7. PAL Subpicture Write Area





Figure 8. Subpicture Playback Area in NTSC Applications with Full Screen Display









Figure 9. Subpicture Playback Area in NTSC Applications with 80% Screen Display









Figure 11. Subpicture Playback Area in PAL Applications with 80% Screen Display

Figure 12. Subpicture Display Position in NTSC Applications with Full Screen Display









Figure 13. Subpicture Display Position in NTSC Applications with 80% Screen Display





18d




Figure 15. Subpicture Display Position with 80% Screen Display

Line Array Correction

Subpicture processing executes screen compression, in which the output data rate of the field memory is three times as high as the input data rate. A read cycle will catch up to, and then pass, a write cycle about midway on the screen. Afterward, old fields are read, and a field seam is produced where the two fields meet.

This problem is corrected during an old field read cycle by advancing the vertical address counter to its regular value and then incrementing it by one. The correction cycle varies depending on whether a main picture or subpicture field (odd versus even) field is involved (tables 6 and 7).

Table 6. Outrunning When the Main Picture and
Subpicture Have the Same Fields

	Subpicture									
Main Picture	Odd	Even								
Odd		 (after outrunning)								
Even	+ 1 (after outrunning)	 (before outrunning)								

Notes:

(1) + = address counter is incremented to its normal value plus 1.

(2) - = no operation.

 Table 7. Outrunning When the Main Picture and Subpicture Have Different Fields

Subpicture								
Odd	Even							
+ 1 (after outrunning)	 (before outrunning)							
+ 1 (before outrunning)	+ 1* (after outrunning)							
	Odd + 1 (after outrunning) + 1							

Notes:

(1) + = address counter is incremented to its normal value plus 1.

(2) --- = no operation.

(3) * indicates that the address counter holds its status and is not incremented.

Field Distinction

The μ PD4227x executes line offset sampling and line array correction. The former offsets write lines between the even and odd fields by one line. The latter advances the vertical read address counter to its normal value plus one by combining the main picture and subpicture fields. This prevents a seam line from appearing on the subpicture when part of it is displaying one field and the rest is displaying the other field.


In both cases, the μ PD4227x executes field distinction to learn the status (odd or even) of the main picture and subpicture signals. The result is determined by the phase differences between $\overline{\text{MHS}/\text{SHS}}$ and $\overline{\text{MVS}/\text{SVS}}$ and by the state of MFC and SFC (figure 16).

µPD42271, 42272



Figure 16. Field Distinction

지 않는 것 같은 것 같은 것 같은 것 같은 것 같아요. 가지 않고 있는 것 같은 것 같아요. 가지?



Frame Signal Generation

The μ PD42272 contains the data for four colors: white, yellow, light blue, and green. These colors are used for frame signals and are selected by the FC₀ and FC₁ frame color selection input signals. The data selector

switches the subpicture to the frame signal and then outputs it. The vertical width of the frame signal is one line; the horizontal width of 220 ns is determined by the YDACK, RDACK, and BDACK D/A clocks and the blanking signal (figure 17).


	Signal sectors of the sector o												191	19.5				
	Y							R-Y					BY					
Color	DO5	DO4	DO3	DO2	DO1	DO	DO5	DO4	DO3	DO2	DO1	DO	DO5	DO4	DO3	DO2	DO1	DO
White	1	0	1	0	1	1	1	0	0.	0	0	0	1	. 0	0	0	0	0
Yellow	1	0	0	1	1	0	1	0	0	0	1.	1	0	Ö	1	1	0	1
Light blue	0	1	1	- 1,-	• • • • •	0	0	0	1	1	0	1	1	0	0	1	1	1
Green	.0	1	<u>_</u> 1	0	13. 1 - S	0	0	1	0	0	• 0	0	0	1	· 0	0	1	1

Table 8. Frame Signal Generation

The μ PD4227x writes the Y, R–Y, B–Y subpicture signals serially using the μ PC661, a six-bit A/D converter with analog switching. For read operation, the R–Y and B–Y signal sampling phases are reversed. For the output signals, there is a 180° phase difference between the R–Y and B–Y signals. Frame signals containing phase differences that are similarly output cause gradation because the frame signals deviate at the edges. To prevent this deviation, the μ PD42272 aligns the edges of the frame signal by adjusting RDACK and BDACK during the frame signal output period (figure 18).

NEC

Figure 17. Frame Signal



Data Output

Subpicture signals are compressed to the scale of 1:9 (horizontal = 1:3 and vertical = 1:3) and then output through the DOY, DOR, and DOB output pins. The output period is about one-ninth of one field period of the main picture, or 16.7 ms. DOY, DOR, and DOB are in high impedance for the remaining eight-ninths of the period and no data is output (figure 19).

The signal level of the high impedance period must meet the pedestal level, i.e., the level of the initial input signal. The signal level is determined by resistors that pull up or down the DOY, DOR, and DOB pins. In the μ PD4227x, the D/A converter clocks are output cyclically (every 2.25 MHz) during the no signal period. The μ PD6901 six-bit D/A converter converts into analog data the data determined by pull-up or pull-down resistors, enabling the signal to be at a constant level.

The input signal pedestal level is determined at clamp levels of the μ PC661 six-bit A/D converter. For the μ PD661, the Y signal clamp output is the R–Y and B–Y output. All Y outputs are thus pulled down. For R–Y and B–Y output, only DOR₅ and DOB₅ are pulled up, respectively, and the other outputs are pulled down (figures 20 and 21).

Outside Control

Specified Frame Color. The μ PD42272 can generate one of four frame colors (white, yellow, light blue, and green) depending on the levels of FC₀ and FC₁ (table 9).

Table 9. Frame Color Input Levels

Pin	White	Light Blue	Yellow	Green
FC0	H	L	H .	L
FC1	н	н	L	L

Specified Subpicture Size. The μ PD4227x can select one of two subpicture sizes using the SIZE subpicture selection input. When its input level is high, the display area is set to one-ninth of the main picture (full screen display). A low level sets the display area to one-twelfth, or 80%, of the main picture.

Specified Subpicture Position. The μ PD4227x can select one of four subpicture display positions (one of the four corners on the main picture) using a combination of signals from the VPS and HPS position selection input pins (table 10).


Table 10. VPS and HPS Input Levels

Pin	Top Left	Bottom Left	Top Right	Bottom Right
VPS	н	L	H.	L
HPS	Н	Н	L	L

Specified Still Picture. The μ PD4227x can display a still subpicture using the still picture request input. When the level of STILL is high, a freeze frame picture is displayed. When the input level is low, the moving picture is selected.



Figure 18. Frame Signal Alignment








Figure 20. Data Output Signal Adjustment





Figure 21. R-Y and B-Y Output Signal Adjustment






Timing Waveforms

- "我的人们就能是^{你们}你,你们还是你的人们的你的事?""你是我的你,我是你们的你能

Input Timing




化化学试验 医脑膜上的 建硫化合物 化化合物 化化合成






en en ser ferrir en de partes An

Output Timing






Output Timing 2






Output Timing 3



Output Timing 4





and the second second

									ang	
:										
		1. N		ti, ta Silana						
		- 11		s .	3				2	
					11 - A					
	and the second sec			1.	•					
			5 ¹						*	
				ч. ".						
		ta Sana ang sana sana Ngana sana sana sana sana sana sana sana								
		na ser en								
		.*								
		a de la de la dela							4. ¹⁹ 11	n pri A
		ana ang pang pang pang pang pang pang pa	n de la composition de la comp			 			÷	•••
	and a second		n de la composition de la comp		1940 - 19					
						<i>c</i>			i.	
	a	an an tha an Tha an tha an		•				*		
		* · · ·					*			
		a construction of the								
									· · · · ·	
		· · · · · ·								
		$\sim h$							ŝ.	
							t yr er			
	ang gana ang sang sang sang sang sang sa						·· • ·			
		an al								
	Weighted a construction of									

24



Description

The μ PD42280 is a 262,224-word by 8-bit dual-port field buffer fabricated with a silicon-gate CMOS process. The device can execute synchronous and asynchronous serial write and serial read operation at a 33.3-MHz clock frequency. In asynchronous mode, the device can be used as a data storage (communication) buffer, a time axis converter, and a digital delay line of up to 262,224 bits (200 bits minimum at any frequency). In synchronous mode, the minimum delay is 3 bits at any frequency when used as a fixed-length delay line.

Applications include NTSC/PAL TV/VCR systems, video processing, digital plain paper copiers, and systems requiring serial data streams like printers, optical scanners, and local area networks.

The serial write and read function simplifies interframe luminance (Y) and chrominance (C) separation, interfield noise reduction, frame synchronization, and time base correction. Refreshing is performed automatically by an internal circuit, so the device operates like a static RAM.

All inputs and outputs, including clocks, are TTL compatible. The plastic package is a 28-pin SOP (450-mil) or ZIP (400-mil), and operation is guaranteed in an ambient temperature range of -20 to $+70^{\circ}$ C.

Features

- 262,224-word x 8-bit organization
- Dual-port operation
- Asynchronous, simultaneous reading/writing
- Output enable function
- □ Variable field length
 - 200 to 262,224 bits as an elastic (asynchronous) delay line
 - 3 to 262,224 bits as a fixed-length (full synchronous) delay line
- One-cycle address pointer reset and immediate write/read access function
- Automatic refreshing (full static interface)
- Direct connection with NEC line buffers (µPD42101/ 42102/42505)
- 4M-bit DRAM COMS technology
- Full TTL-compatible inputs, outputs, and clocks
- Three-state outputs

- Single +5-volt power supply
- On-chip substrate bias generator
- 28-pin SOP (450-mil) and ZIP (400-mil) plastic packaging

Ordering Information

Part N	umber	Access Time (max)	Cycle Time (min)	Package	18
µPD42	280GU-30	25 ns	30 ns	28-pin plastic SOP	
	GU-40	30 ns	40 ns	-	
	GU-60	40 ns	60 ns	-	
µPD42	280V-30	25 ns	30 ns	28-pin plastic ZIP	
	V-40	30 ns	40 ns	-	
	V-60	40 ns	60 ns	-	

Pin Configurations


28-Pin Plastic SOP

μPD422	80	
	28 🗆 DO0	
DI ₁ [] 2	27 🛱 DO1	
DI2 🗖 3	26 🗅 DO2	
DI ₃ 🗖 4	25 🗅 DO3	
WE 🗆 5	24 🗅 RE	
GND G	23 🛱 GND	
TEST C 7	22 D OE	
WCK 🗖 9	20 🗇 RCK	
V _{DD} [10	19 🖓 V _{DD}	
DI4 🗖 11	18 🗅 DO4	
DI ₅ 🗖 12	17 🗅 DO5	
DI ₆ 🗖 13	16 🗆 DO6	
DI7 🗖 14	15 DO7	
		83FM-8654A



Pin Configurations

28-Pin Plastic ZIP



Pin Identification

Function
Write data inputs
Read data outputs
Output enable input
Read clock input
Read enable input
Read address reset input
Write clock input
Write enable input
Write address reset input
Test pin (connect to GND in system)
Ground
+ 5-volt power supply



PIN FUNCTIONS

DI₀ - DI₇ (Data Inputs)

These pins function as write data inputs; for example, for $4f_{SC}$ composite color or brightness signals.

DO₀ - DO₇ (Data Outputs)

These pins are three-state read outputs.

OE (Output Enable Input)

This signal controls read data output. When \overline{OE} is low, read data is output on DO₀ - DO₇. When \overline{OE} is high, DO₀ - DO₇ are in a state of high impedance. The read address pointer is incremented by RCK, regardless of the signal level of \overline{OE} . The state of \overline{OE} is strobed by the rising edge of RCK.

RCK (Read Clock Input)

All read cycles are executed synchronously with RCK. The states of both $\overrightarrow{\text{RRST}}$ and $\overrightarrow{\text{RE}}$ are strobed by the rising edge of RCK at the beginning of a cycle. This same edge of RCK starts internal read operation, and access time is referenced to this edge. The internal read address increases with each RCK cycle unless $\overrightarrow{\text{RE}}$ is at a high level to hold the read address constant. Unless inhibited by $\overrightarrow{\text{RE}}$, the internal read address will automatically wrap around from 262,223 to 0 and begin increasing again.

RE (Read Enable Input)

This signal is similar to $\overline{\text{WE}}$ but controls read operation. If $\overline{\text{RE}}$ is at a high level, the internal read address stops increasing. The state of $\overline{\text{RE}}$ is strobed by the rising edge of RCK.

RRST (Read Address Reset Input)

This signal is strobed by the rising edge of RCK and resets the internal read address to 0.

WCK (Write Clock Input)

All write cycles are executed synchronously with WCK. The states of both WRST and WE are strobed by the rising edge of WCK at the beginning of a cycle, and the data inputs are strobed by the rising edge of WCK at the end of a cycle. The internal write address increases with each WCK cycle unless WE is at a high level to hold the write address constant. Unless inhibited by WE, the internal write address will automatically wrap around from 262,223 to 0 and begin increasing again.

WE (Write Enable Input)

This input controls write operation. If \overline{WE} is low, all write cycles proceed. If \overline{WE} is at a high level, no data is written to the register and the write address stops increasing. The state of \overline{WE} is strobed by the rising edge of WCK.

WRST (Write Address Reset Input)

Bringing this signal low resets the internal write address to 0. The state of this input is strobed by the **18e** rising edge of WCK.

OPERATION

Reset

The μ PD42280 requires initialization of internal circuits using the WRST/RRST reset signals before starting operation (after power on). A reset cycle can be executed at any time and does not depend on the state of WE, RE, and OE. However, WRST and RRST must satisfy required setup and hold times as measured from the rising edges of WCK and RCK.

After the reset cycle, write and read operation can be started immediately.

Write

Write cycles are executed in synchronization with WCK as $\overline{\text{WE}}$ is held low. In the write cycle operation, the internal write address pointer is automatically incremented. When $\overline{\text{WE}}$ is high at the rising edge of WCK, write operation is disabled and the internal write address pointer does not increment with successive write clocks.

Write data must satisfy setup and hold times as specified from the rising edge of WCK.

After the reset operation, bits are input sequentially into an 80 x 8-bit SRAM buffer. Then, new bits are input sequentially into one of the two halves of the 128×8 -bit data register before being transferred to the storage array. The register data is transferred into the array in blocks of 64 x 8 bits.

Read

Read cycles are executed in synchronization with RCK while RE and OE are held low.

In the read cycle operation, the internal read address pointer is automatically incremented as \overline{RE} is held low. When \overline{RE} is high at the rising edge of RCK, the internal read address pointer does not increment with successive read clocks.



The \overline{OE} input controls the output state of $DO_0 - DO_7$ pins. When \overline{OE} is low at the rising edge of RCK, the $DO_0 - DO_7$ pins are low-impedance state. When \overline{OE} is high at the rising edge of RCK, the $DO_0 - DO_7$ pins are high-impedance state with successive read clocks.

The access time of a read cycle is measured from the rising edge of RCK by t_{AC} for an access of any internal read address. Stored data is read nondestructively; data can be read repeatedly at any time (cell data hold time is endless).

New data written to a particular internal address is available for reading after 200 write cycles maximum. This value depends on write cycle time and the write/ read operation control method.

DIGITAL DELAY LINE

The μ PD42280 can be easily used as a digital delay line of 262,224 bits or less. The two operating modes are elastic (asynchronous) and fixed-length (fullsynchronous).

Elastic (Asynchronous) Delay Line

Delay length of the elastic delay line is from 200 bits minimum (at any frequency) to 262,224 bits maximum. The minimum delay length does not depend on clock frequency.

Figures 1 and 2 show control timings for the elastic delay line. Write and read cycles are synchronized to

Refresh Timer DIO-DI7 Write Address Pointer Write Address Pointer Data Input Write Data Register Write Data Register Buffer WCK Write Address RCK Counter Controller Address Read 80 x 8 256K x 8 WRST Selector Address SRAM Buffer Memory Cell Array Counter RRST WE Refresh Timing RE Address Generator Counter ŌĒ Data Output **Read Data Register Read Data Register** Buffer Read Address Pointer Read Address Pointer DO₀-DO₇ 83FM-8657

μPD42280 Block Diagram

their respective WCK/RCK inputs and executed individually. The difference (n) between the internal write address pointer and the internal read address pointer must fall between 199 and 262,223.

Fixed-Length (Full-Synchronous) Delay Line

The length of the delay line is specified as 3 to 262,224 bits. It does not depend on clock frequency

Figure 3 shows control timing for the fixed-length delay line. The same signal is used for WCK and RCK so that WRST and RRST are controlled together. The data, written after a reset signal, is read out after the next reset signal in the order it was written. This interval determines the delay length. For example, if the reset signal is input every 239,330 (263 x 910) cycles, the delay length is 239,330 cycles.

Figure 1. Elastic Delay Line No. 1








Figure 2. Elastic Delay Line No. 2



NEC

Figure 3. Fixed-Length Delay Line



SPECIFICATIONS

Absolute Maximum Ratings

Supply voltage, V _{DD}	- 1.0 to +7.0 V
Voltage on any input pin, V _I	− 1.0 to V _{DD} + 0.5 V (+7.0 V max)
Voltage on any output pin, V _O	−1.0 to V _{DD} + 0.5 V (+7.0 V max)
Short-circuit output current, I _{OS}	20 mA
Operating temperature, T _{OPR}	- 20 to + 70°C
Storage temperature, T _{STG}	– 55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{DD}	4.5	5.0	5.5	v
Recommended C	perating Co	nditions			
Parameter	Symbol	Min	Тур	Max	Unit
Input voltage, high	VIH	2.4		V _{DD} + 0.5	۷
Input voltage, low	VIL	- 1.0		0.8	۷
Ambient temperature	TA	-20		+ 70	°C

Capacitance

$T_A =$	25°C; V _{DD}	= + !	5.0 V	±10%;	f =	1 MHz

Parameter †	Symbol	Min	Max	Unit	Pins Under Test
Input capacitance	CI	2	5	pF	WE, RE, OE WCK, RCK, WRST, RRST, Dl ₀ - Dl ₇
Output capacitance	co		7	pF	DO ₀ - DO ₇

† Capacitance is sampled and not 100% tested.



DC Characteristics

 $T_A = -20 \text{ to } + 70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Operating current	ICC1		50	90	mA	t _{WCK} , t _{RCK} = 30 ns
Standby current	lccs	:	4	10	mA	WCK, RCK = V _{IL}
input leakage current	h	10		10	μA	$V_I = 0$ to V_{DD} ; all other pins not under test = 0 V
Output leakage current	lo	-10		10	μA	D_O disabled; $V_O = 0$ to V_{DD}
Output voltage, high	VOH	2.4			V	l _{OH} = −1 mA
Output voltage, low	VOL			0.4	٧	I _{OL} = 2.0 mA

* Voltages are referenced to GND.

AC Characteristics

 $T_A = -20 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD42	280-30	μPD42	280-40	μPD42	280-60		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Access time	t _{AC}		25		30		40	ns	
Data-in hold time	tDH	3		3		3		ns	
Data-in setup time	t _{DS}	7		10		12		ns	
Output disable time	t _{HZ}	5	25	5	30	5	40	ns	(Note 4)
Output active time	tLZ	5	25	5	30	5	40	ns	(Note 4)
Output enable hold time	t _{OEH}	3		3	•	3		ns	(Note 9)
Output enable high delay from RCK	tOEN1	3		3		3		ns	(Note 10)
Output enable low delay from RCK	tOEN2	7		10		12		ns	(Note 10)
Output enable setup time	tOES	7		10		12		ns	(Note 9)
Output hold time	tон	.5		5		5		ns	State State State
Read clock cycle time	tRCK	30		40		60		ns	
RCK precharge time	t _{RCP}	12		14		20		ns	· · · · · ·
RCK pulse width	tRCW	12		14		20		ns	
Read enable hold time	tREH	з		3	18 - 1 - L	3		ns	(Note 7)
Read enable high delay from RCK	t _{REN1}	3		3		3		ns	(Note 8)
Read enable low delay to RCK	tREN2	7		10		12		ns	(Note 8)
Read enable setup time	tRES	7		10		12		ns	(Note 7)
Read disable pulse width	tREW	0	1111	0		0		ns	
Reset active hold time	t _{RH}	3		3		3		ns	(Note 5)
Reset inactive setup time	t _{RN1}	3		3		З		ns	(Note 6)
Reset inactive hold time	t _{RN2}	7		10		12		ns	(Note 6)
Read reset time	tRRST	0	· · · · · · · ·	0		0		ns	
Reset active setup time	t _{RS}	7	ter e ged	10		12		ns	(Note 5)
ransition time	tT	3	35	3	35	3	35	ns	
Vrite clock cycle time	twcк	30	:	40		60		ns	
WCK precharge time	twcp	12		14		20		ns	
WCK pulse width	twcw	12		14		20		ns	
Write enable hold time	tWEH	3	· · · · · · · · · ·	3		3		ns	(Note 7)

AC Characteristics (cont)

		μPD42280-30		μPD42280-40		μPD42280-60			
Parameter	Symbol	Min	Max	Min	Max	Min	Мах	Unit	Test Conditions
Write enable high delay from WCK	twen1	3		3		3 _		ns	(Note 8)
Write enable low delay to WCK	twen2	7		10		12		ns	(Note 8)
Write enable setup time	twes	7		10		12		ns	(Note 7)
Write disable pulse width	twew	0		0		0		ns	
Write reset time	twrst	0		0		0		ns	

Notes:

- (1) All voltages are referenced to ground.
- (2) Input pulse rise and fall times assume $t_T = 5$ ns. Input pulse levels = 0.4 to 2.4 V. Transition times are measured between 2.4 and 0.4 V. See figure 4.
- (3) Input timing reference levels = 1.5 V. Output timing reference levels are 0.8 and 2.0 V. See figure 4.
- (4) This delay is measured at 200 mV from the steady-state voltage with the load specified in figure 4. Under any conditions, $t_{LZ} \ge t_{HZ}$.
- (5) If either t_{RS} or t_{RH} is less than the specified value, reset operations are not guaranteed.
- (6) If either t_{BN1} or t_{BN2} is less than the specified value, internal reset operations may extend to cycles immediately preceding or following the period of desired reset operations.
- (7) If either t_{WES} or t_{WEH} (t_{RES} or t_{REH}) is less than the specified value, write (read) disable operations are not guaranteed.
- (8) If either t_{WEN1} or t_{WEN2} (t_{REN1} or t_{REN2}) is less than the specified value, internal write (read) disable operations may extend to cycles immediately preceding or following the period of desired disable operations.
- (9) If either t_{OES} or t_{OEH} is less than the specified value, output disable operations are not guaranteed.
- (10) If either t_{OEN1} or t_{OEN2} is less than the specified value, internal output disable operations may extend to cycles immediately preceding or following the period of desired disable operations.
- (11) To read new data just written, the write address must precede the read address by at least 200 addresses.
- (12) During a reset operation, the levels of \overline{WE} and \overline{RE} are "dont care."
- (13) Addresses 0-79 (80 words x 8 bits) are stored in an SRAM buffer. Addresses 80-262,223 are stored in dynamic cells and transferred in 64 x 8-bit increments. The "143" in the equation below comes from 79 + 64 = 143.
 - When WRST goes low (active) at address n, the write data from address n to address m is not guaranteed because partial data stored in the write registers (< 64 bits) will not be transferred to the DRAM array.

(13 cont)


$$m = 143 + \frac{n-80}{64} \times 64$$

64

For example, if n = 280, then
$$\frac{n-80}{64}$$
 = 3.125 = 3

So, data transfer from address 280 to address 335 is not guaranteed.


Figure 4. AC Test Conditions






Timing Waveforms

Write Cycle




Read Cycle (RE Control)






Read Cycle (OE Control)



Write Reset Cycle




18e

Read Reset Cycle

NEC

有效公司 化氨基基苯基 法法国际财政法



May Stewart and A.

and a second of the second of

entra del 1997 - Seconda Second 1998 - Seconda S

12



Description

The μ PD42505 is a 5048-word by 8-bit dual-port line buffer fabricated with a silicon-gate CMOS process. The device is capable of asynchronous read and write operation at high speed, and can be used as a time axis converter or a digital delay line of up to 5048 bits (10 bits minimum at maximum frequency).

Applications include image processing in facsimile machines, plain paper copiers, video systems, and other optical scanners; time base correction in video playback systems; and data communication buffering in multiprocessor systems and local area networks.

Features


- □ 5048-word x 8-bit organization
- Dual-port operation
- Image processing and data communications applications
- Asynchronous and simultaneous reading/writing
- IH (5048-bit) delay line capability
- TTL-compatible inputs and outputs
- Three-state outputs
- □ Single + 5-volt power supply
- 24-pin plastic DIP and 28-pin plastic ZIP packaging

Pin Identification


Symbol	Function					
D _{INO} - D _{IN7}	Write data inputs					
D _{OUT0} - D _{OUT7}	Read data outputs					
RCK	Read clock input					
RE	Read enable input					
RSTR	Read address reset input					
RSTW	Write address reset input					
WCK	Write clock input					
WE	Write enable input					
GND	Ground					
V _{cc}	+5-volt power supply					

Pin Configurations

24-Pin Plastic DIP




28-Pin Plastic ZIP



18f



Block Diagram



Device	Cycle Time (min)	Read Access Time (max)	Hold Time (min)	Package
μPD42505C-50	50 ns	40 ns	5 ms	24-pin plastic DIP
C-75	75 ns	55 ns	• 	
C-50H	50 ns	40 ns	20 ms	-
C-75H	75 ns	55 ns	-	
μPD42505V-50	50 ns	40 ns	5 ms	28-pin plastic ZIP
V-75	75 ns	55 ns	- 	
V-50H	50 ns	40 ns	20 ms	-
V-75H	75 ns	55 ns	-	

Ordering Information

Pin Functions

 D_{IN0} through D_{IN7} (Data Inputs). New data is entered on these pins.

 D_{OUT0} through D_{OUT7} (Data Outputs). These tri-state outputs are used to access stored information. In a simple digital delay line application, a minimum delay of 10 clock cycles is required to move data from the input pins to the output pins.

RCK (Read Clock Input). All read cycle are executed synchronously with RCK. The states of both $\overrightarrow{\text{RSTR}}$ and $\overrightarrow{\text{RE}}$ are strobed by the rising edge of RCK at the

beginning of a cycle. This same edge of RCK starts internal read operation, and access time is referenced to this edge. The internal read address increments with each RCK cycle, unless \overline{RE} is high to hold the read address constant. Unless inhibited by \overline{RE} , the internal read address will automatically wrap around from 5047 to 0 and begin incrementing again.

RE (Read Enable Input). This signal controls read operation. If \overline{RE} is low, all read cycles proceed. If \overline{RE} is at a high level, the data outputs become high impedance and the internal read address stops incrementing. The state of \overline{RE} is strobed by the rising edge of RCK.

NEC

RSTR (Read Address Reset Input). This signal is strobed by the rising edge of RCK and resets the internal read address to 0.

RSTW (Write Address Reset Input). Bringing this signal low resets the internal write address to 0. The state of this input is strobed by the rising edge of WCK.

WCK (Write Clock Input). All write cycles are executed synchronously with WCK. The states of both RSTW and \overline{WE} are strobed by the rising edge of WCK at the beginning of a cycle, and the data inputs are strobed by the rising edge of WCK at the end of a cycle. The internal write address increments with each WCK cycle, unless \overline{WE} is at a high level to hold the write address constant. Unless inhibited by \overline{WE} , the internal write address will automatically wrap around from 5047 to 0 and begin incrementing again.

WE (Write Enable Input). This input is similar to $\overline{\text{RE}}$ but controls write operation. If $\overline{\text{WE}}$ is at a high level, no data is written to storage cells and the write address does not increment. The state of $\overline{\text{WE}}$ is strobed by the rising edge of WCK.

Operation

Reset Cycle. The μ PD42505 requires the initialization of internal circuits using the RSTW/RSTR reset signals before starting operation as a time axis converter or a digital delay line.

A reset cycle can be executed at any time and does not depend on the state of $\overrightarrow{\text{RE}}$ or $\overrightarrow{\text{WE}}$. However, $\overrightarrow{\text{RSTW}}$ and $\overrightarrow{\text{RSTR}}$ must satisfy required setup and hold times as measured from the rising edges of WCK and RCK.

Write/Read Cycles. Write and read cycles are synchronized to their respective WCK/RCK inputs and executed individually when WCK or RCK is high and \overline{WE} or \overline{RE} is low. Write data must satisfy setup and hold times as specified from the rising edge of WCK. New data written to a particular address is available for reading after 1/2 write cycle + 500 ns (maximum).

The access time of a read cycle is measured from the rising edge of RCK, either by t_{ACR} for an access during the first cycle directly after a reset begins, or by t_{AC} for an access under other conditions. Stored data is read nondestructively; data can be read repeatedly within a prescribed time of 5 ms maximum (20 ms maximum for -H versions).

Time Axis Conversion. To use the μ PD42505 as a time axis converter, write and read cycles must be controlled independently. Write and read ports must be initialized

separately using the reset signals. Write cycles can then be executed in synchronization with WCK and write data can be stored sequentially from address 0 of this device. Afterward, when a read cycle is executed in synchronization with RCK, stored data can be read sequentially from address 0.

Since write and read cycles can be executed independently, data loaded at one arbitrary drive frequency can be read at another arbitrary drive frequency. In this sense, the μ PD42505 functions as a time axis converter.

Digital Delay Line. The μ PD42505 can be easily used as a digital delay line of 5,048 bits or less. After the internal circuits are initialized using simultaneous RSTW/RSTR signals, write/read cycles also may be executed simultaneously by supplying the same pulse to the write (WCK) and read (RCK) clocks. Write data is always read after the full 5,048-bit delay if neither write nor read operation has been inhibited. This is the essential delay line function.

If either \overline{WE} or \overline{RE} is set at a nonselected (high) level for several cycles while the other is maintained in a selected (low) level, the delay line length can differ from 5,048 bits.

For example, if only $\overline{\text{WE}}$ is a set to a high level (write disable) for a small number of cycles, read cycles are executed continuously and the delay line length is large (see the waveform for "(5048-m)-Bit Delay Line No. 2"). Alternatively, if only $\overline{\text{RE}}$ is set to a high level (read disable) for a small number of cycles, write cycles are executed continuously and the delay line length is small. Note that the minimum delay line length is 10 bits (for maximum frequency operation) and the maximum is 5,048 bits.

A data delay of 5,048 bits or less can also be obtained by applying the RSTW and RSTR signals at different times. For example, data loaded for "m" cycles after RSTW can then be read after supplying RSTR. In this case, since write data can be read from the beginning after a delay of "m" cycles, the device can be used as an "m-bit" digital delay line.

The RSTW/RSTR reset signals can also be simultaneously loaded at every 1H (horizontal line) period. In this case, write data loaded in the previous line cycle is read out from the beginning as read data after the reset. Therefore, a delay line length ranging from 10 to 5,048 bits can be obtained according to the length of the reset signals supplied. Refer to the timing waveform for an "n-Bit Delay Line."



Absolute Maximum Ratings

-1.5 to +7.0 V
-1.5 to +7.0 V
-1.5 to +7.0 V
20 mA
-20 to +70 °C
-55 to +125 °C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage, high	VIH	2.4	- 1 1 - 1 F	Vcc	
Input voltage, low	VIL	-1.5		0.8	V
Ambient temperature	TA	20		70	°C

Capacitance

Parameter	Symbol	Max	Unit	Test Conditions
Input capacitance	CI	5	рF	WE, RE, WCK, RCK, RSTW, RSTR, D _{IN0} - D _{IN7}
Output capacitance	Co	7	pF	D _{OUT0} - D _{OUT7}

Notes:

(1) These parameters are sampled and not 100% tested.

DC Characteristics

 $T_A = -20 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Write/read cycle operating current	lcc			60	mA	
Input leakage current	lį .	-10		10	μA	$V_I = 0 V$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	lo	-10		10	μA	D_{OUT} disabled; $V_O = 0$ to 5.5 V
Output voltage, high	VoH	2.4			V (* 4	I _{OH} = −1 mA
Output voltage, low	VOL			0.4	v	I _{OL} = 2 mA

AC Characteristics

 $T_A = -20$ to +70°C; $V_{CC} = +5.0$ V ±10%

		μPD42	505-50	μPD425	05-75	μPD42	505-50H	μPD42	2505-75H		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Write clock cycle time	twck	50	990	75	990	50	3960	75	3960	ns	
WCK pulse width	twcw	20		30	· .	20		30		ns	
WCK precharge time	twcp	20	· .	30		20		30		ns	
Read clock cycle time	tRCK.	50	990	75	990	50	3960	75	3960	ns	· · ·
RCK pulse width	tRCW	20		30		20		30	1.	ns	
RCK precharge time	t _{RCP}	20		30		20		30		ns	
Access time	tAC		40	• • • •	55		40		55	ns	
Access time after a reset cycle	TACR		40	an Carlora An Carlora	55		40		55	ns	an an an Albana An Anna Anna Anna Anna Anna Anna Ann
Output hold time	toH	5		5		5 .	· · ·	5	1 ···	ns	
Output hold time after a reset cycle	t _{OHR}	5		5		5		5		ns	(Note 7)
Output active time	t _{LZ}	5	40	5	55	5	40	5	55	ns	(Note 4)
Output disable time	t _{HZ}	5	40	5	55	5	40	5	55	ns	(Note 4)
Data-in setup time	t _{DS}	15		20		15		20		ns	

AC Characteristics

 $T_A = -20 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD42	505-50	μPD42	505-75	μPD42	505-50H	μPD42	505-75H		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Data-in hold time	t _{DH}	5		5		5		5		ns	
Reset active setup time	t _{RS}	15		20		15		20		ns	(Note 8)
Reset active hold time	t _{RH}	5		5		5		5		ns	(Note 8)
Reset inactive hold time	t _{RN1}	5		5		5		5		ns	(Note 9)
Reset inactive setup time	t _{RN2}	15		20		15		20		ns	(Note 9)
Write enable setup time	tWES	15		20		15		20		ns	(Note 10)
Write enable hold time	tWEH	5		5		5		5		ns	(Note 10)
Write enable high delay from WCK	twen1	5		5		5		5		ns	(Note 11)
Write enable low delay to WCK	t _{WEN2}	15		20		15		20		ns	(Note 11)
Read enable setup time	t _{RES}	15		20		15		20		ns	(Note 10)
Read enable hold time	tREH	5		5		5		5		ns	(Note 10)
Read enable high delay from RCK	^t REN1	5		5	,	5		5		ns	(Note 11)
Read enable low delay to RCK	t _{REN2}	15		20		15		20		ns	(Note 11)
Write disable pulse width	twew	0		0		0		0		ms	(Note 6)
Read disable pulse width	tREW	0		0		0		0		ms	(Note 6)
Write reset time	tRSTW	0		0		0		0		ms	(Note 6)
Read reset time	tRSTR	0		0		0		0		ms	(Note 6)
Transition time	t _T	3	35	3	35	3	35	3	35	ns	


Notes:

- (1) All voltages are referenced to ground.
- (2) Input pulse rise and fall times assume $t_T = 5$ ns.
- (3) Input pulse levels = GND to 3 V. Transition times are measured between 3 V and 0 V.
- (4) This delay is measured at ±200 mv from the steady-state voltage with the load specified in figure 2. Under any conditions, t_{LZ} ≥ t_{HZ}.
- (5) Input timing reference levels = 1.5 V.
- (6) t_{WEW} (max) and t_{REW} (max) must be satisfied by the next equations in one line cycle operation: t_{WEW} + t_{RSTW} + 5048t_{WCK} ≤ 5 ms (20 ms for -H versions)
- $t_{\rm REW}$ + $t_{\rm RSTR}$ + 5048 $t_{\rm RCK} \le 5$ ms (20 ms for -H versions)


- (7) This parameter applies when $t_{RCK} \ge t_{ACR}$ (max)
- (8) If either t_{RS} or t_{RH} is less than the specified value, reset operations are not guaranteed.
- (9) If either t_{RN1} or t_{RN2} is less than the specified value, internal reset operations may extend to cycles immediately preceding or following the period of desired reset operations.
- (10) If either t_{WES} or t_{WEH} (t_{RES} or t_{REH}) is less than the specified value, write (read) disable operations are not guaranteed.
- (11) If either tWEN1 or tWEN2 (tREN1 or tREN2) is less than the specified value, internal write (read) disable operations may extend to cycles immediately preceding or following the period of desired disable operations.






















NEC


µPD42505

Timing Waveforms

Write Cycle




Read Cycle




18f



Write Reset Cycle




Read Reset Cycle






Timing Waveforms (cont)

Time Axis Conversion Cycle






5048-Bit Delay Line Cycle






n-Bit Delay Line Cycle



NEC









Timing Waveforms (cont)

Write Disable Cycle



Read Disable Cycle




18f



Timing Waveforms (cont)

(5048-m)-Bit Delay Line No. 1






18f

Timing Waveforms (cont)

(5048-m)-Bit Delay Line No. 2



. .





Description

The μ PD485505 is a 5048-word by 8-bit dual-port line buffer fabricated with a silicon-gate CMOS process. The device is capable of asynchronous read and write operation at high speed and can be used as a time axis converter or a digital delay line of up to 5048 bits (21 bits minimum at maximum frequency).

Applications include image processing in facsimile machines, plain paper copiers, video systems, and other optical scanners; time base correction in video playback systems; and data communication buffering in multiprocessor systems and local area networks.

Features

- □ 5048-word x 8-bit organization
- Fully static operation
- Dual-port operation
- Image processing and data communications applications
- Asynchronous and simultaneous reading/writing
- IH (5048-bit) delay line capability
- TTL-compatible inputs and outputs
- Three-state outputs
- □ Single +5-volt power supply
- 24-pin plastic SOP and 24-pin plastic ZIP packaging

Ordering Information


Part No.	Cycle Time (min)	Read Access Time (max)	Package
µPD485505GU-25	25 ns	18 ns	24-pin plastic
GU-35	35 ns	25 ns	SOP
µPD485505V-25	25 ns	18 ns	24-pin plastic
V-35	35 ns	25 ns	ZIP

Pin Configurations

24-Pin Plastic SOP

	μPD485505		
•			
			_
	DOUT5 10 15 DIN5		
1			
1	DOUT7 12 13 DIN7		
	83	RD-8360A	

24-Pin Plastic ZIP




Pin Identification

Symbol	Function
DINO - DIN7	Write data inputs
DOUTO - DOUT7	Read data outputs
RCK	Read clock input
RE	Read enable input
RSTR	Read address reset input
RSTW	Write address reset input
WCK	Write clock input
WE	Write enable input
GND	Ground
Vcc	+5-volt power supply



Block Diagram



Pin Functions

D_{IN0} - **D**_{IN7} (Data Inputs). New data is entered on these pins.

 $D_{OUTO} - D_{OUT7}$ (Data Outputs). These three-state outputs are used to access stored information. In a simple digital delay line application, a minimum delay of 21 clock cycles is required to move data from the input pins to the output pins.

RCK (Read Clock Input). All read cycle are executed synchronously with RCK. The states of both RSTR and RE are latched by the rising edge of RCK at the beginning of a cycle. This same edge of RCK starts internal read operation, and access time is referenced to this edge.

The internal read address increments with each RCK cycle unless \overline{RE} is high to hold the read address constant. Unless inhibited by \overline{RE} , the internal read address will automatically wrap around from 5047 to 0 and begin incrementing again.

RE (Read Enable Input). This signal controls read operation. If RE is low, all read cycles proceed. If RE is at a high level, the data outputs remain valid for that address and the internal read address stops incrementing. The state of $\overline{\text{RE}}$ is strobed by the rising edge of RCK.

RSTR (Read Address Reset Input). This signal is strobed by the rising edge of RCK and resets the internal read address to 0.

RSTW (Write Address Reset Input). Bringing this signal low resets the internal write address to 0. The state of this input is strobed by the rising edge of WCK.

WCK (Write Clock Input). All write cycles are executed synchronously with WCK. The states of both RSTW and WE are strobed by the rising edge of WCK at the beginning of a cycle, and the data inputs are strobed by the rising edge of WCK at the end of a cycle.

The internal write address increments with each WCK cycle unless \overline{WE} is at a high level to hold the write address constant. Unless inhibited by \overline{WE} , the internal write address will automatically wrap around from 5047 to 0 and begin incrementing again.

WE (Write Enable Input). This input is similar to RE but controls write operation. If WE is at a high level, no data is written to storage cells and the write address does not increment. The state of WE is strobed by the rising edge of WCK.

18a

Operation

Reset Cycle. The μ PD485505 requires the initialization of internal circuits using the RSTW/RSTR reset signals before starting operation as a time axis converter or a digital delay line.

A reset cycle can be executed at any time and does not depend on the state of RE or WE. However, RSTW and RSTR must satisfy required setup and hold times as measured from the rising edges of WCK and RCK.

Write/Read Cycles. Write and read cycles are synchronized to their respective WCK/RCK inputs and executed individually when WCK or RCK is high and \overline{WE} or \overline{RE} is low. Write data must satisfy setup and hold times as specified from the rising edge of WCK. New data written to a particular address is available for reading after one-half write cycle plus 500 ns (maximum).

The access time of a read cycle is measured from the rising edge of RCK by t_{AC} . Stored data is read nondestructively; data can be read repeatedly because data hold time is infinite.

Time Axis Conversion. To use the μ PD485505 as a time axis converter, write and read cycles must be controlled independently. Write and read ports must be initialized separately using the reset signals. Write cycles can then be executed in synchronization with WCK and write data can be stored sequentially from address 0 of this device. Afterward, when a read cycle is executed in synchronization with RCK, stored data can be read sequentially from address 0.

Since write and read cycles can be executed independently, data loaded at one arbitrary drive frequency can be read at another arbitrary drive frequency. In this sense, the μ PD485505 functions as a time axis converter.

Digital Delay Line. The μ PD485505 can be easily used as a digital delay line of 5048 bits or less. After the internal circuits are initialized using simultaneous RSTW/RSTR signals, write/read cycles also may be executed simultaneously by supplying the same pulse to the write (WCK) and read (RCK) clocks. Write data is always read after the full 5048-bit delay if neither write nor read operation has been inhibited. This is the essential delay line function.

If either \overline{WE} or \overline{RE} is set at a nonselected (high) level for several cycles while the other is maintained in a selected (low) level, the delay line length can differ from 5048 bits.

For example, if only $\overline{\text{WE}}$ is a set to a high level (write disable) for a small number of cycles, read cycles are executed continuously and the delay line length is large. Alternatively, if only $\overline{\text{RE}}$ is set to a high level (read disable) for a small number of cycles, write cycles are executed continuously and the delay line length is small. Note that the minimum delay line length is 21 bits (for maximum frequency operation) and the maximum is 5048 bits.

A data delay of 5048 bits or less can also be obtained by applying the $\overrightarrow{\text{RSTW}}$ and $\overrightarrow{\text{RSTR}}$ signals at different times. For example, data loaded for "m" cycles after $\overrightarrow{\text{RSTW}}$ can then be read after supplying $\overrightarrow{\text{RSTR}}$. In this case, since write data can be read from the beginning after a delay of "m" cycles, the device can be used as an m-bit digital delay line.

The RSTW/RSTR reset signals can also be simultaneously loaded at every 1H (horizontal line) period. In this case, write data loaded in the previous line cycle is read out from the beginning as read data after the reset. Therefore, a delay line length ranging from 21 to 5048 bits (depending on cycle time) can be obtained according to the length of the reset signals supplied. Refer to the timing waveform for an "n-Bit Delay Line."



Absolute Maximum Ratings

Supply voltage, V _{CC}	-0.5 to +7.0 V
Voltage on any input pin, V _I	-0.5 to V _{CC} + 0.5 V
Voltage on any output pin, V _O	-0.5 to V _{CC} + 0.5 V
Short-circuit output current, I _{OS}	20 mA
Operating temperature, T _{OPR}	0 to +70℃
Storage temperature, T _{STG}	–55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, high	VIH	2.4		V _{CC} + 0.5	V
Input voltage, low	VIL	-0.3		0.8	v
Ambient temperature	TA	0		70	°C

Capacitance

Parameter *	Symbol	Max	Unit	Pins Under Test
Input capacitance	CI	5	pF	WE, RE, WCK, RCK, RSTW, RSTR, D _{INO} - D _{IN7}
Output capacitance	Co	7	pF	D _{OUT0} - D _{OUT7}

* These parameters are sampled and not 100% tested.

DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Symbol	Min Typ	Max	Unit	Test Conditions
lcc		80	mA	
4	-10	10	μA	$V_I = 0 V$ to V_{CC} ; all other pins not under test = 0 V
lo	-10	10	μA	D_{OUT} disabled; $V_O = 0$ to 5.5 V
VOH	2.4		۷	$I_{OH} = -1 \text{ mA}$
VOL		0.4	V	I _{OL} = 2 mA
	^I cc II Io V _{OH}	lcc I _I -10 I _O -10 V _{OH} 2.4	Icc 80 I _I -10 10 I _O -10 10 V _{OH} 2.4	I _{CC} 80 mA I _I -10 10 μA I _O -10 10 μA V _{OH} 2.4 V

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 \text{ V} \pm 10\%$

		μ PD48	5505-25	μPD48	5505-35		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Access time	t _{AC}		18		25	ns	
Data-in hold time	t _{DH}	3		3		ns	
Data-in setup time	t _{DS}	7		10		ns	
Output disable time	t _{HZ}	5	18	5	25	ns	(Note 4)
Output active time	tLZ	5	18	5	25	ns	(Note 4)
Output hold time	tон	5		5		ns	
Read clock cycle time	tRCK	25		35		ns	
RCK precharge time	t _{RCP}	9		12		ns	· · · · · · · · · · · · · · · · · · ·
RCK pulse width	tRCW	9		12		ns	
Read enable hold time	tREH	3		3		ns	(Note 8)
Read enable high delay from RCK	t _{REN1}	3		3		ns	(Note 9)
Read enable low delay to RCK	t _{REN2}	7		10	1.1	ns	(Note 9)
Read enable setup time	t _{RES}	7		10		ns	(Note 8)
Read disable pulse width	tREW	0		0		ns	
Reset active hold time	t _{RH}	3		3		ns	(Note 6)
Reset inactive hold time	t _{RN1}	3		3		ns	(Note 7)
Reset inactive setup time	t _{RN2}	7		10		ns	(Note 7)
Reset active setup time	t _{RS}	7		10		ns	(Note 6)
Read reset time	t _{RSTR}	0		0		ns	
Write reset time	tRSTW	0		0		ns	
Transition time	tŢ	3	35	3	35	ns	
Write clock cycle time	twck	25		35		ns	
WCK precharge time	twcp	9		12		ns	
WCK pulse width	twcw	9		12		ns	
Write enable hold time	tWEH	3		3		ns	(Note 8)
Write enable high delay from WCK	twen1	3		3		ns	(Note 9)
Write enable low delay to WCK	twen2	7		10	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ns	(Note 9)
Write enable setup time	t _{WES}	7		10		ns	(Note 8)
Write disable pulse width	twew	0		0		ns	

Notes:

- (1) All voltages are referenced to ground.
- (2) Input pulse rise and fall times assume $t_T = 5$ ns.
- (3) Input pulse levels = GND to 3 V. Transition times are measured between 3 V and 0 V.
- (4) This delay is measured at ± 200 mV from the steady-state voltage with the load specified in figure 1. Under any conditions, $t_{LZ} \ge t_{HZ}$.
- (5) Input timing reference levels = 1.5 V.
- (6) If either t_{RS} or t_{RH} is less than the specified value, reset operations are not guaranteed.
- (7) If either t_{RN1} or t_{RN2} is less than the specified value, internal reset operations may extend to cycles immediately preceding or following the period of desired reset operations.
- (8) If either t_{WES} or t_{WEH} (t_{RES} or t_{REH}) is less than the specified value, write (read) output disable operations are not guaranteed.
- (9) If either t_{WEN1} or t_{WEN2} (t_{REN1} or t_{REN2}) is less than the specified value, internal write (read) output disable operations may extend to cycles immediately preceding or following the period of desired disable operations.



Figure 1. Output Loads for Timing Measurements






Figure 2. Voltage Thresholds for Timing Measurements






Timing Waveforms


Write Cycle




Read Cycle



Write Reset Cycle



Read Reset Cycle






à l'in Secul


Timing Waveforms (cont)

5048-Bit Delay Line Cycle






n-Bit Delay Line Cycle 3





Timing Waveforms (cont)

n-Bit Delay Line Cycle 2




12

µPD485505

Timing Waveforms (cont)

n-Bit Delay Line Cycle 1






a de la companya de l



Timing Waveforms (cont)

Time Axis Conversion Cycle





and the second second



18h

Description

The μ PD485506 is a 5048-word by 16-bit dual-port line buffer fabricated with a silicon-gate CMOS process. The device is capable of asynchronous read and write operation at high speed, and can be used as a time axis converter or a digital delay line of up to 5048 bits (21 bits minimum at maximum frequency).

Applications include image processing in facsimile machines, plain paper copiers, video systems, and other optical scanners; time base correction in video playback systems; and data communication buffering in multiprocessor systems and local area networks.

Features

- □ 5048-word x 16-bit or 10,096-word x 8-bit organization
- Fully static operation; data hold time = infinity
- Dual-port operation
- Image processing and data communications applications
- Asynchronous and simultaneous reading/writing
- IH (5048-bit) delay line capability for 5048 x 16-bit mode
- IH (10,096-bit) delay line capability for 10,096 x 8bit mode
- TTL-compatible inputs and outputs
- Three-state outputs
- Single +5-volt power supply
- 44-pin plastic TSOP (400-mil)

Ordering Information

Part No.	Cycle Time (min)	Read Access Time (max)	Package
µPD485506G5-25	25 ns	18 ns	44-pin plastic
G5-35	35 ns	25 ns	TSOP

Pin Configurations

44-Pin Plastic TSOP


	μ PD48550 6		
	1 ₀	44 DIN0	
	2	43 🟳 DIN1	
	3	42 🗘 D _{IN2}	
	4	41 🛛 D _{IN3}	
	5	40 🗆 D _{IN4}	
	6	39 🗆 D _{IN5}	
	7	38 🗆 D _{IN6}	
	8	37 DIN7	
	9	36 🗆 WE	
REC	10	35 🖾 MD	
	11	34 🗘 GND	
	12	33 🗇 RSTW	
RCK 🗆	13	32 🛛 WCK	
vcc 다	14	31 🟳 V _{CC}	
	15	30 🗆 D _{IN8}	
	16	29 🗅 D _{IN9}	
	17	28 D DIN10	
	18	27 DIN11	
	19	26 D DIN12	
	20	25 🗅 DIN13	
	21	24 🗆 D _{IN14}	
	22	23 D DIN15	
			83RD-8368A

Pin Identification

Symbol	Function	
DINO - DIN15	Write data inputs	
DOUTO - DOUT15	Read data outputs	
MD	Mode set input	
ŌĒ	Output enable	
RCK	Read clock input	
RE	Read enable input	
RSTR	Read address reset input	
RSTW	Write address reset input	
WCK	Write clock input	
WE	Write enable input	
GND	Ground	
Vcc	+5-volt power supply	



Block Diagram



Pin Functions

 \mathbf{D}_{IN0} - \mathbf{D}_{IN15} (Data Inputs). New data is entered on these pins.

D_{OUT0} - **D**_{OUT15} (**Data Outputs**). These three-state outputs are used to access stored information. In a simple digital delay line application, a minimum delay of 21 clock cycles is required to move data from the input pins to the output pins.

MD (Mode Set Input). The level of this signal gives the operation mode. A low level enables 5048-word by 16-bit memory configuration with $D_{IN0} - D_{IN15}$ and $D_{OUT0} - D_{OUT15}$. On the other hand, a high level enables 10,096-word by 8-bit memory configuration with $D_{IN0} - D_{IN7}$ and $D_{OUT0} - D_{OUT7}$. This signal is latched by the rising edge of WCK (RCK) when RSTW (RSTR) is low level. Mode setting can be done Write/Read separately.

OE (Output Enable Input). This signal controls output operation. The state of \overline{OE} is latched by the rising edge of RCK. If \overline{OE} is at a high level, the data outputs become high impedance.

RCK (Read Clock Input). All read cycle are executed synchronously with RCK. The states of $\overrightarrow{\text{RSTR}}$, $\overrightarrow{\text{RE}}$, and $\overrightarrow{\text{OE}}$ are latched by the rising edge of RCK at the

beginning of a cycle. This same edge of RCK starts internal read operation, and access time is referenced to this edge.

The internal read address increments with each RCK cycle unless \overline{RE} is high to hold the read address constant. Unless inhibited by \overline{RE} , the internal read address will automatically wrap around from 5047 to 0 or 10,095 to 0 and begin incrementing again.

RE (Read Enable Input). This signal controls read operation. If \overline{RE} is low, all read cycles proceed. If \overline{RE} is at a high level, the data outputs remain valid for that address and the internal read address stops incrementing. The state of \overline{RE} is strobed by the rising edge of RCK.

RSTR (Read Address Reset Input). This signal is latched by the rising edge of RCK and resets the internal read address to 0.

RSTW (Write Address Reset Input). Bringing this signal low resets the internal write address to 0. The state of this input is latched by the rising edge of WCK.

WCK (Write Clock Input). All write cycles are executed synchronously with WCK. The states of both RSTW and WE are latched by the rising edge of WCK at the beginning of a cycle, and the data inputs are latched by the rising edge of WCK at the end of a cycle.

The internal write address increments with each WCK cycle unless \overline{WE} is at a high level to hold the write address constant. Unless inhibited by \overline{WE} , the internal write address will automatically wrap around from 5047 to 0 (5048-word by 16-bit mode) or 10,095 to 0 (10,096-word by 8-bit mode) and begin incrementing again.

WE (Write Enable Input). This signal controls write operation. If WE is at a high level, no data is written to storage cells and the write address does not increment. The state of WE is latched by the rising edge of WCK.

Operation

Reset Cycle. The μ PD485506 requires the initialization of internal circuits using the RSTW/RSTR reset signals before starting operation as a time axis converter or a digital delay line.

A reset cycle can be executed at any time and does not depend on the state of \overrightarrow{OE} , \overrightarrow{RE} , or \overrightarrow{WE} . However, \overrightarrow{RSTW} and \overrightarrow{RSTR} must satisfy required setup and hold times as measured from the rising edges of WCK and RCK.

Write/Read Cycles. Write and read cycles are synchronized to their respective WCK/RCK inputs when \overline{WE} or \overline{RE} is low. Write data must satisfy setup and hold times as specified from the rising edge of WCK. New data written to a particular address is available for reading synchronously with the RCK clock after one-half write cycle plus 500 ns (maximum).

The access time of a read cycle is measured from the rising edge of RCK by t_{AC} . Stored data is read nondestructively; data can be read repeatedly because data hold time is infinite.

Time Axis Conversion. To use the μ PD485506 as a time axis converter, write and read cycles must be controlled independently. Write and read ports must be initialized separately using the reset signals. Write cycles can then be executed in synchronization with WCK and write data can be stored sequentially from address 0 of this device. Afterward, when a read cycle is executed in synchronization with RCK, stored data can be read sequentially from address 0.

Since write and read cycles can be executed independently, data loaded at one arbitrary drive frequency can be read at another arbitrary drive frequency. In this sense, the μ PD485506 functions as a time axis converter.

Digital Delay Line. The μ PD485506 can be easily used as a digital delay line of 5048 bits in the case of 5048-word by 16-bit mode or 10,096 bits in the case of 10,096-word by 8-bit mode. After the internal circuits are initialized using simultaneous RSTW/RSTR signals, write/read cycles also may be executed simultaneously by supplying the same pulse to the write (WCK) and read (RCK) clocks. Write data is always read after the full 5048-bit or 10,096-bit delay if neither write nor read operation has been inhibited. This is the essential delay line function.

If either $\overline{\text{WE}}$ or $\overline{\text{RE}}$ is set at a disabled (high) level for several cycles while the other is maintained in a selected (low) level, the delay line length can differ from 5048 bits or 10,096 bits. For example, if only $\overline{\text{WE}}$ is set to a high level (write disable) for a small number of cycles, read cycles are executed continuously and the delay line length is large . Alternatively, if only $\overline{\text{RE}}$ is set to a high level (read disable) for a small number of cycles, write cycles are executed continuously and the delay line length is small. Note that the minimum delay line length is 21 bits (for maximum frequency operation) and the maximum is 5048 bits or 10,096 bits.

A data delay of 5048 bits or less or 10,096 bits or less can also be obtained by applying the RSTW and RSTR signals at different times. For example, data loaded for "m" cycles after RSTW can then be read after supplying RSTR. In this case, since write data can be read from the beginning after a delay of "m" cycles, the device can be used as an m-bit digital delay line.

The RSTW/RSTR reset signals can also be simultaneously loaded at every 1H (horizontal line) period. In this case, write data loaded in the previous line cycle is read out from the beginning as read data after the reset. Therefore, a delay line length ranging from 21 to 5048 bits (or 10,096 bits) in the case of 25-ns cycle time and from 15 to 5048 bits (or 10,096 bits) in the case of 35-ns cycle time can be obtained according to the length of the reset signals supplied. Refer to the timing waveform for an "n-Bit Delay Line."

Mode Set Cycle. The μ PD485506 has a capability of changing the memory configuration by judging the MD level latched by the rising edge of RCK/WCK at the Reset cycle (RSTR/RSTW is low). If MD level is low, the memory is set to the 5048-word by 16-bit configuration, and if MD level is high, it is set to the 10,096-word by 8-bit configuration. The write mode set and read mode set can be done separately.



Absolute Maximum Ratings

Supply voltage, V _{CC}	-0.5 to +7.0 V
Voltage on any input pin, Vi	-0.5 to V _{CC} + 0.5 V
Voltage on any output pin, V _O	-0.5 to V _{CC} + 0.5 V
Short-circuit output current, I _{OS}	20 mA
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, high	VIH	2.4		V _{CC} + 0.5	v
Input voltage, low	VIL	-0.3		0.8	v
Ambient temperature	TA	0		70	°C

Capacitance

$T_A = 25^{\circ}C; V_{CC}$;= +5.0 V	±10%; f = 1	MHz
-----------------------------	-----------	-------------	-----

Parameter *	Symbol	Max	Unit	Pins Under Test
Input capacitance	Ci	7	pF	WE, RE, WCK, RCK, MD RSTW, RSTR, D _{IN0} - D _{IN15} . OE
Output capacitance	Co	7	pF	D _{OUT0} - D _{OUT15}

* These parameters are sampled and not 100% tested.

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Write/read cycle operating current	lcc			140	mA	
Input leakage current	4	-10		10	μA	$V_I = 0 V$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	lo de	-10		10	μA	D _{OUT} disabled; V _O = 0 to 5.5 V
Output voltage, high	VOH	2.4			٧	l _{QH} = -1 mA
Output voltage, low	VOL			0.4	v	I _{OL} = 2 mA

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD485506-25		μPD485506-35			4
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Access time	tAC		18		25	ns	
Data-in hold time	t _{DH}	3		3		ns	
Data-in setup time	t _{DS}	7		10		ns	
Output disable time	t _{HZ}	5	18	5	25	ns	(Note 4)
Output disable time at the mode change	tHZM	5	18	5	25	ns	(Note 4)
Output active time	ίLz	5	18	5	25	ns	(Note 4)
Output active time at the mode change	tLZM	5	18	5	25	ns	(Note 4)
Mode set time	t _{MD}	0		0		ns	(Note 10)
Mode set hold time	t _{MH}	10	······································	10		ns	(Note 10)
Mode set setup time	t _{MS}	20		20		ns	(Note 10)
Output enable hold time	tOEH	3		3	,	ns	(Note 8)
Output enable high delay from RCD	^t OEN1	3		3		ns	(Note 9)

AC Characteristics (cont)


		μPD48	5506-25	μPD48	5506-35		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Output enable low delay to RCK	tOEN2	7		10		ns	(Note 9)
Output enable setup time	tOES	7		10		ns	(Note 8)
Output disable pulse width	tOEW	0	<u></u>	0		ns	
Output hold time	t _{OH}	5		5		ns	
Read clock cycle time	t _{RCK}	25		35		ns	
RCK precharge time	t _{RCP}	9		12		ns	
RCK pulse width	tRCW	9		12		ns	
Read enable hold time	t _{REH}	3		3		ns	(Note 8)
Read enable high delay from RCK	t _{REN1}	3		3		ns	(Note 9)
Read enable low delay to RCK	t _{REN2}	7		10		ns	(Note 9)
Read enable setup time	t _{RES}	7		10		ns	(Note 8)
Read disable pulse width	tREW	0		0		ns	
Reset active hold time	t _{RH}	3		3		ns	(Note 6)
Reset inactive hold time	t _{RN1}	3		3		ns	(Note 7)
Reset inactive setup time	t _{RN2}	7		10		ns	(Note 7)
Reset active setup time	t _{RS}	7		10		ns	(Note 6)
Read reset time	t _{RSTR}	0		0		ns	
Write reset time	tRSTW	0		0		ns	
Transition time	tŢ	3	35	3	35	ns	
Write clock cycle time	twck	25		35		ns	
WCK precharge time	twcp	9		12		ns	
WCK pulse width	twcw	9		12		ns	······································
Write enable hold time	tWEH	3		3		ns	(Note 8)
Write enable high delay from WCK	twen1	3		3		ns	(Note 9)
Write enable low delay to WCK	twen2	7		10		ns	(Note 9)
Write enable setup time	twes	7		10		ns	(Note 8)
Write disable pulse width	twew	0		0		ns	-


Notes:

- (1) All voltages are referenced to ground.
- (2) Input pulse rise and fall times assume $t_T = 5$ ns.
- (3) Input pulse levels = GND to 3 V. Transition times are measured between 3 V and 0 V.
- (4) This delay is measured at ±200 mV from the steady-state voltage with the load specified in figure 1. Under any conditions, t_{LZ} ≥ t_{HZ} and t_{LZM} ≥ t_{HZM}.
- (5) Input timing reference levels = 1.5 V.
- (6) If either t_{RS} or t_{RH} is less than the specified value, reset operations are not guaranteed.
- (7) If either t_{BN1} or t_{BN2} is less than the specified value, internal reset operations may extend to cycles immediately preceding or following the period of desired reset operations.


- (8) If either t_{WES}, t_{WEH}, t_{OES} or t_{OEH} (t_{RES} or t_{REH}) is less than the specified value, write (read) output disable operations are not guaranteed.
- (9) If either t_{WEN1} or t_{WEN2} (t_{REN1} or t_{REN2}, t_{OEN1} or t_{OEN2}) is less than the specified value, internal write (read) output disable operations may extend to cycles immediately preceding or following the period of desired disable operations.
- (10) Mode Set signal (MD) must be input synchronously with Write Reset signal (t_{RSTW} period) or Read Reset signal (t_{RSTR} period).













Timing Waveforms



Mode Set Cycle (Write) 1


Timing Waveforms (cont)

Mode Set Cycle (Write) 2





Mode Set Cycle (Read) 3




,



Timing Waveforms (cont)


Mode Set Cycle (Read) 4



Write Cycle

-Cycle n + 1---> <-- Cycle n + 2---> Disable Cycle -Cycle n + 3---> Cycle n WCK-^tWCP WCK tWEN1 tWES tWEH tWEN2 twcw WE -twew tDH t_{DH} → t_{DH} ^tDH t_{DS} -> tos-> t_{DS}-> tps -> DIN / V(n + 1) V(n + 2) V(n) V(n + 3) Notes: [1] RSTW = VIH-[2] V = valid data. 83IH-6704B

Read Cycle (Output Operation Control)







NEC

Timing Waveforms (cont)

Write Reset Cycle




Read Reset Cycle



18h











1H Delay Line Cycle



n an she bara ta she she she

n-Bit Delay Line Cycle 1








Timing Waveforms (cont)

n-Bit Delay Line Cycle 2







μPD42532 32,768 x 8-Bit Bidirectional Data Buffer

Description

The μ PD42532 bidirectional data buffer features 32,768-word by 8-bit organization and CMOS dynamic circuitry that provides for high-speed, asynchronous, simultaneous write and read operation at a minimum cycle time of 100 ns. Two sets of write and read registers between the I/O pins and the storage cells enable all data to be parallel-transmitted as a single register group when the registers are either full or empty. The device's main application is data transmission between devices having different processing speeds, such as between a central processor and a disk.

Automatic refreshing by means of an internal capability is performed regularly for the μ PD42532—without any influence on write and read operation. A built-in arbitration circuit performs each required read, write, or refresh operation sequentially (even if transparent refreshing overlaps with the transmission of data) to simplify the device's external timing requirements.

The μ PD42532 operates from a single +5-volt power supply and is packaged in a 600-mil, 40-pin plastic DIP. Four FLAG pins, plus FULL and EMPTY pins, are provided to monitor the amount of data accumulated in storage.


The μ PD42532 is capable of bidirectional input/output by means of a port select function. Input and output pins are also supplied for cascade connection. Cascade connection allows any number of μ PD42532s to be linked together so as to expand word width and length without limit.

Features

- □ 32,768-word by 8-bit organization
- CMOS technology
- □ Single +5-volt power supply
- □ Independent, asynchronous write/read operation
- □ Bidirectional transmission of input and output data (exchange of port functions)
- □ Automatic, regular refreshing
- Internal addressing
- Flag pin monitoring of accumulated data
- □ Unlimited expansion of word width and depth (cascade connection)
- □ Retransmit (re-read) function
- □ High-speed operation
 - Access time: 50 ns maximum
 - Cycle time: 100 ns minimum
- □ 600-mil, 40-pin plastic DIP packaging

Pin Configuration

40-Pin Plastic DIP



Ordering Information

Part Number	Access Time (max)	Cycle Time (min)	Package
µPD42532C-10	50 ns	100 ns	40-pin plastic DIP



Pin Identification

Symbol	Function
DB ₀ A-DB ₇ A	Port A input/output data buses
DB ₀ B-DB ₇ B	Port B input/output data buses
RESET	Reset input
REQUEST A/REQUEST B	Port A/Port B request input
READY A/READY B	Port A/Port B ready output
EMPTY	Empty output
FLAG ₁ -FLAG ₄	Flag outputs
FULL	Full output
PS	Write/read port select input
IR	Interrupt read request input
FL/RT	First load/retransmit input
CIN	Cascade connection input
COUT	Cascade connection output
TEST	Test pin (connect to GND in system)
GND	Ground
V _{CC}	+5-volt power supply
NC	No connection

Pin Functions

DB₀A-DB₇A/DB₀B-DB₇B. These pins function as 8bit data buses for write input or read output depending on the status of the PS pin. The output drivers are three-state outputs.

RESET. This pin initializes the internal counters and pointers.

REQUEST A/REQUEST B. Depending on the status of PS, one pin corresponds to the read port and the other to the write port. To initiate a write or read cycle, the signal goes low for the respective port (if READY A or READY B is low, the corresponding REQUEST input is ignored internally). These pins can be connected to the WR and RD pins of a CPU.

READY A/READY B. Depending on the status of PS, one pin corresponds to the read port and the other to the write port. When a write or read cycle is possible, the READY signal is high for the respective port. These pins can be connected to the READY pins of a CPU or DMA controller.

EMPTY. The signal from this pin is low whenever the amount of data accumulated is exactly 0 bytes, and high in all other cases.

FLAG₁-FLAG₄. These pins reflect the amount of data accumulated in the storage array. By combining the output signals, it is possible to monitor (in 2K byte steps) data quantities of up to 32K bytes.

FULL. The signal from this pin is low when the storage cells are full of accumulated data, and high in all other cases.

PS. This pin is used to specify the direction of data transfer. When PS is high, Port A serves as the write port and Port B as the read port. When PS is low, the functions of the two ports are reversed.

IR. If the data accumulated in storage is less than 64 bytes (i.e., one register's capacity), the READY signal for the read port goes low to inhibit reading. However, forcing IR high makes it possible to read all stored data.

Read cycles are normally executed so as to maintain the stored data volume at levels above 2K bytes. If the data volume drops below 2K bytes for devices with process code K, all remaining data must be read using the interrupt read option.

FL/RT. This pin designates the lead device when multiple devices are cascade connected. It is high only for that device and low for all others. If the device is not cascaded, a low FL/RT controls the retransmit (reread) function; other than during retransmission, FL/RT must be high.


 C_{IN} . This pin is used to expand word depth and is connected to the C_{OUT} pin of the device preceding it in cascade connections. If word depth is not expanded, C_{IN} is connected to C_{OUT} of the same device.

 C_{OUT} . This pin is used to expand word depth and is connected to the C_{IN} pin of the device following it in cascade connections. If word depth is not expanded, C_{OUT} is connected to C_{IN} of the same device.

NEC

18i

Block Diagram



Operation

Reset Cycle

After power is applied to the μ PD42532, it is necessary to clear the internal counters and initialize the write and read address pointers by executing a reset cycle. A reset cycle can be executed at any time by setting the RESET pin to a high logic level. However, once this cycle is initiated, RESET, REQUEST, and FL/RT must be kept high for a minimum time of t_{SW} before the RESET signal goes low again (see waveform for "Reset Cycle"). The RESET, REQUEST, and FL/RT signals are all high at the start of a reset, except in cascade connections, in which case a high FL/RT is required only in the first stage.

After a reset, the READY signal for the write port, READY (W), is driven high to prepare for a write cycle. Subsequently, the REQUEST signal for the write port, REQUEST (W), can be set low to commence writing. A standard read cycle can be executed once data written to one of the 64-byte registers has filled that register and been transferred to the storage cells. The READY signal for the read port, READY (R), goes high to prepare for the cycle. Subsequently, the REQUEST signal for the read port, REQUEST (R), can be set low to commence reading.

Write Cycle

In a write cycle, data is written to one of two 64-byte write registers before being transferred to the storage cells. Whenever 64 bytes have been written into one register, write operation automatically shifts to the other and the contents of the first are transferred to storage. High-speed write cycles are thus executed continuously by alternating registers repeatedly. Write data must satisfy the requirements for setup and hold times as measured against the rising edge of REQUEST (W) [see waveform for "Write Cycle"].




A write cycle can be initiated any time READY (W) is high by setting REQUEST (W) low. To allow a write cycle to be executed in one port even while the other port may be executing a read cycle, READY (W) is always high after a reset, except in the following cases:


- Whenever the storage cells are full of accumulated data
- While the device is executing a forced read cycle (see Interrupt Read Cycle)
- When a retransmit operation is being performed (see Retransmit Cycle)

While READY (W) is off, the REQUEST (W) signal is ignored internally and no write cycle is executed.

Figure 1. Write Register Operation







Read Cycle

In a read cycle, data is not read directly from the storage cells but rather from one of two 64-byte read registers. After 64 bytes of data have been read from one register, read operation automatically shifts to the other and the contents of the first are subsequently replaced by data from the storage cells. High-speed read cycles are thus executed continuously by alternating registers repeatedly.

Data is output after a maximum access time of t_{AC} , measured from the falling edge of REQUEST (R). When REQUEST (R) is high or READY (R) is low, the outputs are in a state of high impedance (see waveform for "Read Cycle").

A standard read cycle can be initiated any time READY (R) is high by setting REQUEST (R) low. To allow a read cycle to be executed in one port even while the other port may be executing a write cycle, the READY (R) signal is always high, except in the following cases:

- Whenever the data accumulated is less than 64 bytes
- While a retransmit operation is being performed (see Retransmit Cycle).

While READY (R) is low, REQUEST (R) is ignored internally and no read cycle is executed.

Flags

The μ PD42532 supplies signals from the EMPTY pin, the FULL pin, and the four FLAG pins to indicate the amount of stored data in units of approximately 2K bytes. Accumulated data is reflected as the difference between the write address counter and the read address counter. Thus, if a total of 16K bytes have been read while 32K bytes have been written since the most recent reset, the amount of data in storage is 16K bytes.

The FULL and EMPTY pins are used to prevent overwriting and overreading. To control write operation on data units of register length (64 bytes), the FULL pin outputs a low signal when stored data reaches the 32,705- to 32,768-byte range. Whenever write cycles are executed continuously and the storage cells become full, REQUEST (W) is ignored and the signals of FULL and READY (W) are driven low to inhibit writing. Meanwhile if read cycles are executed and the data decreases to 32,704 bytes or less, READY (W) goes high again to enable write operation. The EMPTY pin goes low whenever stored data is exactly 0 bytes. Since standard read cycles cannot be executed if the quantity of data drops below 64 bytes, READY (R) goes low to inhibit read operation. Whenever write cycles are executed and stored data increases to 64 bytes or more, READY (R) goes high again to enable read operation.

The status of the FLAG pins depends on the internal status of the write and read address counters. These counters are incremented as data is transferred to or from the storage array. Since the logic levels of the FLAG pins reflect movement of blocks of data on a 64-byte-register basis rather than on a single-byte basis, the status indicated by these pins can be in error by a maximum of 255 bytes with respect to the actual amount of data accumulated [i.e., the sum of the write register (63 bytes), the read registers (128 bytes), and the 64 bytes currently being transferred]. This discrepancy means that two adjacent ranges of stored data, as indicated by the FLAGs, can overlap by up to 191 bytes.

The following table shows the combination of signals output from these pins.

Amount of Stored			FLAG				
Data (bytes)	FULL	EMPTY	1	2	3	4	
32705 to 32768	0	1	1	1	1	1	
30721 to 32767	1	1	<u>,</u> 1	1	1	1	
28673 to 30911	1	1	0	-1	1	1	
26625 to 28863	1 .	1	- 1	0	1	1	
24577 to 26815	1	1	0	0	1	1	
22529 to 24767	1	1	1	1	0	1	
20481 to 22719	1	1	0	1	0	- 1	
18433 to 20671	1	1	1	0	0	1	
16385 to 18623	1	1	0	0	0	1	
14337 to 16575	.1	1	1	1	1	0	
12289 to 14527	1	1	0	1	1	0	
10241 to 12479	1	. 1	1	0	1	0	
8193 to 10431	1	. 1	0	0	1	0	
6145 to 8383	1	1	1	1	0	0	
4097 to 6335	1	1	0	1	0	0	
2049 to 4287	1	1	1	0	0	0	
1 to 2239	1	1	0	0	0	0	
0	1	0	0	0	0	0	

Table 1. Stored Data as Indicated by Flag Pins

Notes:

(1) 1 = high level

(2) 0 = low level

Interrupt Read Cycle

Whenever the amount of stored data drops below 64 bytes (i.e., one register's capacity), or 2K bytes for devices with process code K, READY (R) is driven low to inhibit reading. Any data remaining in a write register can only be read by means of an interrupt (or forced) read cycle.

An interrupt read cycle can be executed by forcing the IR pin high. At this point, data is transferred from the write register to one of the read registers via the storage array, and write operation is disabled until all stored data has been read. If this cycle is initiated after READY (R) goes low, read operation will be delayed until all data has been transferred to one of the read registers.

Once the device completes reading of its last address, the EMPTY and READY (R) signals are driven low and READY (W) goes high to enable write operation again (unless a retransmit cycle has been requested). Read cycles will be executed only after 64 bytes or more have been written and transferred to storage.

Retransmit Cycle

The μ PD42532 will execute a retransmit cycle whenever a low-level pulse is applied to \overline{RT} . A retransmit cycle initializes the read address counter to starting address 0. Although retransmission can be executed at any time, $\overline{REQUEST}$ (W) and $\overline{REQUEST}$ (R) must be high before and after the low \overline{RT} signal is applied.

During this cycle, the READY signals are pulsed low to temporarily inhibit writing and reading, and the FLAG and EMPTY signals vary in accordance with the amount of data in storage. After READY (W) goes high again, the retransmit preparation cycle is complete. Write operation can resume after an extra delay to ensure stability of the FLAG and EMPTY pins. If an interrupt read signal is applied during retransmission, the interrupt read cycle is executed after termination of the retransmit cycle.

The retransmit function is only useful in systems where less than 32K bytes of data are written between resets. If a retransmit cycle is executed after more than 32K bytes are written, old data cannot be retransmitted.

Since the $\overline{\text{RT}}$ pin is multiplexed as the first load (FL) pin in cascade connections, cascaded devices cannot be used for retransmission. In single-device configuration, this pin is always high except during a retransmit cycle.



Port Select Function

The μ PD42532 is able to change the direction of data transfer according to the logical level of the signal applied to the PS pin. When a high-level input is applied to PS, Port A becomes the write port and Port B the read port. When PS is low, the functions of the two ports are reversed. While port functions are being assigned, the REQUEST signals must be kept high.

Since register and storage cell data are preserved during port selection, data written to a particular port can also be read from that same port.

Cascade Connection

The μ PD42532 can be used in a single-device, 32K by 8-bit configuration or it can be cascade connected by means of the C_{IN} and C_{OUT} pins to allow unlimited expansion of word width and length.

Single-Device Configuration. When using the μ PD42532 as a single 32K by 8-bit data buffer, connect C_{OUT} to C_{IN} and set the FL pin to a high logic level (see figure 3).

Expanded Word Width. When using multiple devices to expand word width, connect RESET, REQUEST, PS, and IR to the corresponding pins of each μ PD42532 in parallel and apply common control signals. Each C_{OUT} pin should be connected to its own C_{IN} pin (as in the single-device configuration) and a high-level input applied to each FL. The flag pins of a single μ PD42532 can be used to represent the entire system (see figure 4).

Expanded Word Length. When using multiple devices to expand word length, set a high-level input to FL of the lead μ PD42532 and a low-level input to FL of all the others. Each C_{OUT} pin should be connected to C_{IN} of the device following it; C_{OUT} on the last device should be connected to C_{IN} of the lead device. Connect RESET, REQUEST, PS, and IR to the corresponding pins of each μ PD42532 in parallel and apply common control signals.

The EMPTY, FULL, and READY pins of each device, respectively, can be ORed together by external logic. 'OR' outputs are composite EMPTY, FULL, and READY signals for all data buffers (see figure 5).

Operation. To enable operation of μ PD42532s in cascade connection, set the RESET signal(s) high to clear the internal counters and initialize the write and read address pointers. When the reset is complete, start

writing to the lead device. While data is being written to the first, all other devices output low READY signals and ignore the REQUEST signals. When write operation in the first μ PD42532 (n) reaches the last address, its C_{OUT} pin outputs a high-level signal and forces C_{IN} of the next device high. Write operation shifts to the next device in succession (n + 1). The READY (W) signal of the first device (n) is driven low, and the READY (W) signal of the succeeding device (n + 1) goes high.

If only write cycles are being executed, each data buffer outputs a low FULL signal as writing is completed for that device. At the point where the last device finishes writing to its last address, all μ PD42532s output low-level FULL and READY (W) signals. The ORed composite of these signals should be used to inhibit write operation.

If write and read cycles are being executed simultaneously, and the storage cells in the lead device are not full of accumulated data when the last device completes writing to its last address, write operation shifts to the lead μ PD42532 again. Writing continues in this manner until every data buffer is full.

Read cycles also begin with the lead device (n) and shift to the next (n + 1) once the last address has been read. When all devices have been completely emptied of data, the ORed composite of the EMPTY signals is low. If the expanded word length configuration has less than 64 bytes of data in a write register, EMPTY will not be at a low level; READY (R) will be low to indicate that standard read operation may not proceed. Forced read or dummy write cycles will be required to continue reading any accumulated data of less than 64 bytes.

Figure 3. Single-Device Configuration Block Diagram






Figure 4. Expanded Word Width Block Diagram









Absolute Maximum Ratings

Terminal voltage, V _T		
Operating temperature, T _{OPR}	0 to +70 °C	
Storage temperature, T _{STG}	-55 to +125°	
Output current, I ₀	50 mA	
Power supply voltage, V _{CC}	-1.5 to +7.0 V	

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended DC Operating Conditions

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit
Input voltage, high	ViH	2.4		V _{CC}	V
Input voltage, low	VIL	-1.0		0.8	٧

DC Characteristics

 T_{A} = 0 to +70°C; V_{CC} = +5.0 V $\pm 10\%$

Limits						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Standby supply current	I _{CC1}			20	mA	REQUEST A, B = V _{IH}
Write/read cycle supply current	ICC2			80	mA	$\begin{array}{l} t_{WC} = 100 \text{ ns}; \\ t_{RC} = 100 \text{ ns} \end{array}$
Write cycle supply current	ICC3			60	mA	$\frac{t_{WC} = 100 \text{ ns};}{\text{REQUEST (R)} = V_{IH}}$
Read cycle supply current	I _{CC4}		-	60	mA	$\frac{t_{\text{RC}} = 100 \text{ ns;}}{\text{REQUEST}} (\text{W}) = \text{V}_{\text{IH}}$
Input leakage current	h	-10		10	μA	$V_I = 0$ to V_{CC} ; other inputs = 0 V
Output leakage current	I ₀	-10		10	μA	$V_0 = 0$ to V_{CC} ; output disabled
Output voltage, high	V _{OH}	2.4			۷	$I_{OH} = -1 \text{ mA}$
Output voltage, low	Vol			0.4	۷	$I_{OL} = 4 \text{ mA}$

 $\begin{array}{l} \textbf{Capacitance} \\ \textbf{T}_{A} = 0 \text{ to } +70 \, ^{\circ}\text{C}; \, \textbf{V}_{CC} = +5.0 \, \text{V} \pm 10\% \end{array}$

		Limits				
Parameter	Symbol	Min	Тур	Max	Unit	Pins Under Test
Input capacitance	CI			10	pF	REQUEST, RESET, PS, C _{IN} , IR, FL/RT
Output capacitance	C _O			10	pF	READY, FLAG ₁ - FLAG ₄ , C _{OUT} , FULL, EMPTY
Input/output capacitance	C _{I/O}			10	рF	DB ₀ -DB ₇

AC Characteristics

AC Characteristics $T_A = 0 \text{ to } +70 \,^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$


		L	imits		
Parameter de la companya de la compa	Symbol	Min	Max	Unit	Test Conditions
Read cycle time	t _{RC}	100		ns	
REQUEST (R) pulse width	trow	50	10000	ns	(Note 5)
REQUEST (R) precharge time	t _{rop}	30		ns	
REQUEST (R) low hold time after READY (R) high	tron	50	10000	ns	(Note 6)
READY (R) low output time	tRRF		30	ns	(Note 14)
Access time	t _{AC}		50	ns	
Access time after READY (R) high	t _{ACR}		50	ns	
Output data hold time	t _{OH}	10		ns	
Output data off time	toff		40	ns	
Low-impedance output delay	tLZ	5		ns	
Low-impedance output delay after READY (R) high	t _{LZR}	0		ns	
READY (R) low time when empty	tSRR		4800 + 64 t _{WC}	ns	(Note 8)
READY (R) low time when almost empty	t _{emr}	0	4800 + 63 t _{WC}	ns	(Note 8)
Write cycle time	twc	100		ns	terreta in territoria di stati di secono di stati di secono di stati di secono di stati di secono di stati di s
REQUEST (W) pulse width	twaw	50	10000	ns	(Note 5)
REQUEST (W) precharge time	twop	30	······································	ns	
REQUEST (W) low hold time after READY (W) high	twan	50	10000	ns	(Note 6)
READY (W) low output time	twrf		30	ns	
Write data setup time	t _{DW}	30	······································	ns	
Write data hold time	t _{DH}	10		ns	
REQUEST high setup time	tORP	t _T + 30		ns	(Note 6)
READY (W) low time when full	t _{FLW}	0	3200 + 64 t _{RC}	ns	
FLAG ₁ -FLAG ₄ output times	t _{FLO}		4800	ns	
EMPTY and FULL output valid times	t _{EF0}		40	ns	
EMPTY and FULL output hold times	t _{EFH}	0		ns	
FULL output off time	t _{FOF}		3200	ns	(Note 9)
C _{OUT} output off time when read request is executed	tCOR		40	ns	
C _{OUT} output on time when write request is executed	tcow		40	ns	
C _{IN} setup time for REQUEST (R)	tCIR	10		ns	
C _{IN} setup time for REQUEST (W)	tciw	10		ns	
Reset pulse width	tsw	100		ns	
READY, FULL, and EMPTY output times after reset	tswr		80	ns	
FLAG ₁ -FLAG ₄ output times after reset	tSSF		100	ns	
REQUEST precharge hold time after reset	tswa	30		ns	
RT disable hold time after reset	tSRT	800		ns	


AC Characteristics (cont)

		Lin	nits		
Parameter	Symbol	Min	Max	Unit	Test Conditions
COUT output low time after reset	tswc	· · · · · · · · · · · · · · · · · · ·	100	ns	* .
READY (R) on time after interrupt read is executed	tFRR	0	6400	ns	(Note 7)
READY (W) off time after interrupt read is executed	t _{FWR}		50	ns	(Note 7)
READY (W) on time after interrupt read	t _{IRW}		100	ns	(Note 11)
REQUEST (W) hold time after IR input	t _{FQA}	60		ns	(Note 13)
REQUEST (W) setup time before IR input	t _{FQB}	60		ns	1
IR pulse width	t _{FW}	50	2000	ns	(Notes 4, 12, 13)
REQUEST hold time after PS input	tpaq	100		ns	
REQUEST setup time before PS input	t _{PBQ}	100		ns	
READY output time after port selection	t _{PSR}		50	ns	
RT pulse width	t _{rtw}	50	2000	ns	(Note 4)
REQUEST setup time before RT input	tBRT	60		ns	(Note 10)
REQUEST hold time after RT input	trta	60		ns	
READY (R) on time after retransmit is executed	t _{rtr}		6400	ns	(Note 7)
READY (W) on time after retransmit is executed	twrr		4800	ns	(Note 7)
READY off time after retransmit is executed	t _{RRT}		50	ns	
EMPTY and FULL output hold times after retransmit is executed	t _{fsrt}	0		ns	
EMPTY reset time after retransmit is executed	^t rte		3200	ns	
FLAG ₁ -FLAG ₄ output valid times after retransmit is executed	trtf		8000	ns	
Input transition time	tT	5	50	ns	

Notes:


- (1) All voltages are referenced to GND.
- (2) All ac measurements assume input pulse rise and fall times of 5 ns.
- (3) The input voltage reference levels for timing ratings are V_{IH} (min) and V_{IL} (max). Transition time t_T is defined between V_{IH} and V_{IL}.
- (4) IR and RT inputs cannot be applied simultaneously. A timing delay of at least 100 ns is required. See figures 6 and 7 for acceptable input methods.
- (5) The maximum pulse width of 10,000 ns applies only when the READY signal is on.
- (6) REQUEST cannot be raised to a high level during the t_{QRP} + t_{RQN} (or t_{WQN}) interval.





- (7) If an RT (IR) pulse is applied during IR (RT) operation, the RT (IR) operation is delayed until IR (RT) operation is released.
- (8) "Empty" is defined as the state where the amount of stored data is zero, and "almost empty" is defined as the state where the amount of data is 1 to 63 bytes.
- (9) t_{FOF} is defined from the rising edge of the REQUEST (R) signal when the amount of stored data reaches the prescribed value (that is, the value at which the FULL signal changes from a low level to a high level as defined in Table 1).
- (10) $t_{BRT} = 4800$ ns minimum for the devices with process code K.

Figure 7. Input timing for IR and RT: Method 2



AC Characteristics (cont)

Notes [cont]:

- (11) After all data has been read in an IR cycle for devices with process code K, always input a RESET signal to initialize the internal circuitry before proceeding to the next operation. See figure 8.
- (12) The IR signal is invalid whenever the EMPTY signal is low on devices with process code K.
- (13) If an IR input signal is applied in a cascade connection for devices with process code K, the REQUEST (W) signal must stay at a high level until all data has been read.
- (14) Read cycles are normally executed so as to maintain the stored data volume at levels above 2K bytes. If the data volume drops below 2K bytes for devices with process code K, read all of the remaining data using the interrupt read option.

Figure 8. Reset Pulse After IR Operation





Figure 9. Input Timing










Figure 11. Output Loads




Timing Waveforms

Reset Cycle






Write Cycle



μ**PD42532**

Timing Waveforms (cont)

Read Cycle




15




 $\frac{1}{2} = \frac{1}{2} \left(\frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} +$

Interrupt Read Cycle



Retransmit Cycle




17




全線 きたい コント・ロング いとうたい

Port Select Cycle





Cascade Cycle







18i

Description

The μ PD42601 silicon file is an economical mass storage device specifically designed to replace magnetic disk drives in silicon disk, solid-state recording, and system backup applications in a variety of computer systems. Organized as 1,048,576 words by 1 bit, the μ PD42601 provides a battery backup feature for enhanced system performance and a substantial savings in power consumption.

The device is capable of executing standard access or page-mode write and read cycles. Refreshing is accomplished by means of CAS before RAS refresh cycles, RAS-only refresh cycles, self-refresh cycles, or by normal read or write cycles on the 512 address combinations of A_0 through A_8 during a 32-ms period.

The μ PD42601 is uniquely suitable for battery backup systems because it requires a very low power supply current for extended periods of self-refresh operation. If ambient temperature is limited to 50 °C (max), as little as 30 μ A (max) is required to maintain all data.

The μ PD42601 is available in high-density 20-pin plastic ZIP or 26/20-pin plastic SOJ packaging.

Features


- □ 1,048,576-word by 1-bit organization
- \Box Single +5-volt ±10% power supply
- CMOS technology
- □ Low operating power: 12 mA maximum
- □ 30 µA maximum self-refresh current at 0 to 50 °C
- Read or write cycle time: 1000 ns minimum
- Page-mode cycle time: 200 ns minimum
- □ CAS before RAS refreshing
- □ 512 refresh cycles during 32-ms period
- □ Automatic self-refreshing by RAS input cycling

Ordering Information


Part Number	Page-Mode Cycle (min)	Self-Refresh Current (max, 50 °C)	Package
µPD42601LA-60	200 ns	120 µA	26/20-pin plastic SOJ
LA-60L	200 ns	30 µA	
µPD42601V-60	200 ns	120 µA	20-pin plastic ZIP
V-60L	200 ns	30 µA	

Pin Configurations

26/20-Pin Plastic SOJ



20-Pin Plastic ZIP





Pin Identification


Name	Function
A ₀ - A ₉	Address inputs
D _{IN}	Data input
D _{OUT}	Data output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
RFSH	Self-refresh control
GND	Ground
V _{CC}	+5-volt power supply
NC	No connection

Absolute Maximum Ratings

Voltage on any pin relative to GND, V _T	-1.0 to +7.0 V
Operating temperature, T _{OPR}	0 to +70 °C
Storage temperature, T _{STG}	-55 to +125 °C
Short-circuit output current, IOS	50 mA
Power dissipation, P _D	1.0 W
Supply voltage, V _{CC}	-1.0 to +7.0 V

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Block Diagram





Operation

Write and Read Operation

The μ PD42601 is capable of standard write and read operation as well as page-mode operation. The ten row address bits are set up on pins A₀ through A₉ and latched onto the chip by RAS. Subsequently, ten column address bits are set up on pins A₀ through A₉ and latched onto the chip by CAS. An appropriate write or read cycle is executed according to the logical level of WE: a high WE initiates a read cycle and low WE initiates a write cycle.

Page-mode operation may be executed by pulsing CAS repeatedly while maintaining a low RAS. The first word is accessed in the same manner as in standard write and read operation, with row addresses latched onto the chip by RAS and column addresses latched by CAS. Subsequent column addresses are accessed for each CAS cycle, repeated during a period up to the maximum RAS pulse width.

Refresh Operation

CAS before **RAS** Refreshing. This cycle may be initiated by bringing CAS low before RAS and holding it low after RAS falls. A built-in address counter makes external addressing unnecessary.

RAS-Only Refreshing. RAS-only refreshing is executed by holding CAS high as the row addresses are latched onto the chip by RAS. Using this cycle, all storage cells are refreshed by the 512 address combinations of A_0 through A_8 during a 32-ms period. Self-Refreshing. A self-refresh cycle is initiated for the addresses generated by the internal counter whenever $\overline{\text{RFSH}}$ is active low and the $\overline{\text{RAS}}$ input is cycling (see figure 1). Since the minimum required $\overline{\text{RAS}}$ cycling frequency depends on ambient temperature, power consumption will also vary with temperature as shown in the AC and DC Characteristics. For extended periods of self-refresh operation, a low supply current is required; e.g., if ambient temperature is limited to 50 °C (max), as little as 30 μ A (max) is required to maintain all data.

Recommended DC Operating Conditions

 $T_A = 0$ to +70°C; GND = 0 V

			Limits		
Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	٧
Input voltage, high	VIH	2.4		5.5	٧
Input voltage, low	VIL	-1.0		0.8	٧

Capacitance

 $T_A = 25 \,^{\circ}C; f = 1 \,\text{MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	CI1	5	рF	Address, D _{IN}
	C _{I2}	8	рF	RAS, CAS, WE, RFSH
Output capacitance	CD	7	pF	D _{OUT}

18j

DC Characteristics

$T_{A} = 0 \text{ to } +70 ^{\circ}\text{C};$	$V_{\rm CC} = +5.0 \ V \pm 10\%$
---	----------------------------------

		Limits		s		<u>,</u>
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Operating current, average	ICC1			12	mA	$\label{eq:RAS_constraints} \begin{array}{l} \overline{\text{RAS}}, \overline{\text{CAS}} \text{cycling}; \\ I_0 = 0 \text{mA}; \\ t_{\text{RC}} = t_{\text{RC}} (\text{min}) \end{array}$
Standby current	I _{CC2}			2.0	mA	$\overline{RAS} = \overline{CAS} = \overline{RFSH}$ = V _{IH}
				0.5	mA	$\label{eq:RAS} \begin{split} \overline{\text{RAS}} &= \overline{\text{CAS}} = \overline{\text{RFSH}} \\ \geq V_{CC} - 0.4; \ A_0\text{-}A_9, \\ D_{IN} \ \text{and} \ \overline{\text{WE}} \geq V_{CC} \\ - 0.4 \ \text{or} \leq 0.4 \ \text{V} \end{split}$
Operating current, RAS-only refresh, average	I _{CC3}	·		10	mA	$t_{RC} = t_{RC} (min);$ $I_0 = 0 mA$
Operating current, CAS before RAS refresh, average	ICC4			10	mA	$t_{RC} = t_{RC} (min);$ $t_0 = 0 mA$
Operating current, self-refresh mode,	I _{CC5}			30	μA	RAS cycling at 50 kHz (Notes 1, 2, 3, 4)
average				60	μA	RAS cycling at 100 kHz (Notes 1, 2, 3, 4)
				120	μA	RAS cycling at 200 kHz (Notes 1, 2, 3)
Operating current, page mode, average	I _{CC6}			12	mA	$t_{PC} = t_{PC} \text{ (min);}$ $l_0 = 0 \text{ mA}$
Input leakage current	l _{iL}	-1		1	μA	$V_{IN} = 0$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	lol	-1		1	μA	D_{OUT} disabled; $V_{OUT} = 0$ to V_{CC}
Output voltage, low	V _{OL}			0.4	۷	$I_0 = 4.2 \text{ mA}$
Output voltage, high	Voh	2.4			۷	$I_0 = -5 \text{ mA}$

Notes:

(1) When t_{FAS} ≤ 2.5 ms, I_{CC5} does not depend on the RAS clock; I_{CC5} (max) = 500 μA. When t_{FAS} ≥ 2.5 ms, I_{CC5} (max) = 500 μA in the first 2.5 ms after RFSH falls (it does not depend on the RAS clock). Subsequently, I_{CC5} is 120 μA for the μPD42601 or is as shown in the following table for the μPD42601-L.

Operating Temperature [T _A]	Clock Frequency [min]	Self-Refresh Current [max]	
0 to 50 °C	50 kHz	30 µA at 50 kHz	
0 to 60 °C	100 kHz	60 μA at 100 kHz	
0 to 70 °C	200 kHz	120 µA at 200 kHz	

(2) t_{RCF} depends on operating temperature as reflected in the table below (see figures 2 and 3).

Operating	t _{RCF} [max]			
Temperature [T _A]	μ PD42601-L	μ PD42601		
0 to 50°C	20 µs	5 µs		
0 to 60 °C	10 <i>µ</i> s	5 µs		
0 to 70°C	5 µs	5 µs		

- (3) Average power supply current required for self refreshing is measured according to the following conditions: \overline{RAS} is cycling at 50, 100 or 200 kHz; $V_{IH} \ge V_{CC} 0.4 \forall$; $V_{IL} \le 0.4 \forall$; $t_{T} \le 50 \text{ ns; } A_0$ to A_9 , D_{IN} , \overline{WE} and $\overline{CAS} = V_{CC}$ to GND; $\text{RFSH} = V_{IL}$. When $\overline{RFSH} = V_{IL} \le 0.4 \forall$; $t_{IL} \le 0.4 \forall$), the \overline{RAS} input must be cycled at or exceeding the minimum frequency requirements.
- (4) This specification applies to the μPD42601-L only. For the non-L version, I_{CC5} is 120 μA, maximum, at all T_A.

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		Li	nits			
Parameter	Symbol	Min	Max	Unit	Test Conditions	
Random read or write cycle time	t _{RC}	1000		ns	(Note 5)	
Page-mode cycle time	t _{PC}	200		ns	(Notes 5, 15)	
Access time from RAS	t _{RAC}		600	ns	(Notes 6, 7)	
Access time from CAS (falling edge)	tCAC		100	ns	(Notes 6, 8)	
Output buffer turnoff delay	toff	0	100	ns	(Note 9)	
Transition time (rise and fall)	tŢ	3	50	ns	(Notes 3, 4)	
RAS precharge time	t _{RP}	390		ns		
RAS pulse width	t _{RAS}	600	100000	ns		
RAS hold time	t _{RSH}	100		ns		
CAS pulse width	tCAS	100	10000	ns		
CAS hold time	t _{CSH}	600		ns		
RAS to CAS delay time	t _{RCD}	150	500	ns	(Note 10)	
CAS to RAS precharge time	t _{CRP}	30		ns	(Note 11)	
CAS precharge time (non-page cycle)	t _{CPN}	90		ns		
CAS precharge time (page cycle)	t _{CP}	90		ns	(Note 15)	
RAS precharge CAS hold time	t _{RPC}	0		ns		

μ**ΡD42601**

AC Characteristics (cont)

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		Lin	nits		
Parameter	Symbol	Min	Max	Unit	Test Conditions
Row address setup time	t _{ASR}	0		ns	
Row address hold time	t _{RAH}	90		ns	
Column address setup time	tasc	0		ns	
Column address hold time	t _{CAH}	90		ns	
Column address hold time referenced to RAS	t _{AR}	590		ns	
Read command setup time	t _{RCS}	0		ns	
Read command hold time referenced to RAS	t _{RRH}	75		ns	(Note 12)
Read command hold time referenced to CAS	tRCH	0		ns	(Note 12)
Write command hold time	twch	90		ns	
Write command hold time referenced to RAS	twcr	590		ns	
Write command pulse width	t _{WP}	90		ns	
Data-in setup time	t _{DS}	0		ns	(Note 14)
Data-in hold time	t _{DH}	90		ns	(Note 14)
Data-in hold ti <u>me</u> referenced to RAS	t _{DHR}	590		ns	
Write command setup time	twcs	0		ns	
CAS setup time for CAS before RAS refresh	tcsr	30		ns	
CAS hold time for CAS before RAS refresh	^t CHR	105		ns	
Refresh period	t _{REF}		32	ms	Addresses A ₀ -A ₈
Self-Refresh Cycl	e				
RFSH pulse width	t _{FAS}	810		ns	(Note 13)
RAS to RFSH delay time	t _{RFD}	100		ns	
RAS setup time to RFSH	t _{FRS}	200		ns	
RAS cycle time in self- refresh mode	tRCF	1000		ns	(Note 16)
RAS precharge time in self-refresh mode	t _{rpf}	390		ns	

	Li		nits		
Parameter	Symbol	Min	Max	Unit	Test Conditions
Self-Refresh Cyc	le (cont))			
RAS pulse width in self-refresh mode	t _{RSF}	600		ns	
RFSH to RAS delay time	t _{FRD}	100		ns	
RAS hold time in self- refresh mode	t _{FRH}	200		ns	

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up (V_{CC} = +5.0 V ±10%), followed by any eight RAS cycles, before proper device operation is achieved. RAS, CAS, and RFSH must equal V_{IH} during the initial pause.
- (3) Ac measurements assume t_T = 5 ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A = 0 to +70 °C) is assured.
- (6) Load = 2 TTL loads and 100 pF (V_{OH} = 2.4 V, V_{OL} = 0.4 V).
- (7) Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value in this table, t_{RAC} increases by the amount that t_{RCD} exceeds the value shown.
- (8) Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- (9) t_{OFF} (max) defines the time at which the output achieves the open-circuit condition and is not referenced to V_{OH} or V_{OL}.
- (10) Operation within the t_{RCD} (max) limit assures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max), access time is controlled exclusively by t_{CAC} .
- (11) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (12) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (13) When $t_{FAS} \le 2.5 \text{ ms}$, I_{CC5} does not depend on the \overline{RAS} clock; I_{CC5} (max) = 500 μ A. When $t_{FAS} \ge 2.5 \text{ ms}$, I_{CC5} (max) = 500 μ A for the first 2.5 ms after \overline{RSH} falls (it does not depend on the \overline{RAS} clock). Subsequently, I_{CC5} is 120 μ A for the μ PD42601-L. as shown in the following table for the μ PD42601-L.

Operating Temperature [T _A]	Clock Frequency [min]	Self-Refresh Current [max]
0 to 50 °C	50 kHz	30 µA at 50 kHz
0 to 60 °C	100 kHz	60 µA at 100 kHz
0 to 70°C	200 kHz	120 µA at 200 kHz

μ**PD42601**




Notes [cont]:

- (14) These parameters are referenced to the falling edge of $\overline{\text{CAS}}$ for early write cycles.
- (15) This parameter is applicable to page-mode operation.
- (16) t_{RCF} depends on operating temperature as reflected in the table below (see figures 2 and 3).

Operating	t _{RCF} [max]			
Temperature [T _A]	μPD42601-L	μ PD4260 1		
0 to 50°C	20 <i>µ</i> s	5 µs		
0 to 60°C	10 <i>µ</i> s	5 µs		
0 to 70°C	5 µs	5 µs		

Figure 1. Internal Address Generation in Self-Refresh Operation







Figure 2. Special Requirement for t_{RCF} Near Periods of Limited Standard Refresh Cycles

Figure 3. Timing Restrictions for Entering and Exiting Self-Refresh Operation



 The value for tRCF [min] is specified in AC Characteristics. The value for tRCF [max] is dependent upon temperature and shown in the table below.

	tRCF [max]		
TA	μ PD42601-L	μ PD4260 1	
50°C	20 µs	5 µs	
60°C	10 µs	5.μs	
70°C	5 μs	5 μs	

[2] When exiting self-refresh to a period of read and write operation which includes CBR refresh cycles, t_{RCF} is the delay between the last self-refresh pulse and the first CBR cycle. When entering self-refresh operation, t_{RCF} is the delay between the last CBR cycle and the first self-refresh pulse.] The built-in counter generates the refresh address in self-refresh and CBR refresh cycles. Since this address increments sequentially from the last cycle in either self-refresh or CBR operation to the first cycle in the alternate refresh mode, CBR refreshing should be used during normal read and write operation to refresh one address location every 62 μ s or less. If some other means of refreshing is used, it is necessary to do a burst refresh of all storage cells just before changing to and just after exiting self-refresh operation.




18i

83-004501B



Timing Waveforms


Read Cycle



μ**PD42601**

Timing Waveforms (cont)

Write Cycle (Early Write)




NEC

Timing Waveforms (cont)

lean - Arran e an 6 a - 50

. . . .




Page-Mode Read Cycle

μ**PD42601**

Timing Waveforms (cont)


Page-Mode Write Cycle (Early Write)



11





RAS-Only Refresh Cycle



CAS Before RAS Refresh Cycle









Description

The μ PD42641 is a fast-page, low-power dynamic RAM organized as 4,194,304 words by 1 bit and designed to operate from a single +5-volt power supply. Advanced polycide technology minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and advanced CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state output is controlled by \overline{CAS} independent of \overline{RAS} . After a valid read or read-modify-write cycle, data is held on the output by holding \overline{CAS} low. The data output is returned to high impedance by returning \overline{CAS} high. Fast-page read and write cycles can be executed by cycling \overline{CAS} .

Refreshing may be accomplished by means of a \overline{CAS} before \overline{RAS} cycle that internally generates the refresh address. Refreshing can also be accomplished by \overline{RAS} -only refresh cycles or by normal read or write cycles on the 1024 address combinations of $A_0 - A_9$ during a 16-ms refresh period.

In automatic self-refresh mode, the μ PD42641 retains data for extended time periods with very-low power consumption (30 μ A at 50°C). This feature is most useful in battery backup applications.

Features

- 4,194,304-word by 1-bit organization
- Single +5-volt power supply
- Fast-page option
- Low power dissipation
 - -Active: 90 mA
 - Standby: 1.0 mA (CMOS interface)
 - ---Self-refresh: 30 μ A (t_{RCE} = 3.2 μ s, T_A = 50°C)
- CAS before RAS refresh cycles
- Multiplexed address inputs
- On-chip substrate bias generator
- Nonlatched, three-state outputs
- Low input capacitance
- TTL-compatible inputs and outputs
- Automatic self-refreshing by RAS input cycling
- 1024 refresh cycles every 16 ms
- 26/20-pin SOJ and TSOP plastic packages (300mil)

Pin Identification

Name	Function
A ₀ - A ₁₀	Address inputs
CAS	Column address strobe
D _{IN}	Data input
DOUT	Data output
RAS	Row address strobe
WE	Write enable
GND	Ground
V _{cc}	+ 5-volt power supply
NC	No connection

Pin Configurations


26/20-Pin Plastic SOJ

μPD	42641
	26 🛛 GND
WE C 2	25 DOUT
FAS 🗖 3	24 🗖 CAS
	23 D NC
A10 🗖 5	22 🗖 Ag
A0 🗖 9	18 🗆 A8
A1 🗖 10	17 A7
A2 [] 11	16 🗖 A ₆
A3 🗖 12	15 🗖 A5
	14 🗖 A4
	83CL-888




Pin Configurations (cont)

26/20-Pin Plastic TSOP (Normal Pinouts)



				4.1
	μ PD42641			
	0	0 26 🛛 D	IN	
	Ŭ,	25 🗖 🕅	Ē	
CAS 🗖 3		24 🗇 🛱	AS	(1 - d) = 0
		23 🗖 N	0,0	$(e^{-i\omega t}e^{-i\omega t}) = \omega t$
A9 🗖 5		22 🗅 ^	10	
	9KD			
A8 - 9		18 A	0	$(\alpha_{i},\beta_{i},\beta_{i}) \in \mathbb{R}^{n}$
A7 🗖 10		17 🗖 A	1	11
A ₆ 🗖 11		16 🗖 A	2	4
A5 🗖 12	\sim	15 🏳 A	3	
A4 🗆 <u>13</u>		14 🖸 Vi	ĊĊ	
Suffix9KD in the package ider denotes reverse pinout sequence	ntifier ce.	- - -	1 1 1 1	83CL-8887A

Block Diagram



26/20-Pin Plastic TSOP (Reverse Pinouts)

18k

Ordering Information

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Package	
μPD42641LA-80L 80 ns 160 ns		160 ns	50 ns	26/20-pin plastic SOJ	
μPD42641GS-80L	80 ns	160 ns	50 ns	26/20-pin plastic TSOP (normal pinouts)	
μPD42641GSM-80L	80 ns	160 ns	50 ns	26/20-pin plastic TSOP (reverse pinouts)	

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to + 125°C
Short-circuit output current, IOS	 50 mA
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Input voltage, high	VIH	2.4	7 .	V _{CC} + 1.0	Ň.
Input voltage, low	VIL	-1.0		0.8	v
Supply voltage	Vcc	4.5	5.0	5.5	v
Ambient temperature	TA	0		+ 70	°C

Capacitance

 $T_A = 25^{\circ}C; f = 1 \text{ MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test	
Input capacitance	CII	5	pF	Address	
	C _{l2}	8	pF	RAS, CAS, WE, DIN	
Output capacitance	Co	7	рF	DOUT	

DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

$IA = 0.00 \pm 70.0$, $VCC = \pm 5.0$	0 v - 10%	1			and the second
Parameter	Symbol	Min	Max	Unit	Test Conditions
Standby current	ICC2		2.0	mA	RAS = CAS ≥ V _{IH} (min)
			1.0	mA	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 \text{ V}; \text{ Address, } D_{IN}, \overline{WE}$ $\ge V_{CC} - 0.2 \text{ V} \text{ or } \le 0.2 \text{ V}$
Input leakage current	l _{I(L)}	10	10	μA	$V_{IN} = 0 V$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	lo(L)	10	10	μA	D _{OUT} disabled; V _{OUT} = 0 V to V _{CC}
Output voltage, low	VoL		0.4	V	l _{OL} = 4.2 mA
Output voltage, high	VOH	2.4		v	$l_{OH} = -5 \text{ mA}$



AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ±10%

		μPD42641-80			
Parameter	Symbol	Min	Max	Unit	Test Conditions
Operating current, average	lcc1		90	mA	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling; t_{RC} = t_{RC} min; l_{O} = 0 mA (Note 5)
Operating current, RAS-only refresh cycle, average	I _{CC3}		90	mA	\overline{RAS} cycling; $\overline{CAS} \ge V_{IH}$; $t_{RC} = t_{RC}$ min; $I_O = 0$ mA (Note 5)
Operating current, CAS before RAS refresh cycle, average	ICC4		90	mA	$\label{eq:RAS} \begin{array}{l} \overline{\text{RAS}} \text{ cycling}; \ \overline{\text{CAS}} \text{ before } \overline{\text{RAS}}; \ t_{\text{RC}} = \ t_{\text{RC}} \text{ min}; \\ l_{\text{O}} = \ 0 \ \text{mA} \ (\text{Note 5}) \end{array}$
Operating current, fast-page cycle, average	Icce		90	mA	$\overline{RAS} \le V_{IL}$; \overline{CAS} cycling; $t_{PC} = t_{PC}$ min; $I_O = 0$ mA (Note 5)
Access time from column address	tAA		40	ns	(Notes 7, 9)
Access time from CAS precharge (rising edge)	t _{ACP}		45	ns	(Notes 7, 9)
Column address setup time	tASC	0		ns	
Row address setup time	tASR	0		ns	
Column address to WE delay time	tAWD	40		ns	(Note 16)
Access time from CAS (falling edge)	tCAC		20	ns	(Notes 7, 9)
Column address hold time	tCAH	15		ns	
CAS pulse width	tCAS	20	10,000	ns	
CAS hold time for CAS before RAS refresh cycle	tCHR	15		ns	
CAS to output in low impedance	tCLZ	0		ns	(Note 7)
CAS precharge time, fast-page cycle	t _{CP}	10		ns	
CAS precharge time, nonpage cycle	tCPN	10		ns	· · · · · · · · · · · · · · · · · · ·
CAS to RAS precharge time, read-write mode	t _{CRP1}	10		ns	(Note 12)
CAS hold time	tcsH	80		ns	
CAS setup time for CAS before RAS refresh cycle	t _{CSR}	10		ns	· · ·
CAS to WE delay	tcwp	20		ns	(Note 16)
Write command to CAS lead time	tcwL	15	-	ns	
Data-in hold time	t _{DH}	15		ns	(Note 15)
Data-in setup time	t _{DS}	0		ns	(Note 15)
Output buffer turnoff delay	tOFF	0	20	ns	(Note 10)
Fast-page cycle time	tPC	50		ns	(Note 6)
Fast-page read-modify-write cycle time	t _{PRWC}	80		ns	(Note 6)
Access time from RAS	tRAC		80	ns	(Notes 7, 8)
RAS to column address delay time	tRAD	17	40	ns	(Note 9)
Row address hold time	t _{RAH}	12		ns	
Column address lead time referenced to RAS (rising edge)	tRAL	40		ns	
RAS pulse width	tRAS	80	10,000	ns	
RAS pulse width, fast-page cycle	tRASP	80	125,000	ns	*****
Random read or write cycle time	t _{RC}	160		ns	(Note 6)
RAS to CAS delay time	tRCD	25	60	ns	(Note 11)
Read command hold time referenced to CAS	tRCH	0		ns	(Note 13)

AC Characteristics (cont)

		μPD42641-80			· · · · · · · · · · · · · · · · · · ·
Parameter	Symbol	Min	Max	Unit	Test Conditions
Read command setup time	t _{RCS}	0		ns	
Refresh period	t _{REF}		32	ms	Addresses A ₀ - A ₉
RAS hold time from CAS precharge	^t RHCP	45		ns	
RAS precharge time	t _{RP}	70		ns	
RAS precharge CAS hold time	tRPC	10		ns	
Read command hold time referenced to RAS	t _{RRH}	10		ns	(Note 13)
RAS hold time	t _{RSH}	20		ns	
Read-write cycle time	tRWC	185		ns	(Note 6)
RAS to WE delay	t _{RWD}	80		ns	(Note 16)
Write command to RAS lead time	t _{RWL}	20		ns	
Rise and fall transition time	tŢ	3	50	ns	(Note 3)
Write command hold time	twcн	15	· · ·	ns	
Write command setup time	twcs	0		ns	(Note 16)
WE hold time	twhr	15		ns	
Write command pulse width	t _{WP}	15		ns	(Note 14)
WE setup time	twsr	10		ns	

Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 µs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved. At the end of the initial power-up sequence, it is recommended that either a RAS-only refresh or a CAS before RAS refresh cycle be executed while WE ≥ V_{IH} to ensure normal operation.
- (3) AC measurements assume $t_T = 5$ ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- (5) I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC6} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range $(T_A = 0 \text{ to } + 70^\circ\text{C})$ is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF.
- (6) Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value in this table, t_{RAC} increases by the amount that t_{RCD} or t_{RAD} exceeds the value shown.
- (9) If $t_{RAD} \ge t_{RAD}$ (max), then the access time is defined by t_{AA} .
- (10) t_{OFF} (max) defines the time at which the output achieves the open-circuit condition and is not referenced to V_{OH} or V_{OL}.

- (11) Operation within the t_{RCD} (max) limit assures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than t_{RCD} (max), then access time is controlled exclusively by t_{CAC}.
- (12) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (13) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (14) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write operation, both t_{WCS} and t_{WCH} must be met.
- (15) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (16) t_{WCS}, t_{RWD}, t_{CWD}, and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data output will remain open-circuit throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the condition of the data output pin (at access time and until CAS returns to V_{IH}) is indeterminate.
- (17) A test mode may be initiated by executing a CAS before RAS refresh cycle with WE held at V_{IL}. This mode also may inadvertently be initiated during power-up because external control of the signal lines is very difficult during this period. It is therefore recommended that while WE is held at V_{IH}, either a RAS-only or CAS before RAS refresh cycle should be executed at any time after the end of the initial power-up sequence to ensure normal device operation.

Self-Refresh Cycle

 $T_{A} = 0$ to +70°C; $V_{CC} = +5.0$ V ±10%

$I_A = 0.0 + 70.0, V_{CC} = +0.0 V = 10.0$		1. A. C.			
Parameter	Symbol	Min	Max	Unit	Test Conditions
Operating current, self-refresh mode (average)	I _{CC5}		30, 60, or 90	μA	RAS cycling (Note 1, 2, 3)
CAS precharge time in CBR refresh mode	tCPC1	20		ns	
CAS precharge time from self-refresh mode to read-write mode	tCPC2	100		ns	and a second second Second second second Second second
CAS to RAS precharge time from self-refresh mode to normal read-write mode	^t CRP2	200	······································	ns	
CAS to RAS precharge time in CBR refresh mode	^t CRP3	40	-	ns	
CAS pulse width in self-refresh mode	tCSF	360		ns	(Note 1)
RAS cycle time in self-refresh mode	tRCF	360		ns	(Note 2)
CAS to RAS precharge time from self-refresh to normal read-write mode	tRPC2	100		ns	a de la seconda de la second
RAS precharge time in self-refresh mode	t _{RPF}	200		ns	
RAS pulse width in self-refresh mode	t _{RSF}	150		ns	

Notes:

 With RAS cycling at 32 kHz, when t_{CSF} ≤ 35 ms, l_{CC5} = 1.0 mA. When t_{CSF} ≥ 35 ms, l_{CC5} = 1.0 mA during the first 35 ms after the self-refresh mode set cycle is applied. Subsequently, the maximum value is as follows.

TA	Clock (min)	ICC5 (tCSF)	ICC5 (tCSF)	
0 to 50°C	32 kHz	1.5 mA (< 35 ms)	30 μA (> 35 ms)	
0 to 60°C	64 kHz	2 mA (< 18 ms)	60 µA (> 18 ms)	
0 to 70°C	128 kHz	4 mA (< 9 ms)	120 µA (> 9 ms)	

(2) The value of t_{RCF} depends on operating temperature (T_A). T_A t_{RCF} (max)

0 to 50°C		32 µs
0 to 60°C		16 μs
0 to 70°C	10.4	8 µs

(3) Average power supply current for self-refresh is measured according to the following conditions.

RAS cycling at 32, 64, or 128 kHz;

 $CAS \leq 0.2 \text{ V}; \text{WE} \geq \text{V}_{CC} - 0.2 \text{ V};$

$$V_{\rm IH} > V_{\rm CC} - 0.2 \, V; \, V_{\rm IL} < 0.2 \, V;$$

a search an the second se

 $t_T \leq 50$ ns; A₀ - A₁₀ and D_{IN} = $\underline{V_{CC}}$ to GND During self-refresh operation, the RAS input must be cycled at or exceeding the minimum frequency requirement.

- (4) When exiting self-refresh to a period of read and write operation that inloudes CBR refresh cycles, t_{RCF} is the delay between the last self-refresh cycle pulse and the first CBR cycle. When entering the self-refresh operation, t_{RCF} is the delay between the last CBR cycle and the first self-refresh pulse.
- (5) In this period of normal read/write operation, there are no CBR refresh cycles less than 1024 RAS-only refresh cycles.
- (6) The time delay between the last self-refresh pulse in one self-refresh cycle and the first self-refresh pulse in the next cycle is defined by t_{RCF} (max) when the intervening period of read and write operation meets the conditions in note 4.
- (7) The built-in counter generates the refresh address in self-refresh and CBR refresh cycles. Since this address increments sequentially from the last cycle in either self-refresh or CBR operation to the first cycle in the alternate refresh mode, CBR refreshing should be used during normal read and write operation to refresh one address location every $32 \,\mu s$ or less. If some other means of refreshing is used, a burst refresh of all storage cells is necessary just before changing to and just after exiting self-refresh operation.


NEC

µPD42641

Timing Waveforms


 $||| = \sum_{i=1}^{n} ||| = \sum_{i=1}^{n} || = \sum_{i=1}^{n} ||$

Read Cycle





Early Write Cycle






µPD42641

Timing Waveforms (cont)


Late Write Cycle





the feedback of the first state


Read-Write/Read-Modify-Write Cycle



µPD42641


Timing Waveforms (cont)

Fast-Page Read Cycle




11

Fast-Page Early Write Cycle



Fast-Page Read-Write/Read-Modify-Write Cycle




13




Hidden Refresh Cycle


and a strain with the second strain strain strain strain strains







CAS Before RAS Refresh Cycle









and the second second


Self-Refresh Cycle




Normal Refresh/Self-Refresh Timing



Self-Refresh Mode Set Cycle



Timing Waveforms (cont)





the second second second second



Description

The μ PD42644 is a fast-page, low-power dynamic RAM organized as 1,048,576 words by 4 bits and designed to operate from a single +5-volt power supply. Advanced polycide technology minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by CAS independent of $\overrightarrow{\text{RAS}}$. After a valid read or read-modify-write cycle, data is held on the outputs by maintaining $\overrightarrow{\text{CAS}}$ low. Data outputs return to high impedance when $\overrightarrow{\text{CAS}}$ goes high. Fast-page read and write cycles can be executed by cycling $\overrightarrow{\text{CAS}}$.

Refreshing may be accomplished by means of a CAS before RAS cycle that internally generates the refresh address. Refreshing may also be accomplished by means of RAS-only refresh cycles or by normal read or write cycles on the 1,024 address combinations of $A_0 - A_9$ during a 16-ms refresh period.


A low-power self-refresh cycle allows the μ PD42644 to retain data for extended periods of time with very low power consuption (30 μ A at 50°C). This feature allows the μ PD42644 to be used in battery backup applications with greater savings in power consumption.

Features


- 1,048,576 by 4-bit organization
- □ Single +5-volt power supply
- Fast-page option
- Low power dissipation
 - --- 90 mA active
 - 1.0 mA standby (CMSO interface)
 - <u>-30 μ A self-refresh (t_{RCF} = 32 μ s, T_A = 50°C)</u>
- CAS before RAS refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Automatic self-refreshing by RAS input cycling
- Nonlatched, three-state outputs
- Low input capacitance
- 1024 refresh cycles every 16 ms
- 26/20-pin plastic SOJ (300 mil), 20-pin plastic ZIP, and 26/20-pin plastic TSOP packaging

Pin Configurations

26/20-Pin Plastic SOJ




26/20-Pin Plastic TSOP (Normal Pinouts)





Pin Configurations (cont)

26/20-Pin Plastic TSOP (Reverse Pinouts)



Pin Identification

Name	Function					
A ₀ - A ₉	Address inputs					
1/01 - 1/04	Data inputs and outputs					
CAS	Column address strobe					
OE	Output enable					
RAS	Row address strobe					
WE	Write enable					
GND	Ground					
Vcc	+5-volt power supply					

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V		
Operating temperature, T _{OPR}	0 to +70°C		
Storage temperature, T _{STG}	-55 to +125°C		
Short-circuit output current, IOS	50 mA		
Power dissipation, P _D	1.0 W		

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Input voltage, high	VIH	2.4		V _{CC} + 1.0	٧
Input voltage, low	VIL	-1.0		0.8	٧
Supply voltage	Vcc	4.5	5.0	5.5	. V
Ambient temperature	TA	0		70	°C

Capacitance


T _A =	25°C;	f =	1	MHz	
------------------	-------	-----	---	-----	--

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C _{I1}	5	pF	Addresses
	C _{l2}	8	pF	RAS, CAS, WE, OE
Input/output capacitance	Co	7	pF	1/0 ₁ - 1/0 ₄

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Standby current	lcc2			2.0	mA	$\overline{RAS} = \overline{CAS} \ge V_{IH}$ (min); $I_0 = 0$ mA
				1.0	mA	$\label{eq:rescaled} \begin{array}{l} \overline{\text{RAS}} = \overline{\text{CAS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{ A}_0 - \text{A}_9, \text{ I/O and } \overline{\text{WE}} \geq \text{V}_{\text{CC}} - 0.2 \text{ or } \leq 0.2 \text{ V}; \text{ I}_{\text{I/O}} = 0 \text{ mA} \end{array}$
Input leakage current	Ι _{1(L)}	-10		10	μA	$V_{IN} = 0 V$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	lo(L)	-10		10	μA	D _{OUT} disabled; V _{OUT} = 0 V to V _{CC}
Output voltage, low	VOL			0.4	v	$I_{OL} = 4.2 \text{ mA}$
Output voltage, high	V _{OH}	2.4			v	l _{OH} = -5 mA



Block Diagram





Ordering Information

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Power Option	Package
µPD42644LA-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic SOJ (300 mil)
µPD42644GS-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic TSOP (normal pinouts)
µPD42644GSM-80L	80 ns	160 ns	50 ns	Standard	26/20-pin plastic TSOP (reverse pinouts)
AC Characteristi	CS .				

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ±10%

		-80			-10		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Operating current, average	ICC1		90		80	mA	$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling; $t_{\text{RC}} = t_{\text{RC}}$ min; $l_{\text{O}} = 0$ mA (Note 5)
Operating current, RAS-only refresh cycle, average	Icc3		90		80	mA	$ \overline{\text{RAS}} \text{ cycling; } \overline{\text{CAS}} \ge V_{\text{IH}}; t_{\text{RC}} = t_{\text{RC}} \text{ min; } t_{\text{O}} $ $ = 0 \text{ mA (Note 5)} $
Operating current, CAS before RAS refresh cycle, average	ICC4		90		80	mΑ	$\label{eq:RAS} \overrightarrow{\text{RAS}} \text{ cycling; } \overrightarrow{\text{CAS}} \text{ before } \overrightarrow{\text{RAS}} \text{; } \textbf{t}_{\text{RC}} = \textbf{t}_{\text{RC}} \\ \text{min; } \textbf{l}_{\text{O}} = \textbf{0} \text{ mA} \text{ (Note 5)} \\ \end{aligned}$
Operating current, self-refresh	I _{CC5}		30		30	μA	RAS cycling at 32 kHz (Notes 16, 17, 18)
mode, average			60		60	μA	RAS cycling at 64 kHz (Notes 16, 17, 18)
			120		120	μA	RAS cycling at 128 kHz (Notes 16, 17, 18)
Operating current, fast-page cycle, average	I _{CC6}		90		60	mA	$\overline{\text{RAS}} \le V_{\text{IL}}; \overline{\text{CAS}} \text{ cycling}; t_{\text{PC}} = t_{\text{PC}} \text{ min}; l_{\text{O}} = 0 \text{ mA} \text{ (Note 5)}$
Access time from column address	tAA		40		50	ns	(Notes 3, 4, 7, 8)
Access time from CAS precharge (rising edge)	^t ACP		45		55	ns	(Notes 3, 4, 7, 8)
Column address setup time	tASC	0		0		ns	
Row address setup time	tASR	0		0		ns	
Column address to WE delay time	tAWD	65		80		ns	(Note 14)
Access time from CAS (falling edge)	^t CAC		20		25	ΠS	(Notes 3, 4, 7, 8)
Column address hold time	t _{CAH}	15		20		ns	
CAS pulse width	tCAS	20	10,000	25	10,000	ns	
CAS hold time for CAS before RAS refresh cycle	^t CHR	15		20		ns	
CAS to output in low impedance	tCLZ	0		0		ns	(Notes 4, 7)
CAS precharge time, fast-page cycle	t _{CP}	10		15		ns	
CAS precharge time, nonpage cycle	^t CPN	10		10		ns	
CAS to RAS precharge time	tCRP1	10		10		ns	(Note 10)
CAS hold time	tCSH	80		100		ns	
CAS setup time for CAS before RAS refresh cycle	t _{CSR}	10		10		ns	
CAS to WE delay	tcwD	45		55		ns	(Note 14)
Contraction of the second s							

			-80		-10		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Write command to CAS lead time	tCWL	15		20		ns	and the state of the
Data-in hold time	t _{DH}	15		20		ns	(Note 13)
Data-in setup time	t _{DS}	0		0		ns	(Note 13)
Access time from OE	tOEA		20		25	ns	(Notes 3, 4, 7, 8)
OE delay data time	tOED	20		25		ns	
OE command hold time	t _{OEH}	0		0		ns	
OE to inactive setup time	tOES	0		0	2.11	ns	
Output turnoff delay from OE	tOEZ	0	20	0	25	ns	(Note 9)
Output buffer turnoff delay	tOFF	0	20	0	25	ns	(Note 9)
OE to output in low-Z	toLZ	0		0		ns	(Notes 6, 7)
Fast-page cycle time	tPC	50		60		ns	(Note 6)
Fast-page read-modify-write cycle time	^t PRWC	100		120		ns	(Note 6)
Access time from RAS	tRAC		80		100	ns	(Notes 3, 4, 7, 8)
RAS to column address delay time	t _{RAD}	17	40	17	50	ns	(Note 8)
Row address hold time	tRAH	12		12		ns	
Column address lead time referenced to RAS (rising edge)	tRAL	40		50		ns	
RAS pulse width	tRAS	80	10,000	100	10,000	ns	
RAS pulse width, fast-page cycle	tRASP	80	125,000	100	125,000	ns	
Random read or write cycle time	^t RC	160		190		ns	(Note 6)
RAS to CAS delay time	tRCD	25	60	25	70	ns	(Note 8)
Read command hold time referenced to CAS	t _{RCH}	0		0		ns	(Note 11)
Read command setup time	tRCS	0		0		ns	
Refresh period	t _{REF}		32		16	ms	Addresses A ₀ - A ₉
RAS precharge time	t _{RP}	70		80	¥	ns	
RAS precharge CAS hold time	tRPC	10		10		ns	
Read command hold time referenced to RAS	t _{RRH}	10		10		ns	(Note 11)
RAS hold time	t _{RSH}	20		25		ns	
Read-write cycle time	tRWC	210		250		ns	(Note 6)
RAS to WE delay	tRWD	105		130		ns	(Note 14)
Write command to RAS lead time	tRWL	20		25		ns	and a second
Rise and fall transition time	tT	3	50	3	50	ns	(Note 4)
Write command hold time	twch	15		20		ns	(Note 12)
Write command setup time	twcs	0		0		ns	(Note 14)
WE hold time		15	······	20		ns	······································

181



		-80 -10		·10			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Write command pulse width	t _{WP}	15		20		ns	(Note 12)
WE setup time	twsr	10		10		ns	

Notes:

- (2) An initial pause of 100 µs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved. At the end of the initial power-up sequence, it is recommended that either a RAS-only or CAS before RAS refresh cycle be executed while WE ≥ V_{III} to ensure normal operation.
- (3) Ac measurements assume t_T = 5 ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- (5) I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during FAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A=0 to +70 °C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF (V_{OH}= 2.0 V and V_{OL}= 0.8 V).
- (8) If t_{RCD} ≤ t_{RCS} (max) and t_{RAD} ≤ t_{RAD} (max) access time is defined by t_{RAC} (max). If t_{RCD} ≥ t_{RCD} (max) access time is defined by t_{CAC} (max) and if t_{RAD} ≥ t_{RAD} (max) access time is defined by t_{AA} (max).
- (9) t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs become open-circuit and are not referenced to V_{OH} or V_{OL}.
- (10) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (12) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t_{WCS} and t_{WCH} must be met.
- (13) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (14) t_{WCS}, t_{RWD}, t_{CWD}, and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the I/O pins will remain open-circuit throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), then the cycle

is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V_{IH}) is indeterminate.

- (15) A test mode may be initiated by executing a CAS before RAS refresh cycle with WE held at V_{IL}. This mode also may inadvertantly be initiated during power-up because external control of the signal lines is very difficult during this period. It is therefore recommended that while WE is held at V_{IH}, either a RAS-only or CAS before RAS refresh cycle should be executed at any time after the end of the initial power-up sequence to ensure normal device operation.
- (16) When t_{CSF} ≤ 35 ms, l_{CC5} depends on the RAS clock; l_{CC5} (typ) = 1.5 mA. When t_{CSF} ≥ 35 ms, l_{CC5} (typ) = 1.5 mA in the first 35 ms after a self-refresh set cycle is applied (depending on the status of RAS). Subsequently, l_{CC5} is 120 µA or as shown in the following table for the -L version.

Operating Temperature (T _A)	Clock Frequency (min)	Self-Refresh Cúrrent (max)
0 to 50°C	32 kHz	30 µA at 32 kHz
0 to 60°C	64 kHz	60 µA at 64 kHz
0 to 70°C	128 kHz	120 µA at 128 kHz

(17) t_{RCF} depends on operating temperature as reflected in the table below:

Operating Temperature (T _A)	t _{RCF} (max
0 to 50°C	32 µs
0 to 60°C	16 µs
0 to 70°C	8 µs

(18) Average power supply current required for self-refreshing is measured according to the following conditions: RAS is cycling at 32, 64 or 128 kHz; CAS ≤ 0.2V; WE ≥ V_{CC} - 0.2 V; V_{IH} > V_{CC} - 0.2 V; V_{IL} < 0.2 V; t_T ≤ 50 ns; A₀ - A₉ and I/O = V_{CC} to GND. During self-refresh operation, the RAS input must be cycled at or exceeding the minimum frequency requirements.

⁽¹⁾ All voltages are referenced to GND.

Self-Refresh Cycle

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Max	Unit	Test Conditions
CAS pulse width in self-refresh operation	tCSF	360		ns	(Note 1)
RAS cycle time in self-refresh operation	tRCF	360	(Note 2)	ns	
RAS precharge time in self-refresh operation	t _{RPF}	200		ns	
RAS pulse width in self-refresh operation	t _{RSF}	150	1000	ns	
CAS to RAS precharge time from self-refresh operation to normal read/write operation	tCRP2	200		ns	
CAS setup time for self-refresh operation	t _{CSR2}	10		ns	
CAS to RAS precharge time CAS before RAS refresh operation	tCRP3	40		ns	
CAS precharge time in CAS before RAS refresh operation	tCPC	20		ns	
CAS to RAS precharge time from self-refresh operation to normal read/write operation	trpc2	100		ns	

Notes:

(1) When t_{CSF} ≤ 35 ms, l_{CC5} depends on the RAS clock; l_{CC5} (typ) = 1.5 mA. When t_{CSF} ≥ 35 ms, l_{CC5} (typ) = 1.5 mA in the first 35 ms after a self-refresh set cycle is applied (depending on the status of RAS). Subsequently, l_{CC5} is 120 µA or as shown in the following table for the -L version.

Operating Temperature (T _A)	Clock Frequency (min)	Self-Refresh Current (max)		
0 to 50°C	32 kHz	30 µA at 32 kHz		
0 to 60°C	64 kHz	60 µA at 64 kHz		
0 to 70°C	128 kHz	120 µA at 128 kHz		

(2) The value for t_{RCF} (min) is specified in AC Characteristics. The value for t_{RCF} (max) is dependent upon temperature as shown in the table below:

Operating Temperature (T _A)	t _{RCF} (max)
0 to 50°C	32 µs
0 to 60°C	16 µs
0 to 70°C	8 µs


- (3) When exiting <u>self-refresh</u> to <u>a period</u> of read and write operation that includes CAS before RAS refresh cycles, t_{RCR} is delayed <u>between</u> the last self-refresh cycle pulse and the first CAS before RAS cycle. When <u>entering self-refresh</u> operation, t_{RCF} is the delay between the last CAS before RAS cycle and the first self-refresh pulse.
- (4) In this <u>period</u> of normal read/write operation, <u>there</u> are no CAS before RAS refresh cycles or less than 1024 RAS-only refresh cycles.
- (5) The time delay beetween the last self-refresh pulse in one self-refresh cycle and the first self-refresh pulse in the next cycle is defined by t_{RCF} (max) when the intervening period of read and write operation meets the conditions in note 3.
- (6) The bullt-in counter generates the refresh address in self-refresh and CAS before RAS refresh cycles. Since this address increments sequentially from the last cycle in either self-refresh or CAS before RAS operation to the first cycle in the alternate refresh mode, CAS before RAS refreshing should be used during normal read and write operation to refresh one address location every 32 μ s or less. If some other means of refreshing is used, it is necessary to execute a burst refresh of all storage cells just before changing to and just after exiting self-refresh operation.

181



Timing Waveforms

Read Cycle






µPD42644

181


and the second second second

Early Write Cycle






Late Write Cycle





Timing Waveforms (cont)

Read-Write/Read-Modify-Write Cycle




11

a the state of the second state of the

NEC

Fast-Page Read Cycle




NEC

µPD42644

Timing Waveforms (cont)

an a seis a chuire.


Fast-Page Early Write Cycle



13




Fast-Page Late Write Cycle



Timing Waveforms (cont)

Fast-Page Read-Write/Read-Modify-Write Cycle




NEC

Timing Waveforms (cont)

and the second states of the A

Hidden Refresh Cycle


2. 17. 1973年,1993年,1993年,1993年,1993年,1993年,1996年,1993年,1993年,1993年,1993年,1993年,1993年,1993年,1993年,1993年,1993年,19






Timing Waveforms (cont)


RAS-Only Refresh Cycle




CAS Before RAS Refresh Cycle








Self-Refresh Cycle with RAS Cycling




Timing Waveforms (cont)

CAS Before RAS Followed by Self-Refresh Cycle



Self-Refresh Set Cycle




NEC

Timing Waveforms (cont)

and the state of the second second

Self-Refresh Set Cycle

and the constraint was supported and the support



NEC Electronics Inc.

Description

The μ PD481440 is a fast-page memory with optional extended data output, organized as 262,144 words by 16 bits and designed to operate from a single +5-volt power supply. This graphics memory also incorporates powerful functions useful in video sytems, including write-per-bit, flash write, and block write. Advanced polycide technology using stacked capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A singletransistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negativevoltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by $\overrightarrow{\text{RAS}}$, $\overrightarrow{\text{CAS}}$, and $\overrightarrow{\text{OE}}$. After a valid read, data is latched on the rising edge of $\overrightarrow{\text{CAS}}$ and remains valid until the next falling edge of $\overrightarrow{\text{CAS}}$. Data out will transition to the high-impedance state when both $\overrightarrow{\text{RAS}}$ and $\overrightarrow{\text{CAS}}$ or $\overrightarrow{\text{OE}}$ are inactive.

Word writing $(I/O_1 - I/O_{16})$, upper byte writing $(I/O_9 - I/O_{16})$, and lower byte writing $(I/O_1 - I/O_8)$ are all possible using UWE and LWE. If either UWE or LWE goes low during an early write cycle, all data outputs remain in high impedance. UWE or LWE going low causes a byte write cycle, while bringing both UWE and LWE low at the same time will result in a word write cycle. UWE and LWE and LWE low at LWE cannot be staggered within the same write cycle.

Refreshing may be accomplished by a CAS before RAS cycle that internally generates the refresh address. Refreshing may also be accomplished by RAS-only refresh cycles or by normal read or write cycles on the 512 address combinations of $A_0 - A_8$ during an 8-ms refresh period.

Features

- 262,144 by 16-bit organization
- Single +5-volt power supply
- Fast-page option with extended data output
- Byte write control with UWE and LWE
- Persistent and nonpersistent write-per-bit option, which provides I/O masking for 16 I/O's
- Block write option with write-per-bit control and column mask function
- Flash write option with byte masking control
- Low power dissipation

- CAS before RAS refreshing
- TTL-compatible inputs and outputs
- Low input capacitance
- 512 refresh cycles every 8 ms
- □ 40-pin plastic SOJ package

Pin Configurations

40-Pin Plastic SOJ

	1.5.5	μPD48144	40	
	Vcc □		40 🖾 GND	
	VO1 🗆	2	39 1 1/016	
	1/O2 []	3	38 1 1/015	
	<i>V</i> O3 ⊡	4	37 🗘 VO14	
1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	V04 ⊑	5	36 1 1/013	
	Vcc 🗆	6	35 🗖 GND	
	⊮05 ⊑	7	34 1 1/012	
	VO6 🗆	8	33 🗗 1/011	
	V07 🗆	9	32 🖵 VO10	
	√0 ₈ ⊑	10	31 🖾 1/09	
		11	30 ⊟ NC	
		12	29 🛛 DSF	
		13	28 🗆 CAS	
	RAS 🗆	14	27 0 00	
		15	26 🏳 A8	
the states of	A0 🗆	16	25 🗖 A7	
	A1 🗆	17	24 🏳 A6	
	A2 [18	23 🗖 A5	
	A3 🗆	19	22 🛛 A4	
	Vcc 🗆	20	21 GND	
				83YL-9050A

Pin Identification

Function
Address inputs
Column address strobe
Special function pin
Data inputs and outputs
Byte write enables
Output enable
Row address strobe
Ground
+5-volt power supply
No connection



Ordering Information

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Package
μPD481440LE-70	70 ns	130 ns	45 ns	40-pin plastic SOJ
LE-80	80 ns	150 ns	50 ns	

Pin Functions

 $A_0 - A_8$ (Address Inputs). These pins are multiplexed as row and column address inputs. Each of 16 data bits in the random access port corresponds to 262,144 storage cells, which means that 9-bit row addresses and 9-bit column addresses are required to decode one cell location. Row addresses are first used to select one of the 512 possible rows for a read, write, or refresh cycle.

 $I/O_1 - I/O_{16}$ (Common Data Inputs and Outputs). Each of the 16 mask bits can be individually latched at the falling edge of \overrightarrow{RAS} in any write cycle and then updated at the next falling edge of \overrightarrow{RAS} . In a read cycle, these pins serve as outputs for the selected storage cells. In a write cycle, data input on these pins is latched by the falling edge of \overrightarrow{CAS} , \overrightarrow{LWE} , or \overrightarrow{UWE} .

RAS (Row Address Strobe). This pin is functionally equivalent to a chip enable signal in that whenever it is activated, the 8192 storage cells of a selected row are sensed simultaneously and the sense amplifiers restore all data. The 9 row address bits are latched by this signal and must be stable on or before its falling edge. CAS, LWE/ UWE, and DSF are simultaneously latched to determine device operation.

CAS (Column Address Strobe). This pin serves as a chip selection signal to activate the column decoder and the input/output buffers. The 9 column address bits are latched at the falling edge of CAS.

DSF (Special Function Control). At the leading edge of RAS and CAS, the high or low level of DSF is latched to initiate one of the operations shown in table 1.

LWE/UWE (Write-Per-Bit or Masked Write Control). At the falling edge of RAS, the LWE/UWE and DSF inputs must be low and CAS high to enable the write-per-bit option.

Either LWE or UWE must be low to initiate the lower or upper byte mask function. If both are low, then a word masking operation is performed.

OE (Output Enable). At the FAS falling edge, CAS and LWE/UWE high and OE low initiate a data transfer. OE high initiates conventional read or write cycles and ontrols the output buffer in the random access port.

Addressing

The storage array is arranged in a 512-row by 512column by 16 I/O matrix whereby each of 16 data bits in the random access port corresponds to 262,144 storage cells, and 18 address bits are required to decode one cell location. Nine row address bits are set up on pins $A_0 - A_8$ and latched onto the chip by \overrightarrow{RAS} . Nine column address bits then are set up on pins $A_0 - A_8$ and latched onto the chip by \overrightarrow{CAS} .

All addresses must be stable on or before the falling edges of RAS and CAS. Whenever RAS is activated, 8192 cells on the selected row are sensed simultaneously, and the sense amplifiers automatically restore the data. CAS serves as a chip selection signal to activate the column decoder and the input and output buffers.

Random Access Port

An operation in the random access port begins with a negative transition of RAS. Both RAS and CAS have minimum pulse widths, as specified in the timing table, which must be maintained for proper device operation and data integrity. Once begun, a cycle must meet all specifications, including minimum cycle time. To reduce the number of pins, the following are multiplexed: \overline{LWE} , \overline{UWE} , I/O_n (n = 1 through 16).

Read Cycle. A read cycle is executed by activating RAS, CAS, and \overline{OE} and by maintaining LWE/UWE high (inactive) while CAS is active. The I/O_n pin remains in high impedance until valid data appears at the output at access time. Device access time t_{ACC} will be the longest of the following four calculated intervals:

- t_{RAC}
- RAS to CAS delay (t_{RCD}) + t_{CAC}
- RAS to column address delay (t_{RAD}) + t_{AA}
- RAS to OE delay + t_{OEA}

Access times from RAS (t_{RAC}), from CAS (t_{CAC}), from the column addresses (t_{AA}), and from OE (t_{CEA}) are device parameters. The RAS-to-CAS, RAS-to-column address, and RAS-to-OE delays are system-dependent timing parameters. Output becomes valid after the access time has elapsed and it remains valid while both CAS and OE are low. Either CAS or OE high returns the output pins to high impedance. See explanation of "Extended Data Output."

NHC

Write Cycle. A write cycle is executed by bringing $\overline{LWE/UWE}$ low during the $\overline{RAS/CAS}$ cycle. The falling edge of \overline{CAS} or $\overline{LWE/UWE}$ strobes the data on I/O_n into the on-chip data latch. To make use of the write-per-bit option, $\overline{LWE/UWE}$ must be low as \overline{RAS} falls. In this case, write data bits can be specified by keeping I/O_n high, with setup and hold times referenced to the negative transition of \overline{RAS} .

Write-per-Bit-Cycle. A write-per-bit-cycle uses an I/O masking function to allow the system designer the flexibility of writing or not writing any combinations of $I/O_1 - I/O_{16}$. Two types of masking are possible: (1) new mask or the non-persistent mask that requires the user to provide the mask data each cycle and (2) old mask or the persistent mask. With the persistent mask option, an LMR or load mask register cycle is performed and the mask data is used during write, block write, and flash write cycles.

Early Write Cycle. An early write cycle is executed by bringing \overrightarrow{LWE}/UWE low before CAS falls. Data is strobed by CAS, with setup and hold times referenced to this signal, and the output remains in high impedance for the entire cycle.

Read-Write/Read-Modify-Write Cycle. This cycle is executed by bringing \overline{LWE}/UWE low with the RAS and CAS signals low. I/O_n shows read data at access time. Afterward, in preparation for the upcoming write cycle, I/O_n returns to high impedance when \overline{OE} goes high. The data to be written is strobed by \overline{LWE}/UWE , with setup and hold times referenced to this signal.

Late Write Cycle. This cycle shows the timing flexibility of \overline{OE} , which can be activated just after \overline{LWE}/UWE falls, even when $\overline{LWE}/\overline{UWE}$ is brought low after \overline{CAS} .

Refresh Cycle. A cycle at each of the 512 row addresses $(A_0 - A_8)$ will refresh all storage cells. Any cycle executed in the random access port (i.e., read, write, refresh, color register set, flash write, <u>or block write</u>) refreshes the 8192 bits selected by the RAS addresses or by the on-chip address counter.

RAS-Only Refresh Cycle. A cycle having only **RAS** active refreshes all cells in one row of the storage array. A high CAS is maintained while **RAS** is active to keep I/O_n in high impedance. This method is preferred for refreshing, especially when the host system consists of multiple rows of random access devices. The data outputs may be OR-tied with no bus contention when **RAS**-only refresh cycles are executed.

CAS Before RAS Refresh Cycle (CBRN). This cycle executes internal refreshing using the on-chip control circuitry. Whenever CAS is low as RAS falls, this circuitry automatically refreshes the row addresses specified by the internal counter. In this cycle, the circuit operation based on CAS is maintained in a reset state. When internal refreshing is complete, the address counter automatically increments in preparation for the next CAS before RAS cycle. This CBR cycle has no effect on the mask mode.

CAS Before RAS Cycle (CBR). CBR has the same function as CBRN except the write-per-bit mask mode is changed to new mask mode.

Hidden Refresh Cycle. This cycle is executed after a read cycle without disturbing the read data output. Once valid, the data output is controlled by \overrightarrow{CAS} and \overrightarrow{OE} . After the read cycle, \overrightarrow{CAS} is held low while \overrightarrow{RAS} goes high for precharge. A \overrightarrow{RAS} -only cycle is then executed (except that \overrightarrow{CAS} is held at a low level instead of a high level) and the data output remains valid. Since hidden refreshing is the same as \overrightarrow{CAS} before \overrightarrow{RAS} refreshing, the data output remains valid during either operation.



Glossary of Special Functions

Table 1 is a truth table for implementing the functions described below.

Load Mask Register Cycle (LMR). In this cycle, data on I/O_n is written to a 16-bit write mask register, where it is retained and used by subsequent masked write and masked block write cycles.

Masked Write Cycle With New Mask (RWM new mask). When the write-per-bit function is enabled as shown below, mask data on the I/O_n pins is latched by RAS and loaded directly into the write mask register. A masked write cycle is then executed using CAS or LWE/UWE to strobe the I/O_n data into the on-chip data latch.

Masi	Register Data	Action	
	1	Write	
	0	Do not write	÷

Masked Write Cycle With Old Mask (RWM old mask). This write-per-bit cycle, commonly referred to as a persistent mask write cycle, uses the mask data previously set by the last load mask register cycle.

Table 1. µPD481440 Function Truth Table

Load Color Register Cycle (LCR). This cycle is executed in the same fashion as a conventional read or write cycle, with a read or write cycle available to the color register under the control of $\overline{LWE}/\overline{UWE}$. In read operation, color register data is read on the common I/O_n pins. In write operation, common I/O_n data can be written into the color register. RAS-only refreshing is internally performed on the row selected by A₀ - A₈. This setup cycle precedes the first flash write or block write cycle supplying the 16 write data bits.

Block Write Cycle (BW no mask). In a block write cycle, A_1 and A_0 are ignored. $I/O_1 - I/O_4$ are used to select one or a combination of four column addresses for writing in an early lower-byte write, late lower-byte write, page early lower-byte write or page late lower-byte write cycle. $I/O_9 - I/O_{12}$ are used for column selection on the upper-byte write cycles.

Block write data is previously stored in the color register using a set color register cycle. Column select data is latched by the I/O_n pins at the falling edge of CAS or LWE/UWE. Block write cycles are useful for clearing windows and for accelerating polygon fill operations.

	the strategies of the	RAS (Notes 1, 2)				
Mnemonic Code	CAS	UWE	LWE	DSF	DSF	Available Function
RW BW	н	н	н н	L	L	Read/write cycle Read/block write cycle
FW FW FW	H H H	L L H	L H i si si	H H H	X X X	Flash write cycle Flash write cycle (upper byte) Flash write cycle (lower byte)
LCR LMR	H H H	H H	H · ·	H H	HL	Color register set cycle Load old mask register cycle
RWM RWM RWM	H H H	L L H	L H L	L L L	L L	Read/masked write cycle Read/masked write cycle (upper byte) Read/masked write cycle (lower byte)
BWM BWM BWM	H H H	L L H	L H L	L L L	H H H	Read/masked block write cycle Read/masked block write cycle (upper byte Read/masked block write cycle (lower byte)
CBR CBRN	L	H H	H H	L . H	X X	CBR refresh with reset to new mask CBR refresh with no reset

Notes:

- <u>An operation is started by the falling edge of FAS</u>. The level of CAS, UWE/LWE, and DSF at this negative transition defines the memory operation according to this table.
- (2) The UWE and LWE pins have the OR function. That is if either upper or lower write enable goes low, then depending on CAS and DSF, a byte-controlled FW, RW, or BW will be performed. The inactive write enable has no other function.

(3) X = Don't care.



Block Write Cycle (BWM new mask). This cycle allows for I/O_1 - I/O_{16} masking during a block write cycle. The masking function is identical to a standard masked write cycle with new mask. The column mask data on the I/O_n pins is latched by CAS. See table 2.

Block Write Cycle (BWM old mask). This cycle uses the masked data previously set by the last LMR cycle to write four consecutive columns. See table 2 for column masking description.

	Colur	nn	Column	Address	
Byte	Sele	ct	A ₁	Ao	Write
Lower	I/O4	1	1	1	Yes
(I/O ₈ - I/O ₅ are	·	0	1	1	No
Don't Care)	1/03	1	1	0	Yes
	Ĩ	0	1	· O	No
	1/02	1	0	1	Yes
		0	0	1	No
	1/01	1	0	0	Yes
		0	0	0	No
Upper	I/O ₁₂	1	1	1	Yes
(1/0 ₁₆ - 1/0 ₁₃		0	1	1	No
are Don't	I/O ₁₁	1	1	0	Yes
Care)		0	1	0	No
	I/O ₁₀	1 :	0	1	Yes
		0	0	1	No
1. P. P.	I/O9	1	0	0	Yes
	•	0	0 0 aug	· · O	No

Table 2. Block Write Addresses

Flash Write Cycle (FW.) A flash write cycle can clear or set each of the sixteen 512-bit data sets on the selected one of 512 possible rows according to data stored in the previously set color register. Only the byte masking function is provided. This cycle is useful in graphics processing applications when the screen should be cleared or set to some uniform value as quickly as possible.

Fast-Page Mode With Extended Data Output. In operation, this mode is the same as standard fast-page mode. A faster data rate is possible by keeping the same row address while successive column addresses are strobed onto the chip. Maintaining RAS low while CAS cycles are executed causes data to be transferred at a faster rate because row addresses are maintained internally and do not have to be reapplied. During fast-page mode, read, write, and read-modify-write cycles may be executed. Additionally, the write-per-bit control specified in the entry write cycle is maintained throughout the succeeding fast-page write cycle.

Extended Data Output

The introduction of the extended data output feature causes the output data to remain valid even after CAS goes high. This is made possible by the addition of a transparent latch to the data amplifier circuit. Extended data output eliminates the t_{OFF} parameter. The resulting longer data valid time allows for the speedup of the fast-page cycle time. Fast-page mode applications that try to run at minimum cycle times find that timing skews and propagation delays make the data valid time so narrow that reliable sampling is impossible. Extended data output is intended to solve this problem and permit faster page-mode cycle times.

In this operation, data pins $I/O_1 - I/O_{16}$ remain in the low-impedance state and the valid data appears after the device access time. Device access time, t_{PAC} (page-mode access time), is the longest of these intervals: t_{AA} , t_{ACP} , t_{CAC} .

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Input voltage, high	VIH	2.4		V _{CC} + 1.0	V
Input voitage, low	VIL	-1.0		0.8	V
Supply voltage	Vcc	4.5	5.0	5.5	٠v
Ambient temperature	TA	0		70	°C

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0 to +7.0 V
Operating temperature, TOPR	0 to +70°C
Storage temperature, T _{STG}	–55 to +125°C
Short-circuit output current, I _{OS}	50 mA
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

τ.	-	AP0A.			A 41.1-
	_	25°C;	_	1	IVINZ.

Parameter	Symbol	Max	Unit	Pins Under Test			
Input capacitance	C _{l1}	5	рF	Addresses			
	Cl2	7	pF	RAS, UWE, LWE, OE, DSF			
Input/output capacitance	Co	7	pF	1/0 ₁ - 1/0 ₁₆			



DC Characteristics

Parameter	Symbol	Min	Тур	Max	Uńlt	Test Conditions
Standby current	lcc2			2.0	mA	$\overline{RAS} = \overline{CAS} \ge V_{IH} \text{ (min); } I_O = 0 \text{ mA}$
				1.0	mA	$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	(L)	10		10	μA	$V_{IN} = 0 V$ to V_{CC} ; all other pins not under test = 0 V
Output leakage current	I _{O(L)}	-10		10	μA	D _{OUT} disabled; V _{OUT} = 0 V to V _{CC}
Output voltage, low	VOL			0.4	V.	$l_{OL} = 2.1 \text{ mA}$
Output voltage, high	VOH	2.4			V	$l_{OH} = -2.5 \text{ mA}$

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		-70		-80						
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions			
Operating current, average	ICC1		170		155	mA	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling; $t_{\text{RC}} = t_{\text{RC}}$ min (Notes 3, 4)			
Operating current, RAS-only refresh cycle, average	ICC3		170		155	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \ge V_{IH}$ min; $t_{RC} = t_{RC}$ m (Notes 3, 4)			
Operating current, fast-page cycle, average	ICC4		170		155	mA	$\overline{RAS} \leq V_{IL}$; \overline{CAS} cycling; $t_{PC} = t_{PC}$ min (Notes 3, 4)			
Operating current, CAS before RAS refresh cycle, average	I _{CC5}		170		155	mA	$\overline{\text{RAS}} \text{ cycling; } \overline{\text{CAS}} \leq V_{\text{IL}} \text{ max; } t_{\text{RC}} = t_{\text{RC}} \text{ min}$ (Notes 3, 4)			
Operating current (register set mode)	ICC6		170		155	ns	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling; $t_{\text{RC}} = t_{\text{RC}}$ min (Notes 3, 4)			
Operating current (flash write mode)	ICC7		170	2	155	ns	\overline{RAS} cycling; $t_{RC} = t_{RC}$ min (Notes 3, 4)			
Operating current (block write mode)	ICC8		185		170	ns	RAS, CAS cycling; t _{RC} = t _{RC} min (Notes 3, 4)			
Operating current (fast page block write mode)	lcca		170		155	ns	$\overline{RAS} \le V_{IL}$; \overline{CAS} cycling; $t_{PC} = t_{PC}$ min; (Notes 3, 4)			
Access time from column address	t _{AA}		35		40	ns	(Notes 9, 15)			
Access time from CAS precharge (rising edge)	tacp		40		45	ns :	(Note 9)			
Column address setup time	tASC	0		0		ns				
Row address setup time	tASR	0	· · · ·	0		ns				
Column address to UWE delay time	tAWD	55		65	and a second	ns	(Note 13)			
Access time from CAS (falling edge)	^t CAC	- 	20		20	ns	(Notes 9, 14)			
Column address hold time	tCAH	15		15	este a la la c	ns	and the part of the state of the			
CAS pulse width	tCAS	20	10,000	20	10,000	ns				
CAS hold time for CAS before RAS refreshing	t _{CHR}	15		15		ns	(Note 15)			

		-70		-80						
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions			
CAS to output in low-Z	tcLZ	0		0		ns	(Note 9)			
Fast-page CAS precharge time	t _{CP}	10		10		ns				
CAS precharge time	tCPN	10		10		ns				
Fast-page CAS precharge to UWE delay time	tCPWD	60		70		ns	(Note 13)			
CAS to RAS precharge time	tCRP	10		10		ns	(Note 10)			
CAS hold time	tcsH	70		80		ns				
CAS setup time for CAS before RAS refresh cycle	tCSR	10		10		ns	(Note 15)			
CAS to UWE delay	tcwD	40		45		ns	(Note 13)			
Write command referenced to CAS lead time	tCWL	15		20		ns				
Data-in hold time	t _{DH}	15		15		ns	(Note 12)			
Output hold time from CAS	tDHC	5		5		ns				
Data-in setup time	t _{DS}	0		0		ns	(Note 12)			
DSF setup time from CAS	t _{FCS}	0		0		ns				
DSF hold timefrom CAS	t _{FCH}	12		15		ns				
DSF hold time from RAS	t _{F RH}	10		12		ns				
DSF setup time from RAS	t _{F RS}	0		0		ns				
Mask write hold time referenced to CAS precharge	^t мсн	0		0		ns				
Mask write setup time	tMCS	0		0		ns				
Masked byte hold time referenced to RAS	t _{MRH}	0		0		ns				
Access time from OE	tOEA		20		20	ns	(Notes 3, 4, 7, 8)			
OE data delay time	tOED	15		20		ns				
OE command hold time	tOEH	0		0		ns				
OE to RAS inactive setup time	toes	0		0		ns				
Output turnoff delay from OE	tOEZ	0	15	0	20	ns	(Note 10)			
Output disable time from CAS high	tOFC	0	15	0	20	ns	(Note 17)			
Output disable time from RAS high	tOFR	0	15	0	20	ns	(Note 17)			
OE to output in low-Z	toLZ	0		0		ns				
Fast-page read or write cycle time	tPC	35		40		ns				
Fast-page read-modify-write cycle time	tPRWC	95		105		ns				
Access time from RAS	tRAC		70		80	ns	(Notes 9, 14, 15)			
RAS to column address delay time	t _{RAD}	15	35	15	40	ns	(Note 15)			
Row address hold time	t _{RAH}	10		10		ns				
·····										

18m



		-70		-80						
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions			· . · ·
Column address lead time referenced to RAS (rising edge)	^t RAL	35		40		ns	- •	la estatu		
RAS pulse width	tRAS	70	10,000	80	10,000	ns				
Fast-page RAS pulse width	tRASP	70	125,000	80	125,000	ns	·		·	
Random read or write cycle time	tRC	130		150		ns				1
RAS to CAS delay time	t _{RCD}	20	50	20	60	ns	(Note 14)			•
Read command hold time referenced to CAS	^t RCH	0		0		ns	(Note 11)			
Read command setup time	tRCS	0		0		ns				
Refresh period	tREF		8		8	ms	Addresses A ₀ - A ₈			
RAS hold time referenced to CAS precharge	t _{RHCP}	40		45		ns				
RAS precharge time	t _{RP}	50		60		ns				
RAS precharge CAS hold time	tRPC	5		5		ns		-		·····
Read command hold time referenced to RAS	t _{BBH}	0		0		ns				
Access time from DSF	tRSA		25		30	ns	(Note 9)			-
RAS hold time	tRSH	20		20		ns				
Read-modify-write cycle time	tRWC	175		200		ns				
RAS to UWE delay	t _{RWD}	90		105		ns	(Note 13)			
Write command referenced to RAS lead time	^t RWL	20		25		ns	н на 1 1		1	
Rise and fall transition time	t _T	3	50	3	50	ns	(Note 8)			
Write-per-bit hold time	twвн	10		12		ns				
Write-per-bit setup time	twbs	0		0		ns				
Write command hold time	twch	15		15		ns				
Write command setup time	twcs	0		0		ns	(Note 13)		÷	
Output disable time from WE low	twez	0	15	0	20	ns	(Note 17)		-	,
Write bit selection hold time	twн	10		12		ns				÷
Write command pulse width	t _{WP}	15		15		ns	(Note 16)	-		
Write command pulse width	^t wpz	15		15		ns	(Note 18)			
Write bit selection set-up time	tws	0		0		ns		1 A A		1. A. A.

Notes:


- (1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- (2) All voltages are referenced to GND.
- (3) ICC1, ICC3, ICC4, , ICC5, ICC6, ICC7, ICC8, and ICC9 depend on cycle rate
- (4) I_{CC1}, I_{CC4}, I_{CC6}, I_{CC8}, and I_{CC9} depend on output loading. Specified values are obtained with outputs open.
- (5) Column Address can be changed once while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$
- (6) An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- (7) Ac measurements assume t_T = 5 ns.
- (8) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- (9) Measured with a load equivalent to TTL load and 100 pF.
- (10) t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- (11) Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- (12) These parameters are referenced to CAS leading edge in early wirte cyles and to LWE/UWE leading edge in late write cycles and in read-modify-write cycles.

- (13) twcs, t_{RWD}, t_{CWD}, t_{CPWD}, and t_{AWD} are restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} \geq t_{WCS} (min), the cycle is an early write cycle and the data l/O pins will remain open-circuit (high impedance) through the entire cycle. If t_{RWD} \geq t_{RWD} (min), t_{CWD} \geq t_{CWD} (min), t_{AWD} \geq t_{AWD} (min), and t_{CPWD} \geq t_{CPWD} (min), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither set of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- (14) Operation within the t_{RCD} (max) limit insures t_{RAC} (max) can be met. Delay time t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled by t_{CAC}.
- (15) Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. Delay time t_{RAD} (max) is specified as a reference point only. If t_{RAD} is longer than the specified t_{RAD} (max) limits, then access time is controlled by t_{AA}.
- (16) twp is applicable for late write cycle or read-modify-write cycle. In early write cycle, t_{WCH} (min) should be satisfied.
- (17) twez, t_{OFC}, and t_{OFR} define the time at which the outputs achieve the open circuit condition and output control dependence on OE becomes invalid. The effective time is "the earlier of t_{WEZ} and the later of t_{OFC} and t_{OFR}." In addition, to make t_{WEZ} effective, t_{WPZ} must be satisfied.




Timing Waveforms





Early-Write Cycle; Word and Word Block




18m



and the second second

Early-Write Cycle; Upper-Byte and Upper-Byte Block








µPD481440


그렇게 있다. 가지 가 물리가

Late-Write Cycle; Word and Word Block

Timing Waveforms (cont)








Late-Write Cycle; Upper-Byte and Upper-Byte Block




Read-Modify-Write Cycle; Word and Word Block






Read-Modify-Write Cycle; Upper-Byte and Upper-Byte Block




Fast-Page, Early-Write Cycle; Word and Word Block



18m






Fast-Page, Early-Write Cycle; Upper-Byte and Upper-Byte Block


µPD481440

Timing Waveforms (cont)

Fast-Page, Late-Write Cycle; Word and Word Block








Fast-Page, Late-Write Cycle; Upper-Byte and Upper-Byte Block


µPD481440


Timing Waveforms (cont)




Fast-Page, Read-Modify-Write Cycle (With exended output); Upper-Byte and Upper-Byte Block (Sheet 1 of 2)








Fast-Page, Read Cycle (With extended output); Word





Load Old Mask Register Cycle (Early-write)




NEC

µPD481440

Timing Waveforms (cont)


Load Old Mask Register Cycle (Read with extended output)



25




Load Old Mask Register Cycle (Upper-byte, early-write)






Load Old Mask Register Cycle (Late-write)



18m








NEC

µPD481440

Timing Waveforms (cont)


Color Register Set Cycle (Read with extended output)



29




Color Register Set Cycle (Early-write)






Color Register Set Cycle (Upper-byte, early-write)



31




Color Register Set Cycle (Late-write)






Color Register Set Cycle (Upper-byte, late-write)




33



Flash-Write Cycle




Flash-Write Cycle (Upper-byte, flash-write)






Hidden Refresh Cycle (With exended output)






RAS-Only Refresh Cycle



CAS Before RAS Refresh Cycle





		•

38





General



Application Specific Devices



Fast Static RAMs (64K)

19



Fast Static Rade







Fast Static RAMs (1M)



Fast Static RAMs



(4M)





Cache Data RAMs



24

Standard Static RAMs





Section 19 Fast Static BAMs (64K)

μPD	Org	Features						
4361B	64K x 1	12-ns	19a					
4362B	16K x 4	12-ns	19b					
4363B	16K x 4	12-ns; Output enable	19c					
4368	8K x 8	15-ns; Output enable, two chip enables	19d					
4369	8K x 9	15-ns; Output enable, two chip enables	19e					



Description

The μ PD4361B is a 65,536-word by 1-bit static RAM fabricated with advanced silicon-gate technology. CMOS peripheral circuits and N-channel memory cells with polysilicon resistors make the μ PD4361B a high-speed device that requires very low power and no clock or refreshing.

The device is packaged in a 22-pin plastic DIP and 24-pin plastic SOJ and has two types of access times, address and chip select.

Features


- □ 65, 536 x 1-bit organization
- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Separated data input and output
- Three-state outputs
- Standard 22-pin plastic DIP and 24-pin plastic SOJ

Ordering Information

Part Number	Access Time (max)	Package 22-pin plastic DIP		
μPD4361BCR-12	12 ns			
CR-15	15 ns	-		
CR-20	20 ns	-		
μPD4361BLA-12	12 ns	24-pin plastic SOJ		
LA-15	15 ns	-		
LA-20	20 ns	-		

Pin Configurations

22-Pin Plastic DIP



24-Pin Plastic SOJ

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
6500-7340

Pin Identification

Symbol	Function						
A ₀ - A ₁₅	Address inputs						
D _{IN}	Data input						
D _{OUT} CS	Data output						
CS	Chip select						
WE	Write enable						
GND	Ground						
Vcc	+5-volt power supply						



Absolute Maximum Ratings

Supply voltage, V _{CC}	– 0.5 to + 7.0 V
Input voltage output voltage, V _{IN} (Note 1)	~ 0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	– 55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) $V_{IN} = -3.0 V$ minimum for 10 ns maximum pulse.

Truth Table

Function	CS	WE	Input/Output	lcc	
Not selected	н	х	High-Z	Standby	
Read	L	н	Dout	Active	
Write	L	L	High-Z	Active	

Block Diagram

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	۷
Input voltage, high	VIH	2.2		$V_{CC} + 0.3$	۷
Input voltage, low	VIL	- 0.5		0.8	۷
Operating temperature	TA	0		70	°C

Notes:

(1) $V_{IL} = -3.0 V$ minimum for 10 ns maximum pulse.


Capacitance

TA =	-	25°C;	f٠	= 1	MHz;	VIN	and	Vout	=	ΟV	(Note	1)	ļ
------	---	-------	----	-----	------	-----	-----	------	---	----	-------	----	---

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}			6	pF
Output capacitance	CDOUT			8	pF

Notes:

(1) This parameter is sampled and not 100% tested.



19a

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	lL0	-2		2	μA	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CS} = V_{IH}$
Standby supply current	ISB			20	mA	$\overline{CS} = V_{IH}$
	ISB1			2	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	v	i _{OL} = 8.0 mA
Output voltage, high	V _{OH}	2.4			v	I _{OH} = -4.0 mA

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD4361B		i1B-12 μPD436		μPD43	61B-20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc		130		120		110	mA	$\overline{CS} = V_{IL}; I_{DOUT} = 0 \text{ mA}$
Read cycle time	t _{RC}	12		15		20		ns	(Note 2)
Address access time	t _{AA}		12		15		20	ns	
Chip select access time	tACS		12		15		20	ns	
Output hold from address change	t _{он}	2		3		3		ns	
Chip select to output in low-Z	t _{LZ}	2		3		3		ns	(Note 3)
Chip deselect to output in high-Z	t _{HZ}	0	7	0	7	0	8	ns	(Note 4)
Chip select to power-up time	t _{PU}	0		0		0		ns	
Chip deselect to power-down time	t _{PD}	0	7	0	8	0	15	ns	
Write Operation									
Write cycle time	twc	12		15		20		ns	(Note 2)
Chip select to end of write	tcw	11		13		15		ns	
Address valid to end of write	t _{AW}	11		13		15		ns	
Address setup time	tAS	0		0		0		ns	
Write pulse width	twp	10		12		14		ns	
Write recovery time	twn	0		0		0		ns	
Data valid to end of write	t _{DW}	7		7		8		ns	
Data hold time	tDH	0		0		0		ns	
Write enable to output in high-Z	twz	0	7	0	7	0	8	ns	(Note 4)
Output active from end of write	tow	0		0		0		ns	(Note 3)


Notes:


- Input pulse levels = GND to 3.0 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V; see figures 1 and 2 for output load.
- (2) All read cycle timings are referenced from the last valid address to the first transitioning address.
- (3) Transition is measured at ±200 mV from steady-state voltage with the loading shown in figure 2.
- (4) Transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the loading shown in figure 2.


3



Figure 1. Output Load








NEC


µPD4361B

Timing Waveforms

Address Access Cycle



Chip Select Access Cycle




19a



Timing Waveforms (cont)


WE-Controlled Write Cycle



19a

Timing Waveforms (cont)

CS-Controlled Write Cycle







Description

The μ PD4362B is a 16,384-word by 4-bit static RAM fabricated with advanced silicon-gate technology. A unique design using CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μ PD4362B a high-speed device that requires very low power and no clock or refreshing.

The $\mu\text{PD4362B}$ is packaged in a standard 22-pin plastic DIP and 24-pin plastic SOJ.

Features


- □ Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- Standard 300-mil, 22-pin plastic DIP and 24-pin plastic SOJ packaging

Ordering Information

Part Number	t Number Access Time (max)	
µPD4362BCR-12	12 ns	22-pin plastic DIP
CR-15 15 ns		-
CR-20	20 ns	•
μPD4362BLA-12	12 ns	24-pin plastic SOJ
LA-15	15 ns	-
LA-20	20 ns	-

Pin Configuration

22-Pin Plastic DIP



24-Pin Plastic SOJ

A2 4 A3 4 A5 4 A6 4 A7 4 CS 4	1 24 2 23 3 22 4 21 5 82 20 6 59 19 7 60 18 8 1 7 9 16 10 15 11 14		17
		-	
	11 14 12 13	·'	
		J	83RD-7542A

Pin Identification

Symbol	Function
A ₀ - A ₁₃	Address inputs
1/0 ₁ - 1/0 ₄	Data inputs and outputs
CS	Chip select
WE	Write enable
GND	Ground
V _{cc}	+ 5-volt power supply
NC	No connection



Absolute Maximum Ratings

Supply voltage, V _{CC}	– 0.5 to + 7.0 V
Input and output voltages, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	– 55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) $V_{IN} = -3.0 V$ for 10 ns pulse.

Truth Table

Function	CE	WE	Input/Output	Icc
Not selected	н	х	High-Z	Standby
Read	L	н	D _{OUT}	Active
Write	L	L	D _{IN}	Active

Notes:

(1) X = don't care.

Block Diagram

Capacitance

TA =	25°C; f =	1 MHz	(Note	1); V _{IN}	and	VDOUT	=	0٧
------	-----------	-------	-------	---------------------	-----	-------	---	----

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}			6	pF
Output capacitance	CDOUT			8	pF

Notes:


(1) This parameter is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	ViH	2.2		V _{CC} + 0.3	۷
Input voltage, low	VIL	- 0.5		0.8	۷
Operating temperature	TA	0		70	°C

Notes:

(1) $V_{1L} = -3.0 V$ for 10 ns pulse.



DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}; V_{CC} = \text{max}$
Output leakage current	lL0	-2		2	μA	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CS} = V_{IH}; V_{CC} = \max$
Standby supply current	I _{SB}			20	mA	$\overline{CS} = V_{IH}$
	ISB1			2	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}; \text{ V}_{IN} \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	V _{OL}			0.4	v	I _{OL} = 8.0 mA
Output voltage, high	V _{OH}	2.4		······	V	$I_{OH} = -4.0 \text{ mA}$

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD43	62B-12	μPD43	62B-15	μPD43	62B-20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc		130		120		110	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}; \text{I}_{\text{DOUT}} = 0 \text{ mA}$
Read cycle time	t _{RC}	12		15		20		ns	(Note 2)
Address access time	t _{AA}		12		15		20	ns	
Chip selection access time	tACS		12		15		20	ns	
Output hold from address change	tон	2		3		3		ns	
Chip selection to output to low-Z	t _{LZ}	2		3		3		ns	(Note 3)
Chip deselection to output to high-Z	t _{HZ}	0	7	0	7	0	8	ns	(Note 4)
Chip selection to power-up time	t _{PU}	0		0		0		ns	
Chip deselection to power-down time	t _{PD}	0	7	0	15	0	20	ns	
Write Operation									
Write cycle time	twc	12		15		20		ns	(Note 2)
Chip selection to end of write	t _{CW}	11		13		15		ns	
Address valid to end of write	tAW	11		13		15		ns	
Address setup time	t _{AS}	0		0		0		ns	
Write pulse width	twp	10		12		14		ns	
Write recovery time	twn	0		0		0		ns	
Data valid to end of write	t _{DW}	7		7		8		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write enable to output in high-Z	t _{WZ}	0	7	0	7	0	8	ns	(Note 4)
Output active from end of write	tow	0		0		0		ns	(Note 3)

Notes:

 Input pulse levels = GND to 3.0 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V; see figures 1 and 2 for output load.

- (2) All read cycle timings are referenced from the last valid address to the first transitioning address.
- (3) Transition is measured at ±200 mV from steady-state voltage with the loading shown in figure 2.
- (4) Transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the loading shown in figure 2.

µPD4362B



Figure 1. Output Load

e e se an an Al






Figure 2. Output Load for t_{HZ}, t_{LZ}, t_{WZ}, and t_{OW}




NEC

Timing Waveforms

Address Access Cycle




Chip Select Access Cycle





Timing Waveforms (cont)


WE-Controlled Write Cycle





Timing Waveforms (cont)

CS-Controlled Write Cycle



µPD4362B



entre and state water grad

8



Description

The μ PD4363B is a 16,384-word by 4-bit static RAM fabricated with advanced silicon-gate technology. A unique design using CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μ PD4363B a high-speed device that requires very low power and no clock or refreshing.

The μ PD4363B is packaged in a standard 300-mil, 24-pin plastic DIP and 24-pin plastic SOJ.

Features


- □ Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- OE eliminates the need for external bus buffers
- Three-state outputs
- Low power dissipation
 - 130 mA max (active)
 - -2 mA max (standby)
- Standard 300-mil, 24-pin plastic DIP and 24-pin plastic SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package
µPD4363BCR-12	12 ns	24-pin plastic DIP
CR-15	15 ns	•
CR-20	20 ns	•
µPD4363BLA-12	12 ns	24-pin plastic SOJ
LA-15	15 ns	-
LA-20	20 ns	-

Pin Configuration

24-Pin Plastic DIP or SOJ



Pin Identification

Function
Address inputs
Data inputs and outputs
Chip select
Output enable
Write enable
Ground
+ 5-volt power supply
No connection



Absolute Maximum Ratings

Supply voltage, V _{CC}	– 0.5 to + 7.0 V
Input and output voltages, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	- 55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) V_{IN} (min) = -3.0 V for 10 ns pulse.

Capacitance


 $T_A = 25^{\circ}C$; f = 1 MHz; V_{IN} and V_{OUT} = 0 V (Note 1)

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}			6	pF
Output capacitance	C _{DOUT}			8	pF

Notes:

(1) This parameter is sampled and not 100% tested.

Block Diagram




Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, high	VIH	2.2		V _{CC} + 0.3	v
Input voltage, low	VIL	- 0.5		0.8	V.
Operating temperature	TA	0		70	°C

Notes:

(2) $V_{IL} = -3.0 V$ for 10 ns pulse.

Truth Table

Function	CS	WE	ŌĒ	Input/Output	lcc
Not selected	н	х	х	High-Z	Standby
Read	L	н	L	DOUT	Active
D _{OUT} disabled	L	н	н	High-Z	Active
Write	L	L	х	D _{IN}	Active



DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	l _{L1}	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}; V_{CC} = \max$
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CS} \text{ or } \overline{OE} = V_{IH}; V_{CC} = \max$
Standby supply current	ISB			20	mA	$\overline{\text{CS}} = \text{V}_{\text{IH}}$
	ISB1			2	mA	$\overline{CS} = V_{CC} - 0.2 \text{ V}; \text{ V}_{IN} \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	٧	l _{OL} = 8.0 mA
Output voltage, high	V _{OH}	2.4			v	I _{OH} = -4.0 mA

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD43	63B-12	μPD43	63B-15	μPD43	63B-20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc		130		120		110	mA	$\overline{CS} = V_{IL}; I_{DOUT} = 0 \text{ mA}$
Read cycle time	tRC	12		15		20		ns	(Note 2)
Address access time	t _{AA}		12		15		20	ns	
Chip select access time	tACS		12		15		20	ns	
Output hold from address change	tон	2		3		3		ns	
Chip select to output in low-Z	tLZ	2		3		3		ns	(Note 3)
Chip deselect to output in high-Z	tHZ	0	7	0	7	0	8	ns	(Note 4)
Output enable access time	t _{OE}		8		9		10	ns	
Output enable to output in low-Z	toLZ	0		0		0		ns	(Note 3)
Output disable to output in high-Z	tonz	0	7	0	7	0	8	ns	(Note 4)
Chip select to power-up time	t _{PU}	0		0		0		ns	
Chip deselect to power-down time	t _{PD}	0	7	0	10	0	12	ns	
Write Operation									
Write cycle time	twc	12		15		20		ns	(Note 2)
Chip select to end of write	tcw	11		13		15	·	ns	
Address valid to end of write	tAW	11		13		15	*****	ns	
Address setup time	tAS	0		0		0		ns	
Write pulse width	twp	10		12		14		ns	
Write recovery time	t _{WB}	1		1		1		ns	
Data valid to end of write	t _{DW}	7		7		8		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write enable to output in high-Z	t _{WZ}	0	7	0	7	0	8	ns	(Note 4)
Output active from end of write	tow	0		0		0	****	ns	(Note 3)

Notes:

Input pulse levels = GND to 3.0 V; input pulse rise and fall times
 5 ns; timing reference levels = 1.5 V; see figures 1 and 2 for output load.

- (3) Transition is measured at ±200 mV from steady-state voltage with the loading shown in figure 2.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (4) Transition is measured at $V_{OL}\,+\,200$ mV and $V_{OH}\,-\,200$ mV with the loading shown in figure 2.

3


19c


µPD4363B




Figure 1. Output Load

and the second second










µPD4363B


19c

Timing Waveforms (cont)

Address Access Cycle











Timing Waveforms (cont)

OE-Controlled Access Cycle



WE-Controlled Write Cycle






µPD4363B

Timing Waveforms (cont)

CS-Controlled Write Cycle



µPD4363B



The Art of the Art and the Art



Description

The μ PD4368 is a high-speed 8,192-word by 8-bit static RAM designed with CMOS peripheral circuits and N-channel memory cells with polysilicon resistors. Two chip enable pins are provided for battery backup application, and an output enable pin is provided for easy interface.

The μ PD4368 is packaged in 28-pin plastic DIP and 28-pin plastic SOJ packaging.

Features


- 8,192 by 8-bit organization
- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One OE and two CE pins for easy application
- Standard 28-pin plastic DIP, 28-pin plastic SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package
μPD4368CR-15	15 ns	28-pin plastic DIP
CR-20	20 ns	-
µPD4368LA-15	15 ns	28-pin plastic SOJ
LA-20	20 ns	-

Pin Configuration

28-Pin Plastic DIP or SOJ




Pin Identification

Symbol	Function
A ₀ - A ₁₂	Address inputs
1/0 ₁ - 1/0 ₈	Data inputs/outputs
CE1	Chip enable (active low)
CE2	Chip enable (active high)
OE	Output enable
WE	Write enable
GND	Ground
V _{CC}	+5-volt power supply
NC	No connection

µPD4368



Block Diagram



19d

Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	– 0.5 to + 7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 V to V _{CC} + 0.3 V
Output voltage, V _{OUT} (Note 1)	-0.5 V to V _{CC} + 0.3 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	- 55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) -3.0 V min for 10 ns maximum pulse.

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN			6	pF
Input/output capacitance	Clio			8	pF

Truth Table

Function	CE1	CE2	ŌE	WE	I/O	lcc
Not selected	н	Х	х	х	High-Z	Standby
Not selected	X	L	х	X	High-Z	Standby
D _{OUT} disabled	L	Н	н	н	High-Z	Active
Read	L	н	L	н	DOUT	Active
Write	L	н	x	L	D _{IN}	Active

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input voltage, high	VIH	2.2		V _{CC} + 0.3	v
Input voltage, low	VIL	- 0.5		0.8	٧
Operating temperature	TA	0		70	°C

Notes:

(1) $V_{IL} = -3.0 V$ min for 10 ns maximum pulse.

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ±10%

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	iLi	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	LO	-2		2	μA	$V_{UQ} = 0 V \text{ to } V_{CC}; \overline{CE}_1 = V_{IH} \text{ or } CE_2 = V_{IL}$ or $\overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$
Operating supply current	lcc			120	mA	$\overline{CE}_1 = V_{IL}; CE_2 = V_{IH}; I_{VO} = 0 \text{ mA (min cycle)}$
Standby supply current	ISB			20	mA	$\overline{CE}_1 \ge V_{IH} \text{ or } CE_2 = V_{IL}$
	ISB1			2	mA	$\overline{CE}_1 \ge V_{CC} - 0.2 V$; $CE_2 \ge V_{CC} - 0.2 V$
Output voltage, low	VoL			0.4	v	I _{OL} = 8 mA
Output voltage, high	VOH	2.4			V	l _{OH} = -4.0 mA

AC Characteristics $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Construction of the second se second second sec		μPD430	68-15	μPD43	68-20		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read Operation							
Read cycle time	tRC	15		20		ns	
Address access time	tAA		15		20	ns	· · · · · · · · · · · · · · · · · · ·
CE ₁ access time	t _{CO1}		15	· · · · · · · · · · · · · · · · · · ·	20	ns	
CE ₂ access time	t _{CO2}	the state of the	15	and an and a second	20	ns	
Output enable to output valid	t _{OE}	n an	9		10	ⁱ ns'	an gan a sa
Output hold from address change	тон	3		3		ns	
CE ₁ to output in low-Z	t _{LZ1}	3		3		ns	
CE ₂ to output in low-Z	t _{LZ2}	3		3	2	ns	
DE to output in low-Z	tolz	0		0		ns	and the second
CE ₁ to output in high-Z	t _{HZ1}	to sequence	8		9	ns	
CE ₂ to output in high-Z	t _{HZ2}		8	с. ₁ . с. с.	9	ns	
DE to output in high-Z	toHZ		7		8	ns	
Write Operation						19 - 13 -	
Write cycle time	twc	15		20		ns	
Chip enable (CE ₁) to end of write	t _{CW1}	12		13		ns	
Chip enable (CE ₂) to end of write	t _{CW2}	12		13		ns	
Address valid to end of write	t _{AW}	12		13		ns	
Address setup time	tAS	0		0		ns	•
Write pulse width	twp	11		12		ns	
Write recovery time	twn	2	·. ·	2		ns	
Data valid to end of write	t _{DW}	9		10		ns	
Data hold time	t _{DH}	0		0		ns	
Write enable to output in high-Z	twnz		7		8	ns	
Output active from end of write	tow	0		0		ns	

Notes:

an in the

(1) Input pulse levels = 0.8 to 2.4 V; input pulse rise and fall times = 5 ns; timing reference level = 1.5 V; see figures 1 and 2 for output load.

Figure 1. Output Load





Figure 2. Output Load (t_{HZ1}, t_{HZ2}, t_{OHZ}, t_{WHZ}, tLZ1, tLZ2, tOLZ, tOW)




NEC


µPD4368

Timing Waveforms

Address Access Cycle




Chip Enable Access Cycle





Timing Waveforms (cont)


WE-Controlled Write Cycle



µPD4368

Timing Waveforms (cont)

CE₁-Controlled Write Cycle




µPD4368

NEC

Timing Waveforms (cont)

a standard and the

CE₂-Controlled Write Cycle





Description

The μ PD4369 is a high-speed 8,192-word by 9-bit static RAM fabricated with CMOS peripheral circuits and N-channel memory cells with polysilicon resistors. Two chip enable pins are provided for battery backup application, and an output enable pin is provided for easy interface.

The μ PD4369 is packaged in standard 28-pin plastic DIP and 28-pin plastic SOJ packaging.

Features

- □ 8,192 by 9-bit organization
- □ Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One OE and two CE pins for easy application
- Standard 28-pin plastic DIP and 28-pin plastic SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package
µPD4369CR-15	15 ns	28-pin plastic DIP
CR-20	20 ns	-
µPD4369LA-15	15 ns	28-pin plastic SOJ
LA-20	20 ns	-

Pin Configuration

28-Pin Plastic DIP or SOJ

$A_8 \Box$ 1 28 V _{CC} $A_7 \Box$ 2 27 WE $A_6 \Box$ 3 26 CE_2 $A_5 \Box$ 4 25 A_9 $A_4 \Box$ 5 24 A_{10} $A_3 \Box$ 6 23 A_{11} $A_2 \Box$ 7 85 22 OE $A_1 \Box$ 8 $A_2 \Box$ 21 A_{12} $A_0 \Box$ 9 $U \Box$ CE_1 VO_9 $VO_1 \Box$ 10 19 VO_8 $VO_3 \Box$ 12 17 VO_7	
VO2 11 18 VO8	
	83YL-7444A


Pin Identification

Symbol	Function	
A ₀ - A ₁₂	Address inputs	
1/0 ₁ - 1/0 ₉	Data inputs/outputs	
CE1	Chip enable (active low)	
CE ₂	Chip enable (active high)	
ŌĒ	Output enable	
WE	Write enable	
GND	Ground	
Vcc	+5-volt power supply	
NC	No connection	

µPD4369



Block Diagram



NEC

Absolute Maximum Ratings

– 0.5 to +7.0 V
- 0.5 V to V _{CC} + 0.3 V
- 0.5 V to V _{CC} + 0.3 V
0 to +70°C
– 55 to +125°C
1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) -3.0 V min for 10 ns maximum pulse.

Capacitance

 $T_A = 25^{\circ}C$; f = 1 MHz; V_{IN} and $V_{OUT} = 0 V$

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN			6	pF
Input/output capacitance	C _{I/O}			8	pF

Truth Table

Function	CE1	CE2	ŌĒ	WE	I/O	lcc
Not selected	н	х	х	х	High-Z	Standby
Not selected	х	L	Х	х	High-Z	Standby
D _{OUT} disabled	L	Н	н	н	High-Z	Active
Read	L	н	L	н	DOUT	Active
Write	L	н	Х	L	D _{IN}	Active

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, high	VIH	2.2		$V_{\rm CC} + 0.3$	v
Input voltage, low	VIL	- 0.5		0.8	v
Operating temperature	TA	0		70	°C

Notes:

(1) $V_{IL} = -3.0 V$ min for 10 ns maximum pulse.

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{IVO} = 0 V \text{ to } V_{CC}: \overline{CE}_1 = V_{IH} \text{ or } CE_2 = V_{IL}$ or $\overline{OE} = V_{IH} \text{ or } WE = V_{IL}$
Operating supply current	ICCA			120	mA	$\overline{CE}_1 = V_{IL}; CE_2 = V_{IH}; I_{I/O} = 0 \text{ mA (min cycle)}$
Standby supply current	I _{SB}			20	mA	$\overline{CE}_1 \ge V_{IH} \text{ or } CE_2 = V_{IL}$
	ISB1			2	mA	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}; CE_2 \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	V _{OL}			0.4	v	I _{OL} = 8 mA
Output voltage, high	V _{OH}	2.4			v	$I_{OH} = -4.0 \text{ mA}$

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD4	369-15	μ PD4369-20			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read Operation	· .						
Read cycle time	t _{RC}	15		20		ns	
Address access time	t _{AA}		15		20	ns	
CE ₁ access time	t _{CO1}		15		20	ns	· · · · · ·
CE ₂ access time	t _{CO2}		15		20	ns	
Output enable to output valid	t _{OE}		9		10	ns	and the second
Output hold from address change	t _{OH}	3		3		ns	
CE ₁ to output in low-Z	t _{LZ1}	3		3		ns	
CE ₂ to output in low-Z	t _{LZ2}	3	·.	3		ns	·
OE to output in low-Z	toLZ	0		0	-	ns	
CE ₁ to output in high-Z	tHZ1	· · · · · · · · · · · · · · · · · · ·	8		9	ns	
CE ₂ to output in high-Z	t _{HZ2}		8		9	ns	
OE to output in high-Z	toHz		7		8	ns	· · · · · · · · · · · · · · · · · · ·
Write Operation							
Write cycle time	twc	15		20		ns	
Chip enable (\overline{CE}_1) to end of write	t _{CW1}	12		13		ns	
Chip enable (CE ₂) to end of write	t _{CW2}	12		13		ns	
Address valid to end of write	t _{AW}	12		13		ns	
Address setup time	tAS	0		0		ns	·
Write pulse width	t _{WP}	11		12		ns	
Write recovery time	t _{WR}	2		2		ns	
Data valid to end of write	t _{DW}	9		10		ns	
Data hold time	t _{DH}	0		0		ns	
Write enable to output in high-Z	twnz		7		8	ns	
Output active from end of write	tow	0		0		ns	·····

Notes:

 Input pulse levels = 0.8 to 2.4 V; input pulse rise and fall times = 5 ns; see figures 1 and 2 for output load circuit.

Figure 1. Output Load







Figure 2. Output Load (t_{HZ1}, t_{HZ2}, t_{OHZ}, t_{WHZ}, t_{LZ1}, t_{LZ2}, t_{OLZ}, t_{OW})




NEC


µPD4369

Timing Waveforms

Address Access Cycle



Chip Enable Access Cycle




19e



Timing Waveforms (cont)


WE-Controlled Write Cycle



µPD4369

Timing Waveforms (cont)

\overline{CE}_1 -Controlled Write Cycle




7

NEC

Timing Waveforms (cont)

and grade was a straight of the

CE₂-Controlled Write Cycle







General

(64K)



Application Specific Devices



Fast Static RAMs



Fast Static RAMs (256K)

20

Fast Static RAMs (1M)





Fast Static RAMs



(4M)





Cache Data RAMs



Standard Static RAMs



Section 20 Fast Static RAMs (256K)

μPD	Organization	Features	
43251B	256K x 1	15-ns	20a
43253B	64K x 4	15-ns; Output enable	20b
43254B	64K x 4	15-ns	20c
43258A	32K x 8	15-ns; Output enable	20d
43259A	32K x 9	15-ns; Output enable	20e

Upcoming Products

Description	Device Number	Comments
32K x 8	µPD46258	Speeds to 6 ns; 3.3- and 5-V versions
32K x 9	μPD46259	Speeds to 6 ns; 3.3- and 5-V versions



Description

The μ PD43251B is a 262,144-word by 1-bit static RAM fabricated with advanced silicon-gate technology. A unique design that uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μ PD43251B a high-speed device that requires no clock or refreshing.

The μ PD43251B is available in 24-pin plastic DIP or 24-pin plastic SOJ packaging.

Features

- 262,144-word x 1-bit organization
- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Separated data input and output
- Three-state outputs
- Power dissipation
 - 120 mA max (active)
 - -2 mA max (standby)
- Standard 300-mil, 24-pin plastic DIP or 24-pin plastic SOJ packaging

Ordering Information

Part Number µPD43251BCR-15		Access Time (max)	Package
		15 ns	24-pin plastic DIP
	CR-20	20 ns	-
	CR-25	25 ns	-
µPD43251BLA-15		15 ns	24-pin plastic SOJ
	LA-20	20 ns	• •
	LA-25	25 ns	-

Pin Configuration

24-Pin Plastic DIP or SOJ

	24 🗖 VCC
A1 []2	23 🛛 A17
A2 🗖 3	22 🗖 A16
A3 🗖 4	21 🛛 A15
A4 CI5 8	20 🛛 A 14
	19 A13
A6 🖬 7 🦉	18 A12
A7 🗖 8 🔍	17 🗖 A11
A8 🗖 9	16 🗖 A10
POUT 10	15 A9
WE C 11	14 DIN
GND 12	13 CS
	83YL-7438A

Pin Identification

Symbol	Function
A ₀ - A ₁₇	Address inputs
D _{IN}	Data input
D _{OUT}	Data output
	Chip select
WE	Write enable
GND	Ground
Vcc	+5-volt power supply



Absolute Maximum Ratings

Power supply voltage, V _{CC}	-0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to +V _{CC} + 0.3
Output voltage, VOUT	$-0.5 \text{ to } + \text{V}_{\text{CC}} + 0.3$
Operating temperature, TOPR	0 to + 70°C
Storage temperature, T _{STG}	-55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) $V_{IN} = -3.0 \text{ V}$ min for 10 ns maximum pulse.

Truth Table

Function	CS	WE	Dout	lcc
Not selected	н	X X	High-Z	Standby
Read	L	н	Output data	Active
Write	L	L	High-Z	Active

Block Diagram

Capacitance

$T_A = +25^{\circ}C; f$	= 1 MHz	(Note 1);	V _{IN} and '	Vout = 0	۷
-------------------------	---------	-----------	-----------------------	----------	---

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	Cl			6	pF
Output capacitance	C _O			8	pF

Notes:


(1) This parameter is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, low (Note 1)	VIL	- 0.5		0.8	V
Input voltage, high	VIH	2.2		V _{CC} + 0.3	۷
Ambient temperature	TA	0		70	°C

Notes:

(1) $V_{IL} = -3.0 V$ min for 10 ns maximum pulse.



126

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2	_	2	μA	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CS} = V_{IH}$
Standby supply current	I _{SB}		······	30	mA	$\overline{CS} = V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	ISB1			2	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}; \text{ V}_{IN} \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	v	$I_{OL} = 8.0 \text{ mA}$
Output voltage, high	V _{OH}	2.4			v	$I_{OH} = -4.0 \text{ mA}$

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$


		μPD43	251B-15	μPD43251B-20		μPD43251B-25				
Parameter	Symbol	Min	Min Max	Min Max	Max	Min Max	Max	Unit	Test Conditions (Note 1)	
Read Operation									······································	
Operating supply current	lcc		120		100		100	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}$ (min cycle); $\text{I}_{\text{OUT}} = 0 \text{ mA}$	
Read cycle time	t _{RC}	15		20		25		ns	(Note 2)	
Read access time	t _{AA}		15		20		25	ns		
Chip select access time	tACS		15		20		25	ns		
Output hold from address change	toн	3		3		3		ns		
Chip select to output in low-Z	t _{CLZ}	3		3		3		ns	(Note 3)	
Chip deselect to output in high-Z	t _{CHZ}	0	6	0	8	0	10	ns	(Note 4)	
Write Operation					1					
Write cycle time	twc	15		20		25		ns	(Note 2)	
Chip select to end of write	tcw	13		15		20		ns		
Address valid to end of write	tAW	13		15		20		ns		
Address setup time	tAS	0		0		0		ns		
Write pulse width	t _{WP}	12		14		18		ns		
Write recovery time	t _{WR}	0		0		0		ns		
Data valid to end of write	t _{DW}	10		12		14		ns		
Data hold time	t _{DH}	0		0		0		ns		
Write enable to output in high-Z	twhz	0	6	0	8	0	10	ns	(Note 4)	
Output active from end of write	tow	0		0		0		ns	(Note 3)	

Notes:


- Input pulse levels = GND to 3.0 V; input pulse rise and fall time = 5 ns; timing reference levels = 1.5 V; see figures 1 and 2 for the output load.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (3) The transition is measured ±200 mV from steady-state voltage with the loading shown in figure 2.
- (4) The transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the loading shown in figure 2.



Figure 1. Output Load









Timing Waveforms

Address Access Cycle




Chip Select Access Cycle



Timing Waveforms (cont)

shorten to bar te


WE-Controlled Write Cycle





Timing Waveforms (cont)

CS-Controlled Write Cycle







20b

Description

The μ PD43253B is a 65,536-word by 4-bit static RAM fabricated with advanced silicon-gate technology. CMOS peripheral circuits and N-channel memory cells with polysilicon resistors make the μ PD43253B a high-speed device that requires very low power and no clock or refreshing.

The μ PD43253B is available in standard 28-pin plastic DIP and SOJ packaging.

Features

- □ 65,536-word x 4-bit organization
- □ Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- Output enable (OE) control
- Low power dissipation
 - 140 mA max (active)
 - -2 mA max (standby)
- Standard 28-pin, 300-mil plastic DIP and SOJ packages

Ordering Information

Part Number µPD43253BCR-15		Access Time (max)	Package		
		15 ns	28-pin plastic DIP		
	CR-20	20 ns	-		
	CR-25	25 ns	-		
µPD43253BLA-15		15 ns	28-pin plastic SOJ		
	LA-20	20 ns	-		
LA-25		25 ns	-		

Pin Configurations

28-Pin Plastic DIP

μPD43253B							
		28	₽vœ				
A15	2	27	🗆 A14				
A8 🗆	3	26	🗅 A ₁₃				
A7 🗖	4	25	□ A9				
A6 🗖	5	24	A10				
A5 🗆	6	23	🗆 A11				
A4 🗖	7	22	A12				
· · · · ·	8	21	D NC				
A2 4	9	20					
A1 🕻	10	19	□ vo ₄				
A0 C	11	18	□ <i>V</i> O ₃				
	12	17	1 VO2				
	13	16					
	14	15					
L				83FM-8787A			

28-Pin Plastic SOJ

	μPD43253B			2
	1 28			
A15 🗆	2 27	A14		
A8 🗆	3 26	🗅 A ₁₃		
A7 🗆	4 25	□ A 9		
A6 🗆	5 24	A10	j	
A5 🗆		D A11		
A4 🗆	7 22	A12		
A3 🗆	8 21	D NC		
A2 [9 20	D NC		
A1 [10 19	⊐ vo₄	}	
A0 🗆	11 18	⊐ <i>v</i> o₃	1	
	12 17	D VO2		
ÕĒ	13 16			
GND 🗆	14 15			
		-	83FM-8768A	

Pin Identification

Symbol	Function
A ₀ - A ₁₅	Address inputs
1/01 - 1/04	Data inputs and outputs
CS	Chip select
OE	Output enable
WE	Write enable
GND	Ground
Vcc	+5-volt power supply

Absolute Maximum Ratings

Supply voltage, V _{CC}	-0.5 to +7.0 V
Input and output voltages, VIN (Note 1)	-0.5 to V _{CC} + 0.3 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	- 55 to + 125°C
Power dissipation, PD	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) V_{IN} (min) = -3.0 V for 10-ns pulse.

Capacitance

 $T_A = 25^{\circ}C; V_{IN} \text{ and } V_{DOUT} = 0 V; f = 1 \text{ MHz}$

Parameter	Symbol	Min	Max	Unit	
Input capacitance	C _{IN}	1.11	6	pF	
Output capacitance	CDOUT		8	pF	

Capacitance is sampled and not 100% tested.

Block Diagram

Recommended Operating Conditions


Parameter	Symbol Min		Тур	Max	Unit	
Supply voltage	Vcc	4.5	5.0	5.5	V	
Input voltage, high	VIH	2.2		V _{CC} + 0.3	v	
Input voltage, low	VIL	- 0.5		0.8	٧	
Operating temperature	TA	0		70	°C	
Notes:	serge à	n e e e			1.1	
Notes.				· · ·	e tje	

(1) $V_{IL} = -3.0 V$ for 20-ns pulse.

Truth Table

		-			4		
CS WE		ŌĒ	Mode	Output	lcc		
н	х	х	Not selected	High-Z	Standby		
L	ь н н		Output disable		Active		
L	L	Х	Write	DIN	Active		
L	Н	L	Read	DOUT	-		

X = don't care.



DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	1 _{L1}	-2		2	μA	$V_{IN} = 0 V to V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CS} = V_{IH}$
Standby supply current	I _{SB}			30	mA	$\overline{CS} = V_{IH}$
	ISB1			2	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{ V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	Vol			0.4	v	I _{OL} = 8.0 mA
Output voltage, high	V _{OH}	2.4			v	$I_{OH} = -4.0 \text{ mA}$

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD43	253B-15	μPD43	253B-20	μPD43	253B-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc	***** ****	140		120		120	mA	$\overline{CS} = V_{IL}; I_{DOUT} = 0 \text{ mA}$
Address access time	t _{AA}		15		20		25	ns	
Chip select access time	tACS		15		20		25	ns	
Chip deselection to output in high-Z	t _{CHZ}	0	6	0	8	0	10	ns	(Note 4)
Chip selection to output in low-Z	tCLZ	3		3		3		ns	(Note 3)
Output enable access time	tOE		8		10		12	ns	
Output hold from address change	t _{он}	3		3		3		ns	
Output enable to output in high-Z	tонz		6		8		10	ns	
Output enable to output in low-Z	tolz	0		0		0		ns	
Read cycle time	t _{RC}	15		20		25		ns	(Note 2)
Write Operation									
Address setup time	tAS	0		0		0		ns	
Address valid to end of write	t _{AW}	13		15		20		ns	
Chip select to end of write	t _{CW}	13		15		20		ns	
Data hold time	t _{DH}	0		0		0		ns	
Data valid to end of write	t _{DW}	10		12		14		ns	
Output active from end of write	tow	0		0		0		ns	(Note 3)
Write cycle time	twc	15		20		25		ns	
Write enable to output in high-Z	twnz	0	6	0	8	0	10	ns	(Note 4)
Write pulse width	t _{WP}	12		14		18		ns	
Write recovery time	twn	0		0		0		ns	

Notes:


Int ut pulse levels = GND to 3.0 V; input pulse rise and fall times
 3 ns; timing reference levels = 1.5 V; see figure 1 for output load.

- (2) All read cycle timings are referenced from the last valid address to the first transitioning address.
- (3) Transition is measured at ±200 mV from steady-state voltage with the load shown in figure 1.
- (4) Transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the load shown in figure 1.

µPD43253B




Figure 1. Output Loads






Timing Waveforms

Address Access Cycle



Chip Select Access Cycle




20b

Timing Waveforms (cont)

فريحين فالمتوصيص

WE-Controlled Write Cycle






µPD43253B

Timing Waveforms (cont)

CS-Controlled Write Cycle



20b



and the second second



Description

The μ PD43254B is a 65,536-word by 4-bit static RAM fabricated with advanced silicon-gate technology. CMOS peripheral circuits and N-channel memory cells with polysilicon resistors make the μ PD43254B a high-speed device that requires very low power and no clock or refreshing.

The μ PD43254B is available in standard 24-pin plastic DIP and SOJ packaging.

Features


- □ 65,536-word x 4-bit organization
- □ Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- Low power dissipation
 - 140 mA max (active)
 - 2 mA max (standby)
- Standard 24-pin plastic DIP and SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package		
µPD43254BCR-15	15 ns	24-pin plastic DIP		
CR-20	20 ns	-		
CR-25	25 ns	-		
µPD43254BLA-15	15 ns	24-pin plastic SOJ		
LA-20	20 ns	•		
LA-25	25 ns	•		

Pin Configurations

24-Pin Plastic DIP



24-Pin Plastic SOJ

۰. ط ر –				20
Ao 🔤 1		24 2 Vcc		
A1 2		23 A15		
A ₂ [] 3		22 A 14		1
A3 []4		21 A 13		1
A4 [] 5	18	20 A12		
A5 🗖 6	µPD43254B	19 A11		
A6 []7	Š.	18 A10		
A7 [8	F	17 104		
A8 [9		16 1 VO3	1	
 A ₉ [] 10 CS [] 11		15 102		
		14 U VO1		
GND [12		13 U WE		
			83YL-7443A	

Pin Identification

Symbol	Function					
A ₀ - A ₁₅	Address inputs					
1/0 ₁ - 1/0 ₄	Data inputs and outputs					
CS	Chip select					
WE	Write enable					
GND	Ground					
Vcc	+ 5-volt power supply					



Absolute Maximum Ratings

Supply voltage, V _{CC}	– 0.5 to + 7.0 V
Input and output voltages, VIN (Note 1)	-0.5 to V _{CC} + 0.3 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	- 55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) V_{IN} (min) = -3.0 V for 10 ns pulse.

Capacitance

 $T_A = 25^{\circ}C$; V_{IN} and $V_{DOUT} = 0 V$; f = 1 MHz (Note 1)

Parameter	Symbol	Min	Max	Unit
Input capacitance	C _{IN}		6	pF
Output capacitance	CDOUT		8	pF

Notes:

(1) This parameter is sampled and not 100% tested.

Block Diagram

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit V
Supply voltage	Vcc	4.5	5.0	5.5	
Input voltage, high	VIH	2.2		V _{CC} + 0.3	۷
Input voltage, low	VIL	- 0.5		0.8	V
Operating temperature	TA	. 0		70	°C
Notes:	a ta tra	. 1		, Andreas	1.1


(1) $V_{IL} = -3.0 V$ for 20 ns pulse.

Truth Table

<u>CS</u>	WE	Input/Output	Icc
Н	x	High-Z	Standby
L	н	D _{OUT}	Active
L	L	D _{IN}	Active
			CS WE Input/Output H X High-Z L H D _{OUT}

Notes:

(1) X = don't care.



2

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	<u>ال</u>	2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CS} = V_{IH}$
Standby supply current	ISB		· .	30	mA	$\overline{CS} = V_{IH}$
	ISB1			2	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{ V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	v	l _{OL} = 8.0 mA
Output voltage, high	VOH	2.4			v	$I_{OH} = -4.0 \text{ mA}$

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD43	254B-15	μPD43	254B-20	μPD432	254B-25		and the second
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc		140		120		120	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}; \text{I}_{\text{DOUT}} = 0 \text{ mA}$
Read cycle time	t _{RC}	15		20		25		ns	(Note 2)
Address access time	t _{AA}		15		20		25	ns	
Chip select access time	tACS		15		20		25	ns	
Output hold from address change	t _{OH}	3		3		3		ns	
Chip selection to output in low-Z	tCLZ	3		3		3		ns	(Note 3)
Chip deselection to output in high-Z	^t CHZ	0	6	0	8	0	10	ns	(Note 4)
Write Operation									
Write cycle time	twc	15		20		25		ns	(Note 2)
Chip select to end of write	tcw	13		15		20		ns	
Address valid to end of write	t _{AW}	13		15		20		ns	
Address setup time	t _{AS}	0		0		0		ns	
Write pulse width	t _{WP}	12		14		18		ns	
Write recovery time	t _{WR}	0		. 0		0		ns	
Data valid to end of write	t _{DW}	10		12		14		ns	
Data hold time	tDH	0		0		0		ns	
Write enable to output in high-Z	t _{WHZ}	0	6	0	8	0	10	ns	(Note 4)
Output active from end of write	tow	0		0		0		ns	(Note 3)

Notes:

- Input pulse levels = GND to 3.0 V; input pulse rise and fall times
 = 3 ns; timing reference levels = 1.5 V; see figures 1 and 2 for output load.
- (2) All read cycle timings are referenced from the last valid address to the first transitioning address.
- (3) Transition is measured at ±200 mV from steady-state voltage with the load shown in figure 2.
- (4) Transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the load shown in figure 2.



Figure 1. Output Load






Figure 2. Output Load for t_{CHZ}, t_{CLZ}, t_{WHZ}, and t_{OW}




Timing Waveforms

Address Access Cycle




Chip Select Access Cycle



Timing Waveforms (cont)

and the second second

WE-Controlled Write Cycle






µPD43254B

Timing Waveforms (cont)

CS-Controlled Write Cycle



7





Description

The μ PD43258A is a 32,768-word by 8-bit static RAM fabricated with advanced silicon-gate technology. Its unique design uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors to make the μ PD43258A a high-speed device that requires very low power and no clock or refreshing.

Minimum standby power is drawn when \overline{CS} is high, independent of the other inputs' levels. The μ PD43258A is available in standard 28-pin plastic DIP or SOJ packaging.

Features

- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One CS pin and one OE pin for easy application
- Standard 28-pin plastic DIP and SOJ packaging
- Fast access time of 15 ns (max)

Ordering Information

umber	Access Time (max)	Package
58ACR-15	15 ns	28-pin plastic DIP
CR-20	20 ns	•
CR-25	25 ns	• •
58ALA-15	15 ns	28-pin plastic SOJ
LA-20	20 ns	•
LA-25	25 ns	
	258ACR-15 CR-20 CR-25 258ALA-15 LA-20	CR-20 20 ns CR-20 20 ns CR-25 25 ns 258ALA-15 15 ns LA-20 20 ns

Pin Configurations

28-Pin Plastic DIP or SOJ

A 14 [1 A 12 [2 A 7 [3 A 6 [4 A 5 [5 A 4 [6 A 3 [7 A 2] 8	28 VCC 27 WE 26 A13 25 A8 24 A9 23 A11 22 DE 22 DE 22 DE 23 A10 22 DE 23 A10 22 DE	
A1 □ 9 A0 □ 10 I/O1 □ 11	[⊒] 20 □ CS 19 □ I/O8 18 □ I/O7	
VO2 □ 12 VO3 □ 13	17 🖵 VO6 16 🖵 VO5	
GND 🗖 14	15 - 104	83YL-7439A


Pin Identification

Symbol	Function
A ₀ - A ₁₄	Address inputs
1/01 - 1/08	Data inputs and outputs
CS	Chip select
ŌĒ	Output enable
WE	Write enable
GND	Ground
V _{CC}	+5-volt power supply

动和高品情情情 µPD43258A



Block Diagram



Truth Table

Function	ĈŠ	OE	WE	I/O	lcc
Not selected	Η.	X	Х	High-Z	Standby
Outputs disabled	L	Н	Н	High-Z	Active
Read	L	L	н	DOUT	Active
Write	L	х	L	DIN	Active

Notes:

(1) X = don't care.

DC Characteristics

т $= 0 \text{ to } + 70^{\circ}\text{C}$: Voc $= +5.0 \text{ V} \pm 10\%$

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, low (Note 1)	VIL	- 0.5		0.8	٧
Input voltage, high	VIH	2.2		V _{CC} + 0.3	V
Ambient temperature	TA	0		70	°C

Notes:

(1) -3.0 V minimum (pulse width = 10 ns).

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
I/O leakage current	ILO	-2		2	μA	$V_{UO} = 0 V \text{ to } V_{CC}; \overline{CS} \ge V_{IH} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{WE} \le V_{IL}$
Standby supply current	I _{SB}			30	ma	$\overline{CS} \ge V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	I _{SB1}			2	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	VoL			0.4	v	I _{OL} = 8 mA
Output voltage, high	VOH	2.4			v	l _{OH} = -4.0 mA

Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	-0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Output voltage, V _{I/O} (Note 1)	-0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) -3.0 V minimum (pulse width = 10 ns).

AC Characteristics

Capacitance

Parameter	Symbol	Min	Max	Unit	
Input capacitance	C _I		6	pF	
Input/output capacitance	CI/O		8	pF	

Notes:

(1) This parameter is sampled and not 100% tested.

		μPD43	258A-15	μPD433	258A-20	μPD432	258A-25		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc		150		140		130	mA	$\overline{\text{CS}} \leq \text{V}_{\text{IL}} \text{ (min cycle); } \text{I}_{\text{I/O}} = 0 \text{ m/}$
Read cycle time	t _{RC}	15		20		25		ns	(Note 2)
Address access time	t _{AA}		15		20		25	ns	(Note 2)
Chip select access time	tACS		15		20		25	ns	(Note 2)
Output enable to output valid	t _{OE}		9		10		12	ns	(Note 2)
Output hold from address change	t _{OH}	3		3		3		ns	(Note 2)
Chip select to output in low-Z	tCLZ	3		3		3		ns	(Note 3)
Output enable to output in low-Z	toLZ	0		0		0		ns	(Note 3)
Chip select to output in high-Z	tCHZ		10		10		10	ns	(Note 3)
Output enable to output in high-Z	tohz		8		8		10	ns	(Note 3)
Write Operation									
Write cycle time	twc	15		20		25		ns	
Chip select to end of write	tcw	12		13		15		ns	
Address valid to end of write	t _{AW}	12		13		15		ns	
Address setup time	tAS	0		0		0		ns	
Write pulse width	t _{WP}	12		13		15		ns	
Write recovery time	t _{WB}	0		0		0		ns	
Data valid to end of write	t _{DW}	9		10		12		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write enable to output in high-Z	t _{WHZ}		8		8		10	ns	(Note 3)
Output active from end of write	tow	0		0		0		ns	(Note 3)

 Input pulse levels = 0 to 3 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V.


(2) See figure 1 for output load.


(3) See figure 2 for output load.


20d



Figure 1. Output Load









Timing Waveforms

Address Access Cycle



Chip Select Access Cycle




20d



Timing Waveforms (cont)

WE-Controlled Write Cycle






µPD43258A

Timing Waveforms (cont)

CS-Controlled Write Cycle





8



Description

The μ PD43259A is a 32,768-word by 9-bit static RAM fabricated with advanced silicon-gate technology. Its unique design uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors to make the μ PD43259A a high-speed device that requires very low power and no clock or refreshing.

Minimum standby power is drawn when \overline{CS} is high, independent of the other inputs' levels. The μ PD43259A is available in standard 32-pin plastic DIP or SOJ packaging.

Features


- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One CS pin and one OE pin for easy application
- Standard 32-pin plastic DIP and SOJ packaging
- Fast access time of 15 ns (max)

Ordering Information

Part Number µPD43259ACR-15		Access Time (max)	Package		
		15 ns	32-pin plastic DIP		
	CR-20	20 ns	• . *		
CR-25		25 ns	-		
µPD43259ALA-15		15 ns	32-pin plastic SOJ		
	LA-20	20 ns	•		
	LA-25	25 ns	•		

Pin Configuration

32-Pin Plastic DIP or SOJ




Pin Identification

Symbol	Function					
A ₀ - A ₁₄	Address inputs					
1/0 ₁ - 1/0 ₉	Data inputs and outputs					
CS	Chip select					
OE	Output enable					
WE	Write enable					
GND	Ground					
V _{CC}	+5-volt power supply					
NC	No connection					

µPD43259A

NEC

Block Diagram



Truth Table

Notes:

Function	<u>cs</u>	ŌĒ	WE	I/O	Icc
Not selected	н	X	Х	High-Z	Standby
Outputs disabled	L	Н	Н	High-Z	Active
Read	L	L	н	DOUT	Active
Write	L	X	L	DIN	Active

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
input voitage, low (Note 1)	VIL	- 0.5		0.8	٧
input voltage, high	VIH	2.2		V _{CC} + 0.3	٧
Ambient temperature	TA	0		70	°C

Notes:

(1) -3.0 V minimum (pulse width = 10 ns).

DC Characteristics

(1) X = don't care.

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	1 _{L1}	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
I/O leakage current	lLO	- 2		2	μA	$V_{I/O} = 0 V \text{ to } V_{CC}; \overline{CS} \ge V_{IH} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{WE} \le V_{IL}$
Standby supply current	ISB			30	ma	$\overline{CS} \ge V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	I _{SB1}			2	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}; \text{ V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	v	I _{OL} = 8 mA
Output voltage, high	VOH	2.4			v	$I_{OH} = -4.0 \text{ mA}$

Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	–0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Output voltage, V _{I/O} (Note 1)	-0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) -3.0 V minimum (pulse width = 10 ns).

AC Characteristics

Capacitance

$T_A =$	+25°C; f =	1 MHz; V _{IN} a	nd $V_{OUT} = 0V$
---------	------------	--------------------------	-------------------

Parameter	Symbol	Min	Max	Unit	
Input capacitance	CI		6	pF	
Input/output capacitance	CI/O		8	pF	

Notes:

(1) This parameter is sampled and not 100% tested.

Parameter	Symbol	μPD43259A-15		μPD43259A-20		μPD43259A-25			
		Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc		150		140		130	mA	$\overline{CS} \leq V_{ L}$ (min cycle); $I_{ /O} = 0 \text{ mA}$
Read cycle time	t _{RC}	15		20		25		ns	(Note 2)
Address access time	tAA		15		20		25	ns	(Note 2)
Chip select access time	tACS		15		20		25	ns	(Note 2)
Output enable to output valid	tOE		9		10		12	ns	(Note 2)
Output hold from address change	t _{OH}	3		3		3		ns	(Note 2)
Chip select to output in low-Z	tCLZ	3		3		3		ns	(Note 3)
Output enable to output in low-Z	tolz	0		0		0		ns	(Note 3)
Chip select to output in high-Z	tCHZ		10		10		10	ns	(Note 3)
Output enable to output in high-Z	tонz		8		8		10	ns	(Note 3)
Write Operation									
Write cycle time	twc	15		20		25		ns	
Chip select to end of write	tcw	12		13		15		ns	
Address valid to end of write	t _{AW}	12		13		15		ns	
Address setup time	tAS	0		0		0		ns	
Write pulse width	t _{WP}	12		13		15		ns	antis antis a thur antis a star mets
Write recovery time	twn	0		0		0		ns	
Data valid to end of write	t _{DW}	9		10		12		ns	
Data hold time	t _{DH}	0		0		0		ns	· ···· · ······
Write enable to output in high-Z	twnz		8		8		10	ns	(Note 3)
Output active from end of write	tow	0		0		0		ns	(Note 3)

Notes:

(1) Input pulse levels = 0 to 3 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V.


(2) See figure 1 for output load.


(3) See figure 2 for output load.


20e



Figure 1. Output Load









NEC

Timing Waveforms

Address Access Cycle




Chip Select Access Cycle






WE-Controlled Write Cycle



CS-Controlled Write Cycle









General





e

Fast Static RAMs (64K)





Fast Static RAMs



(1M)







Fast Static RAMs (4M)



Cache Data RAMs





Standard Static RAMs





Section 21 Fast Static RAMs (1M)

μPD	Organization	Features	
431001	1M x 1	20-ns	21a
431004	256K x 4	20-ns	21b
431008	128K x 8	15-ns; Output enable	21c
431009	128K x 9	15-ns; Output enable	21d
431016	64K x 16	15-ns; Output enable	21e
431018	64K x 18	15-ns; Output enable	21f

Upcoming Products

Description	Device Number	Comments
128K x 8	μPD461008	Speeds to 8 ns; 3.3- and 5-V versions
128K x 9	µPD461009	Speeds to 8 ns; 3.3- and 5-V versions
64K x 16	μPD461016	Speeds to 8 ns; 3.3- and 5-V versions
64K x 18	µPD461018	Speeds to 8 ns; 3.3- and 5-V versions





Description

The μ PD431001 is a 1,048,576-word by 1-bit static RAM fabricated with advanced silicon-gate technology. A unique design that uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors makes the μ PD431001 a high-speed device that requires no clock or refreshing. The μ PD431001 is available in 28-pin plastic SOJ packaging.

Features

- □ 1,048,576-word x 1-bit organization
- □ Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Separated data input and output
- Three-state outputs
- Power dissipation
 - 140 mA max (active)
 - -2 mA max (standby)
- □ Standard 400-mil, 28-pin plastic SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package
μPD431001LE-20	20 ns	28-pin plastic SOJ
LE-25	25 ns	-
LE-35	35 ns	•

Pin Configuration

28-Pin Plastic SOJ

|--|

Pin Identification

Symbol	Function
A ₀ - A ₁₉	Address inputs
D _{IN}	Data input
D _{OUT}	Data output
CS	Chip select
WE	Write enable
GND	Ground
Vcc	+5-volt power supply
NC	No connection
	······································

21a



Absolute Maximum Ratings

Power supply voltage, V _{CC}	0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.3 V
Output voltage, V _{OUT}	-0.5 to V _{CC} + 0.3 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	-55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) $V_{IN} = -3.0 \text{ V}$ minimum for 10 ns maximum pulse.

Truth Table

CS WE		Function	DOUT	lcc
н	x	Not selected	High-Z	Standby
L	н	Read	Output data	Active
L	L	Write	High-Z	Active

Note:

(1) X = don't care

Block Diagram

Capacitance

TA =	+25°C; f =	1 MH	z (Note	1); V _{IN}	and VOUT	= 0V
------	------------	------	---------	---------------------	----------	------

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	с _і			6	pF
Output capacitance	Co			10	pF

Notes:


(1) This parameter is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit V	
Supply voltage	Vcc	4.5	5.0	5.5		
Input voltage, low	VIL	- 0.5		0.8	v	
Input voltage, high	VIH	2.2		V _{CC} + 0.3	v	
Ambient temperature	TA	0		70	°C	

Note:

(1) $V_{IL} = -3.0 \text{ V}$ minimum for 10 ns maximum pulse.



DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Тур Мах		Test Conditions		
Input leakage current	ינו –	-2	-2		μA	$V_{IN} = 0 V \text{ to } V_{CC}$		
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V$ to V_{CC} ; $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$		
Standby supply current	I _{SB}			30	mA	$\overline{CS} = V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$		
	I _{SB1}			2	mA	$\overline{CS} \ge V_{CC} - 0.2 V; V_{IN} \le 0.2 V \text{ or } \ge V_{CC} - 0.2 V$		
Output voltage, low	VOL			0.4	v	l _{OL} = 8.0 mA		
Output voltage, high	V _{OH}	2.4			٧	$I_{OH} = -4.0 \text{ mA}$		

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD43	1001-20	μPD43	1001-25	μPD43	1001-35		Test Conditions
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Read Operation									
Operating supply current	lcc		140		120		100	mA	$\overline{CS} = V_{IL}; t_{RC} = t_{RC} \text{ (min)}$ $l_{OUT} = 0 \text{ mA}$
Read cycle time	t _{RC}	20		25		35		ns	(Note 2)
Read access time	t _{AA}		20		25		35	ns	
Chip select access time	tACS		20		25		35	ns	
Output hold from address change	t _{он}	5		5		5		ns	
Chip select to output in low-Z	tcLZ	5		5	-	5		ns	(Note 3)
Chip deselect to output in high-Z	tcHZ	0	8	0	10	0	15	ns	(Note 4)
Write Operation									
Write cycle time	twc	20		25		35		ns	(Note 2)
Chip select to end of write	tcw	15		20		30		ns	
Address valid to end of write	taw	15		20		30		ns	
Address setup time	tAS	0		0		0		ns	
Write pulse width	twp	15		15		25		ns	
Write recovery time	t _{WR}	3		3		3		ns	
Data valid to end of write	t _{DW}	12		15		20		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write enable to output in high-Z	t _{WHZ}		8	0	10	0	10	ns	(Note 4)
Output active from end of write	tow	0		0		0		ns	(Note 3)

Notes:


 Input pulse levels = GND to 3.0 V; input pulse rise and fall time = 3 ns; timing reference levels = 1.5 V; see figures 1 and 2 for the output load.

- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (3) The transition is measured ±200 mV from steady-state voltage with the load shown in figure 2.
- (4) The transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the load shown in figure 2.


21a



Figure 1. Output Load











Timing Waveforms

a da ana an tao amin'

Address Access Cycle




Chip Select Access Cycle






WE-Controlled Write Cycle



CS-Controlled Write Cycle





and the second second

8

NEC Electronics Inc.

Description

The μ PD431004 is a 262,144-word by 4-bit static RAM fabricated with advanced silicon-gate technology. CMOS peripheral circuits and N-channel memory cells with polysilicon resistors make the μ PD431004 a high-speed device that requires very low power and no clock or refreshing.

The μ PD431004 is available in standard 28-pin plastic SOJ packaging.

Features

- 262,144-word x 4-bit organization
- Single + 5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- Low power dissipation
 - 150 mA max (active)
 - -2 mA max (standby)
- Standard 28-pin plastic SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package
µPD431004LE-20	20 ns	28-pin plastic SOJ
LE-25	25 ns	-
LE-35	35 ns	•

Pin Configuration

28-Pin Plastic SOJ

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
--	--	--

Pin Identification

Symbol	Function	
A ₀ - A ₁₇	Address inputs	
1/01 - 1/04	Data inputs and outputs	
CS	Chip select	
WE	Write enable	
GND	Ground	
Vcc	+ 5-volt power supply	2
NC	No connection	

Absolute Maximum Ratings

Supply voltage, V _{CC}	0.5 to +7.0 V
Input and output voltages, VIN (Note 1)	- 0.5 to V _{CC} + 0.3
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	– 55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) $V_{IN} = -3.0 V$ minimum for 10 ns pulse.

Capacitance

 $T_A = 25^{\circ}C$; V_{IN} and $V_{DOUT} = 0$ V; f = 1 MHz (Note 1)

Parameter	Symbol	Min	Max	Unit
Input capacitance	C _{IN}		6	pF
Output capacitance	Сроит		10	pF

Notes:

(1) This parameter is sampled and not 100% tested.

Block Diagram

Truth Table

Function	CS	WE	ŌĒ	Input/Output	Icc
Not selected	н	x	х	High-Z	Standby
Output disable	L	н	н	High-Z	Active
Read	L	н	L	Dout	Active
Write	L	L	х	D _{IN}	Active

Notes:


(1) X = don't care.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	VIH	2.2		V _{CC} + 0.3	۷
Input voltage, low	VIL	- 0.5		0.8	٧
Operating temperature	TA	0		70	°C

Notes:

(1) $V_{IL} = -3.0 V$ minimum for 10 ns pulse.



2

DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V$ to V_{CC} ; $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$
Standby supply current	ISB			30	mA	$\overline{CS} = V_{IH}$
	I _{SB1}			2	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}; \text{ V}_{ N } \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	v	l _{OL} = 8.0 mA
Output voltage, high	VOH	2.4			v	l _{OH} = -4.0 mA

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$


		μPD43	1004-20	μPD43	1004-25	μPD43	1004-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc		150		140		120	mA	$\overline{CS} = V_{IL}; t_{RC} = t_{RC} \text{ (min)};$ $I_{DOUT} = 0 \text{ mA}$
Read cycle time	t _{RC}	20		25		35		ns	(Note 2)
Address access time	t _{AA}		20		25		35	ns	
Chip select access time	tACS		20		25		35	ns	
Output hold from address change	tон	5		5		5		ns	
Output enable access time	toE		10		10		15	ns	
Output enable to output in low-Z	tolz	0		0		0		ns	(Note 3)
Output disable to output in high-Z	toHZ	0	8	0	10	0	15	ns	(Note 4)
Chip selection to output in low-Z	tCLZ	5		5		5		ns	(Note 3)
Chip selection to output in high-Z	tcHZ	0	8	0	10	0	15	ns	(Note 4)
Write Operation									
Write cycle time	twc	20		25		35		nŝ	(Note 2)
Chip select to end of write	tcw	15		20		30		ns	
Address valid to end of write	t _{AW}	15		20		30		ns	
Address setup time	tAS	0		0		0		ns	<u></u>
Write pulse width	t _{WP}	15		20		30		ns	
Write recovery time	t _{WR}	3		3		3		ns	
Data valid to end of write	tDW	12		12		20		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write enable to output in high-Z	t _{WHZ}	0	8	0	8	0	10	ns	(Note 4)
Output active from end of write	tow	0		0		0		ns	(Note 3)

Notes:


- Input pulse levels = GND to 3.0 V; input pulse rise and fall times
 3 ns; timing reference levels = 1.5 V; see figures 1 and 2 for output load.
- (3) Transition is measured at ±200 mV from steady-state voltage with the load shown in figure 2.
- (2) All read cycle timings are referenced from the last valid address to the first transitioning address.
- (4) Transition is measured at V_OL + 200 mV and V_OH 200 mV with the load shown in figure 2.



Figure 1. Output Load









NEC

Timing Waveforms

Address Access Cycle




Chip Select Access Cycle






Output Enable Access Cycle




WE-Controlled Write Cycle





CS-Controlled Write Cycle



µPD431004



and the second second second second



Description

The μ PD431008 is a 131,072-word by 8-bit static RAM fabricated with advanced silicon-gate technology. Its unique design uses CMOS peripheral circuits and N-channel memory cells to make the μ PD431008 a high-speed device that requires no clock or refreshing. The μ PD431008 is available in a standard 32-pin plastic SOJ.

Features

- Single +5-volt power supply
- □ Fully static operation-no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One \overline{CS} pin and one \overline{OE} pin for easy application
- Standard 32-pin plastic SOJ packaging

Ordering Information

Part Number	Access Time (max)	Package
µPD431008LE-15	15 ns	32-pin plastic SOJ
LE-17	17 ns	-
LE-20	20 ns	•

Pin Identification

Symbol	Function
A ₀ - A ₁₆	Address inputs
1/0 ₁ - 1/0 ₈	Data inputs and outputs
CS	Chip select
ŌĒ	Output enable
WE	Write enable
GND	Ground
Vcc	+5-volt power supply
NC	No connection

Pin Configuration

32-Pin Plastic SOJ


	μPD431008	
A3 🗆	1 32	
A2 [2 31	□ A ₅
	3 30	
A0 []	4 29	□ A7
टड ट	5 28	
VO1 [6 27	□ vo ₈
VO2 □	7 26	
VCC □	8 25	□ v _{ss}
VSS 🗆	9 24	
⊮o ₃ ⊏	10 23	
V04 [11 22	
WEC	12 21	⊐ A8
A16 🗆	13 20	
A ₁₅ 🗆	14 19	
A14 🗆	15 18	
A13 🗖	16 17	
		-

83FM-9064A

µPD431008



Block Diagram



NEC

Absolute Maximum Ratings

–0.5 to +7.0 V
-0.5 to V _{CC} + 0.5 V
–0.5 to V _{CC} + 0.5 V
0 to +70°C
–55 to +125°C
1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) -3.0 V minimum (pulse width = 10 ns).

Capacitance

 $T_A = +25^{\circ}C$; f = 1 MHz; V_{IN} and $V_{OUT} = 0 V$

Parameter	Symbol	Min	Max	Unit
Input capacitance	CI		6	pF
Input/output capacitance	CIVO		8	pF

Note:

(1) This parameter is sampled and not 100% tested.

DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Truth Table

CS	ŌĒ	WE	Function	I/O	lcc
н	Х	Х	Not selected	High-Z	Standby
L	Н	Н	Outputs disabled	High-Z	Active
L	L	н	Read	DOUT	Active
L	х	L	Write	D _{IN}	Active

Note:

(1) X = don't care.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Мах	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, low (Note 1)	VIL	- 0.5		0.8	v
Input voltage, high	VIH	2.2		V _{CC} + 0.5	٧
Ambient temperature	TA	0		70	°C

Note:


(1) -3.0 V minimum (pulse width = 10 ns).

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	l _{LI}	- 2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
I/O leakage current	ILO	-2		2	μA	$V_{\rm I/O} = 0 V \text{ to } V_{\rm CC}$
Operating supply current	I_{CC1} ($t_{RC} = t_{WC}$) =	15 ns)		160	mA	$\overline{CS} = V_{IL}; I_{I/O} = 0 \text{ mA}$
	I_{CC2} ($t_{RC} = t_{WC}$) =	17 ns)		150	mA	$\overline{CS} = V_{IL}; I_{I/O} = 0 \text{ mA}$
	I_{CC3} ($t_{RC} = t_{WC}$) =	20 ns)		140	mA	$\overline{CS} = V_{IL}; I_{I/O} = 0 \text{ mA}$
Standby supply current	I _{SB}			30	mA	$\overline{CS} \ge V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	ⁱ SB1			10	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}; \text{ V}_{IN} \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	V _{OL}			0.4	٧	I _{OL} = 8 mA
Output voltage, high	V _{OH}	2.4			v	$I_{OH} = -4.0 \text{ mA}$



AC Characteristics $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ± 10	%	n sharin ti Karin ti							e Nel III. 29 E State - State - State - State
nde de la constante de la const La constante de la constante de La constante de la constante de	· · · · ·	μPD43	1008-15	μPD43	1008-17	μPD43	1008-20		·
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation			• •						
Read cycle time	t _{RC}	15		17		20		ns	
Address access time	tAA		15	4	17		20	ns	
Chip select access time	tACS		15		17		20	ns	
Output enable to output valid	tOE		8	·· .	9		10	ns	
Output hold from address change	tон	5		5		5		ns	
Chip select to output in low-Z	tcLZ	5	1.2	5		5		ns	
Output enable to output in low-Z	tolz	1		1		1		ns	
Chip select to output in high-Z	tCHZ	·	7		7		7	ns	
Output enable to output in high-Z	tohz		7		7		7	ns	
Write Operation									
Write cycle time	twc	15		17		20		ns	
Chip select to end of write	tcw	10		11		12		ns	
Address valid to end of write	tAW	9		11		12		ns	
Address setup time	tAS	0		0		0		ns	
Write pulse width	twp	9		10		10	·	ns	
Write recovery time	twn	0		0		0		ns	
Data valid to end of write	t _{DW}	8		9		10		ns	
Data hold time	tDH	0	24	0		0		ņs	
Write enable to output in high-Z	twnz		7		7		7	ns	
Output active from end of write	tow	3		3		3		ns	

Figure 1.Output Loads




NEC


Timing Waveforms

Address Access Cycle

 $\frac{1}{1+1} \left(\frac{1}{2} + \frac$




Chip Select Access Cycle



21c




WE-Controlled Write Cycle





CS-Controlled Write Cycle



7

µPD431008



18 and 18 Arts Arts Arts



Description

Pin Configuration

36-Pin Plastic SOJ

The μ PD431009 is a 131,072-word by 9-bit static RAM fabricated with advanced silicon-gate technology. Its unique design uses CMOS peripheral circuits and N-channel memory cells to make the μ PD431009 a high-speed device that requires no clock or refreshing. The μ PD431009 is available in a standard 36-pin plastic SOJ.

Features

- □ Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One CS pin and one OE pin for easy application
- Standard 36-pin, 400-mil plastic SOJ packaging

Ordering Information

Part Number μPD431009LE-15		Access Tim e (max)	Package
		15 ns	36-pin plastic SOJ
	LE-17	17 ns	-
	LE-20	20 ns	-

Pin Identification

Symbol	Function
A ₀ - A ₁₆	Address inputs
1/0 ₁ - 1/0 ₉	Data inputs and outputs
CS	Chip select
ŌĒ	Output enable
WE	Write enable
GND	Ground
Vcc	+5-volt power supply
NC	No connection


-PIII Plastic 50J			
and a second	μPD431009	_	
	1 36		
A3 C		1 7	
A2 🗆	3 34		
A1 C	4 33	1 -	
Ao 🗆	5 32		
<u>cs</u> c	6 31		
1/O ₁ [7 30	-	
VO2 □	8 29	-	
VCC C	9 28		
	10 27		
VO3 🗆	11 26	i ⊨ vo ₆	
V04 C	12 25	1 1/05	
WEC	13 24	- A 8	
A16 🗆	14 23		
A ₁₅ C	15 22	P A10	
A14 🗆	16 21		
A13 🗆	17 20		
	18 19		
		63	FM-9064A

µPD431009

and the second second



Block Diagram



Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	-0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Output voltage, V _{I/O} (Note 1)	-0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	–55 to +125°C
Power dissipation, PD	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) -3.0 V minimum (pulse width = 10 ns).

Capacitance

$T_A = +25^{\circ}C$; f = 1 MHz; V_{IN} and $V_{OUT} = 0 V$						
Parameter	Symbol	Min	Max	Unit		
Input capacitance	CI		6	pF		
Input/output capacitance	CI/O		8	pF		

Note:

(1) This parameter is sampled and not 100% tested.

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ± 10%

Truth Table

CS	ŌĒ	WE	Function	I/O	lcc
н	Х	x	Not selected	High-Z	Standby
L	н	Н	Outputs disabled	High-Z	Active
L	L	н	Read	DOUT	Active
L	Х	L	Write	D _{IN}	Active

Note:

(1) X = don't care.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit V	
Supply voltage	Vcc	4.5	5.0	5.5		
Input voltage, low (Note 1)	VIL	-0.5		0.8	۷	
Input voltage, high	VIH	2.2		Vcc + 0.5	٧	
Ambient temperature	TA	0		70	°C	

Note:

(1) -3.0 V minimum (pulse width = 10 ns).

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
I/O leakage current	LO	-2		2	μA	$V_{VO} = 0 V \text{ to } V_{CC}$
Operating supply current	I _{CC1} (t _{RC} = t _{WC} =	⊧ 15 ns)		160	mA	$\overline{CS} = V_{IL}; I_{I/O} = 0 \text{ mA}$
	ICC2 (tRC = tWC =	= 17 ns)		150	mA	$\overline{CS} = V_{IL}; I_{I/O} = 0 \text{ mA}$
	ICC3 (tRC = tWC =	= 20 ns)		140	mA	$\overline{CS} = V_{IL}; I_{I/O} = 0 \text{ mA}$
Standby supply current	I _{SB}			30	mA	$\overline{CS} \ge V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	^I SB1			10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	V _{OL}			0.4	٧	$I_{OL} = 8 \text{ mA}$
Output voltage, high	V _{OH}	2.4			v	$I_{OH} = -4.0 \text{ mA}$




AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter		μPD431009-15		μPD431009-17		μPD431009-20			
	Symbol	Min	Мах	Min	Мах	Min	Max	Unit	Test Conditions
Read Operation									
Read cycle time	t _{RC}	15		17		20		ns	and a second
Address access time	tAA		15		17		20	ns	
Chip select access time	tACS		15		17		20	ns	2013 - 13 - 13 - 13 - 13 - 13 - 13 - 13 -
Output enable to output valid	t _{OE}		8		9	5 - A	10	ns	8 - A - A - A - A - A - A - A - A - A -
Output hold from address change	toH	5		5		5		ns	
Chip select to output in low-Z	tCLZ	5		5		5		ns	
Output enable to output in low-Z	tolz	1		1		1		ns	
Chip select to output in high-Z	tCHZ	1.00	7		7		7	ns	T
Output enable to output in high-Z	toHZ		7		7		7	ns	A Contractor
Write Operation									
Write cycle time	twc	15	-	17		20	· ·	ns	· · ·
Chip select to end of write	tcw	10		11		12		ns	
Address valid to end of write	taw	9		11		12		ns	
Address setup time	tAS	0		0		0		ns	
Write pulse width	t _{WP}	9		10		10		ns	
Write recovery time	twn	0		0		0		ns	
Data valid to end of write	t _{DW}	8		9		10		ns	
Data hold time	tDH	0	-	0		0		ns	
Write enable to output in high-Z	twHZ		7		7		7	ns	
Output active from end of write	tow	3		3		3		ns	

Figure 1. Output Loads







Timing Waveforms

 $x \in [1,2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2^{n+1},\ldots,2^{n+1},2^{n+1},\ldots,2$

Address Access Cycle




Chip Select Access Cycle






WE-Controlled Write Cycle



CS-Controlled Write Cycle



21d



and the second second

			n e Austria - Nacional Anglia. Anglia - Anglia Anglia
ana an	e e construction de la construction Esta construction de la construction Esta construction de la construction		
			a satura
and the second second			e e le le la companya de
		• • • • • •	
	$(1,1) \in \mathbb{R}^{n+1}$		
	an a		
н маралан н а			n .
1. N. I.	~		
			- 4 ¹⁴
:			and a second sec
			a da anti-anti-anti-anti-anti- anti-anti-anti-anti-anti-anti-anti-anti-





Description

The µPD431016 is a 65,536-word by 16-bit static RAM fabricated with advanced silicon-gate technology, unique CMOS peripheral circuits, and N-channel memory cells. It is suitable for cache memory and buffer memory applications where high speed, high density, and wide I/O SRAMs are required.

The μ PD431016 operates with low power from a single +5-volt supply. No clock or refreshing is required. The plastic package is a standard 44-pin SOJ or TSOP.

Features

- 65,536-word x 16-bit organization
- □ Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- Output buffer control: OE
- Data byte control: LB, UB
- Low power dissipation -240 mA max (active)
 - 10 mA max (standby)
- Standard 44-pin, 400-mil plastic SOJ or TSOP package

Ordering Information

Part Number µPD431016LE-15		Access Time (max)	Package		
		15 ns	44-pin plastic SOJ		
	LE-17	17 ns	-		
	LE-20	20 ns	-		
µPD431016G5-15		15 ns	44-pin plastic TSOP		
	G5-17	17 ns	_		
	G5-20	20 ns	-		

Pin Configurations

44-Pin Plastic SOJ

μι	PD431016
A4 []	44 🗆 A5
A3 🗆 2	43 🗇 A ₆
A2 🗆 3	42 🛛 A7
A1 🗖 4	41 🗇 OE
A0 🗆 5	40 🗇 ŪB
	39 🗅 🗔
VO1 [7	38 🏳 1/0 ₁₆
VO ₂ [8	37 🗇 VO ₁₅
VO3 🗖 9	36 🛛 VO14
VO4 🗖 10	35 🏳 1/0 ₁₃
	34 🗖 GND
GND [] 12	33 🗖 V _{CC}
VO ₅ □ 13	32 🏳 VO ₁₂
VO ₆ □ 14	31 🏳 VO ₁₁
1/O7 🗖 15	30 🏳 1/0 ₁₀
VO ₈ □ 16	29 🗇 1/0 ₉
WE 🔤 17	28 🗆 NC
A15 [18	27 🗖 A8
A14 [] 19	26 🏳 Ag
A ₁₃ 20	25 🗅 A ₁₀
A ₁₂ 21	24 🗖 A ₁₁
NC 22	23 D NC
	83FM-8668A

NEC

Pin Configurations (cont)

44-Pin Plastic TSOP

			in the state	
	μPD431016			
A4 🗆	10	44	🛛 A5	
A3 🗍	2	43	🗆 A ₆	
A2 [3	42	🗆 A7	
	4	41		
	5	40	I UB	
CS C	6	39		
VO1 🗆	7	38	□ 1/O _{1,6}	
	8	37	□ VO ₁₅	
	9 .	36	□ VO ₁₄	
VO4 🗆	10	35	□ VO ₁₃	
	11	34] GND	
	12	33	⊐ v _{cc}	
VO5 ⊑	13	32	□ VO ₁₂	
VO6 □	14	31	⊐ VO ₁₁	
V07 🗖	15	30	□ VO ₁₀	
/0 ₈ ⊡	16	29	⊐ VO9	
WE C	17	28	I NC	
A15 🗆	18	27	🗆 A8	
A14 🗆	19	26	🗆 Ag	
A13	20	25	□ A ₁₀	
A12	21	24	⊐ A ₁₁	
	22 0	23	D NC	
				83FM-8998A

Pin Identification

Symbol	Function
A ₀ - A ₁₅	Address inputs
1/0 ₁ - 1/0 ₁₆	Data inputs and outputs
<u>CS</u>	Chip select
LB	Lower byte select (I/O ₁ - I/O ₈)
OE	Output enable
ŪB	Upper byte select (I/O ₉ - I/O ₁₆)
WE	Write enable
GND	Ground
Vcc	+ 5-volt power supply
NC	No connection


Truth Table

	lasic							
CS	ŌĒ	WE	LB	ŪB	Mode	1/0 ₁ - 1/0 ₈	I/O ₉ - I/O ₁₆	Power
н	х	x	x	x	Not selected	Hi-Z	Hi-Z	Standby
L	L	н	L	L	Read	D _{OUT}	D _{OUT}	Active
			L	Н	Read	DOUT	Hi-Z	
			н	L	Read	Hi-Z	D _{OUT}	
L	х	L	L	L	Write	D _{IN}	D _{IN}	
			L	н	Write	D _{IN}	Hi-Z	_
			н	L	Write	Hi-Z	D _{IN}	
L	н	н	х	х	-	Hi-Z	Hi-Z	-
L	х	х	н	н		Hi-Z	Hi-Z	-

X = Don't care.

NEC

Block Diagram



3



Absolute Maximum Ratings

Supply voltage, V _{CC}	– 0.5 to + 7.0 V
Input and output voltages, V _{I/O} (Note 1)	- 0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	- 55 to + 125°C
Power dissipation, P _D	1.0 W

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, high	VIH	2.2		$V_{CC} + 0.3$	v
Input voltage, low	VIL	- 0.5		0.8	V
Operating temperature	TA	0		70	°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) V_{IN} (min) = -3.0 V for 10-ns pulse.

Capacitance

$T_A = 25^{\circ}C$; V_{IN} and $V_{DOUT} = 0$ V; $f = 1$ MHz	ΤΔ	A = 2	5°C; VIN	and V	0 V; f =	1 MHz	

Symbol	Min	Max	Unit
CIN		6	рF
CDOUT		8	pF
	C _{IN}	C _{IN}	C _{IN} 6

Capacitance is sampled and not 100% tested.

DC Characteristics


 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ار ا	-2		2	μΑ	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CS}, \overline{OE}, \overline{LB}, \text{ or } UB = V_{IH} \text{ or } WE = V_{IL}$
Standby supply current	ISB			30	mA	$\overline{CS} = V_{IH}$
- 1. 1.94	ISB1			10	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}; \text{ V}_{IN} \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	V	l _{OL} = 8.0 mA
Output voltage, high	VOH	2.4			v	$I_{OH} = -4.0 \text{ mA}$

Note:

(1) $V_{\rm IL}=\,-3.0\,V$ for 10-ns pulse.

Figure 1. Output Loads



AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD43	μPD431016-15		1016-17	μPD431016-20			
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Unit	Test Conditions
Read Operation									
Operating supply current	lcc		240	1	230		220	mA	$\overline{CS} = V_{IL}; I_{DOUT} =$ 0 mA (Note 5)
Address access time	t _{AA}		15	•	17		20	ns	
Chip select access time	tACS		15		17	· .	20	ns	
Data byte select access time	^t ADB		8		9		10	ns	
Data byte select to output in high-Z	t _{BHZ}		7		7		7	ns	
Data byte select to output in low-Z	tBLZ	1		1		1		ns	
Chip deselection to output in high-Z	tснz	0	7	0	7	0	7	ns	(Note 4)
Chip selection to output in low-Z	tCLZ	5		5		5	and a start of	ns	(Note 3)
Output enable access time	toE	***	8		9		10	ns	
Output hold from address change	tон	5		5		5		ns	
Output enable to output in high-Z	tonz		7		7		7	ns	
Output enable to output in low-Z	tolz	1		1		1	- 14.8 g	ns	an Matana an An
Read cycle time	t _{RC}	15		17		20		ns	(Note 2)
Write Operation				-					
Address setup time	tAS	0		0		0		ns	
Address valid to end of write	t _{AW}	9		11		12		ns	
Data byte select to end of write	t _{BW}	9		11		12		ns	
Chip select to end of write	tcw	10		11		12	1	ns	· · · · · · · · · · · · · · · · · · ·
Data hold time	tDH	. 0		0		0		ns	
Data valid to end of write	t _{DW}	8		9		10		ns	
Output active from end of write	tow	3		3		3	2.3	ns	(Note 3)
Write enable to output in high-Z	twnz	0	7	0	7	0	7	ns	(Note 4)
Write cycle time	twc	15		17		20		ns	(Note 2)
Write pulse width	twp	9		10		10		ns	
Write recovery time	twn	0		0		0		ns	

Notes:


- Input pulse levels = GND to 3.0 V; input pulse rise and fall times
 = 3 ns; timing reference levels = 1.5 V; see figure 1 for output loads.
- (2) All read cycle timings are referenced from the last valid address to the first transitioning address.
- (3) Transition is measured at ±200 mV from steady-state voltage with the load shown in figure 1.
- (4) Transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the load shown in figure 1.
- (5) $I_{CC} = 180 \text{ mA max at } t_{AA} = 50 \text{ ns.}$

µPD431016




Timing Waveforms

Address Access Cycle



Chip Select Access Cycle






µPD431016


Timing Waveforms (cont)

WE-Controlled Write Cycle






CS-Controlled Write Cycle





LB/ UB-Controlled Write Cycle



21e

and a second second

anta ana amin'na amin'ny faritr'o amin'ny faritr'o amin'ny faritr'o amin'ny faritr'o desira dia mandra dia mand Na mandra dia mandra dia



Description

The μ PD431018 is a 65,536-word by 18-bit static RAM fabricated with advanced silicon-gate technology, unique CMOS peripheral circuits, and N-channel memory cells. It is suitable for cache memory and buffer memory applications where high speed, high density, and wide I/O SRAMs are required.

The μ PD431018 operates with low power from a single +5-volt supply. No clock or refreshing is required. The plastic package is a standard 44-pin SOJ or TSOP.

Features

- □ 65,536-word x 18-bit organization
- □ Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O capability
- Output buffer control: OE
- Data byte control: LB, UB
- Low power dissipation
- 260 mA max (active)
 - 10 mA max (standby)
- Standard 44-pin, 400-mil SOJ or TSOP plastic package

Ordering Information

Part Number μPD431018LE-15		Access Time (max)	Package		
		15 ns	44-pin plastic SOJ		
	LE-17	17 ns	-		
	LE-20	20 ns	•		
μPD431018G5-15		15 ns	44-pin plastic TSOP		
	G5-17	17 ns	-		
	G5-20	20 ns	-		

Pin Configurations

44-Pin Plastic SOJ

μPD431018							
A4 🗆	1	44	⊨ A5				
A3 🗆	2	43	Þ ∧ ₆				
A2 🗆	3	42	□ A7				
A1 🗆	4	41	DOE				
A0 🗆	5	40	D UB				
CS 🗆	6	39	ᄓᇡ				
VO ₁	7	38	□ /O 18				
1/O2 [8	37	₽ VO17				
VO3 🗆	9	36					
VO4 🗆	10	35	□ VO15				
Vcc 🗆	11	34					
	12	33	Þvcc				
VO5	13	32	□ VO14				
₩O ₆ ⊑	14	31	□ / 0 ₁₃				
V07 🗆	15	30	D 1∕012				
V0 ₈ ⊡	16	29	D 1/011				
VO ₉ 🗆		28	D 1∕O10				
WE	18	27					
A15 🗆	19	26	□ A8				
A14 🗆	20	25	1 Ag				
A13	21	24	🗆 A10				
A12	22	23	🗆 A11				
				83FM-8675A			

44-Pin Plastic TSOP

				·····	
	μP	D431018			i
A4 🗆	10	∇	44	ÞA5	
A3 🗆	2		43	A6	i
A2 🗆	3		42	D A7	
A1 [4		41	卢 6厘	
A0 C	5		40	D UB	
CS 🗆	6		39	l TB	
VO ₁ 🗆	7		38	□ vo ₁₈	
VO2	8		37	1 VO17	
VO3 🗆	9		36	⊐ vo ₁₆	
VO4 🗆	10		35	□ VO15	
Vcc 🗆	11		34		
	12		33	Þvœ	
VO5 ⊑	13		32	D VO14	
VO ₆ []	14		31	□ VO ₁₃	
V07 🗆	15		30	D 1012	
/O 8 ⊑	16		29	D VO11	
VO9 🗆	17		28	□ VO10	
WEC	18		27	D NC	
A15 🗆	19		26	A8	
A14 🗆	20		25	🗆 Ag	
A13 🗆	21		24	A10	
	22	c	23	A11	
				-	83FM-8997A

ALLER MELLINE **uPD431018**



Pin Identification

Fin identifica		
Symbol	Function	
A ₀ - A ₁₅	Address inputs	
1/0 ₁ - 1/0 ₁₈	Data inputs and outputs	
	Chip select	 A first standard state of the s
<u>LB</u>	Lower byte select (I/O ₁ - I/O ₉)	[10] S. M. S. S. M. S.
ŌĒ	Output enable	
UB	Upper byte select (I/O ₁₀ - I/O ₁₈)	$= \left\{ \frac{1}{2} \left\{ 1 + \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} + \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \left\{ \frac{1}{2} \right\} \right\} + \left\{ \frac{1}{2} \left\{ \frac$
WE	Write enable	
GND	Ground	$= -\frac{2}{2} \sum_{i=1}^{n} \frac{1}{2} \left(\frac{1}{2} + $
Vcc	+ 5-volt power supply	 A statistic statistic statistics and statistic and statistics and st
NC	No connection	
Truth Table		


and a second second

Truth 1	Table						the second	
cs	ŌĒ	WE	LB	UB	Mode	1/0 ₁ - 1/0 ₉	1/0 ₁₀ - 1/0 ₁₈	Power
H	х	X	x	x	Not selected	Hi-Z	HI-Z	Standby
L	L	Н	L	L	Read	Pout	D _{OUT}	Active
			L	н	Read	DOUT	H⊦Z	•
			н	L	Read	Hi-Z	DOUT	•
L	X	L	L	L	Write	D _{IN}	D _{IN}	
		16 <u>1</u> 9	L	н	Write	D _{IN}	H⊧Z	
			н	L	Write	Hi-Z	D _{IN}	•
	H	н	X	X		HŀZ	Hi-Z	
L	X	х	Н	н		Hi-Z	Hi-Z	
X = Don't	t care.		148 25g + - 21 					
		124 J. H	1					

and the second s

NEC

Block Diagram



21f



Absolute Maximum Ratings

Supply voltage, V _{CC}	– 0.5 to + 7.0 V
Input and output voltages, V _{I/O} (Note 1)	- 0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	– 55 to + 125°C
Power dissipation, P _D	1.0 W

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	4.5	5.0	5.5	٧
Input voltage, high	V _{IH}	2.2		$V_{CC} + 0.5$	٧
Input voltage, low	VIL	- 0.5		0.8	٧
Operating temperature	TA	0		70	°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) V_{IN} (min) = -3.0 V for 10-ns pulse.

Capacitance

 T_{A} = 25°C; V_{IN} and V_{DOUT} = 0 V; f = 1 MHz

Parameter	Symbol	Min	Max	Unit
Input capacitance	CIN		6	pF
Output capacitance	CDOUT		8	pF

Capacitance is sampled and not 100% tested.

DC Characteristics


 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{CS}, \overline{OE}, \overline{LB}, \text{ or } UB = V_{IH} \text{ or } \overline{WE} = V_{IL}$
Standby supply current	I _{SB}			30	mA	$\overline{CS} = V_{IH}$
	ISB1			10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	v	$I_{OL} = 8.0 \text{ mA}$
Output voltage, high	VoH	2.4			v	$l_{OH} = -4.0 \text{ mA}$

Note:

(1) $V_{IL} = -3.0 V$ for 10-ns pulse.

Figure 1. Output Loads



AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

·		μPD43	1018-15	μPD43	1018-17	μPD431018-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									·
Operating supply current	lcc		260		220		200	mA	$\overline{CS} = V_{IL}; I_{DOUT} =$ 0 mA (Note 5)
Address access time	t _{AA}		15		17		20	ns	
Chip select access time	tACS		15		17		20	ns	
Data byte select access time	t _{ADB}		8		9		10	ns	
Data byte select to output in high-Z	t _{BHZ}		7		7		7	ns	
Data byte select to output in low-Z	^t BLZ	1		1		1		ns	
Chip deselection to output in high-Z	tснz	0	7	0	7	0	7	ns	(Note 4)
Chip selection to output in low-Z	tCLZ	5		5		5		ns	(Note 3)
Output enable access time	toE		8		8		10	ns	
Output hold from address change	tон	5		5		5		ns	
Output enable to output in high-Z	tонz		7		7		7	ns	·
Output enable to output in low-Z	tolz	1		1		1		ns	
Read cycle time	tRC	15		17		20		ns	(Note 2)
Write Operation									
Address setup time	tAS	0		0		0		ns	
Address valid to end of write	t _{AW}	9		11		12		ns	
Data byte select to end of write	t _{BW}	9		11		12		ns	
Chip select to end of write	tcw	10		11		12		ns	
Data hold time	tDH	0		0		0		ns	
Data valid to end of write	t _{DW}	8		9		10		ns	
Output active from end of write	tow	3		3		3		ns	(Note 3)
Write enable to output in high-Z	twnz	0	7	0 :	7	0	7	ns	(Note 4)
Write cycle time	twc	15		17		20		ns	(Note 2)
Write pulse width	twp	9	· · · · · · · · · · · · · · · · · · ·	10		10		ns	
Write recovery time	twn	0		0		0		ns	

Notes:

Input pulse levels = GND to 3.0 V; input pulse rise and fall times
 = 3 ns; timing reference levels = 1.5 V; see figure 1 for output loads.

(2) All read cycle timings are referenced from the last valid address to the first transitioning address.


- (3) Transition is measured at ±200 mV from steady-state voltage with the load shown in figure 1.
- (4) Transition is measured at $V_{\mbox{OL}}$ + 200 mV and $V_{\mbox{OH}}$ 200 mV with the load shown in figure 1.
- (5) $I_{CC} = 140$ ma max at $t_{AA} = 50$ ns.

µPD431018




Timing Waveforms

Address Access Cycle



Chip Select Access Cycle






µPD431018


Timing Waveforms (cont)

WE-Controlled Write Cycle






CS-Controlled Write Cycle





LB/ **UB**-Controlled Write Cycle



µPD431018



第二人的问题: 我们就能能帮助了。



General



Application Specific Devices



Fast Static RAMs



(64K)



Fast Static RAMs



(256K)





Fast Static RAMs (1M)



Fast Static RAMs



(4M)





Cache Data RAMs



24

Standard Static RAMs





Section 22 Fast Static RAMs (4M)

μPD	Organization	Features	
434001	4M x 1	20-ns	22a
434004	1M x 4	20-ns; Output enable	22b
434008	512K x 8	20-ns; Output enable	22c



Description

The μ PD434001 is a 4,194,304-word by 1-bit static RAM fabricated with advanced silicon-gate technology. A unique design with CMOS peripheral circuits and N-channel memory cells, the μ PD434001 is a high-speed device that requires no clock or refreshing.

Features

- □ 4,194,304-word x 1-bit organization
- Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Separated data input and output
- Three-state outputs
- Power dissipation
 - 140 mA max (active)
 10 mA max (standby)
- □ Standard 400-mil, 32-pin plastic SOJ package

Ordering Information

Part Number	Access Time (max)	Package
µPD434001LE-20	20 ns	32-pin plastic SOJ
LE-25	25 ns	•

Pin Configuration

32-Pin Plastic SOJ

	μPD43400*	1	
A0 C		32 A21	
A1 [2	31 🗖 A ₂₀	
A2	3	30 🛱 A 19	
A3 🗆	4 :	29 🖾 A 18	
A4 🗆	5	28 🛛 A 17	
A5 🗆		27 🛱 A 16	
	7	26 🛛 OE	
Vcc 🗆	8 3	25 🖾 GND	
GND 🗆	9 3	24 🖯 V CC	· · ·
		23 DOUT	
WE 🗆	11	22 🖓 A15	
A6 🗆	12 2	21 🗘 A 14	
A7 [13 :	20 A 13	:
A8	14	19 🛱 A 12	
Ag	15	18 🖓 A 11	
A ₁₀	16	17 🖓 TE	
•			83YL-7977A

Pin Identification

Symbol	Function
A0 - A21	Address inputs
CS	Chip select input
D _{IN}	Data input
D _{OUT}	Data output
ŌĒ	Output enable input
TE	Test mode enable input
WE	Write enable input
GND	Ground
Vcc	+ 5-volt power supply

22a



Absolute Maximum Ratings

Power supply voltage, V _{CC}	-0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.3 V
Output voltage, V _{OUT}	-0.5 to V _{CC} + 0.3 V
Operating temperature, TOPR	0 to + 70°C
Storage temperature, T _{STG}	-55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) $V_{IN} = -3.0$ V minimum for 10-ns maximum pulse.

Truth Table

CS	WE	ŌĒ	Function	I/O	lcc
н	х	х	Not selected	High-Z	Standby
L	н	L	Read	Output data	Active
L	L	x	Write	Data in	Active
L	н	н	Output disable	High-Z	Active

X = don't care

Block Diagram

Capacitance

TA = -	+25°C; f =	= 1	MHz; V _{IN}	and VOUT	= 0 V	1
--------	------------	-----	----------------------	----------	-------	---


Symbol	Min	Тур	Max	Unit
CI			6	pF
C _O	1		10	pF
	C _I	C _l	C _I	C ₁ 6

* Capacitance is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Мах	Unit
Supply voltage	Vcc	4.5	5.0	5.5	1. Mar. V 1.
Input voltage, low	V _{IL}	- 0.5		0.8	٧
Input voltage, high	VIH	2.2		V _{CC} + 0.3	V
Ambient temperature	TA	0		70	°C

 $V_{IL} = -2.0 V$ minimum for 10-ns maximum pulse.



DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	- 2		2	μA	$V_{OUT} = 0 V$ to V_{CC} ; $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$
Standby supply current	I _{SB} (-20)			60	mA	$\overline{CS} = V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	I _{SB} (-25)			50	mA	
	ISB1	-25		10	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}; \text{ V}_{IN} \le 0.2 \text{ V} \text{ or } \ge V_{CC} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	v	$I_{OL} = 8.0 \text{ mA}$
Output voltage, high	V _{OH}	2.4			v	$I_{OH} = -4.0 \text{ mA}$

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD43	4001-20	μPD43	4001-25		
Parameter	Symbol	Min	Max	Min	Мах	Unit	Test Conditions
Operating supply current	lcc		140		130	mA	$\overline{CS} = V_{IL}$; $t_{RC} = t_{RC}$ (min); $I_{OUT} = 0$ mA
Read Operation							
Read access time	t _{AA}		20		25	ns	· .
Chip select access time	tACS		20		25	ns	
Chip deselect to output in high-Z	tcHZ	0	8	0	10	ns	(Note 4)
Chip select to output in low-Z	tCLZ	3		3		ns	(Note 3)
Output enable access time	toE		10		12	ns	
Output hold from address change	t _{OH}	3		3		ns	· · · · · · · · · · · · · · · · · · ·
Output enable to output in high-Z	tонz		8		10	ns	
Output enable to output in low-Z	toLZ		0		0	ns	
Read cycle time	t _{RC}	20		25		ns	(Note 2)
Write Operation							
Address setup time	tAS	0		0		ns	
Address valid to end of write	t _{AW}	14		17		ns	· · · · · · · · · · · · · · · · · · ·
Chip select to end of write	tcw	14		17		ns	
Data hold time	t _{DH}	0		0		ns	
Data valid to end of write	t _{DW}	10		12		ns	
Output active from end of write	tow	0		0		ns	(Note 3)
Write cycle time	twc	20		25		ns	(Note 2)
Write enable to output in high-Z	t _{WHZ}	0	8	0	10	ns	(Note 4)
Write pulse width	twp	12		15		ns	
Write recovery time	twn	3		3		ns	

Notes:

 Input pulse levels = GND to 3.0 V; input pulse rise and fall time = 5 ns; timing reference levels = 1.5 V; see figure 1 for the output load.

(3) The transition is measured ±200 mV from steady-state voltage with the load shown in figure 1.

(2) All read and write cycle timings are referenced from the last valid address to the first transitioning address. (4) The transition is measured at V_{OL} + 200 mV and V_{OH} - 200 mV with the load shown in figure 1.

22a



Figure 1. Output Loads






Figure 2. Test Mode




NEC

Timing Waveforms

Address Access Cycle




Chip Select Access Cycle






and a product of the

WE-Controlled Write Cycle



CS-Controlled Write Cycle









Description

The μ PD434004 is a 1,048,576-word by 4-bit static RAM fabricated with advanced silicon-gate technology. A unique design with CMOS peripheral circuits and N-channel memory cells, the μ PD434004 is a high-speed device that requires no clock or refreshing.

Features

- □ 1,048,576-word x 4-bit organization
- Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- OE signal for output control
- Common I/O with three-state outputs
- Power dissipation
 - 150 mA max (active)
 - 10 mA max (standby)
- Standard 400-mil, 32-pin plastic SOJ package

Ordering Information

Part Number	Access Time (max)	Package
µPD434004LE-20	20 ns	32-pin plastic SOJ
LE-25	25 ns	•

Pin Configuration

32-Pin Plastic SOJ

	μPD4340	04	
AOC		32 🗆 A 19	
A1	2	31 🗅 A 18	
A2	3	30 🟳 A 17	
A3 🗆	4	29 🗘 A 16	
A4 🗆	5	28 🗇 A 15	
	6	27 🗖 ÕË	
VO1 [7	26 🗘 VO4	
Vcc 🗆	8	25 🗍 GND	
GND 🗆		24 🛛 V CC	
VO2 🗆		23 🏳 VO3	
WE	11	22 🗘 A 14	
A5 [12	21 🗆 A 13	
A6 🗆	13	20 🖓 A 12	
A7	14	19 A11	
A8	15	18 🖓 A 10	
Ag	16	17 🗆 TE	
L			83YL-7979A

Pin Identification

Address inputs	
Chip select input	
Data input/output	
Output enable input	
Test mode enable input	
Write enable input	
Ground	
+ 5-volt power supply	
-	Data input/output Output enable input Test mode enable input Write enable input Ground



Absolute Maximum Ratings

Power supply voltage, V _{CC}	–0.5 to +7.0 V
Input voltage, V _{IN}	-0.5 to V _{CC} + 0.3 V
Output voltage, V _{OUT}	-0.5 to V _{CC} + 0.3 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	–55 to + 125°C

 $V_{IN} = -2.0 V$ minimum for 10-ns maximum pulse.

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

CS WE OE		ŌĒ	Function	I/O	Icc	
н	х	х	Not selected	High-Z	Standby	
L	H L		Read	Output data	Active	
L	L	x	Write	Data in	Active	
L	н	н	Output disable	High-Z	Active	

X = don't care

Block Diagram

Capacitance

$T_A = +25^{\circ}C; f =$	1 MHz; V _{IN} and	$V_{OUT} = 0V$
---------------------------	----------------------------	----------------


Parameter*	Symbol	Min	Тур	Max	Unit
Input capacitance	сI			6	pF
Output capacitance	CO		•	10	pF

* Capacitance is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V.
Input voltage, low	VIL	- 0,5		0.8	. V.
Input voltage, high	VIH	2.2	· .	V _{CC} + 0.3	. V
Ambient temperature	T _A	0		+70	°C

 $V_{IL} = -2.0 V$ minimum for 10-ns maximum pulse.



DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	- 2		2	μA	$V_{OUT} = 0 V$ to V_{CC} ; $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$
Standby supply current	I _{SB} (-20)			60	mA	$\overline{CS} = V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	I _{SB} (-25)			50	mA	-
	I _{SB1}			10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{ V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	V	$I_{OL} = 8.0 \text{ mA}$
Output voltage, high	VOH	2.4			v	I _{OH} = - 4.0 mA

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD434004-20		μPD434004-25					
Parameter	Symbol	Min	Мах	Min	Max	Unit	Test Conditions		
Operating supply current	lcc		150		140	mA	$\overline{CS} = V_{IL}; t_{RC} = t_{RC} \text{ (min)}; l_{OUT} = 0 \text{ mA}$		
Read Operation							· · · · · · · · · · · · · · · · · · ·		
Read access time	tAA		20		25	ns			
Chip select access time	tACS		20		25	ns			
Chip deselect to output in high-Z	tcHZ	0	8	0	10	ns	(Note 4)		
Chip select to output in low-Z	t _{CLZ}	3		3		ns	(Note 3)		
Output enable access time	tOE		10		12	ns			
Output hold from address change	toH	3		3		ns	· ·		
Output enable to output in high-Z	toHz		8		10	ns			
Output enable to output in low-Z	toLZ		0		0	ns			
Read cycle time	t _{RC}	20		25		ns	(Note 2)		
Write Operation							······································		
Address setup time	t _{AS}	0		0		ns			
Address valid to end of write	t _{AW}	14		17		ns			
Chip select to end of write	tcw	14		17		ns			
Data hold time	t _{DH}	0		0		ns			
Data valid to end of write	t _{DW}	10		12		ns	······································		
Output active from end of write	tow	0		0		ns	(Note 3)		
Write cycle time	twc	20		25		ns	(Note 2)		
Write enable to output in high-Z	twnz	0	8	0	10	ns	(Note 4)		
Write pulse width	twp	12		15	<u></u>	ns			
Write recovery time	t _{WR}	3		3		ns			

Notes:

- Input pulse levels = GND to 3.0 V; input pulse rise and fall time = 5 ns; timing reference levels = 1.5 V; see figure 1 for the output load.
- (3) The transition is measured ±200 mV from steady-state voltage with the load shown in figure 1.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (4) The transition is measured at V_{OL} + 200 mV and V_{OH} 200 mV with the load shown in figure 1.



Figure 1. Output Loads






Figure 2. Test Mode




NEC

Timing Waveforms

Address Access Cycle



Chip Select Access Cycle




22b




and the second second

WE-Controlled Write Cycle



CS-Controlled Write Cycle







Description

The μ PD434008 is a 524,288-word by 8-bit static RAM fabricated with advanced silicon-gate technology. A unique design with CMOS peripheral circuits and N-channel memory cells, the μ PD434008 is a high-speed device that requires no clock or refreshing. The device is available in a 36-pin plastic SOJ package.

Features

- 524,288-word x 8-bit organization
- □ Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Chip select and output enable for easy application
- Common I/O with three-state outputs
- Power dissipation
 - 190 mA max (active)
 - 10 mA max (standby)
- Standard 400-mil, 36-pin plastic SOJ package

Ordering Information

Part Number	Access Time (max)	Package
µPD434008LE-20	20 ns	36-pin plastic SOJ
LE-25	25 ns	

Pin Identification

Symbol	Function					
A ₀ - A ₁₈	Address inputs					
CS	Chip select input					
1/0 ₁ - 1/0 ₈	Data input/output					
OE	Output enable input					
WE	Write enable input					
GND	Ground					
Vcc	+ 5-volt power supply					
NC	No connection					

Pin Configuration

36-Pin Plastic SOJ

			·····
	μPD434008		
A0 [1 36	Ъмс	
	2 35		
A₂⊑	3 34		
A3 C	4 33	A16	
A4 🗆	5 32	A 15	1
	6 31	□ OE	
	7 30	□ 1/08	
₩0 ₂ □	8 29	<i>₽ 1</i> /07	
	9 28		
	10 27	Evcc	
	11 26	₽ ^{VO6}	
	12 25	₽ ^{vo₅}	
	13 24	PA14	
	14 23	₽ ^13	
•	15 22	2^12	
· · · · ·	16 21		
•	17 20	A10	
A9 🗌	18 19	PNC	
			83YL-7981A

22c

NEC

Absolute Maximum Ratings

Power supply voltage, V _{CC}	-0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.3 V
Output voltage, V _{OUT}	-0.5 to V _{CC} + 0.3 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	-55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) $V_{IN} = -2.0 V$ minimum for 10-ns maximum pulse.

Truth Table

CS	S WE OE		Function	I/O	lcc	
н	X	х	Not selected	High-Z	Standby	
L	Н	L	Read	Output data	Active	
L	L	х	X Write Data in		Active	
ь н н		н	Output disable	High-Z	Active	

X = don't care

Block Diagram

Capacitance	
-------------	--

$T_A = +25^{\circ}C; f =$	1 MHz; V _{IN} and	$V_{OUT} = 0V$
---------------------------	----------------------------	----------------

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	СI			6	pF
Output capacitan	e C _O		8 A.	10	pF
Note:	and the first of the				
Note:					


(1) This parameter is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	Vcc	4.5	5.0	5.5	V.	
Input voltage, low	VIL	- 0.5		0.8	٧	
Input voltage, high	VIH	2.2		V _{CC} + 0.3	v	
Ambient temperature	TA	0		70	°C	

Note:

(1) $V_{IL} = -2.0 V$ minimum for 10-ns maximum pulse.



DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{OUT} = 0 V$ to V_{CC} ; $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$
Operating supply current	I _{CC} (Note 1)			190	mA	$\overline{CS} = V_{IL}$; $t_{RC} = t_{RC}$ (min); $l_{OUT} = 0$ mA
Standby supply current	I _{SB} (Note 2)			60	mA	$\overline{CS} = V_{IH}; V_{IN} = V_{IH} \text{ or } V_{IL}$
	I _{SB1}			10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}; \text{ V}_{\text{IN}} \le 0.2 \text{ V} \text{ or } \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4	v	I _{OL} = 8.0 mA
Output voltage, high	VoH	2.4			v	$I_{OH} = -4.0 \text{ mA}$

Notes:

(1) $I_{CC} = 170 \text{ mA}$ (max) for the μ PD434008-25.

(2) $I_{SB} = 50 \text{ mA}$ (max) for the μ PD434008-25.

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD434	4008-20	μPD43	4008-25		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read Operation							
Read access time	t _{AA}		20		25	ns	
Chip select access time	tACS		20		25	ns	
Chip deselect to output in high-Z	t _{CHZ}	0	8	0	10	ns	(Note 4)
Chip select to output in low-Z	tcLZ	3		3		ns	(Note 3)
Output enable access time	tOE		10		12	ns	
Output hold from address change	t _{OH}	3		3		ns	
Output enable to output in high-Z	t _{OHZ}		8		10	ns	
Output enable to output in low-Z	tolz		0		0	ns	
Read cycle time	t _{RC}	20		25		ns	(Note 2)
Write Operation							
Address setup time	tAS	0		0		ns	
Address valid to end of write	tAW	14		15		ns	
Chip select to end of write	tcw	14		15		ns	
Data hold time	^t DH	0		0		ns	
Data valid to end of write	t _{DW}	10		12		ns	
Output active from end of write	tow	0		0		ns	(Note 3)
Write cycle time	twc	20		25		ns	(Note 2)
Write enable to output in high-Z	twnz	0	8	0	10	ns	(Note 4)
Write pulse width	t _{WP}	12		15		ns	
Write recovery time	twR	3		3		ns	

Notes:


- Input pulse levels = GND to 3.0 V; input pulse rise and fall time = 3 ns; timing reference levels = 1.5 V; see figure 1 for the output load.
- (3) The transition is measured ±200 mV from steady-state voltage with the load shown in figure 1.
- (2) All read and write cycle timings are referenced from the last valid address to the first transitioning address.
- (4) The transition is measured at $V_{OL}\,+\,$ 200 mV and $V_{OH}\,-\,$ 200 mV with the load shown in figure 1.

22c

µPD434008




Figure 1. Output Loads




NEC

Timing Waveforms

Address Access Cycle




Chip Select Access Cycle




22c

КC

WE-Controlled Write Cycle



CS-Controlled Write Cycle







8





General







Fast Static RAMs (64K)





Fast Static RAMs (256K)





Fast Static RAMs (1M)



Fast Static RAMs



(4M)



Cache Data RAMs

23



Standard Static RAMs



Cache Data RAMs



Section 23 Cache Data RAMs

μPD	Organization	Features	
46710A	16K x 10 bit x 2	Cache data; 12-ns	23a
46741A	8K x 20 bit x 2	Cache data; 12-ns	23b

운영 : 201 일급 : 2011년 : 2011년 : 2011년 : 2012년 2011년 : 2011년 : 2012년 : 2011년 : 2011년 : 2012년 2011년 : 2012년 2011년 : 2012년 2 2011년 : 2012년 : 2



Description

The μ PD46710A is a high-performance static BiCMOS RAM organized as 16,384 x 10 bits x 2 and designed for use as a high-speed cache memory. The μ PD46710A integrates two 16,384 x 10-bit SRAM cores with associated address latches and control signals that can be used to implement an instruction/data cache for 25-and 33-MHz VR3000TH RISC systems.

Features


- Fast access time: 12 or 15 ns
- □ 16,384 x 10-bit x 2 organization
- On-chip address latches
- On-chip instruction/data caches
- □ Fully static read/write operation
- TTL-compatible inputs and outputs
- 52-pin PLCC package

Ordering Information

Part Number	Access Time	Output Enable Time	Package
µPD46710ALN-12	12 ns	4.5 ns	52-pin PLCC
LN-15	15 ns	7 ns	-

Pin Configuration

52-Pin PLCC



Pin Identification


Symbol	Function
A ₀ - A ₁₃	Addresses
ALE ₀ and ALE ₁	Address latch enable inputs
D ₀ - D ₉	Data inputs/outputs
LCE and LCE	Latch chip enable inputs
OE ₀ and OE ₁	Output enable inputs
WE ₀ and WE ₁	Write enable inputs
V _{CC} and V _{CCQ}	+5-volt power supply
V _{SS} and V _{SSQ}	Ground
NC	No connection

23a

µPD46710A




Block Diagram



2



Figure 1. 64K-Byte Cache System



Functional Operation

The μ PD46710A integrates two 16K x 10 SRAM cores with associated address latches and control logic to be used as an instruction/data cache in a high-speed VR3000 RISC processor. In this system, the CPU initiates a μ PD46710A memory cycle by outputting an address to one of the two memory arrays. The signals on address lines A₀ - A₁₃ are latched onto the address latch of array 0 at the rising edge of ALE₀ while ALE₁ is inactive low. The CPU executes a read cycle on array 0 and initiates the next memory operation. Memory array 1 is then accessed by latching the CPU address at the rising edge of ALE₁ with ALE₀ inactive low.

To read data from memory array 0, OE₀ is driven active low while \overline{WE}_0 , \overline{WE}_1 , and \overline{OE}_2 remain inactive high. Data in memory array 1 is read by driving \overline{OE}_1 low with \overline{OE}_0 , \overline{WE}_0 , and \overline{WE}_1 inactive high.

The \overline{WE}_0 and \overline{WE}_1 signals control write cycles into each of the two memory arrays. Data is written into memory


array 0 by driving write data on data lines $D_0 - D_9$ with \overline{WE}_0 active low. In a similar manner, the \overline{WE}_1 signal controls write cycles into memory array 1.

The LCE and LCE latch chip enable signals provide a decoding function that can be used to increase the size of the VR 3000 cache memory. A 64K-byte cache (figure 1) can be implemented using six μ PD46710As with LCE and LCE connected to V_{CC} and GND, respectively.

Cache size can be increased to 128K bytes (figure 2) using two banks of six μ PD46710As. In this case, address signal A₁₄ is used to decode the two 64K-byte memory banks. LCE of the first bank is connected to address A₁₄ and LCE is connected to V_{CC}. LCE of the second bank is connected to A₁₄ with LCE grounded.



Figure 2. 128K-Byte Cache System



Truth Table

Function	LCE	LCE	WE ₀	WE ₁	OE0	OE ₁	Output
Not selected	L	L	x	X	x	х	High-Z
Not selected	L	Н	X	x	x	х	Hlgh-Z
Not selected	Н	н	x	х	x	х	Hlgh-Z
Read RAM array 0 data	Н	L	н	н	L	н	Read data
Read RAM array 1 data	H .	L	н	Н	н	L	Read data
Output high-Z	н	L	н	Н	Н	Н	Hlgh-Z
(Note 1)	Н	L	н	н	L	L	Hlgh-Z
Write data into RAM array 0	н	L	L	Н	x	х	Write data
Write data into RAM array 1	Н	L	н	L	х	Х	Write data
Write same data into both RAM arrays. (Note 2)	Н	L	L	L	x	Х	Write data

Notes:

 Not recommended for use because of multiselection in the multiplexer circuit.

(3) X = don't care.

(2) Not recommended for use because of increasing ac power during write operation.

Unit

Absolute Maximum Ratings

Supply voltage, V _{CC}	–0.5 to +7.0 V
Input voltage, V _{IN}	–0.5 to + 7.0 V
Output voltage, V _{OUT}	–0.5 to + 7.0 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	–55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	VIH	2.2		$V_{\rm CC} + 0.3$	۷
Input voltage, low	VIL	0.5 *		0.8	۷
Ambient temperature	TA	0		+ 70	°C

* $V_{IL} = -2.0$ V min for 20-ns maximum pulse.

Capacitance

$T_A = 25^{\circ}C; f = 1 \text{ MHz}; V$	/ _{IN} and V _{OUT} =	0 V		
Parameter*	Symbol	Min	Тур	Max

Input capacitance	CIN	6	pF
Input/output capacitance	C _{I/O}	8	pF

* These parameters are sampled and not 100% tested.

DC Characteristics

 $T_A = 0$ to + 70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI -	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{O} = 0 V \text{ to } V_{CC}$
Operating supply current*	ICCA			300	mA	$V_{O} = open; V_{CC} = max; f = 2/t_{RC}$
Output voltage, low	VOL			0.4	٧	$I_{OL} = 8 \text{ mA}; V_{CC} = \text{min}$
Output voltage, high	VoH	2.4			V	$I_{OH} = -4.0 \text{ mA}; V_{CC} = \text{min}$

* Applicable to two SRAM cores operating at maximum frequency.

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD46	710A-12	μPD46	710A-15		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read Operation							
Address access time	t _{AA}		12		15	ns	
Address hold time for ALE ₀ and ALE ₁	tAHLL	2		2		ns	(Note 3)
Latched chip enable access time	^t ALCE		12		15	ns	
ALE access time	^t ALEA	1	14	1	17	ns	
Address latch enable pulse width	t _{AP}	6		8		ns	
Address setup time for ALE ₀ and ALE ₁	tASLL	4		4		ns	(Note 4)
Latched chip enable to output in high-Z	t _{CHZ}	1	6	2	7	ns	(Note 1)
Latched chip enable to output in low-Z	t _{CLZ}	1		2		ns	(Note 1)
Output enable to output valid	t _{OE}		4.5		6	ns	(Note 5)
Output hold from address change	t _{OH}	3		3		ns	
OE to output in high-Z	t _{OHZ}	0	4	0	6	ns	(Note 1)
OE to output in low-Z	tolz	0		0		ns	
Output enable overlap time	t00	1		1		ns	
Read cycle time	t _{RC}	15		20		ns	

23a




AC Characteristics (cont)

			PD46710A-12 μPD46		6710A-15		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Write Operation							
Address hold time for ALE ₀ and ALE ₁	tAHLL	2		2		ns	(Note 3)
ALE setup time prior to end of write	tALES	2		2		ns	·
ALE setup time to end of write	tALEW	17		17		ns	
Address latch enable pulse width	tAP	6		8		ns	
Address setup time	tAS	2		2		ns	
Address setup time for ALE ₀ and ALE ₁	TASLL	4		4		ns	(Note 4)
Address valid to end of write	t _{AW}	12		15		ns	
Address latch enable hold time after write	tAWH	0		0		ns	
Latched chip enable to end of write	tcw	12		15		ns	
Data hold time	t _{DH}	0		0		ns	(Note 8)
Data valid to end of write	t _{DW}	5		7		ns	(Note 7)
Output enable to end of write	toew	0		0		ns	(Note 6)
Output disable to write enable	todw	2		2		ns	
Write cycle time	twc	12		15		ns	
Write pulse width	twp	7		10		ns	
Write recovery time	t _{WR}	2		3		ns	······

Notes:

- This transition is measured ±200 mV from steady-state with the output load in figure 3.
- (2) Input pulse levels = 0.8 to 2.4 V; input pulse rise and fall times \leq 3 ns; see figure 3.
- (3) $t_{AHLL} = 1.5 \text{ ns for } V_{CC} = +5 \text{ V} \pm 5\%$, $T_A = 0 \text{ to } 50^{\circ}\text{C}$.
- (4) $t_{ASLL} = 3 \text{ ns for } V_{CC} = +5 \text{ V} \pm 5\%$, $T_A = 0 \text{ to } 50^{\circ}\text{C}$.
- (5) $t_{OE} = 4 \text{ ns for } V_{CC} = +5 \text{ V} \pm 5\%$, $T_A = 0 \text{ to } 50^{\circ}\text{C}$.
- (6) \overline{OE}_{n} , \overline{WE}_{m} (n = 0 or 1, m = 0 or 1) to Ew = 0 ns min at n ≠ m = 2 ns min at n = m
- (7) t_{DW} = 4 ns for V_{CC} = +5 V ±5%, T_{A} = 0 to 50°C.
- (8) $t_{DH} = 0.5 \text{ ns for } V_{CC} = +5 \text{ V} \pm 5\%$, $T_A = 0 \text{ to } 50^{\circ}\text{C}$.


Figure 3. AC Test Conditions



NEC

Timing Waveforms


Read Cycle (LCE High)



23a




Read Cycle (LCE = Address)





Write Cycle (LCE = Address)







23b

Description

The μ PD46741A is a high-performance BiCMOS static RAM organized as a 8192 x 20 bits x 2 and designed to be used as a high-speed cache memory. The μ PD46741A integrates two 8192 x 20-bit SRAM cores with associated address latches and control signals that can be used to implement an instruction/data cache for 25- and 33-MHz VR3000TM RISC systems.

Features

- Fast access time: 12 or 15 ns
- 8192 x 20-bit x 2 organization
- On-chip address latches
- On-chip instruction/data caches
- Fully static read/write operation
- TTL-compatible inputs and outputs
- 68-pin PLCC package

VR 3000 is a trademark of NEC Corporation.

Pin Configuration

68-Pin PLCC

ALEO ş VSS A12 ALE £ \$\$ ₽ ₽ п п m <u>– – –</u> П ω ŝ 4 e N T 88 10 b vcc V_{CC} □ 60 V_{SS} E 11 59 D VSS D D19 12 58 D D18 D₁ 13 57 ם D₁₇ D₂ С 14 56 15 55 D VSSQ VSSQ 16 54 Vcca D₃ 17 53 D D16 μPD46741A D D15 D4 18 52 Ц 19 51 D vssa VSSQ 20 50 Þ □14 D5 Ц 21 口 D13 D₆ 49 Ц 22 48 1 vcca Vccq 23 b vssq 47 VSSQ D7 C 24 46 口 D12 25 D D11 45 D9 🗖 26 44 D D10 22 23 24 25 26 27 28 83RD-73168

Ordering Information

Part Number	Access Time	Output Enable Access Time	Package
µPD46741ALP-12	12 ns	4.5 ns	68-pin PLCC
LP-15	15 ns	7 ns	-


Pin Identification

Addresses
Address latch enable inputs
Data inputs/outputs
Latch chip enable inputs
Output enable inputs
Write enable inputs
+5-volt power supply
Ground
No connection

µPD46741A



Block Diagram



Functional Operation

The μ PD46741A integrates two 8K x 20 SRAM cores with associated address latches and control logic to be used as an instruction/data cache in a high-speed VR3000 RISC processor. In this system, the CPU initiates a μ PD46741A memory cycle by outputting an address to one of the two memory arrays. The signals on address lines A₀ - A₁₂ are latched into the address latch of array 0 at the rising edge of ALE₀ while ALE₁ is inactive low. The CPU executes a read cycle on array 0 and initiates the next memory operation. Memory array 1 is then accessed by latching the CPU address at the rising edge of ALE₁ with ALE₀ inactive low.

To read data from memory array 0, \overline{OE}_0 is driven active low while \overline{WE}_0 , \overline{WE}_1 , and \overline{OE}_2 remain inactive high. Data in memory array 1 is read by driving \overline{OE}_1 low with \overline{OE}_0 , \overline{WE}_0 , and \overline{WE}_1 inactive high.

The \overline{WE}_0 and \overline{WE}_1 signals control write cycles into each of the two memory arrays. Data is written into memory array 0 by driving write data on data lines $D_0 - D_{19}$ with \overline{WE}_0 active low. In a similar manner, the \overline{WE}_1 signal controls write cycles into memory array 1.

The LCE and $\overline{\text{LCE}}$ latch chip enable signals provide a decoding function that can be used to increase the size of the VR3000 cache memory. A 32K-byte cache (figure 1) can be implemented using three μ PD46741As with LCE and $\overline{\text{LCE}}$ connected to V_{CC} and GND, respectively.

Cache size can be increased to 64K bytes (figure 2) using two banks of three μ PD46741As. In this case, address signal A₁₃ is used to decode the two 32K-byte memory banks. LCE of the first bank is connected to address A₁₃ and LCE is connected to V_{CC}. LCE of the second bank is connected to A₁₃ with LCE grounded.







Figure 2. 64K-Byte Cache System



Truth Table

Function	LCE	LCE	WE ₀	WE ₁	OE ₀	OE1	Output
Not selected	L	L	x	x	х	x	High-Z
Not selected	L	н	х	x	х	x	Hlgh-Z
Not selected	н	Н	х	x	х	х	Hlgh-Z
Read RAM array 0 data	Н	L	Н	Н	L	н	Read data
Read RAM array 1 data	н	L	н	н	н	L	Read data
Output high-Z	н	L	н	н	н	н	Hlgh-Z
(Note 1)	н	L	н	н	L	L	Hlgh-Z
Write data into RAM array 0	Н	L	L	н	х	х	Write data
Write data into RAM array 1	н	L	н	L	x	x	Write data
Write same data into both RAM arrays. (Note 2)	Н	L	L	L	x	x	Write data

Notes:

(1) Not recommended for use because of multiselection in the (3) X =don't care. multiplexer circuit.

(2) Not recommended for use because of increasing ac power during write operation.

Absolute Maximum Ratings

Supply voltage, V _{CC}	-0.5 to +7.0 V
Input voltage, V _{IN}	–0.5 to + 7.0 V
Output voltage, V _{OUT}	–0.5 to + 7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	–55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Uni
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	VIH	2.2		$V_{CC} + 0.3$	٧
Input voltage, low	VIL	- 0.5 *		0.8	٧
Ambient temperature	TA	0		+ 70	°C

* $V_{IL} = -2.0$ V min for 20-ns maximum pulse.

Capacitance $T_A = 25^{\circ}C$: f = 1

Parameter*	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN			6	pF
Input/output capacitance	C _{I/O}			8	pF

* These parameters are sampled and not 100% tested.

DC Characteristics

Тл	=	0 to	+ 70°C:	Vcc	2	+5.0 V ±10%	
'A		· · · ·	1700,	* GG		1 0.0 1 10/0	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I _{LI}	-2		2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
Output leakage current	ILO	-2		2	μA	$V_{O} = 0 V \text{ to } V_{CC}$
Operating supply current*	ICCA			300	mA	V_{O} = open; V_{CC} = max; f = 2/t _{RC}
Output voltage, low	VOL			0.4	۷	$I_{OL} = 8 \text{ mA}; V_{CC} = \text{min}$
Output voltage, high	V _{OH}	2.4			V	$I_{OH} = -4.0 \text{ mA}; V_{CC} = \min$

* Applicable to two SRAM cores operating at maximum frequency.

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD46	741A-12	μPD46	741A-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions	
Read Operation								
Address access time	t _{AA}		12		15	ns		
Address hold time for ALE ₀ and ALE ₁	tAHLL	2		2		ns	(Note 3)	
Latched chip enable access time	^t ALCE		12		15	ns		
ALE access time	[†] ALEA	1	14	1	17	ns		
Address latch enable pulse width	t _{AP}	6		8		ns		
Address setup time for ALE ₀ and ALE ₁	t _{ASLL}	4		4		ns	(Note 4)	
Latched chip enable to output in high-Z	^t CHZ	1	6	2	7	ns	(Note 1)	
Latched chip enable to output in low-Z	tCLZ	1		2		ns	(Note 1)	
Output enable to output valid	tOE		4.5		6	ns	(Note 5)	
Output hold from address change	t _{OH}	3		3		ns		
OE to output in high-Z	toHz	0	4	0	6	ns	(Note 1)	
OE to output in low-Z	tolz	0		0		ns		
Output enable overlap time	too	1		1		ns		

23b



AC Characteristics (cont)

		μPD46	6741A-12	μPD46	741A-15			
Parameter	Symbol	Min	Мах	Min	Max	Unit	Test Conditions	
Read cycle time	t _{RC} the	15		20		ns		
Write Operation		/		•		·		
Address hold time for ALE ₀ and ALE ₁	tAHLL	2		2		ns	a san san san san san san san san san sa	
ALE setup time prior to end of write	tALES	2		2	1	ns	· · ·	
ALE setup time to end of write	^t ALEW	17	. • •	17		ns		
Address latch enable pulse width	t _{AP}	6		8	· · · · · · · · · · · · · · · ·	ns	······································	
Address setup time	tAS	2		2		ns		
Address setup time for ALE ₀ and ALE ₁	tASLL	4		4		ns		
Address valid to end of write	t _{AW}	12		15		ns		
Address latch enable hold time after write	tAWH	0		0		ns		
Latched chip enable to end of write	tcw	15		15		ns		
Data hold time	t _{DH}	0		0		ns	(Note 8)	
Data valid to end of write	t _{DW}	5		7		ns	(Note 7)	
Output enable to end of write	toew	0		0	·······	ns	(Note 6)	
Output disable to write enable	topw	2		2		ns	·····	
Write cycle time	twc	12	<i><i>n</i></i>	15		ns		
Write pulse width	t _{WP}	7		10		ns		
Write recovery time	t _{WB}	2		3		ns		

Notes:

- This transition is measured ±200 mV from steady-state with the output load in figure 3.
- (2) Input pulse levels = 0.8 to 2.4 V; input pulse rise and fall times ≤ 3 ns; see figure 3.
- (3) $t_{AHLL} = 1.5 \text{ ns for } V_{CC} = +5 \text{ V} \pm 5\%$, $T_A = 0 \text{ to } 50^{\circ}\text{C}$.


(4) $t_{ASLL} = 3 \text{ ns for } V_{CC} = +5 \text{ V} \pm 5\%$, $T_A = 0 \text{ to } 50^{\circ}\text{C}$.

(5) $t_{OE} = 4$ ns for $V_{CC} = +5$ V $\pm 5\%$, $T_A = 0$ to 50°C.

(6) OE_n, WE_m (n = 0 or 1, m = 0 or 1) t_{OEW} = 0 ns min at n ≠ m = 2 ns min at n = m

- (7) $t_{DW} = 4$ ns for $V_{CC} = +5$ V ±5%, $T_A = 0$ to 50°C.
- (8) $t_{DH} = 0.5 \text{ ns for } V_{CC} = +5 \text{ V} \pm 5\%$, $T_A = 0 \text{ to } 50^{\circ}\text{C}$.

Figure 3. AC Test Conditions




NEC

µPD46741A


Timing Waveforms

Read Cycle (LCE High)





Read Cycle (LCE = Address)






µPD46741A

Timing Waveforms (cont)

Write Cycle (LCE = Address)





and the second second



General **Application Specific** Devices **Fast Static RAMs** (64K) **Fast Static RAMs** (256K) **Fast Static RAMs** (1M)**Fast Static RAMs** (4M) **Cache Data RAMs Standard Static RAMs** 24

Section 24

Standard Static RAMs

(See App Notes 50, 90-04.)

μPD	Org.	Features	
43256A	32K x 8	85-ns; Output enable	24a
43256B	32K x 8	55-ns; Output enable	24b
431000A	128K x 8	70-ns; Output enable, two chip enables	24c
434000	512K x 8	55-ns; Output enable	24d
MC-434000	512K x 8	Module; 85-ns; Output enable	24e

Upcoming Products

Description	Device Number	Comments
32K x 8	μPD43256A-10X, 12X	-25 to +85°C; speeds to 100 ns
32K x 8	µPD43256A-10Y, 12Y	-40 to +85°C; speeds to 100 ns
32K x 8	μPD43256B-A12	3.0 to 5.5 V; 120-ns access time
32K x 8	µPD43256B-B12	2.7 to 5.5 V; 120-ns access time
128K x 8	µPD431000A-70X, 85X, 100X	-25 to +85°C; speeds to 70 ns
128K x 8	µPD431000A-70Y, 85Y, 100Y	-40 to +85°C; speeds to 70 ns
128K x 8	µPD431000B-55L/LL, 70L/LL, 85L/LL	Low power; speeds to 55 ns
128K x 8	µPD431000B-B10, B12	2.7 to 5.5 V; speeds to 100 ns
128K x 9	μPD431003	Low power; speeds to 55 ns; two Chip Enables
128K x 9	μPD431003-B10, B12	2.7 to 5.5 V; speeds to 100 ns; two Chip Enables
512K x 8	μPD434000-B15	2.7 to 5.5 V; 150-ns access time; two Chip Enables



Description

The μ PD43256A is a 32,768-word by 8-bit static RAM fabricated with advanced silicon-gate technology. Its unique design uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors to make the μ PD43256A a high-speed device that requires very low power and no clock or refreshing.

Minimum standby power is drawn when \overline{CS} is high, independent of the other inputs' levels. Data retention is guaranteed at a power supply voltage as low as 2 V. The μ PD43256A is available in standard 28-pin plastic DIP, 28-pin plastic miniflat, or 32-pin plastic TSOP packaging.

Features

- □ Single +5-volt power supply
- Fully static operation—no clock or refreshing required
- □ TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- \Box One \overline{CS} pin and one \overline{OE} pin for easy application
- Data retention of 2 V minimum
- Standard 28-pin plastic DIP and miniflat packaging
- Standard 32-pin plastic TSOP packaging (with either normal or reverse bent leads)

Pin Configurations

28-Pin Plastic DIP or Miniflat

$\begin{array}{c c} A_{14} & \Box & 1 \\ A_{12} & \Box & 2 \\ A_7 & \Box & 3 \\ A_6 & \Box & 4 \\ A_5 & \Box & 5 \\ A_4 & \Box & 6 \\ A_3 & \Box & 7 \\ A_2 & \Box & 8 \\ A_1 & \Box & 9 \\ A_0 & \Box & 10 \\ I/Q_1 & \Box & 11 \\ I/Q_2 & \Box & 12 \\ I/Q_3 & \Box & 13 \\ GND & \Box & 14 \end{array}$	28 VCC 27 WE 26 A13 25 A8 24 A9 V955554 19 V/08 18 V/07 17 V/06 16 V/05 15 V/04	
		3IH-6258A

Pin Identification

Symbol	Function
A ₀ - A ₁₄	Address inputs
1/0 ₁ - 1/0 ₈	Data inputs and outputs
CS	Chip select
ŌĒ	Output enable
WE	Write enable
GND	Ground
V _{CC}	+5-volt power supply
NC	No connection



Pin Configurations (cont)

32-Pin Plastic TSOP (Normal Pinouts)

	μ	PD43256A				
	1	<u> </u>	12 A10			
A11 🗆	2	3	n 🗅 🔂			
	3	3	ю 🗅 мс			
Ag 🗆	4	2	9 D VO8			
A8 🗆	5	2	28 = 1/07			
A13 🗆	6	2	7 🗇 VO ₆			
WE 🗆	7	2	% □ VO5			
Vcc 🗆	8	- EJA 2	!5 [⊐ VO4			
A14 🗆	9	604 2	4 🗘 GND			
A12	10	2	s∣⊐vo₃			
A7 🗆	11	2	2 1 VO ₂			
A6 □	12	2	21 🏳 VO1			
A5 🗆	13	2	!0 [⊐ A0			
	14	1	эрис			
A4 🗆	15	1	8 🏳 A1			
A3 🗆	16	1	7 🗆 A2			
SuffixE	SuffixEJA In the package Identifier					
denotes normal plnout sequence.						
			83FM-9106A			

		μ PD43256A			
A10 CS NC V08 V07 V06 V05 V04	1 2 3 4 5 6 7 8	µPD43256A	 0		
GND [] VO3 [] VO2 [] VO1 [] A0 [] NC [] A1 [] A2 []	9 10 11 12 13 14 15 16			24 - A14 23 - A12 22 - A7 21 - A6 20 - A5 19 - NC 18 - A4 17 - A3	
Suffix -E	Suffix -EKA in the package identifier denotes reverse pinout sequence.				

32-Pin Plastic TSOP (Reserve Pinouts)


Ordering Information

Catalog Part Number	Access Time (max)	Data Retention Current (max) $T_A = 0$ to 70°C(max)	Package
µPD43256AC-85L	85 ns	50 µA	28-pin plastic DIP(600 mil)
C-10L	100 ns		
C-12L	120 ns		
C-15L	150 ns		
µPD43256AC-85LL	85 ns	20 µA	28-pin plastic DIP(600 mil)
C-10LL	100 ns		
C-12LL	120 ns		
C-15LL	150 ns		
µPD43256AGU-85L	85 ns	50 <i>µ</i> A	28-pin plastic miniflat
GU-10L	100 ns		
GU-12L	120 ns		
GU-15L	150 ns	-	
µPD43256AGU-85LL	85 ns	20 µA	28-pin plastic miniflat
GU-10LL	100 ns		
GU-12LL	120 ns	· · · · · · · · · · · · · · · · · · ·	
GU-15LL	150 ns		
µPD43256AGX-10L	100 ns	50 µA	32-pin plastic TSOP (normal pinouts)
GX-12L	1200 ns		
µPD43256AGX-10LL	100 ns	20 µA	-
GX-12LL	120 ns	-	
µPD43256AGXM-10L	100 ns	50 µA	32-pin plastic TSOP (reverse pinouts)
GXM-12L	1200 ns		
µPD43256AGXM-10LL	100 ns	20 µA	-
GXM-12LL	120 ns	-	

µPD43256A



Block Diagram



Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	–0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Output voltage, VI/O (Note 1)	-0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to + 125°C
Power dissipation, PD	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) -3.0 V minimum (pulse width = 50 ns).

Capacitance

Ta	=	+25°C; f =	1 MHz:	VIN and	Vour	= 0V	
·'A		. 20 0, 1 -		1 IN	1001	- • •	

Parameter	Symbol	Min	Max	Unit
Input capacitance	СI		5	pF
Input/output capacitance	C _{I/O}		8	pF

Notes:

(1) This parameter is sampled and not 100% tested.

DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I _{LI}	-1		1	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
I/O leakage current	ILO	- 1		1	μΑ	$V_{I/O} = 0 V \text{ to } V_{CC}; \overline{CS} \ge V_{IH} \text{ or } \overline{OE} \ge V_{IH}$ or $\overline{WE} \le V_{IL}$
Operating supply current	ICCA1			45	mA	$\overline{CS} \le V_{IL}$ (min cycle); $I_{I/O} = 0 V$ (Note 1)
	ICCA2			10	mA	$\overline{CS} = V_{IL}; I_{I/O} = 0 V$
	ICCA3			10	mA	$\overline{CS} \le 0.2 \text{ V}; \text{ f} = 1 \text{ MHz}; \text{ I}_{I/O} = 0 \text{ V}; \text{ V}_{IL} \le 0.2 \text{ V}; \text{ V}_{IH} \ge \text{ V}_{CC} - 0.2 \text{ V}$
Standby supply current	I _{SB}			3	ma	<u>CS</u> ≥ V _{IH}
	ISB1		0.002	0.1	mA	CS ≥ V _{CC} - 0.2 V (Note 2)
Output voltage, low	VOL			0.4	V	l _{OL} = 2.1 mA
Output voltage, high	V _{OH1}	2.4			V	I _{OH} = -1.0 mA
	V _{OH2}	V _{CC} – 0.5			v	l _{OH} = -0.1 mA

Notes:

(1) μ PD43256A-10L/-10LL/-12L/-12LL = 40 mA (max). μ PD43256A-15L/-15LL = 35 mA (max).

(2) μ PD43256AGX-10LL/-12LL = 50 μ A (max).

24a

Trut	h T	abl	е	
		_		_

CS	ŌE	WE	Function	1/0	lcc
Н	x	x	Not selected	High-Z	Standby
L	Н	н	Not selected	High-Z	Active
L	L	Н	Read	DOUT	Active
L	х	L	Write	D _{IN}	Active

Notes:

(1) X = don't care.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, low (Note 1)	VIL	- 0.3		0.8	۷
Input voltage, high	Чн	2.2		V _{CC} + 0.5	v
Amblent temperature	TA	0		70	°C

Notes:

(1) -3.0 V minimum (pulse width = 50 ns).



AC Characteristics (for L and LL Versions) $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

a da ante da a Na ante da ante		μPD432	256A-85	μPD43	256A-10	μPD43	256A-12	μPD43	256A-15	- og	Test
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Conditions
Read Operatio	on _.	·.									
Read cycle time	tRC	85		100		120		150		ns	
Address access time	taa		85	,	100		120		150	ns	(Note 2)
Chip select access time	tacs		85		100	- 	120		150	ns	(Note 2)
Output enable to output valid	toe		40		50		60		70	ns	(Note 2)
Output hold from address change	tон	10		10		10		10		ns	
Chip select to output in low-Z	^t CLZ	10		10		10		10		ns	(Note 3)
Output enable to output in low-Z	^t olz	5		5	-	5		5		ns	(Note 3)
Chip select to output in high-Z	[†] СНZ		30		35		40		50	ns	(Note 3)
Output enable to output in high-Z	^t онz		30		35		40		50	ns	(Note 3)
Write Operatio	on										
Write cycle time	twc	85		100	1.5	120		150		ns	· · ·
Chip select to end of write	tcw	70		80		85		100	· · · · · · · · · · · ·	ns	
Address valid to end of write	taw	70		80		85		100		ns	
Address setup time	tas	0		0		0		0		ns	
Write pulse width	^t ₩P	65	······································	70		70		90	· · · ·	ns	
Write recovery time	twn	5	· · · ·	5		5		5		ns	
Data valid to end of write	t _{DW}	35		40	· · · · ·	50		60		ns	
Data hold time	t _{DH}	0		0		0		0		ns	
Write enable to output in high-Z	^t wHz		30		35		40		50	ns	(Note 3)
Output active from end of write	tow	10		10		10		10		ns	(Note 3)

Notes:

- (1) Input pulse levels = 0.8 to 2.2 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V.
- (2) See figure 1 for output load.
- (3) See figure 2 for output load.

Low V_{CC} Data Retention Characteristics $T_A = 0 \text{ to } 70^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Data retention supply voltage	VCCDR	2.0		5.5	v	$\overline{CS} \ge V_{CC} - 0.2 V$
Data retention supply current	ICCDR		1	50	μA	$V_{CC} = 3.0 \text{ V}; \overline{CS} \ge V_{CC} - 0.2 \text{ V} \text{ (Notes 1, 2)}$
Chip deselection to data retention	^t CDR	0			ns	
Operation recovery time	t _R	t _{RC}			ns	

Notes:

(1) For $\mu PD43256A\text{-LL}$, I $_{CCDR}$ = 20 μA (max) at T_A = 0 to 70°C and 3 μA (max) at T_A = 0 to 40°C.

(2) For μ PD43256A-L, $i_{CCDR} = 15 \,\mu$ A (max) at $T_A = 0$ to 40°C.

Data Retention Timing






Figure 1. Output Load






Figure 2. Output Load for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ}, and t_{OW}




NEC

Timing Waveforms

Address Access Cycle




Chip Select Access Cycle



24a


WE-Controlled Write Cycle



NE

A ALL & STORES

CS-Controlled Write Cycle







Description

The μ PD43256B is a 32,768-word by 8-bit static RAM fabricated with advanced silicon-gate technology. Its unique design uses CMOS peripheral circuits and N-channel memory cells with polysilicon resistors to make the μ PD43256B a high-speed device that requires very low power and no clock or refreshing.

Minimum standby power is drawn when \overline{CS} is high, independent of the other inputs' levels. Data retention is guaranteed at a power supply voltage as low as 2 V. The μ PD43256B is available in standard 28-pin plastic DIP and 28-pin plastic miniflat.

Features

- □ Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One CS pin and one OE pin for easy application
- Data retention of 2 V minimum
- Standard 28-pin plastic DIP and miniflat packaging
- Fast access time of 55 ns

Ordering Information

ıber	Access Time (max)	Package		
BCZ-55L	55 ns	28-pin plastic DIP		
CZ-70L	70 ns	-		
CZ-85L	85 ns	-		
BCZ-55LL	55 ns	-		
CZ-70LL	70 ns	-		
CZ-85LL	85 ns	-		
BGU-55L	55 ns	28-pin plastic miniflat		
GU-70L	70 ns	•		
GU-85L	85 ns	•		
BGU-55LL	55 ns	-		
GU-70LL	70 ns	-		
GU-85LL	85 ns	-		
	BCZ-55L CZ-70L CZ-85L BCZ-55LL CZ-70LL CZ-85LL BBGU-55L GU-70L GU-85L BBGU-55LL GU-70LL	ber Time (max) SBCZ-55L 55 ns CZ-70L 70 ns CZ-85L 85 ns SBCZ-55LL 55 ns CZ-70LL 70 ns CZ-85L 85 ns SBCZ-55LL 55 ns CZ-70LL 70 ns CZ-85LL 85 ns SBGU-55L 55 ns GU-70L 70 ns GU-85L 85 ns SBGU-55LL 55 ns GU-85L 55 ns GU-70L 70 ns GU-70L 70 ns GU-70L 70 ns		

Pin Configuration

28-Pin Plastic DIP or Miniflat


μPD43256B								
A 14 🗆								
A 12 🗆	2 2							
A7 🗆	3 2	26 🗅 A 13						
A 6 🗆	4 2	5 🗆 A8						
A 5 🗖	5 2	¤4 🗖 A9						
A4 🗆	6 2	23 🗘 A 11						
A3 🗆	7 2							
A 2 🗖	8 2	1 🛱 A10						
A1 🗆	9 2	no þi cīs						
Aod	10 1	9 🛛 1/08						
V01 🗆	11 1	8 107						
V02	12 1	7 🛱 VO6						
VO3 🗆	13 1	6 🛱 VO5						
GND 🗆	14 1	5 🗆 VO4						
			83YL-7194A					

Pin Identification

Symbol	Function				
A ₀ - A ₁₄	Address inputs				
1/0 ₁ - 1/0 ₈	Data inputs and outputs				
CS	Chip select				
Pin Identification					
Symbol	Function				
OE	Output enable				
WE	Write enable				
GND	Ground				
Vcc	+5-volt power supply				
NC	No connection				



Block Diagram



Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	–0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Output voltage, V _{I/O} (Note 1)	0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	–55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) -3.0 V minimum (pulse width = 50 ns).

Capacitance

Parameter	Symbol	Min	Max	Unit
Input capacitance	CI		5	pF
Input/output capacitance	CI/O		8	pF

Notes:

(1) This parameter is sampled and not 100% tested.

DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Truth Table

CS	ŌĒ	WE	Function	I/O	lcc
н	Х	Х	Not selected	High-Z	Standby
L	Н	н	Outputs disabled	High-Z	Active
L	L	н	Read	Dout	Active
L	Х	L	Write	D _{IN}	Active

Notes:

(1) X = don't care.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, low (Note 1)	V _{IL}	- 0.3		0.8	۷
Input voltage, high	VIH	2.2		V _{CC} + 0.5	٧
Ambient temperature	TA	0		70	°C

Notes:

(1) -3.0 V minimum (pulse width = 50 ns).

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	- 1		1	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
I/O leakage current	ΙLO	- 1		1	μA	$V_{I/O} = 0 V \text{ to } V_{CC}; \overline{CS} \ge V_{IH} \text{ or } \overline{OE} \ge V_{IH}$ or $\overline{WE} \le V_{IL}$
Operating supply current	ICCA1			50	mA	$\overline{CS} \leq V_{IL}$ (min cycle); $I_{I/O} = 0 V$ (Note 1)
	ICCA2			10	mA	$\overline{CS} = V_{IL}; I_{I/O} = 0 V$
	ICCA3			10	mA	$ \frac{\overline{CS}}{CS} \le 0.2 \text{ V}; \text{ f} = 1 \text{ MHz}; _{\text{VO}} = 0 \text{ V}; \\ \text{V}_{\text{IL}} \le 0.2 \text{ V}; \text{V}_{\text{IH}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V} $
Standby supply current	I _{SB}			3	mA	CS ≥ V _{IH}
	ISB1		0.002	0.1	μA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ (Note 2)}$
Output voltage, low	VOL			0.4	V	$I_{OL} = 2.1 \text{ mA}$
Output voltage, high	V _{OH1}	2.4			v	$I_{OH} = -1.0 \text{ mA}$
	V _{OH2}	V _{CC} - 0.5			V	$I_{OH} = -0.1 \text{ mA}$

Notes:

(1) -70 and -85 = 45 mA (max).

(2) -LL = 0.001 (typ) and 0.05 (max).



AC Characteristics


 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

	μPD43	256B-55	μPD43	256B-70	μPD43	256B-85		
Symbol	Min	Max	Min	Max	Min	Мах	Unit	Test Conditions
t _{RC}	55		70		85		ns	
t _{AA}		55		70		85	ns	
tACS		55		70		85	ns	
toE		30		35		40	ns	
t _{ОН}	10		10		10		ns	
tCLZ	10		10		10		ns	
toLZ	5		5		5		ns	
t _{CHZ}		30		30		30	ns	
^t онz		30		30		30	ns	
twc	55		70		85		ns	
tcw	50		60		70		ns	
t _{AW}	50		60		70		ns	
t _{AS}	0		0		0		ns	
twp	45		55		65		ns	_
^t WR	5		5		5		ns	
t _{DW}	30		30		35		ns	
t _{DH}	0		0		0		ns	
t _{WHZ}		30		30		30	ns	
tow	10		10		10		ns	
	tRC tAA tACS tOE tOH tCLZ tOLZ tCHZ tOHZ tOHZ tWC tCW tAW tAS tWP tWR tDW tDH tWHZ	Symbol Min t_{RC} 55 t_{AA} - t_{ACS} - t_{OE} - t_{OH} 10 t_{CLZ} 10 t_{CLZ} 5 t_{CHZ} - t_{OHZ} - t_{OHZ} - t_{OHZ} - t_{OHZ} - t_{WC} 55 t_{CW} 50 t_{AW} 50 t_{AS} 0 t_{WP} 45 t_{WR} 5 t_{DW} 30 t_{DH} 0 t_{WHZ} -	t _{RC} 55 t _{AA} 55 t _{ACS} 55 t _{OE} 30 t _{OH} 10 t _{CLZ} 10 t _{CLZ} 5 t _{CHZ} 30 t _{OHZ} 5 t _{CHZ} 30 t _{OHZ} 55 t _{CW} 55 t _{CW} 50 t _{AS} 0 t _{WP} 45 t _{WR} 5 t _{DW} 30 t _{DH} 0 t _{WHZ} 30	Symbol Min Max Min t _{RC} 55 70 t _{AA} 55 55 t _{ACS} 55 55 t _{OE} 30 10 t _{OH} 10 10 10 t _{OH} 30 50 5 t _{CHZ} 30	$\begin{array}{c c c c c c c c } \hline Symbol & Min & Max & Min & Max \\ \hline Min & Max & & & & & & \\ \hline t_{RC} & 55 & 70 & & \\ \hline t_{ACS} & 55 & 70 & & \\ \hline t_{ACS} & 55 & 70 & & \\ \hline t_{ACS} & 55 & 70 & & \\ \hline t_{OE} & 30 & 35 & & \\ \hline t_{OH} & 10 & 10 & & \\ \hline t_{CLZ} & 10 & 10 & & \\ \hline t_{CLZ} & 10 & 10 & & \\ \hline t_{CLZ} & 5 & 5 & & \\ \hline t_{CHZ} & 30 & 30 & & \\ \hline t_{OHZ} & 30 & 30 & & \\ \hline t_{OHZ} & 30 & 60 & & \\ \hline t_{AS} & 0 & 0 & & \\ \hline t_{WP} & 45 & 55 & & \\ \hline t_{DW} & 30 & 30 & & \\ \hline t_{DH} & 0 & 0 & & \\ \hline t_{WHZ} & 30 & 30 & & \\ \hline \end{array}$	$\begin{array}{c c c c c c c c } Symbol & Min & Max & Min & Max & Min \\ \hline \\ t_{RC} & 55 & 70 & 85 \\ t_{AA} & 55 & 70 & \\ t_{ACS} & 55 & 70 & \\ t_{OE} & 30 & 35 & \\ t_{OH} & 10 & 10 & 10 & \\ t_{CLZ} & 10 & 10 & 10 & \\ t_{OLZ} & 5 & 5 & 5 & \\ t_{CHZ} & 30 & 30 & \\ t_{OHZ} & 30 & 30 & \\ \hline \\ t_{OHZ} & 55 & 70 & 85 & \\ t_{CW} & 50 & 60 & 70 & \\ t_{AS} & 0 & 0 & 0 & \\ t_{WP} & 45 & 55 & 65 & \\ t_{DW} & 30 & 30 & 35 & \\ t_{DH} & 0 & 0 & 0 & \\ t_{WHZ} & 30 & 30 & \\ \hline \end{array}$	$\begin{array}{c c c c c c c c } \hline Symbol & Min & Max & Min & Max & Min & Max \\ \hline Min & Max & Min & Max \\ \hline t_{RC} & 55 & 70 & 85 \\ \hline t_{ACS} & 55 & 70 & 85 \\ \hline t_{ACS} & 55 & 70 & 85 \\ \hline t_{OE} & 30 & 35 & 40 \\ \hline t_{OH} & 10 & 10 & 10 \\ \hline t_{CLZ} & 10 & 10 & 10 \\ \hline t_{CLZ} & 5 & 5 & 5 \\ \hline t_{CHZ} & 30 & 30 & 30 \\ \hline t_{OHZ} & 30 & 30 & 30 \\ \hline t_{OHZ} & 30 & 60 & 70 \\ \hline t_{AS} & 0 & 0 & 0 \\ \hline t_{WP} & 45 & 55 & 65 \\ \hline t_{DW} & 30 & 30 & 35 \\ \hline t_{DH} & 0 & 0 & 0 \\ \hline t_{WHZ} & 30 & 30 & 30 \\ \hline \end{array}$	Symbol Min Max Min Max Min Max Unit t _{RC} 55 70 85 ns t _{AA} 55 70 85 ns t _{ACS} 55 70 85 ns t _{ACS} 55 70 85 ns t _{OE} 30 35 40 ns t _{OH} 10 10 no ns t _{OLZ} 5 5 5 ns t _{CLZ} 10 10 10 ns t _{CLZ} 30 30 30 ns t _{OHZ} 30 30 30 ns t _{OHZ} 30 30 30 ns t _{OHZ} 55 70 85 ns t _{OHZ} 50 60 70 ns t _{AW} 50 60 70 ns t _{AS} 0 0 0 ns <td< td=""></td<>

Notes:

 Input pulse levels = 0.8 to 2.2 V; input pulse rise and fall times = 5 ns; timing reference levels = 1.5 V.

(2) Output loads:



Low V_{CC} Data Retention Characteristics


T _A =	0	to	70°C	
------------------	---	----	------	--

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Data retention supply voltage	V _{CCDR}	2,0		5.5	V	$\overline{CS} \ge V_{CC} - 0.2 V$
Data retention supply current	ICCDR		1	50	μA	$V_{CC} = 3.0 \text{ V}; \overline{CS} \ge V_{CC} - 0.2 \text{ V} \text{ (Note 1)}$
Chip deselection to data retention	tCDR	0			ns	
Operation recovery time	t _R	t _{RC}			ns	

Notes:

(1) At 0 to 40°C, the maximum for I_{CCDR} is 15 μ A for the -L version and 3 μ A for the -LL version.


Data Retention Timing






Timing Waveforms


Address Access Cycle



Chip Select Access Cycle




WE-Controlled Write Cycle





CS-Controlled Write Cycle





Description

The μ PD431000A is a 131,072-word by 8-bit static RAM fabricated with advanced silicon-gate technology. CMOS peripheral circuits and N-channel memory cells with polysilicon resistors make the μ PD431000A a high-speed device that requires very low power and no clock or refreshing.

Minimum standby power is drawn when CE₂ is low, independent of the other inputs' levels. Data retention is guaranteed at a power supply voltage as low as 2 volts. The μ PD431000A is available in standard 32-pin plastic DIP, 32-pin plastic miniflat, and 32-pin plastic TSOP packaging.

Features

- 131,072-word by 8-bit organization
- □ Single + 5-volt power supply
- □ Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- □ Two CE pins and one OE pin for easy application
- Data retention current of 0.5 µA typical
- Data retention voltage of 2 V minimum
- Standard 32-pin plastic DIP, miniflat, and TSOP packaging

Pin Identification

Symbol	Function					
A ₀ - A ₁₆	Address inputs					
1/0 ₀ - 1/0 ₇	Data inputs/outputs					
CE ₁ and CE ₂	Chip enables 1 and 2					
OE	Output enable					
WE	Write enable					
GND	Ground					
Vcc	+ 5-volt power supply					
NC	No connection					

Pin Configurations

32-Pin Plastic DIP or Miniflat

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
83YL-72:


µPD431000A



Pin Configurations (cont)

32-Pin Plastic TSOP (Normal Pinouts)


	μPD431000A	
A11 [1		32 🗆 🖂
A ₉ ⊑ 2		31 🗖 A10
A8 🗆 3		30 🗖 🔁 1
A13 4		29 🖵 VO ₈
WE C 5		28 🗇 VO7
		27 🗆 VO ₆
A15 7		26 🗆 VO5
	– KJH	25 🗇 VO4
NC 🗆 9	No.1	24 🛱 GND
A16 [10		23 🗆 VO3
A14 [11		22 🗆 VO2
A12 12		21 🛛 1/0 ₁
A7 [] 13		20 🗆 A ₀
A6 14		19 🏳 A ₁
A ₅ [15		18 🗆 A ₂
A4 🗆 16		17 🛛 A3
SuffixKJH in the pad	kage Identifier	
denotes normal pinout	sequence.	
1		83FM-9107A



32-Pin Plastic TSOP (Reverse Pinouts)

NEC

Block Diagram



Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	–0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Output voltage, V _{I/O} (Note 1)	-0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to + 70°C
Storage temperature, T _{STG}	-55 to +125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:

(1) -3.0 V minimum (pulse width = 50 ns).

Capacitance

 $T_A = +25^{\circ}C$; f = 1 MHz; V_{IN} and V_{OUT} = 0 V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CI			6	pF
Input/output capacitance	C _{VO}			10	pF

Notes:

(1) This parameter is sampled and not 100% tested.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, low	VIL	- 0.3		0.8	٧
Input voltage, high	VIH	2.2		V _{CC} + 0.5	٧
Ambient temperature	TA	0		70	°C

Notes:

(1) -3.0 V minimum (pulse width = 50 ns).

Truth Table

Function	CE1	CE2	ŌĒ	WE	I/O	lcc
Not selected	н	Х	х	х	High-Z	Standby
Not selected	Х	L	x	х	High-Z	Standby
Selected	L	Н	H H Higl		High-Z	Active
Read	L	Н	L	н	DOUT	Active
Write	L	Н	х	L	D _{IN}	Active

Notes:

(1) X = don't care.



Ordering Information

Catalog Part Number	Access Time (max)	i _{SB1} (max)	Package			
µPD431000ACZ-70L	70 ns	0.1 mA	32-pin plastic DIP			
CZ-85L	85 ns	-				
CZ-10L	100 ns					
μPD431000ACZ-70LL	70 ns	0.05 mA	-			
CZ-85LL	85 ns	-				
CZ-10LL	100 ns	-				
µPD431000AGW-70L	70 ns	0.1 mA	32-pin plastic miniflat			
GW-85L	85 ns					
GW-10L	100 ns					
µPD431000AGW-70LL	70 ns	0.05 mA	-			
GW-85LL	85 ns	-				
GW-10LL	100 ns					
μPD431000AGZ-70L	2D431000AGZ-70L 70 ns		32-pin plastic TSOP			
GZ-85L	85 ns	-	(normal pinouts)			
GZ-10L	100 ns					
μPD431000AGZ-70LL	70 ns	0.05 mA	-			
GZ-85LL	85 ns					
GZ-10LL	100 ns	-				
μPD431000AGZM-70L	70 ns	0.1 mA	32-pin plastic TSOP			
GZM-85L	85 ns	-	(reverse pinouts)			
GZM-10L	100 ns	-				
µPD431000AGZM-70LL	70 ns	0.05 mA	-			
GZM-85LL	85 ns	-				
GZM-10LL	100 ns	-				

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ± 10%

		-	L Versio	'n	-1	L Versi	on		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Input leakage current	IL1	- 1		1	-1		1	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
I/O leakage current	ILO	- 1		1	-1		1	μA	
Operating supply current	ICCA1		40	70	-	40	70	mA	$\overline{CE}_{1} = V_{IL}; CE_{2} = V_{IH}; t_{RC} = t_{RC} \text{ (min)}; \\ I_{VO} = 0 \text{ mA}$
	ICCA2			15			15	mA	$\overline{CE}_1 = V_{1L}; CE_2 = V_{1H}; I_{VO} = 0 \text{ mA}$
	ICCA3			10			10	mA	$V_{CE1} \le 0.2 \text{ V}; V_{CE2} \ge V_{CC} - 0.2 \text{ V}; t_{RC} \text{ or } t_{WC}$ = 1 MHz; V _{IN} $\le 0.2 \text{ V} \text{ or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$
Standby supply current	I _{SB}			3			3	mA	$\overline{CE}_1 = V_{IH} \text{ or } CE_2 = V_{IL} \text{ (Note 1)}$
	I _{SB1}		0.002	0.1		0.001	0.05	mA	\overline{CE}_1 and $CE_2 \ge V_{CC} - 0.2 V$ (Note 2)
	I _{SB2}		0.002	0.1		0.001	0.05	mA	CE ₂ ≤ 0.2 V (Note 2)
Output voltage, low	VOL			0.4			0.4	v	I _{OL} = 2.1 mA
Output voltage, high	VOH	2.4			2.4			V	$I_{OH} = -1.0 \text{ mA}$

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ± 10%

		μPD431000A-70		μPD431000A-85		μPD431000A-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Read cycle time	t _{RC}	70		85		100		ns	
Address access time	tAA		70		85		100	ns	(Note 2)
CE ₁ access time	t _{CO1}		70		85		100	ns	(Note 2)
CE ₂ access time	t _{CO2}		70		85		100	ns	(Note 2)
Output enable to output valid	t _{OE}		35		45		50	ns	(Note 2)
Output hold from address change	t _{OH}	10		10		10		ns	
CE ₁ to output in low-Z	^t LZ1	10		10		10		ns	(Note 3)
CE ₂ to output in low-Z	t _{LZ2}	10		10		10		ns	(Note 3)
Output enable to output in low-Z	tolz	5		5		5		ns	(Note 3)
CE ₁ to output in high-Z	t _{HZ1}		25		30		35	ns	(Note 3)
CE ₂ to output in high-Z	t _{HZ2}		25		30		35	ns	(Note 3)
Output enable to output in high-Z	toHz		25		30		35	ns	(Note 3)
Write Operation									
Write cycle time	twc	70		85		100		ns	
CE ₁ to end of write	t _{CW1}	55		70		85		ns	
CE ₂ to end of write	t _{CW2}	55		70		85		ns	
Address valid to end of write	t _{AW}	55		70		85		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	t _{WP}	50		60		70		ns	<u></u>
Write recovery time	twn	5		5		5		ns	·
Data valid to end of write	t _{DW}	35		35		40		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write enable to output in high-Z	t _{WHZ}		25		30		35	ns	(Note 3)
Output active from end of write	tow	5		5		5		ns	(Note 3)

Notes:

(1) Input pulse levels = 0.8 to 2.2 V; input rise and fall times = 5 ns; timing reference levels = 1.5 V.

(2) See figure 1 for output loading.

(3) See figure 2 for output loading.



Figure 1. Output Loading





Figure 2. Output Loading for t_{HZ1}, t_{HZ2}, t_{LZ1}, t_{LZ2}, t_{OLZ}, t_{OHZ}, t_{OW}, and t_{WHZ}



Low V_{CC} Data Retention Characteristics $T_A = 0$ to $+70^{\circ}C$

		-L Version		-LL Version						
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions	
Data retention supply voltage	V _{CCDR1}	2		5.5	2		5.5	V	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}; CE_2 \ge V_{CC} - 0.2 \text{ V}$ or $CE_2 \le 0.2 \text{ V}$	
	V _{CCDR2}	2		5.5	2		5.5	V	$CE_2 \leq 0.2 V$	
Data retention supply current	ICCDR1		1	50		0.5	20	μA	$V_{CC} = 3.0 \text{ V}; \overline{CE}_1 \ge V_{CC} - 0.2 \text{ V};$ $CE_2 \ge V_{CC} - 0.2 \text{ V} \text{ or } CE_2 \le 0.2 \text{ V} \text{ (Note 1)}$	
	ICCDR2		1	50		0.5	20	μA	$V_{CC} = 3.0 \text{ V}; \text{ CE}_2 \le 0.2 \text{ V} \text{ (Note 1)}$	
Chip deselection to data retention	t _{CDR}	0			0			ns		
Operation recovery time	t _R	5			5			ms		

Notes:

(1) At 0 to 40°C, the maximum for I_{CCDR1} and I_{CCDR2} is 15 μ A for the -L version and 3 μ A for the -LL version.

NEC







Figure 4. CE₂-Controlled Data Retention Timing




µPD431000A




Timing Waveforms


Read Cycle



WE-Controlled Write Cycle




CE₁-Controlled Write Cycle





CE₂-Controlled Write Cycle







Description

The μ PD434000 is a 524,288-word by 8-bit static RAM fabricated with advanced silicon-gate technology. CMOS peripheral circuits and N-channel memory cells with thin-film transistor (TFT) loads make the μ PD434000 a high-speed device that requires very low power and no clock or refreshing.

Minimum standby power is drawn when \overline{CS} is high, independent of \overline{OE} and \overline{WE} . Data retention is guaranteed at a power supply voltage as low as 2 volts.

The μ PD434000 is available in standard 32-pin DIP, SOP, and TSOP plastic packaging.

Features

- □ 524,288-word by 8-bit organization
- Single +5-volt power supply
- Fully static operation—no clock or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- Chip select (CS) and output enable (OE) inputs for easy application
- □ Data retention current of 0.5 µA typical
- Data retention voltage of 2 V minimum
- Packages: 32-pin plastic DIP, SOP, and TSOP

Pin Identification

Symbol	Function	Function					
A ₀ - A ₁₈	Address inputs	-					
1/0 ₁ - 1/0 ₈	Data inputs/outputs						
CS	Chip select						
OE	Output enable						
WE	Write enable						
GND	Ground						
Vcc	+5-volt power supply						
NC	No connection						

Pin Configurations

32-Pin Plastic DIP or SOP

μPD434000							
A 18		32 🖓 VCC					
A 16	2	31 🟳 A15					
A 14 🗆	3	30 🛱 A17					
A12	4	29 🗇 WE					
A7 [5	28 🗆 A 13					
A6[6	27 🛱 A8					
A5 🗆		26 🛱 Ag					
A4 🗆		25 🛱 A 11					
A3 🗆	9	24 0 00					
A2[10	23 🛱 A10					
A1C	11	22 🛛 CS					
A0C		21 🗘 VO8					
V01 ⊑	13	20 107					
VO ₂ []	14	19 🟳 I/O6					
VO3 [15	18 🗘 VO5					
GND 🗆	16	17 🖓 VO4					
			83FM-7916A				

ſ




Pin Configurations (cont)

32-Pin Plastic TSOP (Normal Pinouts)

	μPD43400	0				
A18 [10	0	32 🗆 VCC				
A 16 🗖 2		31 🗖 A15				
A14 🗖 3		30 🛱 A17				
A12 4		29 🗖 WE				
A7[]5		28 🗖 A 13				
^6口 6		27 🗖 A8				
A5C[7		26 🗖 Ag				
A4[]8	7JD	25 🏳 A 11				
^3[] 9		24 🟳 ÖE				
A2[10		23 🏳 A10				
A1 🗌 11		22 P CS				
A0 [] 12		21 🏳 VO8				
VO1 [] 13		20 🖓 1/07				
VO2[14		19 🛛 VO6				
VO3□ 15		18 🛛 VO5				
GND [] 16		<u>017</u> VO4				
Suffix -7JD in the package identifier denotes normal pinout sequence.						
			83FM-8618A			

		1PD43400		-	
	1	0	° 32	A18	
A ₁₅ [2		31	□ A16	
A <u>17</u>	3		30	🗆 A ₁₄	
WEC	4		29] A ₁₂	
A13 🗆	5		28] A7	
A8 🗆	6		27	⊐ A ₆	
Ag 🗖	7		26	🗆 A5	
A11 C	8		25	🗆 A4	
	9	7KD	24	∃ A3	
A10 🗆	10		23] A2	
T CS	11		22	∃ A1	
VO8 🗆	12		21	A	
V07 C	13		20		
VO ₆ [19	J VO2	
vo ₅ ⊏	15	~	18	∃ <i>V</i> O ₃	
V04 C	16	0	17		
Suffix7KD in the packag					

Block Diagram



Ordering Information

Part Number	Access Time (max)	Standby Supply Current	Package		
μPD434000CZ-55	55 ns	2 mA	32-pin plastic DIP		
CZ-70	70 ns	• · · · ·			
CZ-85	85 ns	-			
CZ-10	100 ns	-			
µPD434000CZ-55L	55 ns	0.1 mA	- 		
CZ-70L	70 ns	-			
CZ-85L	85 ns	•			
CZ-10L	100 ns	-			
μPD434000CZ-55LL	55 ns	0.05 mA	-		
CZ-70LL	70 ns	-			
CZ-85LL	85 ns	-			
CZ-10LL	100 ns	- · · ·			
μPD434000GW-55	55 ns	2 mA	32-pin plastic SOP		
GW-70	70 ns	• •			
GW-85	85 ns				
GW-10	100 ns				
μPD434000GW-55L	55 ns	0.1 mA	-		
GW-70L	70 ns				
GW-85L	85 ns	- -			
GW-10L	100 ns	-			
μPD434000GW-55LL	55 ns	0.05 mA			
GW-70LL	70 ns				
GW-85LL	85 ns				
GW-10LL	100 ns	•			



Ordering Information (cont)

Part Number	Access Time (max)	Standby Supply Current	Package
µPD434000G5-55	55 ns	2 mA	32-pin plastic TSOF
G5-70	70 ns		(normal pinouts)
G5-85	85 ns	-	
G5-10	100 ns		
µPD434000G5-55L	55 ns	0.1 mA	-
G5-70L	70 ns		
G5-85L	85 ns		
G5-10L	100 ns		
µPD434000G5-55LL	55 ns	0.05 mA	-
G5-70LL	70 ns		
G5-85LL	85 ns		
G5-10LL	100 ns		
μPD434000G5M-55	55 ns	2 mA	32-pin plastic TSOP
G5M-70	70 ns		(reverse pinouts)
G5M-85	85 ns		
G5M-10	100 ns		
μPD434000G5M-55L	55 ns		-
G5M-70L	70 ns	0.1 mA	
G5M-85L	85 ns		
G5M-10L	100 ns		
µPD434000G5M-55LL	55 ns		-
G5M-70LL	70 ns	0.05 mA	
G5M-85LL	85 ns		
G5M-10LL	100 ns	•	

Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	-0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	-0.5 to V _{CC} + 0.5 V
Output voltage, V _{I/O} (Note 1)	-0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) -3.0 V minimum (pulse width = 30 ns).

Capacitance

 $T_A = +25^{\circ}C$; f = 1 MHz; V_{IN} and $V_{OUT} = 0 V$

Parameter †	Symbol	Min	Тур	Max	Unit
Input capacitance	CI			6	pF
Input/output capacitance	C _{I/O}			10	pF

† Parameter is sampled and not 100% tested.

DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, low	VIL	- 0.3		0.8	٧
Input voltage, high	VIH	2.2		V _{CC} + 0.3	v
Ambient temperature	TA	0		70	°C

Note:

(1) -3.0 V minimum (pulse width = 30 ns).

Truth Table

Function	<u>cs</u>	ŌĒ	WE	I/O	lcc
Not selected	Н	х	х	High-Z	Standby
D _{OUT} disabled	L	н	н	High-Z	Active
Read	L	L	Н	DOUT	Active
Write	L	Х	L	D _{IN}	Active

X = don't care.

		μ	D43400	00	μF	D434000)-L	μP	D434000)-LL	•	
Parameter Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions	
Input leakage current	ILI	-1		1	-1		1	-1		1	μA	$V_{IN} = 0 V$ to V_{CC}
I/O leakage current	ILO	-1		. 1	- 1		1	-1		1	μA	$V_{I/O} = 0 V \text{ to } V_{CC}; \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL} \text{ or } \overline{CS} = V_{IH}$
Operating supply	ICCA2			15			15			15	mA	$I_{I/O} = 0 \text{ mA}; \overline{CS} = V_{IL}$
current	ICCA3		15			15			15	mA	$\begin{array}{l} \overline{\text{CS}} \leq 0.2 \; \text{V}; \; \text{t}_{\text{RC}} = 1 \; \mu \text{s}; \\ \text{V}_{\text{IL}} \leq 0.2 \; \text{V}; \\ \text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2 \; \text{V}; \\ \text{I}_{\text{VO}} = 0 \; \text{mA} \end{array}$	
Standby supply	I _{SB}			5			3			3	mA	$\overline{\text{CS}} = \text{V}_{\text{IH}}$
current	I _{SB1}		0.02	2		0.002	0.1		0.001	0.05	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output voltage, low	VOL			0.4			0.4			0.4	v	I _{OL} = 2.1 mA
Output voltage,	V _{OH1}	2.4			2.4			2.4			v	l _{OH} = -1.0 mA
high	V _{OH2}	V _{CC} - 0.5			V _{CC} - 0.5			V _{CC} - 0.5			۷	$I_{OH} = -0.1 \text{ mA}$

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$; see figure 1 for ac test conditions.

			55	-	70		85	-	10		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Operating supply current	ICCA1		70		65	· · ·	60		55	mA	$\overline{CS} = V_{IL}; t_{RC} = t_{RC}$ (min); $I_{I/O} = 0 \text{ mA}$
Address access time	tAA		55		70	1	85		100	ns	
CS access time	tACS		55		70		85		100	ns	
Address setup time	tAS	0		0		. 0		0		ns	
Address valid to end of write	taw	50		60		70		80		ns	
CS to output in high-Z	tCHZ		25		30		30		35	ns	
CS to output in low-Z	tCLZ	10		10		10		10		ns	
CS to end of write	tcw	50		60		70		80		ns	
Data hold time	tDH	0		0		0		0		ns	
Data valid to end of write	tDW	30		35		35		40		ns	
Output enable to output valid	toE		30		35		45		50	ns	· .
Output hold from address change	tон	10		10		10		10		ns	
Output enable to output in high-Z	toHZ		25		30		30		35	ns	
Output enable to output in low-Z	toLZ	5		5		5		5		ns	
Output active from end of write	tow	5		5		5		5		ns	
Read cycle time	tRC	55		70		85		100		ns	······································
Write cycle time	twc	55		70		85		100		ns	
Write enable to output in high-Z	t _{WHZ}		25		30		30		35	ns	
Write pulse width	twp	45		55		65		70		ns	·
Write recovery time	twn	5		5		5		5		ns	

Low V_{CC} Data Retention Characteristics $T_A = 0$ to +70°C; see figure 2 for timing diagram.

		-L Version		-LL Version					
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Data retention supply voltage	V _{CCDR1}	2		5.5	2		5.5	٧	$\overline{CS} \ge V_{CC} - 0.2 V$
Data retention supply current	† ICCDR1		1	50		0.5	20	μA	$V_{CC} = 3.0 \text{ V}; \overline{CS} \ge V_{CC} - 0.2 \text{ V}$
Chip deselection to data retention	^t CDR	0			0			ns	
Operation recovery time	t _R	5			5			ms	

† At 0 to 40°C, the maximum for I_{CCDR1} is 15 μA for the -L version and

 $3 \,\mu\text{A}$ for the -LL version.

Figure 1. AC Test Conditions





Figure 2. Data Retention Timing




24d



µPD434000

Timing Waveforms


Read Cycle



µPD434000

Timing Waveforms (cont)


WE-Controlled Write Cycle



µPD434000

Timing Waveforms (cont)

CS-Controlled Write Cycle





.



MC-434000 524,288 x 8-Bit Static CMOS RAM Module

Advance Information

Description

The MC-434000 is a high-density 4M static RAM module with four 128K x 8-bit SRAMs and one decoder circuit. The module is compatible with the future 4M monolithic SRAM—with TTL-compatible inputs and outputs and fully asynchronous circuitry that requires no clocks or refreshing and provides equal access and cycle times for ease of use.

The MC-434000 operates from a +5-volt power supply and is available in a standard 600-mil, 32-pin ceramic DIP or a JEDEC-type 32-pin plastic (FR-4) DIP.

Features

- 524,288-word by 8-bit organization
- □ Single +5-volt power supply
- Fully static operation—no clocks or refreshing
- TTL-compatible inputs and outputs
- Common I/O using three-state outputs
- One CS pin and one OE pin for easy application
- 32-pin ceramic and plastic (FR-4) DIP packaging

Pin Identification

Symbol	Function	
A ₀ - A ₁₈	Address inputs	
1/0 ₁ - 1/0 ₈	Data inputs/outputs	
CS	Chip select	
OE	Output enable	
WE	Write enable	
GND	Ground	
Vcc	+5-volt power supply	

Pin Configuration

32-Pin Ceramic or Plastic (FR-4) DIP

	MC-43400	00	
A18 🗆		32 🗆 VCC	
A 16	2	31 🗖 A15	
A 14 🗆	3	30 🛛 A17	
A12 🗆	4	29 🗆 WE	
A7 🗖	5	28 🛱 A 13	
A6	6	27 🛱 A8	
A5 🗆	7	26 🖓 A 9	
A4 [8	25 🗆 A 11	
A3 [9	24 🛛 OE	
A2[10	23 🛱 A10	
A1	11	22 🛛 CS	
AOL		21 🖓 VO8	
V01 [20 🟳 I/O7	
VO ₂ []	14	19 🛱 VO6	
V03 ⊑	15	18 🖓 1/05	
GND [16	17 🖓 VO4	
			83FM-8959A


Ordering Information

Catalog Part Number	Access Time (max)	Package	
MC-434000D-85	85 ns	32-pin ceramic DIP	
D-10	100 ns	-	
MC-434000E-85	85 ns	32-pin plastic (FR-4) DIP	
E-10	100 ns		

MC-434000



Block Diagram



Absolute Maximum Ratings

Supply voltage, V _{CC} (Note 1)	–0.5 to +7.0 V
Input voltage, V _{IN} (Note 1)	–0.5 to V _{CC} + 0.5 V
Output voltage, V _{I/O} (Note 1)	–0.5 to V _{CC} + 0.5 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-55 to + 125°C
Power dissipation, P _D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Note:

(1) -3.0 V minimum (pulse width = 30 ns).

Capacitance

$T_A = +25^{\circ}C$; f = 1 MHz; V_{IN} and $V_{OUT} =$	0 V
--	-----

Parameter	Symbol	Мах	Unit	Pins
Input capacitance	C _{IN}	45	pF	A ₀ - A ₁₈ , WE, OE, CS
Input/output capacitance	C _{I/O}	50	pF	I/O ₁ - I/O ₈

Note: Capacitance is sampled and not 100% tested.

DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI			2	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
I/O leakage current	llo			2	μA	$V_{I/O} = 0 V$ to V_{CC} ; $\overline{CS1} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$
Operating supply current	ICCA1		48	89	mA	$\overline{CS1} = V_{IL}; t_{RC} = t_{RC} \text{ (min)}; I_{I/O} = 0 \text{ mA}$
	ICCA2		19	46	mA	$\overline{\text{CS1}} = \text{V}_{\text{IL}}; \text{I}_{\text{I/O}} = 0 \text{ mA}$
	ICCA3			36	mA	$\label{eq:cs} \begin{array}{l} \overline{CS} \leq \mbox{ 0.2 V; } t_{RC} \mbox{ or } t_{WC} = \mbox{ 1 MHz; } V_{IN} \leq \mbox{ 0.2 V} \\ \mbox{ or } V_{IN} \geq V_{CC} - \mbox{ 0.2 V} \end{array}$
Standby supply current	I _{SB}		4	12	mA	CS1 = V _{IH} (Note 1)
	I _{SB1}		8	400	μA	$\overline{CS} \ge V_{CC} - 0.2 V \text{ (Note 2)}$
Output voltage, low	VOL			0.4	V	$I_{OL} = 2.1 \text{ mA}$
Output voltage, high	V _{OH}	2.4			V	l _{OH} = - 1.0 mA

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, low	VIL	- 0.3		0.8	v
Input voltage, high	VIH	2.2		V _{CC} + 0.5	V
Ambient temperature	TA	0		70	°C

Note: - 3.0 V minimum (pulse width = 30 ns).

Truth Table

Function	cs	ŌE	WE	I/O	lcc
Not selected	н	Х	х	High-Z	Standby
Selected	L	н	н	High-Z	Active
Read	L	L	н	DOUT	Active
Write	L	х	L	D _{IN}	Active

X = don't care.

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ± 10%

		MC-43	4000-85	MC-43	4000 -10	
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Operation						
Read cycle time	t _{RC}	85		100		ns
Address access time	t _{AA}		85		100	ns
CS access time	tco		85		100	ns
Output enable to output valid	toE		35		45	ns
Output hold from address change	tон	10		10		ns
CS to output in low-Z	^t LZ	10		10	-	ns
Output enable to output in low-Z	tolz	5		5		ns
CS to output in high-Z	t _{HZ}		25		30	ns
Output enable to output in high-Z	toHz		20		30	ns
Write Operation						
Write cycle time	twc	85		100		ns
CS to end of write	tcw	75		90		ns
Address valid to end of write	taw	75		90		ns
Address setup time	t _{AS}	0		0		ns
Write pulse width	t _{WP}	65		75		ns
Write recovery time	t _{WR}	5		5		ns
Data valid to end of write	t _{DW}	35		40		ns
Data hold time	tDH	0		0		ns
Write enable to output in high-Z	t _{WHZ}		30		35	ns
Output active from end of write	tow	5		5		ns


Notes:

(1) Input pulse levels = 0.8 to 2.2 V; input rise and fall times = 5 ns; timing reference levels = 1.5 V.

(2) See figure 1 for output load.

EC


Figure 1. Output Load



Low-V_{CC} Data Retention Characteristics $T_A = 0 \text{ to } + 70^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Data retention supply voltage	VCCDR	2		5.5	٧	$\overline{\text{CS1}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Data retention supply current	ICCDR		4	200	μA	$V_{CC} = 3.0 \text{ V}; \overline{CS} \ge V_{CC} - 0.2 \text{ V}$
Chip deselection to data retention	t _{CDR}	0			ns	
Operation recovery time	t _R	5	4		ms	1

Figure 2. CS-Controlled Data Retention Timing




24e




Timing Waveforms

Read Cycle



Timing Waveforms (cont)

WE-Controlled Write Cycle




NEC

Timing Waveforms (cont)

and the second second


CS-Controlled Write Cycle






Package Drawings

32-Pin Ceramic DIP



32-Pin Plastic (FR-4) DIP







ECL RAMs 10K Interface

25

ECL RAMs 100K Interface



EEPROMs



Application Notes



Package Drawings

29



Section 25

μPB	Organization	Features	
10422	256 x 4	7-ns	25a
10470	4K x 1	10-ns	25b
10474	1K x 4	8-ns	25c
10474A	1K x 4	5-ns	25d
10474E	1K x 4	3-ns	25e
10476LL	1K x 4	6-ns	25f
10480	16K x 1	10-ns	25g
10484	4K x 4	10-ns	25h
10484A	4K x 4	5-ns	25i
10A484	4K x 4	5-ns	25j
μPD10500	256K x 1	15-ns; BiCMOS	25k

Upcoming Products

Description	Device Number	Comments
16K x 4	μPD10494	$T_{AA} = 6, 7 \text{ ns}; 28 \text{-pin PDIP/PFP}$
16K x 4	μPD10494LL	Tcycle = 10, 12 ns; 32-pin PDIP/PFP
32K x 9	µPD10509	Tcycle = 6, TDQ=3; registered I/O, scannable; 52-pin PLCC
64K x 4	µPD10504	$T_{AA} = 8$, 10 ns; 32-pin PDIP/PFP



25a

Description

The μ PB10422 is a very high-speed 10K interface ECL RAM organized as 256 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption. Two versions with fast access times of 7 and 10 ns maximum are available in 24-pin ceramic DIP packaging.

Features

- 256-word x 4-bit organization
- IOK ECL interface
- Noninverted, open-emitter outputs
- □ Fast access times
- □ Low power consumption
- D 24-pin ceramic DIP packaging

Ordering Information

Part Number	Access Time (max)	Supply Current (min)	Package
μPB10422D-7	7 ns	-220 mA	24-pin ceramic DIP
D-10	10 ns	•	

Pin Configurations

24-Pin Ceramic DIP

$\begin{array}{c c c c c c c c c c c c c c c c c c c $		$\begin{array}{c c} DO_1 & \Box^2 \\ \overline{BS}_1 & \Box^3 \\ \overline{DO}_2 & \Box^4 \\ \overline{BS}_2 & \Box^5 \\ DI_1 & \Box^6 \\ DI_2 & \Box^7 \\ \overline{WE} & \Box^8 \\ A_5 & \Box^9 \\ A_6 & \Box^{10} \\ A_7 & \Box^{11} \end{array}$	23 22 21 20 19 19 18 17 16 15 14	DO_4 BS_4 DO_3 BS_3 DI_4 DI_3 A_4 A_3 A_2 A_1		
--	--	--	--	---	--	--

Pin Identification

Symbol	Function
A ₀ - A ₇	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
BS ₁ - BS ₄	Block select inputs
WE	Write enable
Vcc	Power supply (current switches and bias driver)
V _{CC} V _{CCA}	Power supply (output devices)
V _{EE}	Power supply



Absolute Maximum Ratings

Supply voltage, VEE to VCC	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, I _{OUT}	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

BS	WE	DI	DO	Function
н	x	x	L	Not selected
L	L	L	L	Write 0
L	L	н	· L	Write 1
L	н	X	Data Valid	Read


Notes:

 The Block Select input for each of the four memory blocks is used independently as shown in the block diagram.

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		5		pF

Block Diagram



DC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min	Max	Unit	Test Conditions
Output voitage, high	VOH	- 1000	-840	mV	V _{IN} = V _{IH} max or V _{IL} min; T _A = 0°C
		-960	-810	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 25^{\circ}C$
		-900	-720	mV	V _{IN} = V _{IH} max or V _{IL} min; T _A = 75°C
Output voltage, low	VOL	-1870	-1665	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 0^{\circ}C$
		- 1850	-1650	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 25^{\circ}C$
		1830	-1625	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 75^{\circ}C$
Output threshold voltage, high	VOHC	- 1020		mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 0°C
		-980		mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
		-920		mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 75°C
Output threshold voltage, low	VOLC		-1645	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 0°C
			-1630	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 25°C
			1605	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 75°C
nput voltage, high	VIH	-1145	840	mV	For all inputs: $T_A = 0^{\circ}C$
		-1105	-810	mV	For all inputs: $T_A = 25^{\circ}C$
		-1045	-720	mV	For all inputs: T _A = 75°C
nput voltage, low	VIL	1870	1490	mV	For all inputs: $T_A = 0^{\circ}C$
		- 1850	-1475	mV	For all inputs: $T_A = 25^{\circ}C$
		-1830	-1450	mV	For all inputs: $T_A = 75^{\circ}C$
nput current, high	IIH		220	μA	V _{IN} = V _{IH} max
nput current, low	I _{IL}	0.5	170	μA	$\overline{BS}_1 - \overline{BS}_4$; $V_{IN} = V_{IL}$ min
		50		μA	For all others: V _{IN} = V _{IL} min
Supply current	I _{EE}	-220		mA	For all inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2 V \pm 5\%$; output load = 50 Ω to -2.0 V


1			PB10422	-7	p	PB10422-	10			
Parameter	Symbol	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Read Operation	5 ⁵									
Block select access time	tABS			5			5	ns		
Block select recovery time	t _{RBS}			5			5	ns	· .	
Address access time	t _{AA}			7			10	ns		
Write Operation										
Write pulse width	tw	5			6			ns	· · · · · · · · · · · · · · · · · · ·	
Data setup time	twsp	1			2			ns		
Data hold time	twho	1			2			ns		
Address setup time	twsa	1			2			ns	14 A	
Address hold time	t _{WHA}	1			2			ns	· · · · · · · · · · · · · · · · · · ·	
Block select setup time	twsbs	1			2			ns		
Block select hold time	tWHBS	1			2			ns		
Write disable time	tws			5			5	ns		
Write recovery time	t _{WR}			6			9	ns	· · · · · ·	
Output Rise and Fall Tin	nes									
Output rise time	t _R		2			2		ns	·····	
Output fall time	t _E		2			2		ns		

Notes:


(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) All timing measurements are referenced to 50% input levels.

(3) See figures 1 and 2.

Figure 1. Loading Conditions Test Circuit











Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





Description

The μ PB10470 is a very high-speed 10K interface ECL RAM organized as 4K words by 1 bit and designed with an open emitter output (noninverted) for low power consumption. Two fast access time versions are available: 10 ns maximum and 15 ns maximum. The μ PB10470 is available in a hermetic, 300-mil, 18-pin cerdip.

Features

- □ 4096-word x 1-bit organization
- IOK ECL interface
- Open emitter output (noninverted)
- Fast access times
- Low power consumption
- 300-mil, 18-pin cerdip packaging

Ordering Information

Access						
Part Number	Time (max)	Package				
μPB10470D-10	10 ns	18-pin cerdip				
D-15	15 ns	•				

Pin Configuration

18-Pin Cerdip

				1
	\sim	18 V _{CC}		25b
		17 🗆 DIN		
A1 🗖 3		16 🗖 CS		
	021	15 🗖 WE		
A3 🗖 5	μPB10470	14 A 10		
A4 🗖 6	EB	13 🗖 A11		
A5 🗖 7	-	12 🗖 Ag		
A ₆ [8		11 🗖 A8		
V _{EE} C 9		10 A7		
			831H6060A	

Pin Identification

Symbol	Function					
A ₀ - A ₁₁	Address inputs					
D _{IN}	Data input					
D _{OUT}	Data output					
CS	Chip select					
WE	Write enable					
Vcc	Ground					
V _{CC} V _{EE}	-5.2-volt power supply					



Absolute Maximum Ratings

Supply voltage, V _{EE} to V _{CC}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		5		pF

Block Diagram

A₀ 0 Α1 o - D_{OUT} Α2 0 X-Address Word 64 x 64 A3 Decoder Driver Memory Cell o Array A₁₀ • A11 0 cs o Sense Amplifiers and Write Drivers WE o Y-Address Decoder -o D_{IN} Ŷ ł Ļ A4 A5 A6 A7 A8 A9 83IH-4916B

Truth Table

CS	WE	D _{IN}	Function	Output
н	x	x	Not selected	L
L	L	L	Write 0	L
L	L	н	Write 1	L
Ļ	н	X	Read	DOUT

Notes:

(1) X = don't care.

25b

DC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V; output load = 50 Ω to -2.0 V

Parameter	Symbol	T _A (°C)	Min	Max	Unit	Test Conditions
Output voltage, high	VOH	0	-1000	-840	mV	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)
		+25	-960	810	mV	
		+75	-900	-720	mV	• •
Output voltage, low	VOL	0	- 1870	-1665	mV	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)
		+25	- 1850	-1650	mV	
		+75	- 1830	-1625	mV	•
Output threshold voltage, high	VOHC	0	-1020		mV	$V_{IN} = V_{IH}$ (min) or V_{IL} (max)
		+25	-980		mV	
		+75	-920		mV	
Output threshold voltage, low	VOLC	0		-1645	mV	$V_{IN} = V_{IH}$ (min) or V_{IL} (max)
		+25		-1630	mV	
		+75		1605	mV	
nput voltage, high	VIH	0	-1145	840	mV	Guaranteed input voltage high for all inputs
		+25	-1105	-810	mV	
		+75	-1045	-720	mV	 A second sec second second sec
nput voltage, low	VIL	0	- 1870	-1490	mV	Guaranteed input voltage low for all inputs
		+25	-1850	-1475	mV	
		+75	- 1830	-1450	mV	
nput current, high	lн	0 to +75		220	μA	V _{IN} = V _{IH} (max)
nput current, low	կլ	0 to +75	0.5	170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ (min)
		0 to +75	50		μA	For all others: $V_{IN} = V_{IL}$ (min)
Supply current	IEE	0 to +75	-220		mA	All inputs and outputs open

Notes:

 The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.



AC Characteristics $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V ± 5%


		μ	PB10470-	10	μ	PB 10470-	15		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Read Operation									
Address access time	t _{AA}			10			15	ns	
Chip select access time	tACS			6			8	ns	
Chip select recovery time	t _{RCS}			6			8	ns	
Write Operation									
Write pulse width	tw	10			15			ns	
Data setup time	twsp	2			2			ns	
Data hold time	tWHD	2			2			ns	
Address setup time	twsa	3			3			ns	
Address hold time	twha	2			2			ns	
Chip select setup time	twscs	2			2			ns	
Chip select hold time	twncs	2			2			ns	
Write disable time	tws			6			8	ns	
Write recovery time	twR			10			10	ns	
Output Rise and Fall Ti	mes								
Rise time	t _R		2			2		ns	
Fall time	t _F		2			2		ns	

Notes:


(1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.



Figure 1. Loading Conditions Test Circuit











Timing Waveforms

 $= \frac{1}{2} \left[\frac{1}{2}$


Chip Select Access Cycle



Address Access Cycle



Write Cycle





Description

The μ PB10474 is a very high-speed 10K interface ECL RAM organized as 1,024 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption. Three versions with access times of 8 ns, 10 ns and 15 ns maximum are available in hermetic, 400-mil, 24-pin cerdip packaging.

Features

- □ 1,024-word x 4-bit organization
- IOK ECL interface
- Noninverted, open-emitter outputs
- Fast access times
- □ Low power consumption
- 400-mil, 24-pin cerdip packaging

Ordering Information

Part Number	Access Time (max)	Package
μPB10474D-8	8 ns	24-pin cerdip
D-10	10 ns	-
D-15	15 ns	-

Pin Configuration

24-Pin Cerdip

83/H-6176A

Pin Identification

Function
Address inputs
Data inputs
Data outputs
Write enable
Chip select
Power supply (current switches and bias driver)
Power supply (output devices)
Power supply
No connection

25c



Absolute Maximum Ratings

Supply voltage, VEE to VCC	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to + 150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Truth Table

CS WE		D _{iN}	Output	Mode
н	x x	L	Not selected	
L	L	L	L	Write 0
L	L	Н	L L	Write 1
L	Н	X	DOUT	Read

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Notes:


(1) X = don't care.

Capacitance

f = 1 MHz

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		5		pF

Block Diagram



DC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	-1000		-840	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 0^{\circ}C$
		-960		-810	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 25^{\circ}C$
		900		-720	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 75^{\circ}\text{C}$
Output voltage, low	VOL	- 1870		-1665	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 0^{\circ}C$
		- 1850		-1650	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 25^{\circ}C$
		-1830		-1625	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 75^{\circ}C$
Output threshold voltage, high	VOHC	-1020			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
		-980			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
		920			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Output threshold voltage, low	VOLC			-1645	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 0°C
				-1630	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
				-1605	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Input voltage, high	VIH	-1145		-840	mV	For all inputs: T _A = 0°C
		-1105		-810	mV	For all inputs: T _A = 25°C
		- 1045		-720	mV	For all inputs: T _A = 75°C
Input voltage, low	VIL	-1870		-1490	mV	For all inputs: T _A = 0°C
		-1850		-1475	mV	For all inputs: T _A = 25°C
		1830		-1450	mV	For all inputs: T _A = 75°C
Input current, high	IIH			220	μA	V _{IN} = V _{IH} max
Input current, low	l _{IL}	0.5		170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ min
		-50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-220			mA	Ail inputs and outputs open

Notes:

 The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

	e de la composition de la comp	μPB10474-8			μ PB10474-10			μPB10474-15				and the second
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Read Operation												
Chip select access time	tACS			5			6.			8	ns	
Chip select recovery time	tRCS			5			6			8	ns	
Address access time	tAA			8			10			15	ns	
Write Operation												
Write pulse width	tw	6			10		· .	15			ns	· · · ·
Data setup time	twsp	1			2			2			ns	
Data hold time	twnD	1			2		:	2			ns	
Address setup time	twsa	1			3			3	·		ns	and a start
Address hold time	twha	1	· .		2			2			ns	
Chip select setup time	twscs	1		i ga esta	2			2			ns	
Chip select hold time	twncs	1		.*	2		1.11	2	2		ns	
Write disable time	tws			5			6			8	ns	
Write recovery time	twR			8			10			10	ns	
Output Rise and Fall 1	'imes											
Output rise time	tR		2	1.1.1.1		2			2		ns	
Output fall time	tF		2			2			2		ns	


Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.


(2) See figures 1 and 2 for loading conditions and input pulse timing. Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2 ns; input and output timing reference levels = 50%.

NEC













Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





Description

The μ PB10474A is a very high-speed 10K interface ECL RAM organized as 1,024 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption. Two versions with access times of 5 and 6 ns maximum are available in hermetic, 400-mil, 24-pin cerdip packaging.

Features

- □ 1,024-word x 4-bit organization
- D 10K ECL interface
- Noninverted, open-emitter outputs
- Fast access times
- □ Low power consumption
- 400-mil, 24-pin cerdip packaging

Ordering Information

Part Number	Access Time (max)	Package
μPB10474AD-5	5 ns	24-pin cerdip
D-6	6 ns	•

Pin Configurations

24-Pin Cerdip

DO3 🗖 2	23 🗖 DO2
DO4 🖂 3	22 🗖 DO1
A0 4	21 DI4
A1 [5	₹ 20 DI3
A2 [6	20 □ Dl ₃ 20 □ Dl ₂ 19 □ Dl ₂ 18 □ Dl ₁
A3 🗖 7	
A4 🗖 8	17 CS
A5 🗖 9	16 WE
NC 10	15 🗖 Ag
A ₆ 🗖 11	14 A8
	13 A7
L	

Pin Identification

Symbol	Function
A ₀ - A ₉	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE	Write enable (active low)
<u>cs</u>	Chip select (active low)
Vcc	Power supply (current switches and bias driver)
VCCA	Power supply (output devices)
V _{EE}	-5.2-volt power supply
NC	No connection



Absolute Maximum Ratings

$V_{CC} = V_{CCA} = 0V$	
Supply voltage, VEE to VCC	–7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, I _{OUT}	-30 to +0.1 mA
Storage temperature, T _{STG}	65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance f = 1 MHz

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		5		pF


Block Diagram



CS	WE	DIN	Output	Function
н	x	X	L	Not selected
L	L	L	L	Write O
L	L	Н	L	Write 1
L	H	X	DOUT	Read

Notes:

(1) X = don't care.



DC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V; output load = 50 \oplus to -2.0 V; $V_{CC} = V_{CCA} = 0$ V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	-1000		-840	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 0^{\circ}C$
		-960		810	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 25^{\circ}C$
		900	•	-720	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 75^{\circ}C$
Output voltage, low	VOL	1870		1665	mV	V _{IN} = V _{IH} max or V _{IL} min; T _A = 0°C
		-1850		-1650	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 25^{\circ}C$
		-1830		-1625	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 75^{\circ}C$
Output threshold voltage, high	VOHC	-1020			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
		-980	·		mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 25°C
·		920			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Output threshold voltage, low	VOLC			-1645	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 0°C
				-1630	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 25°C
				-1605	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 75°C
input voltage, high	VIH	-1145		-840	mV	For all inputs: T _A = 0°C
		-1105		810	mV	For all inputs: T _A = 25°C
		-1045		-720	mV	For all inputs: T _A = 75°C
Input voltage, low	VIL	-1870		-1490	mV	For all inputs: T _A = 0°C
		-1850		-1475	mV	For all inputs: $T_A = 25^{\circ}C$
		-1830		-1450	mV	For all inputs: T _A = 75°C
Input current, high	lin .			220	μA	V _{IN} = V _{IH} max
Input current, low	hι	0.5		170	μA	For CS: V _{IN} = V _{IL} min
		-50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-250			mA	All inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics


 $T_A = 0$ to +75°C; $V_{EE} \approx -5.2 V \pm 5\%$; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0 V$

	1	μ	μPB10474A-5		μPB10474A-6				
Parameter Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions	
Read Operation									
Address access time	tAA			5			6	ns	
Chip select recovery time	tRCS			3			4	ns	1
Chip select access time	tACS			3			4	ns	
Write Operation					1. C				
Write pulse width	tw	5			6			ns	÷
Data setup time	twsp	1			1			ns	
Data hold time	tWHD	1			1			ns	
Address setup time	twsa	1			1			ns	1
Address hold time	twHA	1			1			ns	
Chip select setup time	twscs	1			1			ns	
Chip select hold time	twhcs	1			1			ns	
Write disable time	tws			3			4	ns	
Write recovery time	twR			6			7	ns	
Output Rise and Fall Ti	mes				· .				
Output rise time	t _R		2			2		ns	
Output fall time	t _F		2			2		ns	


Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) See figures 1 and 2 for loading conditions and input pulse timing. Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2 ns; input and output timing reference levels = 50%.

Figure 1. Loading Conditions Test Circuit











Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





Description

The μ PB10474E is a very-high-speed 10K interface ECL RAM organized as 1024 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption.

Features

- □ 1024-word x 4-bit organization
- 10K ECL interface
- Noninverted, open-emitter outputs
- Fast access times
- □ Low power consumption: 1.6 W max
- □ 24-pin ceramic package, DIP or flatpack

Ordering Information

Part Number	Access Time (max)	Package
μPB10474EDH-3	3 ns	24-pin cerdip
DH-4	4 ns	
μPB10474EBH-3	3 ns	24-pin ceramic flatpack
BH-4	4 ns	-

Pin Identification


Function
Address inputs
Data inputs
Data outputs
Write enable input
Chip select input
Power supply ground (current switches and bias driver)
Power supply ground (output devices)
Power supply (-5.2 volts)
No connection

Pin Configurations



	μ ΡΒ1047	4E	
DI ₂		24 🗇 DI1	
Dig 🗆	2	23 🗅 CS	
	3 .	22 🗅 WE	
DO1 🗆	4	21 🗅 Ag	
	5	20 🛱 A8	
	6	19 🗇 A7	
	7	18 🟳 V _{EE}	
DO3 🗆	8	17 A6	
	9	16 🗆 NC	
A0 🗆	10	15 🏳 A5	
A1 🗆	11	14 🏳 A4	
A2 4	12	13 🗅 A3	
			83FM-8846A

24-Pin Ceramic Flatpack



25e

Absolute Maximum Ratings

Supply voltage, V _{EE} to V _{CC}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, I _{OUT}	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to + 150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

f = 1 MHz


Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}		4		pF
Output capacitance	COUT		5		pF

Truth Table

CS	S WE C		Output	Mode	
н	Х	Х	L	Not selected	
L	L	L	L	Write 0	
L	L	н	L	Write 1	
L	н	X	DOUT	Read	

X = don't care.

Block Diagram



DC Characteristics

 T_{A} = 0 to +75°C; V_{EE} = -5.2 V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH}	1000		840	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 0^{\circ}C$
		-960		810	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 25^{\circ}\text{C}$
		-900		-720	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 75^{\circ}C$
Output voltage, low	VOL	-1870		-1665	mV	$V_{IN} = V_{IH} \text{ max or } V_{iL} \text{ min; } T_A = 0^{\circ}C$
		-1850		-1650	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 25^{\circ}C$
		-1830		-1625	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 75^{\circ}C$
Output threshold voltage, high	VOHC	-1020			mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 0°C
		-980			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
		-920			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Output threshold voltage, low	Volc			-1645	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
				-1630	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
				-1605	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Input voltage, high	V _{IH}	-1145		-840	mV	For all inputs: $T_A = 0^{\circ}C$
		-1105	-	810	mV	For all inputs: $T_A = 25^{\circ}C$
		-1045		-720	mV	For all inputs: T _A = 75°C
input voltage, low	VIL	-1870		-1490	mV	For all inputs: T _A = 0°C
		~1850		-1475	mV	For all inputs: $T_A = 25^{\circ}C$
		1830		-1450	mV	For all inputs: T _A = 75°C
Input current, high	ін			220	μA	V _{IN} = V _{IH} max
Input current, low	կլ	0.5		170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ min
		-50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-330			mA	All inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.



AC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2 V \pm 5\%$; output load = 50 Ω to -2.0 V

		μ	PB10474E	-3	μ	PB10474E	-4		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Read Operation									
Address access time	t _{AA}		• •	3			4	ns	
Chip select access time	tACS			2			3	ns	
Chip select recovery time	t _{RCS}			2			3	ns	
Write Operation									
Write pulse width	tw	5			6			ns	
Address hold time	t _{WHA}	0.5			0.5			ns	
Chip select hold time	twncs	0.5			0.5			ns	
Data hold time	tWHD	0.5			0.5			ns	
Write recovery time	t _{WR}			4			5	ns	
Write disable time	t _{WS}			2			3	ns	· · · · · · · · · · · · · · · · · · ·
Address setup time	t _{WSA}	0.5			0.5			ns	
Chip select setup time	twscs	0.5			0.5			ns	
Data setup time	t _{WSD}	0.5			0.5			ns	
Output Rise and Fall Ti	mes								
Output rise time	t _R		2			2		ns	
Output fall time	tF		2		-	2		ns	

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

(2) See figure 1 for loading conditions and input pulse shape.






Figure 1. Test Circuit

Timing Waveforms

Chip Select Access Cycle




Address Access Cycle





Write Cycle





Preliminary Information

Description

The μ PB10476LL is a very-high-speed 10K interface ECL RAM organized as 1024 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption.

The device integrates input latches, high-speed ECL RAM, output latches, and a write pulse generator. The synchronous design allows precise cycle control by use of an internal clock.

Features

- □ 1024-word x 4-bit organization
- 10K ECL interface
- High-speed clock cycle: 6 ns
- Latched I/O
- Self-timed write
- 28-pin ceramic package, DIP or flatpack

Ordering Information

Part Number	Access Time (max)	Package
μPB10476LLDH-6	6 ns	28-pin cerdip
BH-6	6 ns	28-pin ceramic flatpack

Pin Identification


Symbol	Function
A ₀ - A ₉	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
CLK, CLK	Clock inputs
CS	Chip select input
WE	Write enable input
V _{BB}	Reference voltage output
Vcc	Power supply ground (current switches and bias driver)
V _{CCA}	Power supply ground (output devices)
V _{EE}	Power supply (-5.2 volts)
NC	No connection

Pin Configuration

28-Pin Cerdip

	μPB10476	iLL		05
		28 🗆 🖸	ŝ	25
DI ₂	2	27 🗖 W	E	
DI3 [3	26 🔁 CI	LK	
DI4	4	25 🗅 Cī	LK .	
DO1 C	5	24 🗘 V _E	BB	
DO ₂	6	23 D NO	C	
	7	22 D NO	C	
	8	21 🗅 VE	EE	
DO ₃ 🗆	9	20 🖾 Ag	9	
DO4 🗆	10	19 🗅 Ag	8	
A0 🗆	11	18 🗅 A7	7	
A1 🗆	12	17 🗖 A6	6	
A2 🗆	13	16 🗅 A5	5	
A3 🗆	14	15 🗆 A4	4	
			83FM-8851A	


28-Pin Ceramic Flatpack



µPB10476LL



Block Diagram



Absolute Maximum Ratings

Supply voltage, V _{EE} to V _{CC}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, I _{OUT}	
Storage temperature, T _{STG}	-65 to + 150°C
Storage temperature under bias, T _{STG} (bias)	–55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

f = 1 MHz	
-----------	--

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}		4		pF
Output capacitance	COUT		5		pF

Truth Table

	100010				
CS	WE	D _{IN}	Output	Mode	
н	X	х	L	Not selected	
L	L	L	L	Write 0	
L	L	Н	н	Write 1	
L	н	х	D _{OUT}	Read	

X = don't care.

DC Characteristics

 T_A = 0 to +75°C; V_{CC} = V_{CCA} = 0 V; V_{EE} = -5.2 V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH}	-1000		-840	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 0^{\circ} \text{C}$
		-960		-810	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 25^{\circ}C$
		-900		-720	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 75^{\circ}C$
Output voltage, low	VOL	-1870		-1665	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 0^{\circ}C$
		-1850		1650	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 25^{\circ}C$
		-1830		1625	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 75^{\circ}$
Output threshold voltage, high	VOHC	-1020			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
		-980			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
		-920			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Output threshold voltage, low	VOLC			-1645	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 0°C
				-1630	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
				-1605	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Input voltage, high	VIH	-1145		-840	mV	For all inputs: T _A = 0°C
		-1105		-810	mV	For all inputs: T _A = 25°C
		-1045		-720	mV	For all inputs: T _A = 75°C
Input voltage, low	VIL	-1870		1490	mV	For all inputs: $T_A = 0^{\circ}C$
		-1850		-1475	mV	For all inputs: T _A = 25°C
		-1830		-1450	mV	For all inputs: T _A = 75°C
Input current, high	lін			220	μA	V _{IN} = V _{IH} max
Input current, low	IIL	0.5		170	μA	For \overline{CS} : $V_{IN} = V_{IL} \min$
		-50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-350			mA	All inputs and outputs open
Reference voltage	V _{BB}	1820		-1250	mV	

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 T_{A} = 0 to +75°C; V_{EE} = -5.2 V \pm 5%; output load = 50 Ω to -2.0 V

		μ	PB10476LL	-6		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Address access time	t _{A(Add)}			2.5	ns	t _{SA} = 0.5 ns
Clock access time	^t A(Clk)			3.3	ns	t _{WL(Clk)} = 1.5 ns
CS access time	^t A(CS)			2.3	ns	t _{SC} = 0.5 ns
Data access time	t _{A(DI)}			2.3	ns	t _{SD} = 0.5 ns
Write access time	t _{A(W)}			2.3	ns	t _{SW} = 0.5 ns
Clock cycle time	tcyc	6			ns	
Data release time	t _{DR}	0.3		1.8	ns	$t_{WL(Clk)} > t_{A(Clk)} \max$, $t_{SA} > t_{A(Add)} \max$ $t_{SC} > t_{A(CS)} \max$, $t_{SD} > t_{A(Dl)} \max$
Address hold time	t _{HA}	1			ns	
CS hold time	tHC	1			ns	
Data hold time	t _{HD}	1			ns	
WE hold time	tHW	1			ns	· · ·
Address setup time	t _{SA}	0.5			ns	
CS setup time	tsc	0.5			ns	······
Data setup time	t _{SD}	0.5			ns	
WE setup time	t _{SW}	0.5			ns	
Clock high-pulse width	twH(CIK)	4.5			ns	
Clock low-pulse width	twL(Cik)	1.5			ns	

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

(2) See figure 1 for loading conditions and input pulse shape.

Figure 1. Test Circuit






Figure 2. Clock Input Modes




Timing Waveforms

Address Access, Read Mode






Chip Select Access, Read Mode




Clock Access, Read Mode





Write Mode





Description

The μ PB10480 is a very high-speed 10K interface ECL RAM organized as 16,384 words by 1 bit and designed with noninverted, open-emitter outputs and low power consumption. Two versions with fast access times of 10 ns and 15 ns maximum are available in hermetic, 300-mil, 20-pin cerdip or 20-pin ceramic flatpack packaging.

Features

- □ 16,384-word x 1-bit organization
- □ 10K ECL interface
- Noninverted, open-emitter outputs
- Fast access times
- Low power consumption
- 300-mil, 20-pin cerdip or 20-pin ceramic flatpack packaging


Ordering Information

Part Number	Access Time (max)	Power Consumption (max)	Package
µPB10480D-10	10 ns	1.4 W	20-pin cerdip
D-15	15 ns	1.3 W	-
µPB10480B-10	10 ns	1.4 W	20-pin ceramic
B-15	15 ns	1.3 W	flatpack

Pin Configurations

20-Pin Cerdip		·		
	DO [] 1 A ₀ [] 2 A ₁ [] 3 A ₂ [] 4 A ₃ [] 5 A ₄ [] 6 A ₅ [] 7 A ₆ [] 8 A ₇ [] 9 VEE [] 10	µPB10480	20 VCC 19 DI 18 CS 17 WE 16 A13 15 A12 14 A11 13 A10 12 A9 11 A8	
				83IH6190A

20-Pin Ceramic Flatpack





Pin Identification

Symbol	Function
A ₀ - A ₁₃	Address inputs
DI	Data input
DO	Data output
CS	Chip select
WE	Write enable
V _{CC}	Ground
VEE	-5.2-volt power supply

Capacitance

f = 1 MHz	
-----------	--

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}		4		pF
Output capacitance	COUT		6		pF

Absolute Maximum Ratings

Supply voltage, V _{EE}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

CS	WE	D _{IN}	Output	Mode
Н	x	X	L	Not selected
L	L	L	. L	Write 0
Ļ	L	н	L	Write 1
L	н	x	DOUT	Read

Notes:

(1) X = don't care.

Aoo A1 o A20 - DO Memory Cell Array 128 x 128 X-Address Word Ago Decoder Driver A4 0 A₅ ↔ A6 0 cs a Sense Amp. and Write Drivers WE Y-Address Decoder • DI Ŷ Y Y A7 A8 A9 A10 A11 A12 A13 83IH-4992B

Block Diagram

DC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min	Тур Мах	Unit	Test Conditions
Output voltage, high	VOH	1000	-840	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 0^{\circ}C$
		-960	810	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 25^{\circ}C$
		900	-720	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 75^{\circ}\text{C}$
Output voltage, low	VOL	- 1870	-1665	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 0^{\circ}C$
		1850	-1650	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 25^{\circ}C$
		1830	-1625	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 75^{\circ}C$
Output threshold voltage, high	VOHC	-1020		mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
		-980		mV	$V_{IN} = V_{IH} \text{ min or } V_{IL} \text{ max; } T_A = 25^{\circ}\text{C}$
		-920	<u></u>	mV	$V_{IN} = V_{IH} \text{ min or } V_{IL} \text{ max}; T_A = 75^{\circ}\text{C}$
Output threshold voltage, low	VOLC		-1645	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
			-1630	mV	$V_{IN} = V_{IH} \text{ min or } V_{IL} \text{ max; } T_A = 25^{\circ}\text{C}$
		V	-1605	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
nput voltage, high	VIH	-1145	840	mV	For all inputs: T _A = 0°C
		-1105	810	mV	For all inputs: T _A = 25°C
		-1045	-720	mV	For all inputs: T _A = 75°C
nput voltage, low	VIL	- 1870	-1490	mV	For all inputs: T _A = 0°C
		1850	-1475	mV	For all inputs: T _A = 25°C
		-1830	-1450	mV	For all inputs: T _A = 75°C
nput current, high	JIH		220	μA	V _{IN} = V _{IH} max
nput current, low	կլ	0.5	170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ min
		50	A States	μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-260	· · · · · · · · · · · · · · · · · · ·	mA	For µPB10480-10: all inputs and outputs open
		-240		mA	For µPB10480-15: all inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics


 $T_A = 0$ to +75°C; $V_{EE} = -5.2 V \pm 5\%$

		μ	PB 10480-	10	μ	PB10480 -	15	Unit	Test Conditions
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max		
Read Operation									
Address access time	tAA			10			15	ns	
Chip select recovery time	tRCS			5			8	ns	
Chip select access time	tACS			5			8	ns	
Write Operation									
Write pulse width	tw	10			15			ns	
Data setup time	twsp	2			3			ns	
Data hold time	twHD	1			2			ns	
Address setup time	t _{WSA}	2			3			ns	
Address hold time	twha	1			2			ns	
Chip select setup time	twscs	2			3			ns	
Chip select hold time	twncs	1			2			ns	
Write disable time	t _{WS}			5			8	ns	
Write recovery time	t _{WR}			11			17	ns	
Output Rise and Fall Ti	mes								
Output rise time	t _R		2			2		ns	
Output fall time	tF		2			2		ns	


Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% to 20%) = 2.5 ns; input and output timing reference level = 50%.

Figure 1. Loading Conditions Test Circuit











Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





Description

The μ PB10484 is a very high-speed 10K interface ECL RAM organized as 4,096 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption. Two versions with access times of 10 and 15 ns maximum are available. The μ PB10484 is packaged in a hermetic, 400-mil, 28-pin cerdip or 28-pin ceramic flatpack.

Features


- □ 4,096-word x 4-bit organization
- D 10K ECL interface
- Noninverted, open-emitter outputs
- Low power consumption of 1.4 W maximum
- □ Fast access times of 10 and 15 ns maximum
- 400-mil, 28-pin cerdip or 28-pin ceramic flatpack packaging

Ordering Information


Part Number	Access Time (max)	Package
μPB10484D-10	10 ns	28-pin cerdip
D-15	15 ns	-
µPB10484B-10	10 ns	28-pin ceramic flatpack
B-15	15 ns	-

Pin Configurations

28-Pin Cerdip



28-Pin Ceramic Flatpack





Pin Identification

Symbol	Function
A ₀ - A ₁₁	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE1, WE2	Write enable (active low)
CS	Chip select (active low)
V _{CC}	Power supply (current switches and bias driver)
V _{CCA}	Power supply (output devices)
V _{EE}	-5.2-volt power supply
NC	No connection

Symbol

CIN

COUT

Min

Тур

4

6

Max

Absolute Maximum Ratings

V _{CC} =	= V _{CCA}	=	0	۷

Supply voltage, V _{EE}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

CS	WE	D _{IN}	Output	Mode
н	x	x	L	Not selected
L	L (Note 2)	L	L	Write 0
L	L (Note 2)	н	L	Write 1
L	H (Note 2)	x	D _{OUT}	Read

Notes:

Unit

pF

pF

(1) X = don't care.


(2) Both \overline{WE}_1 and \overline{WE}_2 must be low to initiate write operation. For read operation, either \overline{WE}_1 or \overline{WE}_2 or both must be high.

Block Diagram

Capacitance f = 1 MHz Parameter

Input capacitance

Output capacitance



DC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0$ V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	-1000		-840	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 0^{\circ}C$
		-960		-810	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 25^{\circ}\text{C}$
		-900		720	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 75^{\circ}\text{C}$
Output voltage, low	VOL	- 1870		- 1665	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 0^{\circ}C$
		-1850		1650	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 25^{\circ}\text{C}$
		-1830		1625	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 75^{\circ}C$
Output threshold voltage, high	VOHC	1020			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
		-980	-		mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
		-920			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Output threshold voltage, low	VOLC			1645	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
				-1630	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
				-1605	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 75°C
Input voltage, high	VIH	-1145		-840	mV	For all inputs: T _A = 0°C
		-1105		810	mV	For all inputs: T _A = 25°C
		1045	· · · · · · · · · · · · · · · · · · ·	-720	mV	For all inputs: T _A = 75°C
Input voltage, low	VIL	-1870		-1490	mV	For all inputs: T _A = 0°C
		- 1850		-1475	mV	For all inputs: T _A = 25°C
		-1830		-1450	mV	For all inputs: T _A = 75°C
input current, high	lін			220	μA	V _{IN} = V _{IH} max
nput current, low	l _{IL}	0.5		170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ min
		-50			μA	For all others: $V_{IN} = V_{IL}$ min
Supply current	IEE	-260	-		mA	For µPB10484-10: all inputs and outputs open
		-240			mA	For µPB10484-15: all inputs and outputs open

Notes:

 The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V ±5%; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0$ V

		μ	PB10484-1	10	p	PB 10484-	15	Unit	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max		Test Conditions
Read Operation									
Address access time	t _{AA}			10			15	ns	
Chip select recovery time	tRCS	•		5			8	ns	· · · · ·
Chip select access time	tACS			5			8	ns	
Write Operation									
Write pulse width	tw	10			15			ns	
Data setup time	twsp	2			3			ns	
Data hold time	twhD	1			2			ns	
Address setup time	twsa	2			3			ns	
Address hold time	twha	1			2			ns	
Chip select setup time	twscs	2			3			ns	
Chip select hold time	twncs	1			2			ns	
Write disable time	t _{ws}			5			8	ns	
Write recovery time	twR			11			17	ns	
Output Rise and Fall Ti	mes								·
Output rise time	t _R		2			2		ns	
Output fall time	t _F		2			2		ns	


Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) Input pulse levels = -1.7 to -0.9 V; input rise and fail times (measured between 20% and 80% or 80% to 20%) = 2.5 ns; input and output timing reference level = 50%.


NEC

25h

Figure 1. Loading Conditions Test Circuit











Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





25i

Description

The μ PB10484A is a very high-speed 10K interface ECL RAM. It is organized as 4,096 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption. Two versions with access times of 5 or 7 ns maximum are available. The μ PB10484A is packaged in a hermetic, 400-mil, 28-pin cerdip or 28-pin ceramic flatpack.

Features

- □ 4,096-word x 4-bit organization
- □ 10K ECL interface
- Noninverted, open-emitter outputs
- Fast access times of 5 and 7 ns maximum
- Low power consumption of 1.4 W maximum
- □ 400-mil, 28-pin cerdip or ceramic flatpack packaging

Ordering Information


Part Number	Access Time (max)	Package
μPB10484AD-5	5 ns	28-pin cerdip
D-7	7 ns	-
μPB10484AB-5	5 ns	28-pin ceramic flatpack
B-7	7 ns	-

Pin Configurations



$\begin{array}{c c c c c c c c c c c c c c c c c c c $	44
--	----

28-Pin Ceramic Flatpack





Pin Identification

Symbol	Function	
A ₀ - A ₁₁	Address inputs	
DI ₁ - DI ₄	Data inputs	
DO ₁ - DO ₄	Data outputs	
WE1, WE2	Write enable (active low)	
CS	Chip select (active low)	
Vcc	Power supply (current switche	es and bias driver)
V _{CC} V _{CCA}	Power supply (output devices)
V _{EE}	-5.2-volt power supply	
NC	No connection	

Absolute Maximum Ratings V_{CC} = V_{CCA} = 0 V

Supply voltage, V _{EE}	–7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150 °C
Storage temperature under bias, TSTG (b	ias) -55 to +125 °C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

C)a	p	acitance	
÷	_	4	MHZ	

Parameter Symbol Min Typ Max									
Input capacitance	C _{iN}		4		pF				
Output capacitance	COUT		6		pF				


CS	WE	DI	Output	Function
н	X	X	L	Not selected
L	L (Note 2)	L .	L	Write 0
L	L (Note 2)	Н	L	Write 1
L.	H (Note 2)	X	DOUT	Read

Notes:

(1) X = don't care.

(2) Both WE₁ and WE₂ must be low to initiate write operation. For read operation, either WE₁ or WE₂ or both must be high.

Block Diagram



DC Characteristics

 $T_A = 0 \text{ to } +75 \text{ °C}; V_{EE} = -5.2 \text{ V}; \text{ output load} = 50 \text{ } 2 \text{ to } -2.0 \text{ V}; V_{CC} = V_{CCA} = 0 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	-1000		-840	mV	V _{IN} = V _{IH} max or V _{IL} min; T _A = 0 °C
		-960		-810	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 25 \text{ °C}$
		-900		-720	mV	V _{IN} = V _{IH} max or V _{IL} min; T _A = 75 °C
Output voltage, low	V _{OL}	-1870		-1665	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 0 \text{ °C}$
		1850		-1650	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 25 \text{ °C}$
		-1830		-1625	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 75 ^{\circ}\text{C}$
Output threshold voltage, high	VOHC	- 1020			mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 0 °C
		-980			mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 25 °C
		-920			mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 75 °C
Output threshold voltage, low	VOLC		-	-1645	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0 \degree C$
				-1630	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25 ^{\circ}\text{C}$
				-1605	mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 75 °C
Input voltage, high	VIH	-1145		-840	mV	For all inputs: T _A = 0 °C
		-1105		-810	mV	For all inputs: T _A = 25 °C
		-1045		720	mV	For all inputs: T _A = 75 °C
input voltage, low	VIL	- 1870		-1490	mV	For all inputs: T _A = 0 °C
		- 1850		-1475	mV	For all inputs: T _A = 25 °C
		1830		-1450	mV	For all inputs: T _A = 75 °C
Input current, high	l _{IH}	· ·		220	μA	V _{IN} = V _{IH} max
Input current, low	կլ	0.5		170	μA	For CS: V _{IN} = V _{IL} min
		50		· · ·	μA	For all others: $V_{IN} = V_{IL}$ min
Supply current	IEE	-260			mA	For μ PB10484A-5: all inputs and outputs oper
		-240	*****		mA	For µPB10484A-7: all inputs and outputs oper

Notes:

 The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics


 $T_A = 0$ to +75 °C; $V_{EE} = -5.2$ V ± 5%; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0$ V

	1.	μ	PB10484A	-5	μ	PB10484A	-7	Unit	Test Conditions
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max		
Read Operation									
Address access time	tAA			5			7	ns	
Chip select recovery time	t _{RCS}			3.5			4	ns	
Chip select access time	tACS			3.5			4	ns	
Write Operation									
Write pulse width	tw	6			8			ns	
Data setup time	twsp	1			1			ns	
Data hold time	t _{WHD}	2			2			ns	
Address setup time	t _{WSA}	1			1			ns	
Address hold time	^t wha	2			2			ns	
Chip select setup time	twscs	1			1			ns	
Chip select hold time	twncs	2			2			ns	-
Write disable time	tws			3.5			5	ns	
Write recovery time	t _{WR}			7			9	ns	
Output Rise and Fall Ti	imes								
Output rise time	t _R		2			2		ns	
Output fall time	tF		2			2		ns	


Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2.5 ns; input and output timing reference level = 50%.

Figure 1. Loading Conditions Test Circuit











Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





µPB10A484 4,096 x 4-Bit 10K ECL RAM

a shara ana a

Description

The μ PB10A484 is a very high-speed 10K interface ECL RAM organized as 4,096 words by 4 bits with noninverted, open-emitter outputs. Two versions with access times of 5 ns and 7 ns maximum are available. The μ PB10A484 is packaged in a hermetic, 400-mil, 28-pin cerdip or 28-pin ceramic flatpack.

Features

- □ 4,096-word x 4-bit organization
- 10K ECL interface
- Noninverted, open-emitter outputs
- □ Fast access times of 5 and 7 ns maximum
- □ 400-mil, 28-pin cerdip or ceramic flatpack packaging
- Center power pins

Ordering Information


Part Number	Access Time (max)	Package
μPB10A484D-5	5 ns	28-pin cerdip
D-7	7 ns	-
μPB10A484BH-5	5 ns	28-pin ceramic flatpack
BH-7	7 ns	-

Pin Configurations

28-Pin Cerdip

$\begin{array}{c} DI_{1} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	28 CS 27 WE 26 NC 25 NC 24 A ₁₁ 23 A ₁₀ 22 A ₉ 21 VEE 20 NC 19 A ₈ 18 A ₇ 17 A ₆ 16 A ₅

28-Pin Ceramic Flatpack





Pin Identification

Symbol	Function
A0 - A11	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE	Write enable (active low)
CS	Chip select (active low)
Vcc	Power supply (current switches and bias driver)
VCCA	Power supply (output devices)
V _{EE}	-5.2-volt power supply
NC	No connection

Capacitance

f = 1 MHz					
Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		6		pF

Absolute Maximum Ratings V_{CC} = V_{CCA} = 0 V

Supply voltage, V _{EE}	-7.0 to +0.5 V
input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, TSTG	-65 to + 150°C
Storage temperature under blas, T _{STQ} (blas)	-55 to +125°C


Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

Function	CS	WE	DIN	Output
Not selected	н	X	X	L
Write O	L	L	L	L
Write 1	L	L	н	L
Read	L	н	x	DOUT

Notes:

(1) X = don't care.



Block Diagram

DC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2$ V; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0$ V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	-1000		-840	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 0^{\circ}C$
		960		810	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 25^{\circ}C$
		900		-720	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 75^{\circ}C$
Output voltage, low	VOL	- 1870		-1665	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 0^{\circ}C$
		- 1850		-1650	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 25^{\circ}C$
		-1830		1625	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 75^{\circ}C$
Output threshold voltage, high	VOHC	-1020			mV	V _{IN} = V _{IH} min or V _{IL} max; T _A = 0°C
		980			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
		920			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Output threshold voltage, low	VOLC			-1645	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
				-1630	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
				1605	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
input voltage, high	ViH	-1145		840	mV	For all inputs: $T_A = 0^{\circ}C$
		1105		-810	mV	For all inputs: $T_A = 25^{\circ}C$
		-1045		-720	mV	For all inputs: T _A = 75°C
Input voltage, low	VIL	-1870		1490	mV	For all inputs: T _A = 0°C
		-1850		-1475	mV	For all inputs: T _A = 25°C
		-1830		-1450	mV	For all inputs: T _A = 75°C
nput current, high	l _{IH}			220	μA	V _{IN} = V _{IH} max
Input current, low	۱ _{۱L}	0.5		170	μΑ	For CS: V _{IN} = V _{IL} min
		50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	320			mA	All inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2 V \pm 5\%$; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0 V$

	Symbol	μ	PB10A484	-5	μ	PB10A484	⊦ 7		Test Conditions
Parameter		Min	Тур	Max	Min	Тур	Max	Unit	
Read Operation	i de la composición de								
Address access time	taa			5			7	ns	
Chip select recovery time	t _{RCS}		*.	3.5			4	ns	
Chip select access time	tacs			3.5			4	ns	
Write Operation	••••								
Write pulse width	t _W	6			8			ns	
Data setup time	twsp	1			1			ns	
Data hold time	twho	2			2			ns	
Address setup time	twsa	1			1			ns	
Address hold time	twha	2			2			ns	
Chip select setup time	twscs	1			1			ns	· · · ·
Chip select hold time	twncs	2			2			ns	
Write disable time	tws			3.5			5	ns	
Write recovery time	t _{WR}			7			9	ns	
Output Rise and Fall Ti	mes								
Output rise time	t _R		2			2		ns	
Output fall time	t _F		2			2		ns	


Notes:

> (1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.


(2) Input pulse levels = -1.7 to -0.9 V; Input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2.5 ns; input and output timing reference level = 50%.

25j

Figure 1. Loading Conditions Test Circuit











Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





µPD10500 262,144 x 1-Bit **10K BICMOS ECL RAM**

25k

Description

The µPD10500 is a very high-speed BiCMOS RAM with a 10K ECL interface. Its unique design uses blended CMOS and bipolar peripheral circuits and N-channel MOS memory cells. The device is organized as 262,144 words by 1 bit and is designed with an open-emitter output (noninverted) and low power consumption. Two versions with fast access times of 15 and 20 ns maximum are available in hermetic, 300-mil, 24-pin cerdip packaging.

Pin Configuration

24-Pin	Cerdip

	24 □ V _{CC}
A ₀ C 2	23 🗖 DI
A1 🗖 3	22 🗖 🔁
A ₂ 4	21 🗖 WE
A3 [5	20 🗖 A 17
	19 A 16
A5 다7 움	18 A 15
A6 [8]	17 🗖 A 14
A7 []9	16 🗖 A 13
A8 🗖 10	15 A 12
A9 [] 11	14 🖓 A 11
VEE [12	13 🗖 A 10
	83IH-5970A

Pin Identification

Function					
Address inputs					
Data input					
Data output					
Chip select					
Write enable					
Ground					
-5.2-volt power supply					
	Address inputs Data input Data output Chip select Write enable Ground				

Features

- BiCMOS technology
- 262,144-word x 1-bit organization
- 10K ECL interface
- Open-emitter output (noninverted)
- Fast access times
- □ Low power consumption
- 300-mil, 24-pin cerdip packaging

Ordering Information

Part Number	Access Time (max)	Power Consumption (max)	Package		
µPD10500D-15	15 ns	832 mW	24-pin cerdip		
D-20	20ns	•			



Absolute Maximum Ratings


Supply voltage, V _{EE}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under blas, T _{STQ} (blas)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance f = 1 MHz

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		6		pF

Block Diagram



Truth Table

CS	CS WE DI		Function	Output
Н	x	x	Not selected	L
L	L	L	Write 0	L
L	L	н	Write 1	L
L	н	x	Read	DOUT

Notes:

(1) X = don't care.

DC Characteristics

 $T_A = 0$ to +75°C; $V_{EE} = -5.2 V \pm 5\%$; output load = 50 \oplus to -2.0 V; $V_{CC} = V_{CCA} = 0 V$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	-1000		-840	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 0^{\circ}C$
		-960		-810	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 25^{\circ}C$
		-900		720	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 75^{\circ}C$
Output voltage, low	VOL	-1870		-1665	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min; T_A = 0^{\circ}C$
		-1850		-1650	mV	$V_{IN} = V_{IH} \text{ max or } V_{IL} \text{ min; } T_A = 25^{\circ}C$
		1830		-1625	mV	$V_{IN} = V_{IH}$ max or V_{IL} min; $T_A = 75^{\circ}C$
Output threshold voltage, high	VOHC	-1020			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 0^{\circ}C$
		-980	-		mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
		-920			mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
Output threshold voltage, low	VOLC		÷	1645	mV	$V_{iN} = V_{iH}$ min or V_{iL} max; $T_A = 0^{\circ}C$
				-1630	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 25^{\circ}C$
				-1605	mV	$V_{IN} = V_{IH}$ min or V_{IL} max; $T_A = 75^{\circ}C$
nput voltage, high	VIH	-1145		-840	mV	For all inputs: $T_A = 0^{\circ}C$
		-1105		810	mV	For all inputs: $T_A = 25^{\circ}C$
		-1045		720	mV	For all inputs: $T_A = 75^{\circ}C$
nput voltage, low	VIL	1870		-1490	mV	For all inputs: $T_A = 0^{\circ}C$
		1850		-1475	mV	For all inputs: $T_A = 25^{\circ}C$
		-1830		-1450	mV	For all inputs: $T_A = 75^{\circ}C$
nput current, high	ŀн			220	μA	V _{IN} = V _{IH} max
nput current, low	1 _{IL}	0.5		170	μA	For CS: V _{IN} = V _{IL} min
		-50			μA	For all others: $V_{IN} = V_{IL}$ min
Supply current	IEE	-160			mA	All inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.



AC Characteristics


 $T_A = 0 \text{ to } +75 \text{ °C}; V_{EE} = -5.2 \text{ V} \pm 5\%$

		μ	PD10500-	15	μ	PD10500-	20	Unit	Test Conditions
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max		
Read Operation									
Address access time	tAA			15			20	ns	
Chip select access time	tACS			10			15	ns	· · · · · · · · · · · · · · · · · · ·
Chip select recovery time	t _{RCS}			10			15	ns	
Write Operation									
Write pulse width	tw	10			15			ns	
Data setup time	twsp	2			2			ns	
Data hold time	t _{WHD}	3			3			ns	
Address setup time	twsa	2			2			ns	
Address hold time	twha	3			3			ns	
Chip select setup time	twscs	2			2			ns	
Chip select hold time	twhcs	3			3			ns	
Write disable time	tws			10			15	ns	
Write recovery time	t _{WR}			18			23	ns	
Output Rise and Fall Ti	mes								
Rise time	t _R		2			2		ns	
Fall time	t _F		2			2		ns	


Notes:

(1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2.5 ns; input and output timing reference levels = 50%.

Figure 1. Loading Conditions Test Circuit











Timing Waveforms

A State of the second second


Chip Select Access Cycle



Address Access Cycle



Write Cycle



NEC

ECL RAMs 10K Interface



ECL RAMs 100K Interface

26

EEPROMs



Application Notes



Package Drawings





Section 26

ECL	RAMs	(100K	Interface)

μPB	Organization	Features	
100422	256 x 4	7-ns	26a
100470	4K x 1	10-ns	26b
100474	1K x 4	4.5-ns	26c
100474A	1K x 4	5-ns	26d
100474E	1K x 4	3-ns	26e
100476LL	1K x 4	6-ns	26f
100480	16K x 1	10-ns	26g
100484	4K x 4	10-ns	26h
100484A	4K x 4	5-ns	26i
100A484	4K x 4	5-ns	26j
µPD100500	256K x 1	15-ns; BiCMOS	26k

Upcoming Products (101/100K Interface)

Description	Device Number	Comments
16K x 4	µPD101/100494	$T_{AA} = 6, 7 \text{ ns}; 28 \text{-pin PDIP/PFP}$
16K x 4	µPD101/100494LL	Tcycle = 10, 12 ns; 32-pin PDIP/PFP
32K x 9	µPD101/100509	Tcycle = 6, TDQ=3; registered I/O, scannable; 52-pin PLCC
64K x 4	µPD101/100504	T _{AA} = 8, 10 ns; 32-pin PDIP/PFP



Description

The μ PB100422 is a very high-speed 100K interface ECL RAM organized as 256 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption. Two versions with fast access times of 7 or 10 ns maximum are available in 24-pin ceramic DIP or ceramic flatpack packaging.

Features


- 256-word x 4-bit organization
- D 100K ECL interface
- Noninverted, open-emitter outputs
- Fast access times
- Low power consumption
- 400-mil, 24-pin ceramic DIP or 24-pin ceramic flatpack packaging

Ordering Information


Part Number	Access Time (max)	Supply Current (min)	Package
μPB100422D-7	7 ns	-220 mA	24-pin ceramic DIP
D-10	10 ns	-	
μPB100422B-7	7 ns	-220 mA	24-pin ceramic
B-10	10 ns	•	flatpack

Pin Configurations

24-Pin Ceramic DIP



24-Pin Ceramic Flatpack





Pin Identification

Symbol	Function
A ₀ - A ₇	Addresses
BS ₁ - BS ₄	Block select inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE	Write enable
V _{CC}	Power supply (current switches and bias driver)
VCCA	Power supply (output devices)
V _{EE}	Power supply

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		5		pF

Absolute Maximum Ratings

Supply voltage, VEE to VCC	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, TSTG	-65 to +150°C
Storage temperature, under blas, TSTG (blas)	- 55 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.


Truth Table

BS	WE	DI	DO	Function
н	x	X	, L .	Not Selected
L	L	L	L	Write "0"
L	L	н	L State	Write "1"
L	Н	X	Data Valid	Read

Notes:

 The Block Select input for each of the four memory blocks is used independently as shown in the block diagram.

Block Diagram



26a

DC Characteristics

 $T_A = 0$ to +85 °C; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	1025		-880	mV	$V_{IN} = V_{IH} \max \text{ or } V_{IL} \min$
Output voltage, low	VOL	-1810		-1620	mV	V _{IN} = V _{IH} max or V _{IL} min
Output threshold voltage, high	VOHC	-1035			mV	$V_{IN} = V_{IH}$ min or V_{IL} max
Output threshold voltage, low	VOLC			-1610	mV	V _{IN} = V _{IH} min or V _{IL} max
Input voltage, high	VIH	-1165		-880	mV	For all inputs
Input voltage, low	VIL	-1810	,	-1475	mV	For all inputs
Input current, high	IIH			220	μA	V _{IN} = V _{IH} max
Input current, low	Ι _{ΙL}	0.5		170	μA	For \overline{BS}_1 - \overline{BS}_4 : $V_{IN} = V_{IL}$ min
		-50			μA	For all others: V _{IN} = V _{IL} min
Supply current	I _{EE}	-220			mA	All inputs and outputs open

Notes:

(1) Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 $T_A = 0$ to +85 °C; $V_{EE} = -4.5$ V ± 5%

	Symbol	μ	PB100422	-7	μΙ	PB 100422	-10	Unit	Test Conditions
Parameter		Min	Тур	Max	Min	Тур	Max		
Read Operation						-	· .		
Block select access time	tABS			5		19	5	ns	
Block select recovery time	t _{RBS}			5			5	ns	
Address access time	t _{AA}			7			10	ns	
Write Operation			· • •						
Write pulse width	tw	5			6			ns	
Data setup time	twsp	1			2			ns	
Data hold time	twHD	1			2			ns	
Address setup time	twsa	1			2			ns	
Address hold time	twha	1			2			ns	
Block select setup time	twsbs	1			2			ns	
Block select hold time	twHBS	1			2			ns	
Write disable time	tws			5			5	ns	
Write recovery time	t _{WR}			6			9	ns	
Output Rise and Fall Tin	nes								
Output rise time	t _R		2			2		ns	
Output fall time	t _F		2			2		ns	

Notes:


 Device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (3) The output load is shown in figure 1.

(4) Input transition times are shown in figure 2.


(2) All timing measurements are referenced to 50% input levels.













NEC

Timing Waveforms


Chip Select Access



Address Access Cycle



Write Cycle



26a



.

6



Description

The μ PB100470 is a very high-speed 100K interface ECL RAM with full voltage and temperature compensation. The device is organized as 4K words by 1 bit, and is designed with an open emitter output (noninverted) for low power consumption. Two fast access time versions are available: 10 ns maximum and 15 ns maximum. The μ PB100470 is available in a hermetic, 300-mil, 18-pin cerdip.

Features

- □ 4,096-word x 1-bit organization
- I00K ECL interface with full voltage and temperature compensation
- Open emitter output (noninverted)
- Fast access times
- □ Low power consumption
- 300-mil, 18-pin cerdip packaging

Ordering Information

Part Number	Access Time (max)	Package
μPB100470D-10	10 ns	18-pin cerdip
D-15	15 ns	-

Pin Configuration

18-Pin Cerdip

- - - -	DOUT [1 A ₀ [2 A ₁ [3 A ₂ [4 A ₃ [5 A ₄ [6 A ₅ [7 A ₆ [8 VEE [9]	μРВ100470	18 VCC 17 DIN 16 CS 15 WE 14 A 10 13 A 11 12 A 9 11 A 8 10 A 7	
				821HCOC1A

Pin Identification

Symbol	Function					
A ₀ - A ₁₁	Address inputs					
D _{IN}	Data input					
DOUT	Data output					
CS	Chip select					
WE	Write enable					
Vcc	Ground					
V _{EE}	-4.5-volt power supply					

26b



Absolute Maximum Ratings

Supply voltage, V _{EE} to V _{CC}	-7.0 to +0.5 V
Input voltage, VIN	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}		4		pF
Output capacitance	COUT		5		pF

Block Diagram

Ao ٥ Α₁ 0 A2 DOUT ٥ X-Address Word 64 x 64 Аз Memory Cell Array Decoder Driver 0 A₁₀ o A11 0 ⊷ cs Sense Amplifiers and Write Drivers • WE Y-Address Decoder • D_{IN} 83IH-4916B

Truth Table

CS WE		D _{IN}	Function	Output		
Н	x x		Not selected	L		
L	Ļ	L	L Write 0	Write 0	L Write O	L
L	L	н	Write 1	L		
L	н	x	Read	DOUT		

Notes:

(1) X = don't care.

DC Characteristics

 $T_A = 0$ to $+85^{\circ}C$; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min	Max	Unit	Test Conditions
Output voltage, high	VOH	- 1025	880	mV	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)
Output voltage, low	VOL	-1810	-1620	mV	
Output threshold voltage, high	VOHC	-1035		mV	$V_{IN} = V_{IH}$ (min) or V_{IL} (max)
Output threshold voltage, low	VOLC		-1610	mV	-
Input voltage, high	VIH	-1165	-880	mV	Guaranteed input voltage high for all inputs
Input voltage, low	VIL	-1810	-1475	mV	Guaranteed input voltage low for all inputs
Input current, high	l _{IH}		220	μA	$V_{IN} = V_{IH}$ (max)
Input current, low	J _{IL}	0.5	170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ (min)
		-50		μA	For all others: V _{IN} = V _{IL} (min)
Supply current	IEE	-220		mA	All inputs and outputs open

Notes:

 The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5 V \pm 5\%$


	Symbol	μ	PB 100470	-10	μPB 100470-15				
Parameter		Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Read Operation									
Address access time	t _{AA}			10			15	ns	
Chip select access time	tACS			6			8	ns	
Chip select recovery time	tRCS			6			8	ns	
Write Operation									
Write pulse width	tw	10			15			ns	
Data setup time	twsp	2			2	·····		ns	
Data hold time	twhD	2			2			ns	
Address setup time	twsa	3			3			ns	
Address hold time	twha	2			2			ns	
Chip select setup time	twscs	2			2			ns	
Chip select hold time	twhcs	2			2			ns	
Write disable time	tws			6			8	ns	
Write recovery time	t _{WR}			10			10	ns	
Output Rise and Fall Ti	mes								
Rise time	t _R		2			2		ns	
Fall time	tF		2			2		ns	

Notes:


(1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.



Figure 1. Loading Conditions Test Circuit











Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle







Description

NEC's μ PB100474 is a very high-speed 100K interface ECL RAM organized as 1,024 words by 4 bits and designed with open-emitter, noninverted outputs. It is available in a 24-pin cerdip, 24-pin ceramic LCC, or 24-pin ceramic flatpack package.

Features


- 1024-word by 4-bit organization
- 100K interface ECL
- Full voltage and temperature compensation
- Noninverted, open emitter outputs
- Fast access times
- 24-pin cerdip, ceramic LCC, and ceramic flatpack packaging

Ordering Information


Part Number		Access Time (max)	Supply Current (min)	Package		
μPB100474B-6 B-8		6 ns	-450 mA	24-pin ceramic		
		8 ns	-220 mA	flatpack		
	B-10	10 ns	-			
	B-15	15 ns	•			
μPB100474D-8 D-10		8 ns	–220 mA	24-pin cerdip		
		10 ns	-			
	D-15	15 ns	-			
μΡΒ100474K-4.5 K-6		4.5 ns	-450 mA	24-pin ceramic		
		6 ns	•	LCC		

Pin Configurations


24-Pin Cerdip



24-Pin Ceramic Flatpack



24-Pin Ceramic LCC




26c

µPB100474



Block Diagram



Pin Identification

Symbol	Function
A ₀ - A ₉	Addresses
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE	Write enable
CS	Chip select
Vcc	Power supply (current switches and bias driver)
V _{CCA}	Power supply (output devices)
V _{EE}	Power supply
NC	No connection
	·

Capacitance

Parameter	Symbol	Min	Typ Max Unit		
Input capacitance	CIN		4	pF	
Output capacitance	COUT		5	pF	

Absolute Maximum Ratings

Supply voltage, V _{EE} to V _{CC}	-7.0 V to +0.5
Input voltage, V _{IN}	+0.5 V to V _{EE}
Output current, I _{OUT}	-30 mA to +0.1
Storage temperature, T _{STG}	–65 to +150 ℃
Storage temperature under bias, T _{STG} (Bias)	-55 to +125 ℃

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

CS	WE	D _{IN}	Output	Function Not selected Write 0		
н	х	х	L			
L	L	L	L			
L	L	н	L	Write 1		
L	н	x	DOUT	Read		

Notes:

(1) X = don't care.

DC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min Typ	Max	Unit	Test Conditions
Output voltage, high	VOH	-1025	-880	mV	V _{IN} = V _{IH} max or V _{IL} min
Output voltage, low	V _{OL}	1810	-1620	mV	V _{IN} = V _{IH} max or V _{IL} min
Output threshold voltage, high	VOHC	-1035	~	mV	V _{IN} = V _{IH} min or V _{IL} max
Output threshold voltage, low	VOLC		-1610	mV	V _{IN} = V _{IH} min or V _{IL} max
Input voltage, high	VIH	-1165	880	mV	Guaranteed input voltage high for all inputs
Input voltage, low	VIL	-1810	-1475	mV	Guaranteed input voltage low for all inputs
Input current, high	Чн		220	μA	V _{IN} = V _{IH} max
Input current, low	կլ	0.5	170	μA	For CS: V _{IN} = V _{IL} min
		-50		μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-220		mA	$t_{AA} = 8/10/15$ ns; all inputs and outputs open
		-450		mA	$t_{AA} = 4.5/6$ ns; all inputs and outputs open (Note 2)

Notes:

(1) The device under test is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 ms. (2) For the μPB100474-4.5/-6, take measures to reduce the thermal resistance and to keep the junction temperature less than 90 °C. Forced air and appropriate fins on the substrate on which the package is mounted, or on the package itself, are recommended. The thermal resistance of the junction to the case (bottom side) of an LCC or flatpack package is less than 10°C/W.

Figure 1. Loading Conditions Test Circuit





Figure 2. Input Pulse



3



AC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5 V \pm 5\%$

	Symbol	μPB100474-4.5		μPB100474-6		μPB100474-8	μPB100474-10		μPB100474-15			
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Operation												
Chip select access time	tACS		4		4		5		6		8	ns
Chip select recovery time	t _{RCS}	·	4		4		5		6	-	8	ns
Address access time	tAA		4.5		6		8		10		15	ns
Write Operation		5										
Write pulse width	tw	4.5		6		6		10		15		ns
Data setup time	twsp	1		1		1		2		2		ns
Data hold time	twhd	1		1		1		2		2		ns
Address setup time	twsa	1		1		1		3		3		ns
Address hold time	twha	2		2		1		2		2		ns
Chip select setup time	twscs	1		1		1		2		2		ns
Chip select hold time	twncs	1		1		1		2		2		ns
Write disable time	tws		4		4		5		6		8	ns
Write recovery time	twn		4.5		6		8		10		10	ns

Notes:

- (1) The device under test is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.
- (3) See figures 1 and 2 for loading conditions and input pulse timing. For the μ PB100474-4.5/-6, C_L = 5 pF. For the μ PB100474-8/10/15, C_L = 30 pF.

(4) Output rise and fall times = 2 ns (typ).


(2) For the μPB100474-4.5/-6, take measures to reduce the thermal resistance and to keep the junction temperature less than 90°C. Forced air and appropriate fins on the substrate on which the package is mounted, or on the package itself, are recommended. The thermal resistance of the junction to the case (bottom side) of an LCC or flatpack package is less than 10°C/W.




26c

Timing Waveforms

Chip Select Access Cycle



Address Access Cycle




µPB100474



Timing Waveforms (cont)

Write Cycle





Description

The μ PB100474A is a very high-speed 100K interface ECL RAM organized as 1,024 words by 4 bits and designed with noninverted, open emitter outputs and full voltage and temperature compensation. The device is packaged in a 24-pin cerdip or ceramic flatpack.

Features


- 1,024 word by 4-bit organization
- 100K ECL interface
- Full voltage and temperature compensation
- Open emitter outputs (noninverted)
- Fast access times
- 24-pin cerdip and flatpack packaging

Ordering Information


Part Number	Access Time (max)	Supply Current (min)	Package 24-pin cerdip		
μPB100474AD-5	5 ns	250 mA			
AD-6	6 ns	•			
μPB100474ABH-5	5 ns	-250 mA	24-pin ceramic		
ABH-6	6 ns	-	flatpack		

Pin Configurations

24-Pin Cerdip



24-Pin Ceramic Flatpack



Pin Identification

Symbol	Function
A ₀ - A ₉	Address inputs
Dl ₁ - Dl ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE	Write enable
CS	Chip select
V _{CC} V _{CCA}	Power supply (current switches and bias driver)
V _{CCA}	Power supply (output devices)
VEE	-4.5-volt power supply
NC	No connection

Min

Тур

4

6

Max

Symbol

Ci

Со

Absolute Maximum Ratings

Supply voltage, VEE to VCC	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (Bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

Function	CS	WE	DIN	Output
Not selected	н	X	X	
Write 0	L	L	L	L
Write 1	L	L	н	L
Read	L	Н	x	Dout


Notes:

Unit

pF

pF

(1) X = don't care.



Block Diagram

Capacitance $T_A = 25^{\circ}C; f = 1 \text{ MHz}$

Input capacitance Output capacitance

Parameter

DC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0$ V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	-1025		-880	mV	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)
Output voltage, low	VOL	-1810		-1620	mV	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)
Output threshold voltage, high	VOHC	-1035			mV	$V_{IN} = V_{IH}$ (min) or V_{IL} (max)
Output threshold voltage, low	VOLC			-1610	mV	$V_{IN} = V_{IH}$ (min) or V_{IL} (max)
Input voltage, high	ViH	-1165		-880	mV	
Input voltage, low	VIL	-1810		-1475	mV	
input current, high	Чн			220	μA	V _{IN} = V _{IH} (max)
Input current, low	Ι _{ΙL}	0.5		170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ (min)
		-50			μA	For all others: V _{IN} = V _{IL} (min
Supply current	IEE	-250			mA	All inputs and outputs open

Notes:

(1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.

AC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5 V \pm 5\%$; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0 V$

		μF	B100474	A-5	μΙ	PB100474/	\-6	Unit	Test Conditions
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max		
Read Operation									
Address access time	t _{AA}			5			6	ns	
Chip select access time	tACS			3			4	ns	
Chip select recovery time	t _{RCS}			3			4	ns	
Write Operation									
Write pulse width	tw	5			6			ns	
Data setup time	twsp	1			1			ns	
Data hold time	twhD	1			1			ns	
Address setup time	twsa	1			1			ns	
Address hold time	twha	1			1			ns	
Chip select setup time	twscs	1			1			ns	
Chip select hold time	twncs	1			1			ns	
Write disable time	tws			3			4	ns	
Write recovery time	t _{WR}			6			7	ns	
Rise and Fall Times									
Output rise time	t _R		2			2		ns	
Output fall time	t _F		2			2		ns	


Notes:

(1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.


⁽²⁾ See figures 1 and 2 for loading conditions and input pulse timing. Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2 ns; input and output timing reference levels = 50%.



Figure 1. Loading Conditions Test Circuit











Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle



26d

µPB100474A





Description

The μ PB100474E is a very-high-speed 100K interface ECL RAM organized as 1024 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption.

Features

- □ 1024-word x 4-bit organization
- □ 100K ECL interface
- Noninverted, open-emitter outputs
- Fast access times
- Full voltage and temperature compensation
- 24-pin ceramic package, DIP or flatpack

Ordering Information


Part Number	Access Time (max)	Package
μPB100474EDH-3	3 ns	24-pin cerdip
DH-4	4 ns	-
μPB100474EBH-3	3 ns	24-pin ceramic flatpack
BH-4	4 ns	-

Pin Identification


Symbol	Function
A ₀ - A ₉	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE	Write enable input
CS	Chip select input
V _{cc}	Power supply ground (current switches and bias driver)
V _{CCA}	Power supply ground (output devices)
V _{EE}	Power supply (-5.2 volts)
NC	No connection

Pin Configurations

24-Pin Cerdip



24-Pin Ceramic Flatpack





Absolute Maximum Ratings

Supply voltage, V _{EE} to V _{CC}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, I _{OUT}	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to + 150°C
Storage temperature under bias, T _{STG} (bias)	–55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

f	=	1	М	H	z


Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}		4	••••••••••	pF
Output capacitance	COUT		5		pF

Truth Table

CS	WE	D _{IN}	Output	Mode
Н	х	Х	L	Not selected
L	L	L	L	Write 0
L	L	н	L .	Write 1
L	н	Х	DOUT	Read

X = don't care.

Block Diagram



DC Characteristics

 $T_A = 0$ to +85°C; $V_{CC} = V_{CCA} = 0$ V; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH}	-1025		-880	mV	V _{IN} = V _{IH} max or V _{IL} min;
Output voltage, low	V _{OL}	-1810		-1620	mV	V _{IN} = V _{IH} max or V _{IL} min;
Output threshold voltage, high	VOHC	-1035			mV	V _{IN} = V _{IH} min or V _{IL} max;
Output threshold voltage, low	VOLC	-Autore - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 1		-1610	mV	V _{IN} = V _{IH} min or V _{IL} max;
Input voltage, high	V _{IH}	-1165		-880	mV	For all inputs: T _A = 0°C
Input voltage, low	VIL	-1810	·	-1475	mV	For all inputs: T _A = 0°C
Input current, high	կո			220	μA	V _{IN} = V _{IH} max
Input current, low	μ	0.5		170	μA	For CS: V _{IN} = V _{IL} min
		50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	330			mA	All inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 T_{A} = 0 to +85°C; V_{EE} = -4.5 V \pm 5%; output load = 50 Ω to -2.0 V

		μΓ	PB100474	474E-3	μΙ	PB100474	E-4		Test Conditions
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
Read Operation									
Address access time	t _{AA}			3			4	ns	
Chip select access time	tACS			2			3	ns	-
Chip select recovery time	t _{RCS}			2			3	ns	
Write Operation									
Write pulse width	tw	5			6			ns	
Address hold time	twha	0.5			0.5			ns	
Chip select hold time	twhcs	0.5			0.5		·	ns	
Data hold time	twhd	0.5			0.5			ns	
Write recovery time	t _{WR}			4			5	ns	
Write disable time	t _{WS}			2			3	ns	
Address setup time	twsa	0.5			0.5			ns	
Chip select setup time	twscs	0.5			0.5			ns	
Data setup time	twsp	0.5			0.5			пѕ	


Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

(2) See figure 1 for loading conditions and input pulse shape.




Figure 1. Test Circuit






Timing Waveforms

Chip Select Access Cycle



Address Access Cycle




26e



Timing Waveforms (cont)

Write Cycle





Preliminary Information

Description

The μ PB100476LL is a very-high-speed 100K interface ECL RAM organized as 1024 words by 4 bits and designed with noninverted, open-emitter outputs and low power consumption.

The device integrates input latches, high-speed ECL RAM, output latches, and a write pulse generator. The synchronous design allows precise cycle control by use of an internal clock.

Features

- 1024-word x 4-bit organization
- □ 100K ECL interface
- High-speed clock cycle: 6 ns
- Latched I/O
- Self-timed write
- □ 28-pin ceramic package, DIP or flatpack

Ordering Information

Part Number	Access Time (max)	Package
µPB100476LLDH-6	6 ns	28-pin cerdip
BH-6	6 ns	28-pin ceramic flatpack

Pin Identification


Symbol	Function
A ₀ - A ₉	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
CLK, CLK	Clock inputs
CS	Chip select input
WE	Write enable input
V _{BB}	Reference voltage output
V _{CC}	Power supply ground (current switches and bias driver)
V _{CCA}	Power supply ground (output devices)
V _{EE}	Power supply (-5.2 volts)
NC	No connection

Pin Configurations

28-Pin Cerdip

μ PB1004	76LL
	28 🗆 CS
	27 🗖 WE
DI3 🗖 3	26 🗅 CLK
	25 🗅 CLK
DO1 [] 5	24 📮 VBB
DO ₂ 🗖 6	23 🗖 NC
	22 🛛 NC
V _{CC} 🗖 8	21 🗘 VEE
DO3 🗖 9	20 🏳 Ag
DO4 🗖 10	19 🗅 A8
A0 [] 11	18 🗅 A7
A1 [] 12	17 🗖 A6
A2 [] 13	16 🗖 A5
A3 [14	15 🗆 A4
	83FM-8967A


28-Pin Ceramic Flatpack



µPB100476LL



Block Diagram



Absolute Maximum Ratings

Supply voltage, V _{EE} to V _{CC}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, I _{OUT}	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to + 150°C
Storage temperature under bias, T _{STG} (bias)	–55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

t	=	1	м	Hz
---	---	---	---	----

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitana	COUT		5		pF

Truth Table

CS	WE	D _{IN}	Output	Mode			
Н	х	X	L.	Not selected			
L	L	L	L	Write 0			
L	L	н	L	Write 1			
L	н	х	DOUT	Read			

X = don't care.

DC Characteristics

 $T_A = 0$ to +85°C; $V_{CC} = V_{CCA} = 0$ V; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V

	0 ,, , , EE	no r, outpu		0 11 10 1210 1		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH}	1025		880	mV	V _{IN} = V _{IH} max or V _{IL} min
Output voltage, low	Vol	-1810	-	-1620	mV	V _{IN} = V _{IH} max or V _{IL} min
Output threshold voltage, high	VOHC	-1035			mV	V _{IN} = V _{IH} min or V _{IL} max
Output threshold voltage, low	VOLC			-1610	mV	V _{IN} = V _{IH} min or V _{IL} max
Input voltage, high	VIH	-1165		-880	mV	Guaranteed input voltage high for all inputs
Input voltage, low	VIL	-1810		1475	mV	Guaranteed input voltage low for all inputs
Input current, high	lιH			220	μA	V _{IN} = V _{IH} max
Input current, low	۱ _{IL}	0.5		170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ min
		-50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-350			mA	All inputs and outputs open
Reference voltage	V _{BB}	-1390		-1250	mV	
	· · · · · · · · · · · · · · · · · · ·		And the local division of the local division			

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.



AC Characteristics

 $T_A = 0$ to + 85°C; $V_{EE} = -4.5$ V ±5%; output load = 50 Ω to -2.0 V

<u>A 0101000, EE</u>		n	PB 100476LL	-6		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Address access time	tA(Add)			2.5	ns	t _{SA} = 0.5 ns
Clock access time	t _{A(CIK)}			3.3	ns	t _{WL(Clk)} = 1.5 ns
CS access time	t _{A(CS)}			2.3	ns	t _{SC} = 0.5 ns
Data access time	t _{A(DI)}			2.3	ns	t _{SD} = 0.5 ns
Write access time	t _{A(W)}			2.3	ns	t _{SW} = 0.5 ns
Clock cycle time	tcyc	6	·		ns	
Data release time	t _{DR}	0.3		1.8	ns	$t_{WL(Clk)} > t_{A(Clk)} max, t_{SA} > t_{A(Add)} max, t_{SC} > t_{A(CS)} max, t_{SD} > t_{A(Dl)} max$
Address hold time	t _{HA}	1			ns	· · · · · · · · · · · · · · · · · · ·
CS hold time	tHC	1			ns	
Data hold time	t _{HD}	1			ns	
WE hold time	tHW	1			ns	
Address setup time	t _{SA}	0.5			ns	
CS setup time	tsc	0.5			ns	
Data setup time	t _{SD}	0.5			ns	
WE setup time	tsw	0.5			ns	
Clock high-pulse width	twH(Cik)	4.5			ns	
Clock low-pulse width	twL(Clk)	1.5			ns	

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

(2) See figure 1 for loading conditions and input pulse shape.

Figure 1. Test Circuit






Figure 2. Clock Input Modes





Timing Waveforms

Address Access, Read Mode




5



Timing Waveforms (cont)

Chip Select Access, Read Mode






µPB100476LL

Timing Waveforms (cont)

Clock Access, Read Mode




26f



Timing Waveforms (cont)

Write Mode





Description

The μ PB100480 is a very high-speed 100K interface ECL RAM with full voltage and temperature compensation. The device is organized as 16,384 words by 1 bit and designed with noninverted, open-emitter outputs and low power consumption. Two versions with fast access times of 10 ns and 15 ns maximum are available. The μ PB100480 is packaged in a hermetic, 300-mil, 20-pin cerdip or 20-pin ceramic flatpack.

Features


- □ 16,384-word x 1-bit organization
- 100K ECL interface with full voltage and temperature compensation
- Noninverted, open-emitter outputs
- Fast access times of 10 and 15 ns maximum
- □ Low power consumption
- 300-mil, 20-pin cerdip or 20-pin ceramic flatpack packaging

Ordering Information


Part Number	Access Time (max)	Power Consumption (max)	Package
µPB100480D-10	10 ns	1.2 W	20-pin cerdip
D-15	15 ns	1.1 W	-
µPB100480B-10	10 ns	1.2 W	20-pin ceramic
B-15	15 ns	1.1 W	flatpack

Pin Configurations

20-Pin Cerdip



20-Pin Ceramic Flatpack





Pin Identification

Symbol	Function
A ₀ - A ₁₃	Address inputs
DI	Data input
DO	Data output
CS	Chip select
WE	Write enable
V _{CC}	Ground
VEE	-4.5-volt power supply

Capacitance

 $T_A = 25^{\circ}C; f = 1 \text{ MHz}$

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN	<u>مراجع المراجع المراجع</u>	4		pF
Output capacitance	COUT		6		pF

Absolute Maximum Ratings

Supply voltage, V _{EE}	-7.0 to +0.5 V
input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C


Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

CS	CS WE		Output	Mode		
Н	x	х	L	Not selected		
L	L	L	L	Write 0		
L	L	н	L	Write 1		
L	н	X	DOUT	Read		

Notes:

(1) X = don't care.



Block Diagram

DC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V; $V_{CC} = 0$ V

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	-1025		-880	mV	$V_{IN} = V_{IH}$ max or V_{IL} min
Output voltage, low	VOL	-1810		-1620	mV	V _{IN} = V _{IH} max or V _{IL} min
Output threshold voltage, high	VOHC	-1035			mV	V _{IN} = V _{IH} min or V _{IL} max
Output threshold voltage, low	VOLC			-1610	mV	V _{IN} ≂ V _{IH} min or V _{IL} max
Input voltage, high	VIH	-1165		-880	mV	Guaranteed input voltage high for all inputs
Input voltage, low	VIL	-1810		-1475	mV	Guaranteed input voltage low for all inputs
Input current, high	l _{IH}			220	μA	V _{IN} = V _{IH} max
Input current, low	۱ _{IL}	0.5		170	μΑ	For CS: V _{IN} = V _{IL} min
		-50			μA	For all others: V _{IN} ≕ V _{IL} min
Supply current	IEE	-260			mA	For µPB100480-10: all inputs and outputs open
		-240			mA	For µPB100480-15: all inputs and outputs oper

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5 V \pm 5\%$


Parameter		μΙ	PB 100480	-10	μ	PB 100480	-15		
	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Read Operation									
Address access time	t _{AA}			10			15	ns	
Chip select recovery time	tRCS			5			8	ns	
Chip select access time	tACS			5			8	ns	
Write Operation									
Write pulse width	tw	10			15			ns	
Data setup time	twsp	2			3			ns	
Data hold time	twhD	1			2			ns	
Address setup time	twsa	2			3			ns	
Address hold time	t _{WHA}	1			2			ns	
Chip select setup time	twscs	2			3			ns	
Chip select hold time	twncs	1			2			ns	
Write disable time	tws			5			8	ns	
Write recovery time	twR			11			17	ns	
Output Rise and Fall Ti	mes								
Output rise time	t _R		2			2		ns	
Output fall time	t _F		2			2		ns	

Notes:


 The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% to 20%) = 2.5 ns; input and output timing reference level = 50%.















Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle



26g

µPB100480





Description

The μ PB100484 is a very high-speed 100K interface ECL RAM organized as 4,096 words by 4 bits with openemitter outputs (noninverted). It is available in 28-pin cerdip or flatpack packages.

Features


- □ 4,096-word x 4-bit organization
- □ 100K ECL interface
- Full voltage and temperature compensation
- Open-emitter outputs (noninverted)
- Fast access times and low power consumption
- 28-pin cerdip and 28-pin flatpack packaging

Ordering Information


Part Number	Access Time (max)	Supply Current (min)	Package
μPB100484D-10	10 ns	–260 mA	28-pin cerdip
D-15	15 ns	–240 mA	•
μPB100484B-10	10 ns	-260 mA	28-pin ceramic
B-15	15 ns	240 mA	flatpack

Pin Configurations

28-Pin Cerdip



28-Pin Ceramic Flatpack



26h



Pin Identification

Symbol	Function
A ₀ - A ₁₁	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE1, WE2	Write enable (active low)
CS	Chip select (active low)
V _{CC}	Power supply (current switches and bias driver)
VCCA	Power supply (output devices)
V _{EE}	-4.5-volt power supply
NC	No connection

Capacitance

f = 1 MHz

Parameter	Symbol	Min	Тур	Мах	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		6		pF

Absolute Maximum Ratings

 $V_{CC} = V_{CCA} = 0 V$

Supply voltage, V _{EE}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table


CS	WE	D _{IN}	Output	Mode
н	X	Х	L	Not selected
L	L (Note 2)	L	L	Write 0
L	L (Note 2)	н	L	Write 1
L	H (Note 2)	x	DOUT	Read

Notes:

(1) X = don't care.

(2) Both WE₁ and WE₂ must be low to initiate write operation. For read operation, either WE₁ or WE₂ or both must be high.

Block Diagram





DC Characteristics

 T_A = 0 to +85°C; V_{EE} = -4.5 V; output load = 50 Ω to -2.0 V; V_{CC} = V_{CCA} = 0 V

				CLA U		
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	1025		-880	mV	V _{IN} = V _{IH} max or V _{IL} min
Output voltage, low	VOL	1810		-1620	mV	V _{IN} = V _{IH} max or V _{IL} min
Output threshold voltage, high	VOHC	-1035			mV	V _{IN} = V _{IH} min or V _{IL} max
Output threshold voltage, low	VOLC			-1610	mV	V _{IN} = V _{IH} min or V _{IL} max
Input voltage, high	VIH	-1165		-880	mV	
Input voltage, low	VIL	-1810		-1475	mV	· · · · · · · · · · · · · · · · · · ·
Input current, high	l _{IH}			220	μA	V _{IN} = V _{IH} max
Input current, low	Ι _{ΙL}	0.5		170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ min
		-50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-260			mA	For µPB100484-10: all inputs and outputs open
		-240			mA	For µPB100484-15: all inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5$ V ±5%; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0$ V


Parameter	Symbol	μΙ	μPB100484-10			μ PB 100484-15			
		Min	Тур	Max	Min	Тур	Мах	Unit	Test Conditions
Read Operation									
Address access time	t _{AA}			10			15	ns	
Chip select recovery time	tRCS			5			8	ns	
Chip select access time	^t ACS			5			8	ns	
Write Operation									
Write pulse width	tw	10			15			ns	
Data setup time	t _{WSD}	2			3			ns	
Data hold time	twhD	1			2			ns	
Address setup time	t _{WSA}	2			3			ns	
Address hold time	twha	1			2			ns	
Chip select setup time	twscs	2			3			ns	
Chip select hold time	twncs	1			2			ns	
Write disable time	tws			5			8	ns	
Write recovery time	t _{WR}			11			17	ns	
Output Rise and Fall Ti	mes								
Output rise time	t _R		2			2		ns	
Output fall time	tբ		2			2		ns	

Notes:


 The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) See figure 1 and 2 for loading conditions and input pulse timing. Input pulse levels = -1.7 to -0.9 V; input rise and fall times = 2.5 ns; input and output timing reference levels = 50%.



Figure 1. Loading Conditions Test Circuit









Timing Waveforms




Chip Select Access Cycle



Address Access Cycle



Write Cycle





Description

The μ PB100484A is a very high-speed 100K interface ECL RAM. It is organized as 4,096 words by 4 bits with noninverted, open-emitter outputs and low power consumption. Two access time versions are available: 5 ns and 7 ns maximum. The μ PB100484A is available in a hermetic, 400-mil, 28-pin cerdip or 28-pin ceramic flat-pack.

Features


- □ 4,096-word x 4-bit organization
- □ 100K ECL interface
- Full voltage and temperature compensation
- Noninverted, open-emitter outputs
- Fast access times: 5 and 7 ns maximum
- Low power consumption
- 400-mil, 28-pin cerdip or 28-pin ceramic flatpack packaging

Ordering Information


Part Number	Access Time (max)	Supply current (min)	Package		
μPB100484AB-5	5 ns	-260 mA	28-pin ceramic		
B-7	7 ns	240 mA	flatpack		
μPB100484AD-5	5 ns	-260 mA	28-pin cerdip		
D-7	7 ns	-240 mA	•		

Pin Configurations

28-Pin Cerdip



28-Pin Ceramic Flatpack





Pin Identification

Symbol	Function
A0 - A11	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE1, WE2	Write enable (active low)
CS	Chip select (active low)
V _{CC}	Power supply (current switches and bias driver)
VCCA	Power supply (output devices)
VEE	- 4.5-volt power supply
NC	No connection

Absolute Maximum Ratings

 $V_{CC} = V_{CCA} = 0 V$

Supply voltage, V _{EE}	– 7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	- 30 to +0.1 mA
Storage temperature, TSTG	– 65 to +150 °C
Under bias, T _{STG} (bias)	– 55 to +125 °C

Comment: Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Block Diagram

A₀ A₁ A2 X-Decoder/ Memory Cell Array 128 x 32 x 4 A3 Driver A4 A5 A₆ DI1 Sense/Switch Input Data DO₁ Output Data Dl2 DO_2 Dl3 Control Circuit Y-Decoder/Driver Control DO_3 DI4 Circuit DO₄ A7 A8 A9 A10 A11 cs WE₁ WE₂ 83(H-6013B

Capacitance

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	C _{IN}		4		pF	
Output capacitance	COUT		6		pF	

Truth Table

CS	WE	D _{iN}	Output	Function Not selected		
H	X	х	L			
L	L (Note 2)	L	L	Write 0		
L	L (Note 2)	н	L	Write 1		
L H (Note 2)		X	DOUT	Read		

Notes:

(1) X = don't care.

(2) Both \overline{WE}_1 and \overline{WE}_2 must be low to initiate write operation. For read operation, either \overline{WE}_1 or \overline{WE}_2 or both must be high.

DC Characteristics


 $T_A = 0$ to +85°C; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0$ V

<u>A</u>				·UUA	• •	
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	VOH	- 1025		- 880	mV	V _{IN} = V _{IH} max or V _{IL} min
Output voltage, low	VOL	- 1810		- 1620	mV	V _{IN} = V _{IH} max or V _{IL} min
Output threshold voltage, high	VOHC	- 1035			mV	$V_{IN} = V_{IH}$ min or V_{IL} max
Output threshold voltage, low	VOLC			- 1610	mV	$V_{IN} = V_{IH}$ min or V_{IL} max
Input voltage, high	VIH	- 1 165		- 880	mV	
Input voltage, low	VIL	1810		- 1475	mV	
Input current, high	lін			220	μA	V _{IN} = V _{IH} max
Input current, low	l _{IL}	0.5		170	μA	For \overline{CS} : $V_{IN} = V_{IL}$ min
		- 50			μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	- 260			mA	For µPB100484A-5: All inputs and outputs open
		- 240			mA	For µPB100484A-7: All inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

Figure 1. Loading Conditions Test Circuit





AC Characteristics


 $T_A = 0 \text{ to } +85^{\circ}\text{C}; V_{EE} = -4.5 \text{ V} \pm 5\%; \text{ output load} = 50 \ \Omega \text{ to } -2.0 \text{ V}; \text{ V}_{CC} = \text{V}_{CCA} = 0 \text{ V}$

					-00A				
	r	μ	PB100484/	4-5	μPB100484A-7				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Read Operation									
Address access time	t _{AA}			5			7	ns	· · ·
Chip select recovery time	tRCS			3.5			4	ns	
Chip select access time	tACS			3.5			4	ns	
Write Operation									
Write pulse width	tw	6			8			ns	
Data setup time	twsp	1			1			ns	s
Data hold time	t _{WHD}	2			2			ns	
Address setup time	twsa	1			1			ns	
Address hold time	twha	2			2			ns	
Chip select setup time	twscs	1			1			ns	
Chip select hold time	twhcs	2			2			ns	
Write disable time	t _{WS}			3.5			5	ns	· .
Write recovery time	t _{WR}			7			9	ns	_
Output Rise and Fall	Times								
Output rise time	t _R		2			2		ns	
Output fall time	t _F		2			2		ns	

Notes:

(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) See figures 1 and 2 for loading conditions and input pulse timing. Input pulse levels = -1.7 to -0.9 V; input rise and fall times = 2.5 ns; input and output timing reference levels = 50%.

Figure 2. Input Pulse




,


NEC

Timing Waveforms

Read Cycle



Write Cycle







Description

The μ PB100A484 is a very high-speed 100K interface ECL RAM organized as 4K words by 4 bits and designed with open emitter outputs (noninverted). It is available in 28-pin cerdip or flatpack packages.

Features

- □ 4096 word x 4-bit organization
- □ 100K ECL interface
- Full voltage and temperature compensation
- Open emitter outputs (noninverted)
- Fast access times and low power consumption
- 28-pin cerdip and flatpack packaging
- Center power pins

Ordering Information


Part Number	Access Time (max)	Supply Current (min)	Package
μPB100A484B-5	5 ns	TBD	28-pin ceramic
B-7	7 ns	TBD	flatpack
μPB100A484D-5	5 ns	TBD	28-pin cerdip
D-7	7 ns	TBD	•

Pin Configurations

28-Pin Cerdip

83IH-6069A

28-Pin Ceramic Flatpack





Pin Identification

Symbol	Function
A ₀ - A ₁₁	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
WE	Write enable input (active low)
CS	Chip select (active low)
Vcc	Power supply (current switches and bias driver)
V _{CCA}	Power supply (output devices)
VEE	-4.5-volt power supply
NC	No connection

Min

Тур

4

6

Symbol

CIN

COUT

Max

Unit

pF

pF

Truth Table

CS	WE	D _{IN}	Output	Function
н	х	х	L	Not selected
L	L	L	L	Write 0
L	L	Н	L	Write 1
L .	н	X	DOUT	Read

Notes:

(1) X = don't care.

Absolute Maximum Ratings

 $V_{CC} = V_{CCA} = 0 V$

Supply voltage, V _{EE}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to `+0.5 V
Output current, IOUT	30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (Bias)	-55 to +125°C


Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Block Diagram

Capacitance Parameter

Input capacitance

Output capacitance



DC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V; $V_{CC} = V_{CCA} = 0$ V

•			004		
Symbol	Min	Тур	Max	Unit	Test Conditions
VOH	- 1025		-880	mV	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)
VOL	1810	· · · · · · · · · · · · · · · · · · ·	1620	mV	$V_{IN} = V_{IH}$ (max) or V_{IL} (min)
VOHC	- 1035			mV	$V_{IN} = V_{IH}$ (min) or V_{IL} (max)
VOLC			-1610	mV	$V_{IN} = V_{IH}$ (min) or V_{IL} (max)
VIH	-1165		-880	mV	
VIL	-1810		-1475	mV	
ηн			220	μA	$V_{IN} = V_{IH} (max)$
 կլ	0.5		170	μA	For CS: V _{IN} = V _{IL} (min)
	-50			μA	For all others: $V_{IN} = V_{IL}$ (min)
lEE	TBD			mA	μPB100A484-5: all inputs and outputs open
	TBD			mA	µPB100A484-7: all inputs and outputs open
	V _{OH} V _{OL} V _{OHC} V _{OLC} V _{IH} V _{IL} I _{IH} I _{IL}	V _{OH} -1025 V _{OL} -1810 V _{OHC} -1035 V _{OLC} - V _{IH} -1165 V _{IL} -1810 I _{IH} -1810 I _{IL} 0.5 -50 TBD	$\begin{tabular}{ c c c c } \hline Symbol & Min & Typ \\ \hline V_{OH} & -1025 & & \\ \hline V_{OL} & -1810 & & \\ \hline V_{OHC} & -1035 & & \\ \hline V_{OLC} & & & \\ \hline V_{IH} & -1165 & & \\ \hline V_{IL} & -1810 & & \\ \hline I_{IH} & & & \\ \hline I_{IH} & & & \\ \hline I_{IL} & & 0.5 & & \\ \hline -50 & & & \\ \hline I_{EE} & TBD & & \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c } \hline Symbol & Min & Typ & Max \\ \hline V_{OH} & -1025 & -880 \\ \hline V_{OL} & -1810 & -1620 \\ \hline V_{OHC} & -1035 & & \\ \hline V_{OLC} & -1035 & & \\ \hline V_{OLC} & -1165 & -880 \\ \hline V_{IH} & -1165 & -880 \\ \hline V_{IL} & -1810 & -1475 \\ \hline I_{IH} & & 220 \\ \hline I_{IL} & 0.5 & 170 \\ \hline -50 & & \\ \hline I_{EE} & TBD & & \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c c c } \hline V_{OH} & -1025 & -880 & mV \\ \hline V_{OL} & -1810 & -1620 & mV \\ \hline V_{OHC} & -1035 & mV \\ \hline V_{OLC} & -1035 & mV \\ \hline V_{IH} & -1165 & -880 & mV \\ \hline V_{IL} & -1810 & -1475 & mV \\ \hline I_{IH} & & 220 & \mu A \\ \hline I_{IH} & & 220 & \mu A \\ \hline I_{IL} & 0.5 & 170 & \mu A \\ \hline I_{EE} & TBD & mA \\ \hline \end{tabular}$

Notes:

 The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.

AC Characteristics

T_A = 0 to +85°C; V_EE = -4.5 V ±5%; output load = 50 Ω to -2.0 V; V_{CC} = V_{CCA} = 0 V


		μF	PB100A48	4-5	μPB100A484-7				
Parameter	Symbol	Min	Тур	Мах	Min	Тур	Max	Unit	Test Conditions
Read Operation									
Address access time	t _{AA}			5			7	ns	
Chip select recovery time	tRCS			3.5			4	ns	
Chip select access time	tacs			3.5			4	ns	
Write Operation									·
Write pulse width	tw	6			8			ns	
Data setup time	twsp	1			1			ns	
Data hold time	twhD	2			2			ns	
Address setup time	twsa	1			1			ns	······································
Address hold time	twHA	2			2			ns	
Chip select setup time	twscs	1			1			ns	
Chip select hold time	twhcs	2			2			ns	
Write disable time	tws			3.5			5	ns	
Write recovery time	t _{WR}			7			9	ns	
Output Rise and Fall Ti	mes								
Output rise time	t _R		2			2		ns	AWARA
Output fall time	tF		2			2		ns	

Notes:


(1) The device under test is mounted in a test socket and measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) See figures 1 and 2 for loading conditions and input pulse timing. Input pulse levels = -1.7 to -0.9 V; input rise and fall times = 2.5 ns; input and output timing reference levels = 50%. 26j













NEC

Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





and the second second

6



Description

The μ PD100500 is a very high-speed BiCMOS RAM with full voltage and temperature compensation for a 100K ECL interface. Its unique design uses blended CMOS and bipolar peripheral circuits and N-channel MOS memory cells. The device is organized as 262,144 words by 1 bit and designed with an open-emitter output (noninverted) for low power consumption. Two versions with fast access times of 15 and 20 ns maximum are available in hermetic, 300-mil, 24-pin cerdip packaging.

Features

- BiCMOS technology
- □ 262,144-word x 1-bit organization
- 100K interface ECL with full voltage and temperature compensation
- Noninverted, open-emitter output
- Fast access times of 15 and 20 ns maximum
- Low power consumption
- 300-mil, 24-pin cerdip packaging

Ordering Information

Part Number	Access Time (max)	Power Consumption (max)	Package	
µPD100500D-15	15 ns	720 mW	24-pin cerdip	
D-20	20 ns			

Pin Configuration

24-Pin Cerdip

		۸ ۸۵ ۸۵ ۸۵ ۸۵ ۸۵ ۸۵ ۸۵ ۸۵	$\begin{array}{c} 2 \\ 2 \\ 2 \\ 3 \\ 4 \\ 4 \\ 4 \\ 5 \\ 4 \\ 5 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6 \\ 6$	hPD100500	24 2 VCC 23 DIN 22 CS 21 WE 20 A17 19 A16 18 A15 17 A16 16 A13 15 A12 14 A11 13 A10		
--	--	---	--	-----------	--	--	--

Pin Identification

Symbol	Function				
A ₀ - A ₁₇	Address inputs				
D _{IN}	Data input				
D _{OUT}	Data output				
	Chip select				
WE	Write enable				
V _{cc}	Ground				
VEE	-4.5-volt power supply				



Absolute Maximum Ratings

Supply voltage, V _{EE}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, IOUT	-30 to +0.1 mA
Storage temperature, T _{STG}	65 to +150°C
Storage temperature under bias, T _{STG} (bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Truth Table

CS	WE	D _{IN}	Output	Mode
н	x	X	L	Not selected
L	L	L	L	Write 0
L	L	н	L	Write 1
L	н	x	D _{OUT}	Read


Notes:

(1) X = don't care.

Capacitance $T_A = 25^{\circ}C; f = 1 \text{ MHz}$

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CIN		4		pF
Output capacitance	COUT		6		pF

Block Diagram





DC Characteristics

 $T_A = 0$ to +85°C; $V_{EE} = -4.5$ V; output load = 50 Ω to -2.0 V; $V_{CC} = 0$ V

Parameter	Symbol	Min	Max	Unit	Test Conditions
Output voltage, high	VOH	1025	880	mV	V _{IN} = V _{IH} max or V _{IL} min
Output voltage, low	VOL	-1810	-1620	mV	V _{IN} = V _{IH} max or V _{IL} min
Output threshold voltage, high	VOHC	-1035		mV	V _{IN} = V _{IH} min or V _{IL} max
Output threshold voltage, low	VOLC		-1610	mV	V _{IN} = V _{IH} min or V _{IL} max
Input voltage, high	VIH	-1165	-880	mV	Guaranteed input voltage high for all inputs
Input voltage, low	VIL	-1810	-1475	mV	Guaranteed input voltage low for all inputs
Input current, high	l _{lH}		220	μA	V _{IN} = V _{IH} max
Input current, low	I _{IL}	0.5	170	μA	For CS: V _{IN} = V _{IL} min
		50		μA	For all others: V _{IN} = V _{IL} min
Supply current	IEE	-160		mA	All inputs and outputs open

Notes:

(1) The device under test is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s.

AC Characteristics

 $T_A = 0$ to +85 °C; $V_{EE} = -4.5 V \pm 5\%$


		μί	D100500	-15	μPD100500-20				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Read Operation									
Address access time	t _{AA}			15		1.00	20	ns	
Chip select access time	tacs			10			15	ns	
Chip select recovery time	tRCS			10			15	ns	
Write Operation									
Write pulse width	tw	10			15			ns	
Data setup time	twsp	2			3			ns	· · · · · · · · · · · · · · · · · · ·
Data hold time	twhD	3			3			ns	
Address setup time	twsa	2			2			ns	
Address hold time	t _{WHA}	3			3			ns	
Chip select setup time	twscs	2			2			ns	
Chip select hold time	twncs	3			3			ns	
Write disable time	tws			10		- M	15	ns	
Write recovery time	twR			18		· · · · · · · · · · · · · · · · · · ·	23	ns	
Output Rise and Fall Ti	mes								
Rise time	t _R		2			2		ns	
Fall time	t _F		2			2		ns	

Notes:


(1) The device under test is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/s. (2) Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2.5 ns; input and output timing reference levels = 50%.












NEC


μPD100500

Timing Waveforms


Chip Select Access Cycle



Address Access Cycle



Write Cycle





NEC

23

ECL RAMs 100K Interface

ECL RAMs 10K Interface



EEPROMs 27



Application Notes

29

Package Drawings



EEPROMs



Section 27 EEPROMs

Organization					
512 x 8	27a				
512 x 8	27b				
8K x 8	27c				
32K x 8	27d				
	512 x 8 512 x 8 8K x 8				

NEC Electronics Inc.

Description

The μ PD28C04 is a 4,096-bit electrically erasable and programmable read-only memory (EEPROM) organized as 512 x 8 bits and fabricated with an advanced CMOS process for high performance and low power consumption.

The device operates from a single + 5-volt power supply and provides a DATA polling function to indicate the precise end of write cycles. Additional features include chip erase, auto erase and programming cycles. The μ PD28C04 is available in standard 24-pin plastic DIP or miniflat packaging.

Features

- Fast access times of 200 and 250 ns maximum
- Single + 5-volt power supply
- Chip erase feature
- Auto erase and programming at 10 ms maximum
- DATA polling verification
- Low power dissipation
 50 mA max (active)
 - 100 μ A max (standby)
- □ Endurance: 100,000 erase/write cycles per byte
- TTL-compatible inputs and outputs
- Three-state outputs
- Advanced CMOS technology
- 24-pin plastic DIP or miniflat packaging

Ordering Information

Part Number	Access Time (max)	Package 24-pin plastic DIP		
µPD28C04C-20	200 ns			
C-25	250 ns	-		
µPD28C04G-20	200 ns	24-pin plastic minifla		
G-25	250 ns	-		

Pin Configuration

24-Pin Plastic DIP or Miniflat

A7 [] A6 [] A5 [] A5 [] A3 [] A3 [] A3 [] A3 [] A3 [] A0 [] B VO ₀ [] VO ₀ [] 10 []	₩РD28С04	24 VCC 23 A8 22 NC 21 WE 20 OE 19 NC 18 CE 17 VO ₇ 16 VO ₆ 15 VO ₅	
			831H-6280A

Pin Identification

Symbol	Function						
A ₀ - A ₈	Address inputs						
1/00 - 1/07	Data inputs/outputs						
CE	Chip enable						
OE	Output enable						
WE	Write enable						
GND	Ground						
Vcc	+ 5-volt power supply						
NC	No connection						



Absolute Maximum Ratings

Supply voltage, V _{CC}	– 0.6 to + 7.0 V
Input voltage, V _{I1}	– 0.6 to + 7.0 V
Input voltage, V _{I3} (OE)	– 0.6 to + 16.5 V
Output voltage, V _O	– 0.6 to + 7.0 V
Operating temperature, T _{OPT}	– 10 to + 85°C
Storage temperature, T _{STG}	- 65 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	۷
Input voltage, high	VIH	2.0		V _{CC} + 0.3	٧
input voitage, low	VIL	- 0.3		0.8	۷
Ambient temperature	TA	0		70	°C

Capacitance

T		0500.	4	4	MAL June	v/		v	_	0 V
IA	-	25°C;	1 =		wrz;	V IN	ano	VOUT	-	0 0

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _I		7	12	pF
Output capacitance	Co			10	pF

Truth Table


Function	CE	ŌĒ	WE	I/O	lcc
Read	VIL	VIL	VIH	Dout	Active
Standby and write inhibit	VIH	х	x	High-Z	Standby
Write	VIL	VIH	VIL	D _{IN}	Active
Chip erase	VIL	VIHH	VIL	$D_{IN} = V_{IH}$	Active
Write inhibit	х	VIL	x		
	x	х	VIH	-	

Notes:

(1) X can be either V_{IL} or V_{IH} .

(2) $V_{IHH} = +15 \pm 0.5 V.$

Block Diagram



DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH1}	2.4			v	l _{OH} = -400 μA
	V _{OH2}	V _{CC} - 0.7			v	I _{OH} = -100 μA
Output voltage, low	V _{OL}			0.45	v	$I_{OL} = 2.1 \text{ mA}$
Output leakage current	ILO			10	μA	$V_{OUT} = 0$ to V_{CC}
Input leakage current	l _{LI}			10	μA	$V_{IN} = 0$ to V_{CC}
V _{CC} current (active)	ICCA1			20	mA	$\overline{CE} = V_{IL}; V_{IN} = V_{IH}$
	ICCA2			50	mA	$f = 5 MHz; I_{OUT} = 0 mA$
V _{CC} current (standby)	Iccs1			1	mA	CE = V _{IH}
	lccs2			100	μA	$\overline{CE} = V_{CC}; V_{IN} = 0 V \text{ to } V_{CC}$

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0 V \pm 10\%$

		μPD28	C04-20	μPD28	C04-25		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read Operation							
Address to output delay	tACC		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}; \overline{WE} = V_{IH}$
CE to output delay	tCE		200		250	ns	$\overline{OE} = V_{IL}; \overline{WE} = V_{IH}$
CE high to output float	tDFC	0	60	0	80	ns	$\overline{OE} = V_{IL}; \overline{WE} = V_{IH}$
OE high to output float	^t DFO	0	60	0	80	ns	$\overline{CE} = V_{IL}; \overline{WE} = V_{IH}$
OE to output delay	t _{OE}	10	75	10	100	ns	$\overline{CE} = V_{IL}; \overline{WE} = V_{IH}$
Output hold time from address change	^t oha	0		O		ns	$\overline{CE} = \overline{OE} = V_{IL};$ $\overline{WE} = V_{IH} \text{ (Note 2)}$
Output hold time from rising edge of \overline{CE}	tонс	0		0		ns	$\overline{OE} = V_{IL}; \overline{WE} = V_{IH}$ (Note 2)
Output hold time from rising edge of OE	^t оно	0		0		ns	$\overline{CE} = V_{IL}; \overline{WE} = V_{IH}$
WE hold time from rising edge of OE	^t wнo	10		10		ns	$\overline{OE} = V_{IH}$
WE setup time to CE	twsc	10		10		ns	CE = V _{IH}
WE setup time to OE	twso	10		10		ns	$\overline{OE} = V_{IH}$
Write Operation							
Address hold time	t _{AH}	200		200		ns	
Address setup time	tas	10		10		ns	
CE high after CE-controlled write cycle	^t CEH	9.9		9.9		ms	
Write hold time	t _{CH}	0		0		ns	
Write setup time	tcs	0		0		ns	

27a




AC Characteristics (cont)

		μPD28C0	04-20	μPD28C	04-25		Test Conditions	
Parameter	Symbol	Min	Max	Min	Max	Unit		
Write Operation (cont)							······	
CE pulse width	tcw	150		150		ns		
Data hold time	t _{DH}	20		20		ns		
Data setup time	t _{DS}	100		100		ns		
Data valid time	t _{DV}		300		300	ns		
OE high hold time	tOEH	10		10		ns		
OE high setup time	toes	10		10		ns		
Write cycle time	twc	10	-	10		ms		
WE high after WE-controlled write cycle	t _{WEH}	9.9		9.9		ms		
WE pulse width	t _{WP}	150		150		ns		
WE high hold time	twph	50		50		ns		
Chip Erase Operation								
CE hold time	tECH	5	5	.5		μs		
CE setup time	t _{ECS}	500		500		ns		
Data hold time	tEDH	100		100		ns		
Data setup time	tEDS	500		500	-	ns	· · ·	
OE hold time	teoeh	t _{ECH} + 3		t _{ECH} + 3		μs	· · · · · · · · · · · · · · · · · · ·	
OE setup time	tEOES	500		500		ns		
WE pulse width	tEWP	10		10		ms		

Notes:

 See figure 1 for the output load. Input rise and fall time ≤ 20 ns; input pulse levels = 0.45 and 2.4 V; timing measurement reference levels = 0.8 and 2.0 V for both inputs and outputs. (2) Output hold time is specified from address, OE or CE, whichever goes invalid first.

Figure 1. Output Load






µPD28C04


Timing Waveforms

Read Cycle






WE-Controlled Write Cycle





CE-Controlled Write Cycle




7

µPD28C04

Timing Waveforms (cont)

Chip Erase Cycle

and the second second



Read Cycle

Both \overline{CE} and \overline{OE} must be at V_{IL} in order to read stored data. While the device is executing read cycles, bringing either of these inputs to V_{IH} will place the outputs in a state of high impedance. This two-line output control allows bus contention to be eliminated in the system application.

Byte Write Cycle

Low levels on \overline{CE} and \overline{WE} and a high level on \overline{OE} place the μ PD28C04 in write operation. The write address inputs are latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs later. The data inputs are latched by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs earlier. Once byte write cycles begin executing, internal circuits assume all timing control and the byte being addressed is automatically erased and then programmed. The operation is completed within a write cycle time (t_{WC}) of 10 ms.

Chip Erase Cycle

All bytes of the μ PD28C04 can be erased simultaneously by making \overline{CE} and \overline{WE} fall to V_{IL} after \overline{OE} has been increased to V_{IHH} (15±0.5 V). The address inputs are "don't care," but the data inputs must all be driven to V_{IH} before the chip erase cycle begins.

DATA Polling Feature

This feature supports system software by indicating the precise end of byte write cycles. DATA polling can be used to reduce the total programming time of the μ PD28C04 to a minimum value, which varies with the system environment.

While internal automatic write cycles are in progress, any attempt to read data at the last externally supplied address location will result in inverted data on pin I/O_7 (for example, if write data = 1xxx xxxx, then read data = 0xxx xxxx). Once the write cycle is complete, a read cycle will result in true data being output on I/O_7 .

Write Protection Features

The μ PD28C04 provides three features to prevent invalid write cycles:

- Noise immunity, where write operation is inhibited when the $\overline{\text{WE}}$ pulse width is 20 ns or less.
- Supply voltage-level detection, where write operation is inhibited when V_{CC} is 2.5 volts or less.
- Write protection logic, where write operation is inhibited if \overrightarrow{OE} is held low or \overrightarrow{CE} or \overrightarrow{WE} is held high during power-on or -off of the V_{CC} supply voltage.





Description

The μ PD28C05 is an electrically erasable and programmable read-only memory (EEPROM) organized as 512 words by 8 bits. The device operates from a + 5-volt power supply and is fabricated with an advanced CMOS process for high performance and low power consumption.

The device offers an $\overline{\text{ALE}}$ pin to control the latching of addresses and a DATA polling function to indicate the precise end of write cycles. Additional features include chip erase, auto erase and programming. The μ PD28C05 is available in standard 24-pin plastic DIP or miniflat packaging.

Features

- 512-word by 8-bit organization
- Single + 5-volt power supply
- Fast access times of 200 and 250 ns maximum
- Chip erase feature
- Auto erase and programming: 10 ms maximum
- DATA polling feature
- Address latching by means of ALE pin
- Low power dissipation
 - 50 mA max (active)
 - 100 μ A max (standby)
- □ Endurance: 100,000 erase/write cycles per byte
- TTL-compatible inputs and outputs
- Three-state outputs
- Advanced CMOS technology
- 24-pin plastic DIP or miniflat packaging

Ordering Information

Part Number	Access Time (max)	Package
µPD28C05C-20	200 ns	24-pin plastic DIP
C-25	250 ns	
µPD28C05G-20	200 ns	24-pin plastic miniflat
G-25	250 ns	-

Pin Configuration

24-Pin Plastic DIP or Miniflat

$\begin{array}{c c} VO_2 & \Box 11 & 14 \Box VO_4 \\ \hline GND & \Box 12 & 13 \Box VO_3 \end{array}$	A7 [] A6 []2 A5 []3 A4 []4 A3 []5 A2 []6 A1 []7 A0 []8 <i>V</i> O ₀ []9 <i>V</i> O ₁ []10	н Рогасоб	24 VCC 23 A8 22 NC 21 WE 20 OE 19 ALE 18 CE 17 VO7 16 VO6 15 VO5	•
VO2 □11 14 □ VO4 GND □12 13 □ VO3	µO₀ ⊡ 9 0	цц. I	16 1/O ₆	

Pin Identification

Symbol	Function	
A ₀ - A ₈	Address inputs	
1/0 ₀ - 1/0 ₇	Data inputs and outputs	
CE	Chip enable	-
ŌĒ	Output enable	
WE	Write enable	
ALE	Address latch enable	
GND	Ground	
Vcc	+ 5-volt power supply	
NC	No connection	

27b



Absolute Maximum Ratings

' <u>s</u>

Supply voltage, V _{CC}	– 0.6 to + 7.0 V
Input voltage, V _{I1}	– 0.6 to + 7.0 V
Input voltage, V _{I2} (OE)	- 0.6 to + 16.5 V
Output voltage, V _{OUT}	-0.6 to +7.0 V
Operating temperature, T _{OPT}	– 10 to +85°C
Storage temperature, T _{STG}	- 65 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, high	VIH	2.0		V_{CC} + 0.3	v
input voltage, low	VIL	- 0.3		0.8	.
Operating temperature	TA	0		70	°C

Capacitance

- 14	= ۱	- 25	°U; 1	-	1	MIL	١Z

Parameter	Symbol	Min	Max	Unit
Input capacitance	CI		12	pF
Output capacitance	C ₀	Mary Carl	10	pF

Truth Table

Function	ĈĒ	ŌĒ	WE	ALE	I/O	lcc
Read	VIL	VIL	VIH	x	DOUT	Active
Standby and write inhibit	VIH	X	X	X	High-Z	Standby
Write	VIL	VIH	V _{IL}	VIH	D _{IN}	Active
Chip erase	VIL	VIHH	VIL	VIH	$D_{IN} = V_{IH}$	Active
Write Inhibit	X	VIL	X	X		
	x	Х	VIH	X		<u> </u>


1.4

Notes:

(1) X can be either V_{IL} or V_{IH}.

(2) $V_{\text{IHH}} = +15 \pm 0.5 \text{ V}.$

Block Diagram



DC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH1}	2.4			v	I _{OH} = -400 μA
	V _{OH2}	V _{CC} - 0.7	-		v	l _{OH} = -100 μA
Output voltage, low	VOL			0.45	v	$I_{OL} = 2.1 \text{ mA}$
Output leakage current	ILO			10	μA	$V_{OUT} = 0 V \text{ to } V_{CC} \text{ (max)}$
input leakage current	lu lu			10	μA	$V_{IN} = 0 V \text{ to } V_{CC} \text{ (max)}$
V _{CC} current (active)	ICCA1			20	mA	$\overline{CE} = V_{IL}; V_{IN} = V_{IH}$
	ICCA2			50	mA	$f = 5 MHz; I_{OUT} = 0 mA$
V _{CC} current (standby)	Iccs1			1	mA	CE = V _{IH}
	lccs2			100	μA	CE = V _{CC} ; V _{IN} = 0V to V _{CC}

AC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ± 10%

	Symbol	μPD28C05-20		μPD28C	μPD28C05-25		
Parameter		Min	Max	Min	Max	Unit	Test Conditions
Read Cycle							
Address to output delay	tACC		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL};$ $\overline{ALE} = \overline{WE} = V_{IH}$
Address hold time from ALE	t _{AHL}	20		30		ns	$\overline{WE} = V_{IH}$
ALE to output delay	tALE		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}; \overline{WE} = V_{IH}$
Address setup time to ALE	tASL	15		20		ns	$\overline{WE} = V_{IH}$
CE to output delay	t _{CE}		200		250	ns	$\overline{OE} = V_{IL}; \overline{WE} = V_{IH}$
CE setup time to ALE	t _{CSL}	20		20		ns	WE = V _{IH}
CE high to output float	tDFC	0	60	0	80	ns	$\overline{OE} = V_{IL}; \overline{WE} = V_{IH}$
OE high to output float	tDFO	0	60	0	80	ns	$\overline{CE} = V_{IL}; \overline{WE} = V_{IH}$
ALE high-level pulse width	tLL	40		40		ns	WE = V _{IH}
OE to output delay	t _{OE}	10	75	10	100	ns	$\overline{CE} = V_{IL}; \overline{WE} = V_{IH}$
Output hold time from address change	^t OHA	0		0		ns	$\overline{CE} = \overline{OE} = V_{IL};$ $\overline{ALE} = \overline{WE} = V_{IH} \text{ (Note 2)}$
Output hold time from rising edge of CE	tонс	0		0		ns	$\overline{OE} = V_{IL}; \overline{WE} = V_{IH} \text{ (Note 2)}$
Output hold time from rising edge of ALE	tOHL	0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}; \overline{WE} = V_{IH}$ (Note 2)
Output hold time from rising edge of OE	tоно	0		0		ns	$\overline{CE} = V_{IL}; \overline{WE} = V_{IH}$
WE hold time from rising edge of OE	^t wнo	10	<u> </u>	10		ns	O E = V _{IH}
WE setup time to CE	twsc	10		10		ns	CE = V _{IH}
WE setup time to OE	twso	10		10		ns	OE = VIH

27b




AC Characteristics (cont)

Parameter		μPD28C05-20		μPD28C05-25			
	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Write Cycle	· · · · · · · · · · · · · · · · · · ·		·····				····
Address hold time from WE	t _{AH}	200		200	-	ns	
Address setup time to WE	t _{AS}	10		10		ns	
CE high after CE-controlled write cycle	^t CEH	9.9		9.9		ms	
CE hold time from WE high	t _{CH}	0		0		ns	
CE setup time to WE	tcs	0		0		ns	
CE pulse width	tcw	150		150		ns	
Data hold time	t _{DH}	20		20		ns	
Data setup time	t _{DS}	100		100		ns	
OE high hold time	tOEH	10		10		ns	
OE high setup time	tOES	10		10		ns	
Write cycle time	twc	10		10		ms	· · ·
WE high after WE-controlled write cycle	twen	9.9	<u>.</u>	9.9		ms	
WE pulse width	t _{WP}	150		150		ns	
Chip Erase Cycle							
CE hold time	t _{ECH}	5		5		μs	
CE setup time	t _{ECS}	500		500		ns	
Data hold time	tEDH	100		100		ns	· · ·
Data setup time	tEDS	500		500		ns	······································
OE hold time	t _{EOEH}	t _{ECH} + 3		t _{ECH} + 3		μs	
OE setup time	tEOES	500		500		ns	
WE pulse width	tEWP	10		10		ms	· · · · · · · · · · · · · · · · · · ·

Notes:

 Input rise and fall time ≤ 20 ns; input pulse levels = 0.45 and 2.4 V; timing measurement reference levels = 0.8 and 2.0 V for both inputs and outputs. See figure 1 for output load. (2) Output hold time is specified either from the address, or from the ALE, OE or CE pins, whichever goes invalid first.

Figure 1. Output Load



27b



Read Cycles

 \overline{CE} and \overline{OE} must both be at V_{IL} for read cycles to be executed. If either of these inputs rise to V_{IH} while the device is reading stored data, the outputs will be placed in a state of high impedance. This two-line output control eliminates bus contention in the system application.

Byte Write Cycles

Low logic levels on \overline{CE} and \overline{WE} and high logic levels on \overline{OE} and \overline{ALE} place the μ PD28C05 in write operation. The write address inputs are latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs later. The data inputs are latched by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs later. The data inputs are latched by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs earlier. Once byte write operation has begun, the internal circuitry assumes all timing control and the byte being addressed in automatically erased and then programmed. The operation completes within the write cycle time (t_{WC}) of 10 ms.

Chip Erase Cycles

All bytes of the μ PD28C05 can be erased simultaneously by making \overline{CE} and \overline{WE} fall to V_{IL} and \overline{ALE} rise to V_{IH} after \overline{OE} has been increased to V_{IHH} (+ 15 ± 0.5 V). The address inputs are "don't care," but the data inputs must all be driven to V_{IH} before the chip erase cycle begins.

Truth Table

DATA Polling Feature

This feature supports system software by indicating the precise end of byte write cycles and can be used to reduce the total programming time of the μ PD28C05 to a minimum value, which varies with the system environment.

While internal automatic write cycles are being executed, any attempt to read data at the last externally supplied address location will result in inverted data on pin I/O_7 . For example, if write data = 1xxx xxxx, then read data = 0xxx xxxx. Once write cycles have finished executing, the execution of a subsequent read cycle will result in true data being output on I/O_7 .

Write Protection Features

Three features protect against invalid write cycles:

- Noise immunity, where write operation is inhibited when the WE pulse width is 20 ns or less;
- Supply voltage-level detection, where write operation is inhibited when V_{CC} is 2.5 volts or less; and
- Write protection logic, where write operation is inhibited if OE is held low or CE or WE is held high during power-on or off of the V_{CC} supply voltage.

Function	ĈĒ	ŌĒ	WE	ALE	1/0 ₀ - 1/0 ₇	lcc
Read	VIL	VIL	VIH	x	D _{OUT}	Active
Standby and write inhibit	VIH	X	x	x	High-Z	Standby
Write	VIL	VIH	VIL	VIH	D _{IN}	Active
Chip erase	V _{IL}	VIHH	VIL	VIH	$D_{IN} = V_{IH}$	Active
Write inhibit	х	V _{IL}	Х	x		
	x	х	VIH	x		

Notes:


X can be either V_{IL} or V_{IH}.

(2) $V_{IHH} = +15 \pm 0.5 V.$



Timing Waveforms

Synchronous Read Cycle (ALE-Controlled)






μPD28C05

Timing Waveforms (cont)

Asynchronous Read Cycle




7

27b




WE-Controlled Write Cycle

an tanàn tanàn amin' amin'




CE-Controlled Write Cycle



9

Chip Erase Cycle





27c

Description

The μ PD28C64 is a 65,536-bit electrically erasable and programmable read-only memory (EEPROM) organized as 8,192 x 8 bits and fabricated with an advanced CMOS process for high performance and low power consumption.

Operating from a single + 5-volt power supply, the μ PD28C64 provides DATA polling function to indicate the precise end of write cycles. Additional features include chip erase, auto erase and programming, and 32-byte page write cycles.

The $\mu\text{PD28C64}$ is available in standard 28-pin plastic DIP.

Features

- □ 8,192 x 8-bit organization
- □ Single + 5-volt power supply
- Chip erase cycles
- Auto erase and programming at 10 ms max
- 32-byte page programming cycles
- DATA polling verification
- Low power dissipation
- 50 mA max (active)
 - 100 μ A max (standby)
- □ Endurance: 100,000 erase/write cycles per byte
- Silicon signature
- TTL-compatible inputs and outputs
- Three-state outputs
- Advanced CMOS technology
- 28-pin plastic DIP packaging

Ordering Information

Part Number	Access Time (max)	Package		
μPD28C64C-20	200 ns	28-pin plastic DIP		
C-25	250 ns	-		

Pin Configuration

28-Pin Plastic DIP

NC [A12] A7 [A6] A5 [A4] A3] A2 [A1] VO ₁ [VO ₁ [VO ₁ [3 4 5 6 7 8 9 10 11 12	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
1/0 ₁		-	
1/O ₂	13		
GND [14	15 1/O ₃	IH-6462A

Pin Identification

Symbol	Function				
A ₀ - A ₁₂	Address inputs				
1/0 ₀ - 1/0 ₇	Data inputs and outputs				
CE	Chip enable				
ŌĒ	Output enable				
WE	Write enable				
GND	Ground				
Vcc	+ 5-volt power supply				
NC	No connection				



Absolute Maximum Ratings

Supply voltage, V _{CC}	-0.6 to +7.0 V
Input voltage, V _{IN}	– 0.6 to + 7.0 V
Input voltage, Ag	– 0.6 to + 13.5 V
ŌĒ	– 0.6 to + 16.5 V
Output voltage, V _{OUT}	- 0.6 to + 7.0 V
Operating temperature, T _{OPR}	– 10 to +85°C
Storage temperature, T _{STG}	- 65 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	v
Input voltage, high	ViH	2.0		V _{CC} + 0.3	v
Input voltage, low	VIL	- 0.3		0.8	٧
Operating temperature	TA	0		70	°C

Capacitance

 T_{A} = 25°C; f = 1 MHz; V_{IN} and V_{OUT} = 0 V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CI			12	рF
Output capacitance	Co			10	pF

Truth Table


Function	CE	ŌĒ	WE	input/Output	lcc
Read	VIL	VIL	VIH	DOUT	Active
Standby and write inhibit	VIH	X	X	High-Z	Standby
Write	VIL	VIH	VIL	D _{IN}	Active
Chip erase	VIL	VIHH	VIL	D _{IN} = V _{IH}	Active
Write Inhibit	x	VIL	X		
	x	х	VIH	•	

Notes:

(1) X can be either V_{IL} or V_{IH} .

(2) $V_{IHH} = +15 V \pm 0.5$.

Block Diagram



DC Characteristics

 $T_A = 0$ to +70°C; $V_{CC} = +5.0$ V ± 10%

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Output voltage, high	V _{OH1}	2.4			v	l _{OH} = -400 μA
	V _{OH2}	V _{CC} - 0.7			٧	l _{OH} = -100 μA
Output voltage, low	V _{OL}			0.45	V	l _{OL} = 2.1 mA
Output leakage current	ILO			10	μA	$\frac{V_{OUT} = 0 V \text{ to } V_{CC};}{CE \text{ or } \overline{OE} = V_{IH}}$
Input leakage current	ILI			10	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
V _{CC} current (active)	ICCA1	***************************************		20	mA	$\overline{CE} = V_{IL}; \overline{OE} = V_{IH}$
	ICCA2			50	mA	$f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}$
V _{CC} current (standby)	Iccs1			1	mA	CE = V _{IH}
	Iccs2			100	μA	$\overline{CE} = V_{CC}; V_{IN} = 0 V \text{ to } V_{CC}$

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD28C64-20		μPD28C64-25			
Parameter S	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read Operation							
Address to output delay	tACC		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	t _{CE}		200		250	ns	$\overline{OE} = V_{IL}$
OE or CE high to output float	tDF	0	60	0	80	ns	$\overline{CE} = V_{IL} \text{ or } \overline{OE} = V_{I}$
OE to output delay	toE	10	75	10	100	ns	$\overline{CE} = V_{IL}$
Output hold from address, OE or CE, whichever transition occurs first	^t он	0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$

AC Characteristics (cont) T_A = 0 to +70°C; V_{CC} = +5.0 V \pm 10%

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Write Operation						
Address hold time	^t ан	200			ns	
Address setup time	tAS	10			ns	
Write hold time	tсн	0			ns	
Write setup time	tcs	0			ns	
CE pulse width	tcw	150			ns	
OE high hold time	^t оен	10			ns	
OE high setup time	toes	10			ns	
Write cycle time	twc	10			ms	
WE pulse width	t _{WP}	150			ns	
WE high hold time	twph	50			ns	

27c




AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Write Operation						
Byte load cycle time	^t BLC	3		100	μs	
Data hold time	tDH	20			ns	
Data setup time	t _{DS}	100		• •	ns	
Data valid time	t _{DV}			300	ns	
Chip Erase Operation						
OE hold time	tCEH	t _{CH} + 3			μs	
CE hold time	tсн	5			μs	
CE setup time	tcs	500			ns	· ·
Data hold time	t _{DH}	100			ns	
Data setup time	t _{DS}	500			ns	
OE setup time	tOES	500			ns	
WE pulse width	twp	10			ms	-

Notes:

 See figure 1 for the output load. Input rise and fall times ≤ 20 ns; input pulse levels = 0.45 and 2.4 V; timing measurement reference levels = 0.8 and 2.0 V for both inputs and outputs.

Figure 1. Output Load



Read Cycles

Both \overline{CE} and \overline{OE} must both be at V_{IL} in order to read stored data. While the device is executing read cycles, bringing either of these inputs to V_{IH} will place the outputs in a state of high impedance. This two-line output control allows bus contention to be eliminated in the system application.

Byte Write Cycles

Low levels on \overline{CE} and \overline{WE} and a high level on \overline{OE} place the μ PD28C64 in write operation. Write address inputs are latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs later. The data inputs are latched by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs earlier. Once byte write operation has begun, the internal circuits assume all timing control. The byte being addressed is automatically erased and then programmed. The operation completes within the write cycle time (twc) of 10 ms.

Page Write Cycle

This option allows the μ PD28C64 to be completely programmed in a much shorter time than is required using byte write cycles. The loading of up to 32 bytes of data before internal write cycles program all of these bytes simultaneously allows the μ PD28C64 to be completely written in a maximum of 2.6 seconds. The page address is specified by the inputs A₅ through A₁₂; once set, this address cannot be changed during a page write cycle. Within the page, address inputs A₀ through A₄ can be used sequentially or in random order to specify individual bytes.

The beginning of a page write cycle is the same as a \overline{WE} -controlled byte write cycle. If the next falling edge of \overline{WE} occurs within a byte load cycle time of 100 μ s, the internal byte load register will be loaded with another byte of input data. This cycle can be repeated to load a

maximum of <u>32</u> bytes of data. At any point in the sequence, if \overline{WE} does not have a new falling edge within the byte load cycle time of 100 μ s, byte load operation will terminate and automatic erasing and programming operations will begin.

Chip Erase Cycles

All bytes of the μ PD28C64 can be erased simultaneously by making \overline{CE} and \overline{WE} fall to V_{IL} after \overline{OE} has been increased to V_{IHH} (15 V ±0.5). The address inputs are "don't care," but the data inputs must all be driven to V_{IH} before the chip erase cycle begins.

DATA Polling Feature

This feature supports system software by indicating the precise end of byte write and page write cycles. DATA polling can be used to reduce total programming time of the μ PD28C64 to a minimum value, which varies with the system environment.

While internal automatic write operation is in progress, any attempt to read data at the last externally supplied address location will result in inverted data on pin I/O_7 (for example, if write data = 1xxx xxxx, then read data = 0xxx xxxx). Once the write cycle is complete, a read cycle will result in true data being output on I/O_7 .

Write Protection Features

The μ PD28C64 provides three features to prevent invalid write cycles.


- Noise immunity, where write operation is inhibited when the WE pulse width is 20 ns or less.
- Supply voltage level detection, where write operation is inhibited when V_{CC} is 2.5 V or less.
- Write protection logic, where write operation is inhibited if OE is held low or CE or WE is held high during power on or off of the V_{CC} supply voltage.

µPD28C64



Timing Waveforms


Read Cycle





Timing Waveforms (cont)

WE-Controlled Write Cycle




NEC

Timing Waveforms (cont)

计设计分词 经结婚 化合物

CE-Controlled Write Cycle

and the second second second






µPD28C64

Timing Waveforms (cont)


Page Write Cycle





Timing Waveforms (cont)

Chip Erase Cycle





Description

The μ PD28C256 is a 262,144-bit electrically erasable and programmable read-only memory (EEPROM) organized as 32,768 x 8 bits and fabricated with an advanced CMOS process for high performance and low power consumption.

Operating from a single + 5-volt power supply, the μ PD28C256 provides DATA polling and toggle bit functions to indicate the precise end of write cycles. Additional features include software data protection, software chip erase, auto erase and programming, and 64-byte page write operation using automatic write timing and internal address and data latches.

The μ PD28C256 is available in standard 28-pin plastic DIP packaging.

Features

- □ Single + 5-volt power supply
- Fast access time of 200 ns (max)
- Software chip erase cycles
- Auto erase and programming at 10 ms (max)
- 64-byte page programming cycles
- End of write detection
 - DATA polling
 - Toggle bit
- Software data protection
- Low power dissipation
 - 50 mA max (active)
 - 100 µA max (standby)
- 10,000 erase/write cycles per byte
- Silicon signature included
- Advanced CMOS technology
- 28-pin plastic DIP packaging

Ordering Information

Part Number	Access Time (max)	Package
µPD28C256CZ-20	200 ns	28-pin plastic DIP
CZ-25	250 ns	•

Pin Configuration

28-Pin Plastic DIP

A ₁₄ [A ₁₂ [1	28 🛛 VCC 27 🖵 WE	
A7 [3	26 🗖 A ₁₃	
A ₆ [A ₅ [25 🛛 A8 24 🖵 A9	
A4 [A3 [16 99 17 83	23 A11 22 O OE	
A2 [- ⁸	21	
A ₀ E	10	19 🗖 1⁄07	
VO ₀ [VO ₁ [12	18	
I/O ₂ [GND [16 - 104 15 - 103	
	٦ <u></u>	<u> </u>	831H-6891A

Pin Identification

Function			
Address inputs			
Data inputs and outputs			
Chip enable			
Output enable			
Write enable			
Ground			
+ 5-volt power supply			
	Address inputs Data inputs and outputs Chip enable Output enable Write enable Ground		

NEC

Absolute Maximum Ratings

Supply voltage, V _{CC}	-0.6 to +7.0 V
Input voltage, V _{IN}	-0.6 to V _{CC} + 0.3 V
Input voltage (Ag)	–0.6 to + 13.5 V
Output voltage, V _{OUT}	–0.6 to +7.0 V
Operating temperature, T _{OPR}	-10 to +85°C
Storage temperature, T _{STG}	-65 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Мах	Unit
Supply voltage	Vcc	4.5	5.0	5.5	۷.
input voltage, high	VIH	2.0		V _{CC} + 0.3	v
Input voltage, low	VIL	- 0.3		0.8	٧
Operating temperature	TA	0		70	°C

Capacitance

 $T_A = 25^{\circ}C; f = 1 \text{ MHz}; V_{IN} \text{ and } V_{OUT} = 0 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	CI			12	pF
Output capacitance	Co			10	pF


Truth Table

Function	ĈĒ	ŌE	WE	Input/Output	lcc
Read	VIL	V _{IL}	VIH	Dout	Active
Standby and write inhibit	VIH	X	X	High-Z	Standby
Write	VIL	VIH	VIL	D _{IN}	Active
Write Inhibit	х	٧ _{IL}	X	· · · · ·	
	x	X	ViH	• •	

Notes:

(1) X can be either VIL or VIH.

Block Diagram



2

Parameter	Symbol	Min	Тур Мах	Unit	Test Conditions
Output voltage, high	V _{OH1}	2.4		· · · · · · · · · · · · · · · · · · ·	$I_{OH} = -400 \mu A$
	V _{OH2}	V _{CC} - 0.7		v	I _{OH} = -100 μA
Output voltage, low	VoL		0.45	V .	l _{OL} = 2.1 mA
Output leakage current	I _{LO}	-10	10	μA	V _{OUT} = 0V to V _{CC} ; CE or OE = V _{IH}
Input leakage current	 ارر	-10	10	μA	$V_{IN} = 0 V \text{ to } V_{CC}$
V _{CC} current (active)	ICCA1		20	mA	$\overline{CE} = V_{IL}; V_{IN} = V_{IH}$
	ICCA2		50	mA	$f = 5 \text{ MHz}; I_{OUT} = 0 \text{ mA}$
V _{CC} current (standby)	Iccs1		1	mA	CE = V _{IH}
	lccs2		100	μA	$\overline{CE} = V_{CC}; V_{IN} = 0 V \text{ to } V_{CC}$

AC Characteristics

 $T_A = 0 \text{ to } + 70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

		μPD28(C256-20	μPD28(C256-25		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Read Operation					·		
Address to output delay	tACC	· .	200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	t _{CE}		200		250	ns	$\overline{OE} = V_{IL}$
OE to output delay	toE	10	75	10	100	ns	$\overline{CE} = V_{IL}$
OE or CE high to output float	tDF	0	60	0	80	ns	$\overline{CE} = V_{IL} \text{ or } \overline{OE} = V_{IL}$
Output hold from address, OE or CE, whichever transition occurs first	^t он	0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$
Write Operation							
Write cycle time	twc	10		10		ms	
Address setup time	tAS	10		10		ns	
Address hold time	t _{AH}	200		200	·····	ns	
Write setup time	t _{CS}	0		0		ns	
Write hold time	t _{CH}	0		0		ns	
CE pulse width	tcw	150		150		ns	
OE high setup time	tOES	10		10		ns	
OE high hold time	tOEH	50		50		ns	
WE pulse width	t _{WP}	150		150		ns	
WE high pulse width	twpH	2		2		μs	
WE high hold time	^t WEH	9.9		9.9		ms	
CE high hold time	tCEH	9.9		9.9		ms	
Data setup time	tDS	100		100		ns	
Data hold time	t _{DH}	50		50		ns	········
Byte load cycle time	tBLC	3	100	3	100	μs	

27d




AC Characteristics (cont)

a a seconda de la companya de la com		μPD28C	256-20	μPD28	C256-25		
Parameter	Symbol	Min	Max	Min	Max	Unit	Test Conditions
Software Chip Erase Oper	ation						
CE setup time	tECS	500		500		ns	
WE pulse width	tewp	10		10		ms	
CE hold time	tECH	20		20		μs	

Notes:

 See figure 1 for the output load. Input rise and fall times ≤ 20 ns; input pulse levels = 0.45 and 2.4 V; timing measurement reference levels = 0.8 and 2.0 V for both inputs and outputs.

Figure 1. Output Load



Read Cycles

Both \overline{CE} and \overline{OE} must be at V_{IL} to enable stored data to be read. While the device is executing read cycles, bringing either of these inputs to V_{IH} will place the outputs in high impedance. This two-line output control allows bus contention to be eliminated in the system application.

Byte Write Cycles

Low levels on \overline{CE} and \overline{WE} and a high level on \overline{OE} place the μ PD28C256 in write operation. Write address inputs are latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs later. Data inputs are latched by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs earlier. Once byte write operation has begun, the internal circuits assume all timing control and the byte being addressed is automatically erased and then programmed within the write cycle time (t_{WC}) of 10 ms.

Page Write Cycles

This option allows the μ PD28C256 to be completely programmed in a much shorter time than is required by byte write cycles. Page write cycles can program up to 64 bytes simultaneously, enabling the μ PD28C256 to be completely written within a maximum of 5.2 seconds. The page address is specified by the inputs A₆ through A₁₄; once set, this address cannot be changed. Within the page, address inputs A₀ through A₅ can be used sequentially or in random order to specify individual bytes.

The beginning of a page write cycle is the same as a \overline{WE} -controlled byte write cycle. If the next falling edge of \overline{WE} occurs within a byte load cycle time of 100 μ s, the internal byte register will be loaded with another byte of input data. This cycle can be repeated to load a maximum of 64 bytes of data. At any point in the sequence, if \overline{WE} does not have a new falling edge within the cycle time of 100 μ s, byte loading will terminate and automatic erasing and programming operations will begin.

DATA Polling Feature

This feature supports system software by indicating the precise end of byte write and page write cycles. DATA polling can be used to reduce total programming time of the μ PD28C256 to a minimum value, which varies with the system environment.

While internal automatic write operation is in progress, any attempt to read data at the last externally supplied address location will result in inverted data on pin I/O_7 (for example, if write data = 1xxx xxxx, then read data = 0xxx xxxx). Once the write cycle is complete, a read cycle will result in true data being output on I/O_7 .

Toggle Bit Feature


The feature provides another method for indicating the end of write cycles. During the internal automatic write operation, I/O_6 will toggle from 0 to 1 and back on successive attempts to read data. When the write cycle is complete, the toggling stops; a read cycle results in true data being output on I/O_6 (figure 2).

Hardware Data Protection

The μ PD28C256 provides three features to prevent invalid write cycles:

- Noise immunity, where write operation is inhibited when the WE pulse width is 20 ns or less.
- Supply voltage level detection, where write operation is inhibited when V_{CC} is 2.5 V or less.
- Write protection logic, where write operation is inhibited if OE is held low or OE or WE is held high during power on or off of the V_{CC} supply voltage.





Apple Constraint State Constraint Sta

n. 1

6

Software Data Protection

Additional protection of data is available using software control. Standard, unprotected write cycles are illustrated in the timing waveforms. Additional software-controlled protection is enabled or reset with two special sequences of write cycles. To enable software data protection, or to execute additional write cycles after the μ PD28C256 is in a protected state, use the address and data sequence shown in table 1. All three byte write cycles must be issued in sequence and must meet the timing illustrated in figure 3.

Table 1.	Sequence to	Enable	Software	Data
	Protection			

Address Input (Hex)	Write Data (Hex)
5 5 5 5 H	AAH
2 A A A H	55H
5555H	АОН

Under software protection, no write cycles will be executed unless preceded by the above sequence. The protection circuit is nonvolatile and continues to protect the data during power-down and power-up.




Figure 3. Sequence to Initiate or Continue Software Data Protection

27d





To disable software protection for ease in testing or reprogramming of the μ PD28C256, the byte reset sequence shown in table 2 must be issued. The timing is illustrated in figure 4.

At the end of this sequence, and after a minimum delay of t_{WC} to reset the nonvolatile protection circuit, the μ PD28C256 is in an unprotected state. Any standard write cycle can be executed as desired. In this state, the hardware features provide all data protection.

Table 2.	Sequence to Disable Software Data
	Protection

Address input (Hex)	Write Data (Hex)
5 5 5 5 H	AAH
2 A A A H	55H
5555H	80H
5 5 5 5 H	ААН
2 A A A H	55H
5 5 5 5 H	20H






Software Chip Erase Feature

All bytes of the μ PD28C256 can be erased simultaneously by making \overline{CE} and then \overline{WE} fall to V_{IL} using the address and data sequence shown in table 3. The required timing is illustrated in figure 5.

Table 3. Sequence to Set Up Software Chip Erase Erase

Address input (Hex)	Write Data (Hex)
5 5 5 5 H	AAH
2 A A A H	55H
5 5 5 5 H	80H
5 5 5 5 H	AAH
2 A A A H	55H
5 5 5 5 H	10H

Figure 5. Sequence for Software Chip Erase




27d



Timing Waveforms


Read Cycle





Timing Waveforms (cont)








Timing Waveforms (cont)








µPD28C256

Timing Waveforms (cont)

Page Write Cycle



13



and the second second

~

AAB ARA^A (A. 1997). A set A set of the A set of the A set of the A set of the A set of the set

ĩ



ECL RAMs 10K Interface

100K Interface

25

26

27

EEPROMs

ECL RAMs



Package Drawings



Section 28 Application Notes

App Note 00.02	Momony Systems	000
App Note 90-03	Memory Systems Overview	28a
App Note 54	µPD42505 Line Buffer for Communications Systems	28b
App Note 55	µPD42101/42102 High- Speed Line Buffers	28c
App Note 57	μPD42101/42102/42505 High-Speed Line Buffers	28d
App Note 58	Interlaced to Noninterlaced Scan Conversion Using the μPD42101 High-Speed Line Buffer	28e
App Note 56	µPD42601 Silicon File	28f
App Note 90-06	Silicon File System Architecture	28g
App Note 90-02	High-Performance Memory Systems	28h
App Note 50	Battery Backup Circuits for SRAMs	2 8i
App Note 90-04	Battery Backup Using NEC's Supercaps	28j





Introduction

The objective of a memory system is to match the operating speed of a processor with the rate of information transfer. A CPU is usually about a thousand times faster than the average access time of a memory system, and the high cost of implementing a system with enough speed to accommodate this performance gap would be out of reach. To be able to meet cost and performance goals, a multilevel or hierarchical system encompassing a mix of memory devices must be implemented.

In most of these systems, the top level will have the highest performance and lowest level the slowest. Alternatively, the highest level is usually the most expensive and has the smallest density and the lowest level is the least expensive and has the highest density. Hierarchies are typically structured so that devices at level *i* are higher than those at level i + 1. If C_i, T_i, and S_i, respectively, are the cost per byte, the average access time, and the total memory size at level *i*, then the following relationships normally would hold between level *i* and i + 1:

 $C_i > C_i + 1$, $T_i < T_i + 1$, and $S_i < S_i + 1$ for $i \ge 1$

Memory hierarchy can be classified into primary and secondary devices, depending on access times. In a typical hierarchy, the top level may consist of fast static RAMs with access times of less than 35 ns. These devices have been produced in x1, x4 and x8 organizations, and in some cases need a very low current to retain data during power failures. The next level is classified as main memory and consists of dynamic RAMs with access times between 80 and 120 ns. Secondary memory may consist of several levels of rotating drum or fixed-head magnetic disks with average times taken from the sum of rotational latency and transfer time, most likely a few milliseconds for blocks or sectors of between 1 and 4 Kbytes. Their capacity is in the Mbyte range and reflect a price equaling a few hundredths of a cent per bit. These devices are usually connected to the primary memory on a shared bus. Finally, the lowest level consists of removable magnetic tape for offline storage in a data archive.

A performance gap traditionally has existed between primary and secondary memories. The magnetic bubbles and charge-coupled devices developed to fill this gap did not find wide acceptance in most memory system applications, and contemporary designs are now using low-power, solid-state devices such as NEC's µPD42601 silicon file.

The goal of a system designer is to optimize the memory hierarchy so that system performance approaches that of the highest level of memory and cost approaches the cost of the cheapest memory. Performance depends on a number of interrelated factors, including program behavior with respect to memory references, access time and memory size of each level, granularity of information transfer (size of the data field or block), and management policies. One other important factor is the design of the processor-memory interconnection network.

Hierarchical performance can be measured by *effective access time* from the processor to the lowest level of the hierarchy, i.e., the sum of individual average access times of each of the memory levels. Effective access time generally includes the wait time caused by memory conflicts at a particular level, as well as delays in the switching network between one level and the next. The degree of conflict is usually a function of the number of processors, the number of memory modules, and the interconnection network between the processors and memory modules.

Connections between hierarchical levels are characterized by their transfer rates, or bandwidth, i.e., the number of bits per second that can be accessed. For example, if a memory system has a cycle time of 500 ns and is able to access 32 bits (4 bytes) per cycle, its bandwidth is 64 Mbits (8 Mbytes). To increase bandwidth, a designer might choose to reduce the cycle time, increase word size of the memory, or access the memory modules in parallel. Each would have a different impact on system architecture and cost.

Although the best possible design depends on workload and the available technology, there is no one formula for creating an optimal generic design. When considering a traditional von Neumann architecture, a single memory module of conventional design can access no more than one word during each clock cycle. With this fundamental constraint, the designer must rely on technological advances to be able to improve computer system performance.

NEC

HIERARCHICAL CLASSIFICATIONS

High-Speed Static RAMs at Level 1

Although the highest hierarchical level contains memory capable of matching the cycle time of the CPU, capacity of these devices typically will be determined by the cost and performance goals of the system. Static RAM traditionally has been used in this level because of its performance capabilities and ease of use. An SRAM is basically a stable dc flip-flop requiring no clocks or refreshing, which means its storage element retains data as power is applied. Fast access times, a parallel address structure, and the absence of strict timing requirements have made these devices very attractive in cache and small system designs.

SRAMs have been developed with technologies such as Bipolar, CMOS and BiCMOS, resulting in a number of products with different access times and organizations. Some of the most common configurations are 32K x 8, 64K x 4 and 256K x 1, 1M x 1 and 256K x 4, as reflected in NEC's μ PD43256A, μ PD43254, μ PD46251, μ PD431001 and μ PD431004 devices, respectively. In the small system market, where low cost rather than high performance is the primary objective, byte-wide SRAMs with access times similar to DRAMs or EPROMs are required. Alternatively, cache memory design requires very fast access time, high density, and x1 or x4 organizations with high performance and advanced SRAM

Some SRAMs have the ability to retain data when system power has failed or is shut down. In this case, the SRAM is usually designated as a low-power device (-LL version) whose data retention current can be as low as 10 μ A and whose backup power is supplied by a battery backup circuit. This feature is attractive in small laptop systems and in instrumentation applications where low power is a primary concern.

The byte-wide SRAM such as NEC's 32K x 8-bit μ PD43256A has access times in the range of 85 to 150 ns, 28-pin DIP packaging (600 mil wide), and access time compatibility with EPROMs (figure 1). However, a 600-mil device requires a substantial amount of board space (figure 1), and thus the part is also offered in a 28-pin plastic miniflat package for higher density, surface-mounted printed circuit board applications (figure 2).

A x1 SRAM is often used for large, high-speed memory circuits where fast access time and high-density chip layouts are required. Having only one data bit per SRAM chip reduces the pin count and allows use of an

Figure 1. 28-Pin Plastic DIP (600 mil)

		28 🛛 VCC	
	A12 2	27 D WE	
And the second second	A7 [] 3	26 P A13	1.
and the second second	A6 🗖 4	25 🗖 A ₈	
	A5 🗖 5	24 🏳 Ag	
		23 A11	
1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		22 D DE	
1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	A2 8	21 A10	
	, 같님, 물		
		20 🗖 C S	
	A0 [] 10	19 1 I/O ₈	
Sec. A sec.	VO1 [11	18 107	
	1/O2 [12	17 1/06	
	1/O3 🗖 13	16 UVO5	
		15 1/04	
		· · · · · · · · · · · · · · · · · · ·	831H-6258A


Figure 2. 28-Pin Plastic Miniflat (450 mil)

A14 C 1	0 28	D:Vcc		
A12 2	27			
A7 [] 3	26	A13		
A6 🗖 4	. 25			
A5 🗖 5	24			
A4 🗖 6	23	A11		
A3 [7	22			
A2 [] 8	21	A10		
A1 [] 9	20			
	0 19		1.1	
	1 18	□ 1/07		
1/02 1	2 17	□ 1/O ₆		
1/O3 🗖 1	3 16	□ 1/O ₅		
	4 15	□ <i>1</i> /04		
· · · · ·				83RD-7334

18- or 22-pin package that significantly reduces board space. High-speed static RAMs are available in x1, x4, and x8 configurations with access times ranging from 15 to 80 ns. A typical application for these devices is as data and address tag memories in cache subsystems whose access times must equal processor access times.

One advantage of using an SRAM is its ability to interface to a memory bus. The μ PD43256A, for example, has 15 address lines, 8 common input/output signals, an output enable (\overline{OE}) pin, a write enable (\overline{WE}) pin, and power and ground pins (figure 3). A chip select (\overline{CS}) pin controls operation of the device. When \overline{CS} is high, the device is in standby and power consumption is greatly reduced. A designer can minimize total power supply current by enabling only the accessed devices in standby.

Figure 3. Block Diagram of µPD43256A



The \overline{OE} pin controls the three-state output drivers during a read cycle and can only be active when \overline{CS} is asserted. Write cycles are controlled by \overline{WE} . When \overline{CS} and \overline{WE} are asserted low, data on the common I/O pins is written into the memory cells and the output data drivers are disabled to prevent a possible bus fight.

The separation of the chip select function into two components, OE and CE, has several timing implications. The access times from chip select (tACS) and address valid (t_{AA}) are the same in the μ PD43256A, 85 ns, but typically an SRAM design requires that the address be decoded before the chip can be selected. This decoding function requires an additional delay, making the effective address time the sum of the worst case propagation delay of the address decoder (74LS138) and the chip select address access time (t_{ACS}). Alternatively, since the output enable time (t_{OE}) of 40 ns is less than the access time, the effective access time can be optimized by concurrently accessing the SRAM with a valid address and controlling the OE pin with a read signal and the output of the address decoder. The disadvantage of this scheme is that the CS pin is always asserted, causing the SRAM to always be active. For circuits with only a few SRAM devices, the power considerations are not important. In cases where a lot of SRAMs are being used, power requirements may necessitate that \overline{CS} be asserted to control the active and standby current.

Dynamic RAMs at Level 2

Data in an SRAM cell will remain valid as long as power is applied to the chip, because data is stored as a 1 or 0 in a flip-flop circuit consisting of four or six transistors. This approach allows for simplified operation, although the relatively large memory cell requires a large die. A dynamic RAM, on the other hand, stores data in the charge on a capacitor rather than in a flip-flop, thereby reducing the area required for each cell. And since die size has a direct bearing on the cost of a chip, a denser DRAM circuit will have a lower cost per bit.

Using a capacitor to store memory data means that more complex circuitry is required, as well as sophisticated techniques to sense the charge on the storage capacitor. Because of leakage current, a method of periodically refreshing the charge on the capacitor is

28a



also required. Since DRAMs are traditionally used in large systems where tens or hundreds of memory chips are needed, the more complex interface circuitry can be absorbed into the cost of the memory circuit.

In a hierarchy, DRAMs are used in the larger, slower main level. It is this level that degrades effective access time and system performance. When the smaller cache does not have the data requested by the processor, the cache executes a replacement cycle to read the data from main memory and fetch it for the processor. Because the access time of main memory is in the range of 80 to 120 ns, the CPU must go into a wait state while the data is being read. In fact, high performance 20 to 33 MHz microprocessors require at least one wait state to access a DRAM circuit, requiring in the top level of the hierarchy a high performance cache able to match CPU cycle time. DRAM performance can be enhanced with a number of circuit design techniques, as well as with a number of on-chip operating features that help to optimize bandwidth. Most contemporary 1M DRAMs are manufactured with extended features such as fast-page cycles that allow several locations within a row of memory to be accessed without repeating the row address, thereby reducing cycle time (figure 4). DRAMs designed with a nibble mode are able to read four successive bits by simply pulsing the CAS control signal, because column addresses are incremented internally (figure 5). Static-column DRAMs use static circuitry to decode the column addresses, reducing cycle time by allowing column accesses to be executed the same as in static RAMs (figure 6).





Figure 4. Fast-Page Early Write Cycle

NEC

Figure 5. Nibble Mode Read Cycle




5

Application Note 90-03



Figure 6. Static-Column Read Cycle




The architecture of the interface between the CPU and main memory is another important factor in determining system performance. Pipelined and interleaved architectures that can access the device in parallel operations can also enhance bandwidth, but require another level of complexity and cost in the CPUmemory interface.

In main memory design, the most efficient DRAM configuration is the x1 DRAM because its organization minimizes the number of pins on the chip (figure 7). Main memory circuits may have hundreds of memory chips on a printed circuit board, and since the address, data and control signals are connected to every chip, the memory section of the board is layed out in a very dense array. In fact, one of the most important parts of the DRAM design is the printed circuit layout. This array requires a memory chip with minimal pins and package size, making the x1 the most efficient. Also, with the high number of memory chips for each circuit, the cost of the circuit is high compared to other system boards and requires a higher system reliability standard.



Figure 7. Block Diagram of 1 Meg DRAM



An error correction and detection technique is typically used to enhance reliability. Most ERCC algorithms can detect two-bit errors and correct single-bit errors, allowing a single memory chip to fail without causing the system to malfunction. If the circuit uses a x4 organization and a single chip failure occurred, the ERCC circuit could not correct the multibit failure, reducing system reliability. Also, a x4 DRAM has more pins, a larger package size, and higher costs, increasing the size and cost of the memory array.

The wider organization does have one advantage for systems that require the number of memory chips to be limited because of layout area or cost. One x4 chip can replace four x1 devices in applications where density is not a factor. A typical application for the x4 organization is in computer graphics where memory size is constrained by screen resolution and the 4:1 increase in bandwidth is required to refresh the screen.

Some disadvantages of using DRAMs involve their complex interface circuitry and dynamic nature. DRAMs are arranged in a rectangular array, in which the cells are connected in a matrix of rows and columns. To be able to reduce the number of address pins, the address field is multiplexed into a row address field and a column address field (figure 8). A row address is first presented to the memory and the row address strobe (RAS) control signal is asserted, beginning the memory cycle and latching the row address. The row address decoding circuit selects the appropriate row of cells (512 cells in the case of a 1M DRAM) and the column address is multiplexed onto the address pins.

7

28a



Figure 8. RAS /CAS Address Multiplexer Circuit





Figure 9. RAS /CAS Address Timing



The column address strobe (\overline{CAS}) is then asserted to latch the column address and enable the output drivers. The column address decoder selects one of the memory cells in the selected row and the data is read and sent to the output circuits. Once the data has been accessed, the \overline{RAS} and \overline{CAS} signals are de-asserted and remain inactive for a specified precharge time so that the circuits can recover from the previous access. Thus, the increase in cycle time over access time equals the precharge time.


DRAMs with an access time of 80 ns typically have a cycle time of 160 ns. Although multiplexing provides some substantial system benefits in terms of minimizing the number of pins and reducing package size, the

address timing is complicated and requires more interface circuitry (figure 9). Row and column addresses are both multiplexed, presenting a rather tight window during which the individual events must occur. Row and column addresses both have setup and hold times with respect to \overrightarrow{RAS} and \overrightarrow{CAS} , and if these specifications aren't met, the read or write cycle could fail. Therefore, the designer must consider the complex requirements very carefully, eliminating any timing skews, control or address line noise, and power supply noise. The dynamic nature of a DRAM means that data is stored in the charge of a capacitor, causing the charge to leak over time and the data to be lost. To prevent data loss, the DRAM must be periodically accessed to guarantee that the charge will remain in memory. This operation is called a refresh cycle and for a 1M DRAM, all 512 rows have to be refreshed every 8 ms. This requires the DRAM interface circuit to access each row in the memory by means of either a read, write, or refresh cycle every 15.6 μ s. Failure to execute a refresh cycle in the specified interval will cause the cell to leak off the charge, resulting in data errors. A refresh cycle consists of using a row address to access the appropriate row and executing a RAS cycle to refresh all the cells in that row. No CAS or column address is required.

DRAMs specify several refresh cycles: RAS-only refreshing in which an external counter drives the address on the address pins; CAS before RAS refreshing in which an internal address counter is used; and hidden refreshing which is executed during a normal refresh cycle. For all refresh cycles, an external timer is required to signal the control circuit to initiate the cycle. Memory control circuitry must also have to arbitrate between an active refresh request and active memory cycle, ensuring that the refresh interval is not exceeded.

An important system design consideration is the standardization of pinouts and package size so that the circuit can be upgraded with the next generation of higher density chips (figures 10, 11, 12, 13). It is also advantageous to design a circuit with options that allow the density of the memory board to be upgraded, saving the expense of developing a new board with each new generation. For example, in the past, a memory board could be designed to easily accommodate both 64K x 1 and 256K x 1 DRAMs, both of which were packaged in a 16-pin plastic DIP. The only difference was that most 64K memory chips had one pin designated as a *no connection*. To accommodate the 256K x 1 device, the extra address line A₈ was added to the circuit to allow operation with both devices.

Figure 10. Typical 256K x 1 DRAM Pin Configuration



28a



8 NC

10 NC

12 A1

14 A3

20 A 8

83IH-7063A

NC 9 m


Ao 11 -

A2 13

-----16 A4

A5 17 -n 18 A₆

A7 19



10

Figure 13. Typical 256K x 4 DRAM Pin Configuration

20-Pin Plastic DIP	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
26/20-Pin Plastic SOJ	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
20-Pin Plastic ZIP	
$\begin{array}{c} \overrightarrow{OE} & 1 & \overrightarrow{11} & 2 & \overrightarrow{CAS} \\ \overrightarrow{VO_3} & 3 & \overrightarrow{11} & 4 & \overrightarrow{VO_4} \\ \overrightarrow{GND} & 5 & \overrightarrow{11} & 4 & \overrightarrow{VO_4} \\ \overrightarrow{VO_2} & 7 & \overrightarrow{11} & 6 & \overrightarrow{VO_1} \\ \overrightarrow{VO_2} & 7 & \overrightarrow{11} & 8 & \overrightarrow{WE} \\ \overrightarrow{RAS} & 9 & \overrightarrow{11} & 10 & A9 \\ \overrightarrow{A_0} & 11 & \overrightarrow{11} & 12 & A1 \\ \overrightarrow{VCC} & 15 & \overrightarrow{11} & 14 & A3 \\ \overrightarrow{VCC} & 15 & \overrightarrow{11} & 16 & A4 \\ \overrightarrow{A_5} & 17 & \overrightarrow{12} & 21 & A8 \\ \overrightarrow{A_7} & 19 & \overrightarrow{12} & 20 & A8 \end{array}$	
l	83IH7064A

Designing the system to use either memory size also affects the multiplexing and address decoding logic. Compatibility between 256K and 1M DRAMs is more difficult because the number of pins increases from 16 to 18 pins to accommodate the additional A_9 address. The current 1M and future 4M DRAMs have the same number of pins, with the additional A_{10} address line designated for pin 4 on the DIP package, pin 5 on the SOJ, and pin 10 on the ZIP. The trend in DRAM packaging is evolving from predominantly DIP packages in the 256K era to surface-mounted SOJs and high-density ZIPs in the 1M and 4M eras.

The size of the package is another concern the designer must address when choosing 1M and 4M DRAMs. The transition from 256K to 1M DRAMs saw a change from the 16-pin packages to 18-pin packages. The 1M to 4M evolution represents a crossover generation in SOJ package width-from 300 to 350 mils. NEC's SOJ-packaged 1M µPD421000 has a specified width of 300 mils, but because of the larger die needed to implement the 4M DRAM, a width with an additional 50 mils is required for the initial 4M SOJ package. The 1M and 4M ZIP packages remain the same size, while the 4M DIP is 100 mils larger than the 300-mil DIP for the 1M DRAM. Because the surface-mounted SOJ package is projected to be the dominant package type in the future, some manufacturers may market compatible 300-mil packages for the 1M and 4M devices, but the trend will be toward even larger package sizes. For example, packages for the 16M DRAMs are likely to be 400-mil SOJs and 475-mil ZIPs, while the DIP package eventually will be phased out.


The typical development cycle of a DRAM includes a second generation of 4M DRAMs, scaled in size to optimize access time and die size. This scaled or shrink version will allow the die of a 4M DRAM to be mounted in a 300-mil SOJ package that is compatible with the SOJ package of a 1M DRAM. Also, the shrink version of the 4M DRAM will provide a very fast access time of 60 ns.


The trend in DRAM technology has seen a quadrupling in capacity about every two to four years, a result of fewer features and estimates that the 64M DRAM could use $0.35 \,\mu$ m technology. One major concern with very high density memory chips is test time. The widely used GALPAT standard has a test complexity of $4n^2 +$ 4n for an *n*-bit RAM and needs about 162 days to test a 4M RAM chip with a cycle time of 200 ns, which is unacceptable in today's manufacturing environment.


To reduce this test time, NEC has built into its μ PD421000 1M DRAM a test function that reorganizes the 1M x 1-bit part into a 256K x 4-bit configuration (figure 14). The 1M test mode is enabled by applying a super voltage (V_{CC} + 3 volts) to pin 4 on the 1M DIP package (figure 15). While this super voltage is being applied, the internal configuration is changed to a 4-bit width intended to be used in a testing environment rather than in a circuit environment. Pin 4 should be regarded as a no connection, and as long as standard TTL voltage levels are connected to this pin, the 1M DRAM will remain in its normal operating state.



Figure 14. Internal Test Circuit Block Diagram








The same test strategy is implemented for the 4M DRAM, except that pin 4 on the DIP package becomes the new A₁₀ address line and the test mode is initialized with logic functions rather than a super voltage. The 4M test mode will be initialized when the WE and CAS signals are active before the RAS signal is asserted, similar to a CAS before RAS refresh cycle, except that WE is asserted at the same time as the CAS signal (figure 16). The memory designer must ensure that the memory control logic does not execute WE and the CAS before RAS cycle during normal operation, which would cause the device to be configured into a 4-bit organization and errors to occur. The test issue is a major concern for future DRAM products. The 16M DRAM may have a built-in test circuit that can execute simple test programs and detect on-chip failure, but at this time no standard 16M test procedure has been defined.

Pseudostatic RAMs

The advantage of using a static RAM is its simple interface circuit and its static nature, which means it doesn't have to be periodically refreshed to retain data. Alternatively, a dynamic RAM provides greater density and a lower cost per bit. One approach that tries to provide the best attributes of both devices is the *pseudostatic RAM*, a chip that uses dynamic storage cells but contains all refresh logic on-chip so that it is able to function similarly to a static RAM. NEC's μ PD428128 is a 128K x 8-bit pseudostatic RAM that offers a system designer a byte-wide RAM with the density and simple interface of a 1M DRAM (figure 17).







가 있는 것 같아요. 가지 가지 않는 것 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. - 가지 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. - 가지 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. - 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. - 같아요. 가지 않는 것 같아요. 가지 않는 것 같아요. 아니는 것 같아요. 가지 않는 것 같아요. 같아요.






Figure 17. Block Diagram of Pseudostatic RAM

햐

28a

Pseudostatic RAM are nearly, but not quite, as easy to use as fully static RAMs. Because pseudostatic RAMs must execute internal refresh cycles periodically, there is a potential for a conflict between an external access request and an internal cycle. The μ PD428128 uses two types of refresh cycles, pulse and self-refresh, each of which requires an extra RFSH function pin. In pulse refresh operation, the RFSH signal is asserted during a read or write cycle, allowing refreshing to occur during a valid memory cycle. NEC's other pseudostatic RAM, the 32K x 8-bit μ PD42832 (now obsolete), was packaged in a 28-pin plastic DIP and did not have a separate RFSH pin. As a result, external pulse and self-refresh operations were controlled by the \overline{CE} and $\overline{OE}/RFSH$ signals.

The μ PD428128, on the other hand, is packaged in a 32-pin package and has separate RFSH (pin 1), \overline{CE} (pin 22), \overline{OE} (pin 24), and \overline{CS} (pin 30) signals. Similar to its counterpart in the 32K x 8-bit μ PD42832, the \overline{CE} pin can control external or \overline{CE} -controlled refresh cycles, but only the separate RFSH signal can control pulse refreshing. Also, self-refresh cycles are generated by the RFSH signal and feature a very low 200 μ A self-refresh current. Therefore, the pseudostatic RAM, with its lower cost per bit, simplified interface circuit, and low self-refresh current fills a cost and performance niche between the higher priced SRAM and the more complex DRAM.

NONVOLATILE MEMORIES


Unlike SRAMs and DRAMs, which lose data as soon as power is removed from the device, nonvolatile memories have the capability to store data indefinitely, even when power has been removed. Although these devices have slower access times and are not usually part of the high performance memory hierarchy, they are able to store data for functions involving communications, CRTs, keyboards, and other peripheral circuits. In today's system development environment, the designer can choose from erasable programmable read-only memories or one-time programmable EPROMs, electrically programmable ROMs (EEPROMs), and maskprogrammable ROMs, each of which has a different effect on product development and manufacturing in terms of functionality, compatibility and cost.

EPROMs

EPROMs offer the system designer a nonvolatile memory source and also the ability to erase and program. EPROMs are programmed by an instrument called a PROM programmer and then inserted into an applications system. EPROMs retain their data for years without power, and can be erased by shining an ultraviolet light into the window in the top of the IC package. The EPROM can then be reprogrammed any number of times. Programming requires a special programming voltage (VPP) which is typically 12 to 25 volts, depending on the type of device. The programmer interfaces to the EPROM, supplying the control signals, address, data and VPP for each address and follows an algorithm that programs and verifies the data being written into the device. Early EPROM designs required a 25 volt programming voltage, which was reduced in succeeding generations to 21 volts and then to 12.5 volts.

EPROMs are used to storing a local program for system initiation, baud rate and data formats for CRT terminals and character translation for keyboards. Such applications require the EPROM to interface directly to the CPU's local bus, which may be 8, 16 or 32 bits. For this reason, most EPROMs are configured as a byte-wide (8-bit) device, requiring a relatively large, 600-mil package and pinout. EPROMs are primarily intended to be used in the circuit development phase and replaced with less costly one-time programmable devices such as OTP EPROMs and mask-programmable ROMs in the production phase. This requires compatible package sizes and pin assignments across the family of nonvolatile devices. To accommodate this compatibility issue. nonvolatile devices use a standard byte-wide format for package size and pin assignments (figure 18). If the designer designs a circuit to upgrade from an EPROM of one size to an EPROM of the next size, the required jumper options need to be implemented to reconfigure the circuit to the next highest density.

Figure 18. EPROM/ROM Pinout Compatibility



EEPROMs


One disadvantage of the EPROM is that it cannot be programmed while it is in a circuit. The EEPROM solves that problem by providing a write function that can be used while the EEPROM is still in the circuit. The microprocessor can write to the EEPROM just as if it were a RAM and continue with other operations during the long write cycle time. NEC's 8K x 8-bit μ PD28C64 EEPROM includes a feature called DATA polling to indicate when a write cycle is complete (figure 19). If the EEPROM is read while an internal write cycle is in progress, the EEPROM returns the complement of the last data written. Thus, the system software can determine when the write cycle is complete by reading the location last written and comparing it to the data being written. The EEPROM can accomplish this because it includes on-chip latches and an automatic "erase before write" function.

Application Note 90-03






网络小鼠小科 医病毒结核的 计数据分子 建苯甲酸 前一种有些变形的



The microprocessor can execute other instructions and periodically poll the EEPROM to determine if the write cycle is complete. The μ D28C64 also includes protection against accidental write cycles at power down (figure 20). For a write cycle to occur, WE and CE must be asserted low and OE must be high. It is unlikely that this combination would occur during power transitions. Additional write protection is provided by a noise immunity filter that inhibits write operation when the WE pulse is 20 ns or less, and when the power supply voltage level is detected to be 2.5 volts or less.


The μ PD28C64 optimizes the write cycle with a feature that speeds effective access time when writing a series of 32 bytes simultaneously (figure 20). The 8K x 8-bit device is compatible with the byte-wide pin assignment standard and is pin-compatible with the 8K x 8-bit EPROM and SRAM. While the 8K x 8-bit device is targeted at the larger capacity EEPROM applications, several small devices provide a low-cost solution for low-end systems. The μ PD28C04 is such a device and is orgnanized as 256 x 8 bits and provides the same write and protection features as the μ PD28C64.

Figure 20. Error Write Protection









Mask-Programmable ROMs

The ability to erase an EPROM is an important feature, especially during the product development phase when the EPROM code is frequently changed. When the product enters its manufacturing stage and the program code becomes fixed, the extra cost due to the special package with a transparent lid is difficult to justify. Mask-programmable ROMs, which are programmed during the manufacture of the chip itself, are less expensive. NEC produces mask-programmable ROMs and will also manufacture the custom mask required for the device. There is a charge and lead time required for producing the mask, but for high-volume applications, the mask can be amortized with a cost savings compared to the standard EPROM. Typically, the mask-programmable ROM is compatible with the byte-wide standard used in EPROM devices for feature and package compatibility.

One of the disadvantages of the mask-programmable ROM is that if a bug is found in the code, the mask has to be replaced at a large cost. A one-time programmable (OTP) EPROM fills the gap between the standard EPROM in cost and functionality because this product can be programmed like a standard EPROM, but cannot be erased. Since it doesn't have the special EPROM package with transparent lid, the cost is less than an EPROM but higher than a mask-programmable ROM. The mask charge and lead time is eliminated and the parts can be inventoried in their unprogrammed state and programmed just prior to final assembly. Waste caused by program changes is thus minimized, and only one part type is purchased for any number of different programs.

Silicon File

In the past, there has existed a technology gap between the faster primary and the slower secondary memories (figure 22). Average access time of secondary devices, most often magnetic disks and drums, is 1000 to 10,000 times slower than that of primary devices. Electronic disks such as charge-coupled devices and magnetic

19

28a

120 µA

120 µA

bubble memories have not proved cost-effective in closing the technology gap and thus have had little impact on system design.

Standard semiconductor memory in the secondary level is able to bridge this gap, and of the various alternatives, battery backed-up static RAM and EPROM/EEPROM technologies historically have been used in solid-state nonvolatile systems. Typically they have been restricted to low-capacity applications, since the high cost of static RAMs prohibits using them either as replacements for magnetic media or in applications where the operating environment makes rotating media too unreliable.

NEC's μ PD42601 silicon file, a device with higher performance, higher capacity, and lower power requirements is also able to bridge this performance gap. The silicon file is based on DRAM technology and provides the capacity and reliability of a standard DRAM, but also features a way to retain data by means of batteries when power is shut off. Although reliability and ruggedness are important attributes of solid-state memories, the silicon file also offers advantages such as lighter weight, higher I/O bandwidth, and simpler interfacing.

The silicon file is an economical mass storage device specifically designed to replace magnetic media in silicon disk, solid-state recording, and system backup applications. It is based on the trench cell technology of NEC's 1M DRAMs and implements the same read and write cycles (figure 23), but optimizes system bandwidth with a page cycle that repeatedly pulses CAS while maintaining RAS low (figure 24). The silicon file must also periodically execute standard RAS-only and CAS before RAS refresh cycles to refresh its cells within a specified interval of 32 ms, which is four times slower than a 1M DRAM.

An important feature of the silicon file is its ability to retain data while being powered by a backup battery. This is accomplished by means of a self-refresh cycle that can be used in applications requiring a low data retention or self-refresh current. The RFSH control signal goes low while the RAS signal is clocked at a relatively slow rate (t_{RCF}). Since data loss is caused by leakage, and leakage current is a function of temperature, t_{RCF} is specified at three temperature ratings: 50° C, 60°C, and 70°C. Each rating has a corresponding refresh current (directly proportional to the refresh rate) which is required to maintain data (table 2).

Frequency and Temperature			
Туре	Temperature	RAS Clock	Maximum Current
µPD42601-60L	0 to 50°C	50 KHz	30 µA
	0 to 60°C	100 KHz	60 µA

200 KHz

200 KHz

Table 2. Self-Refresh Current Versus Clock


0 to 70°C

0 to 70°C

µPD42601-60


Self-refresh cycles are intended to be used when power to the silicon file's memory array is shut down for an extended amount of time. In this case, the system backup circuit is required to provide to the memory array a backup supply voltage between 4.5 and 5.5 volts while pulsing RAS at the given $t_{\rm RCF}$ frequency and driving RFSH low. As long as the circuit can maintain these operating conditions, the silicon file will retain data.





NEC


Figure 23. Silicon File Read Cycle



28a



Figure 24. Silicon File Page Read Cycle





Introduction

The current trend in storage devices is toward larger, faster, better-performing products. There is a complementary trend toward the development of storage devices designed for specific purposes. The video buffer is an example of a dedicated device. Line buffers, field (frame) buffers for TV and broadcast equipment, and graphics buffers for computers are examples of video storage devices. Table 1 shows some of NEC's dedicated video buffers.

Table 1. Video Buffers

Function	Product	Storage Configuration	Serial Cycle Time	Application in Video/Optical Systems	
Line buffers	µPD42505	5048 x 8	50 or 75 ns	Line storage in facsimile machines, copiers, and scanners	
	µPD41101/µPD42101	910 × 8	34 or 69 ns	Double-speed scan conversion for NTSC TV, luma/chroma separation	
	µPD41102/µPD42102	1135 x 8	28 or 56 ns	Double-speed scan conversion for PAL TV, luma/chroma separation	
Field buffer	μPD42270	263 x 910 x 4	60 ns	Image field storage	
Dual-port graphics buffers	μPD41264	64K x 4/256 x 4	40 or 60 ns	High-speed drawing device	
	µPD42274/µPD42273	256K x 4/512 x 4	30 or 40 ns		
Triple-port graphics buffer	µPD42232	32K x 8/256K x 1/128 x 8	40 or 60 ns	High-speed drawing/image processing device	
Bidirectional data buffer	µPD42532	32K x 8	100 ns	Data transfer rate conversion	

This application note introduces the μ PD42505, a highspeed serial access device with the same general interface specifications as those of the μ PD41101. The μ PD42505 was developed specifically for office automation equipment that handles a large amount of data in each horizontal line, equipment such as G3 and G4 digital facsimile machines, high-performance copiers, and image scanners.


There has been a great deal of technical progress toward higher quality and performance in the development of this image-processing equipment. For example, there are already advances in image quality using two-dimensional filtering, image contraction and expansion, and high-speed video signal transfer. The μ PD42505 achieves optimal processing with a storage array of 5048 x 8 bits, and by use of an internal algorithm to read out data in the order in which it was input. The fast cycle time of 50 ns allows the μ PD42505 to perform various types of image processing. Figure 1 shows a typical application for the μ PD42505 using a digital copier as an example.

A digital copier mainly consists of a reader and a printer section. The image reflected from the original document placed in the scanner section is input to an image sensor (e.g., a CCD or contact-type image sensor) and photoelectrically converted to a digital signal. The digital signal is then input to the image processing section for image quality improvement and processing. The electronic image signal processed in the reader block is sent to the printer block, converted to light in the laser modulation section, developed, fixed, and printed out. If a communication facility is added to this copier, it can function as a facsimile machine.

Digital copiers and facsimile machines configured in this way can use dedicated video buffers in the image processing or transmission section.








Uses for the µPD42505

The following discussion describes the types of applications for which the μ PD42505 was developed: frequency (speed) conversion, a data delay line for one horizontal scanning line, and buffering for data transfer operations in a simple configuration with simple control.

Consider the need for a device that asynchronously converts the read and write speed for frequency conversion, e.g., a serial access device used for image contraction or expansion, with a word length of one to two horizontal lines. The buffer must be written to and read from asynchronously and at different rates. High speed is also a requirement. Figure 2 illustrates a frequency conversion application.

Figure 2. Frequency Conversion







Another application might require a data delay line with a delay length of one to two lines. This type of buffer could be used for image quality improvement in two-dimensional filtering, especially for filtering in the vertical direction, because it could be written to and read from simultaneously in synchronization with a single clock signal. Figure 3 illustrates two-dimensional filtering.

A third application is a buffer for data transfer operations. This application requires a device large enough to store the amount of data handled, with the capability to read and write asynchronously, simultaneously, and at different speeds. An output such as a flag to indicate the amount of data in the storage array might also be required. Figure 4 illustrates buffering for data transfer.

Figure 3. Two-Dimensional Filtering








These applications typically require a double-buffer configuration using high-speed SRAMs for data storage in bits, as shown in figure 5.

In the first phase, data is written to the first SRAM while data in the second SRAM is read simultaneously, alternating operations between the two SRAMs. However, this operation requires components such as read and write address counters, a multiplexer to switch address signals according to the read and write state of each device, a multiplexer to switch write data input and read data output, and a sophisticated controller to control the SRAMs and the other components. The μ PD42505, by performing some of these functions itself, considerably simplifies these applications.

Figure 5. Typical System Using High-Speed SRAMs



Features of the μ PD42505

The μ PD42505 is a 5048-word x 8-bit high-speed serial access device that uses 1.5- μ m CMOS processing and dual-port storage cell circuits allowing simultaneous, asynchronous read and write cycles at different speeds. An internal algorithm makes an external address signal unnecessary.

Read and write operations are fully and independently controlled by their own set of control signals. The storage array length of 5048 words meets the size required to sample one line of JIS A3-size paper on the shorter side (297 mm) with a sampling rate of 16 dots/mm (400 dots/in). On the longer side (418 mm), the sampling rate is 12 dots/mm (300 dots/in). The μ PD42505 can easily process document data for each line. The configuration of 8 bits to 1 word corresponds to the number of bits for one sampling point, which allows the device to process natural-looking images.

The μ PD42505 can be used in video applications that require high-speed processing because of its minimum simultaneous write/read cycle time of 50 ns and maximum access time of 40 ns. For example, the cycle time of 50 ns is fast enough to digitally process an NTSC or PAL composite video signal at a sampling rate of four times the color subcarrier frequency (4f_{SC}).

The μ PD42505 is particularly suitable for use as a digital delay line with a delay length of up to 5048 cycles in one-cycle steps. The device is mounted in a 300-mil, 24-pin plastic slim DIP. The 300-mil width allows high-density mounting.

µPD42505 Pinout

Pins 1 through 12 control read operation (D_{OUT0} - D_{OUT7} , RSTR, RE, and RCK) and the GND pin. Pins 13 through 24 control write operation (D_{IN0} - D_{IN7} , RSTW, WE, and WCK) and the power supply (V_{CC}).

RSTW and RSTR are control signal inputs that reset the internal read and write address pointers to starting address 0. These pins are useful for initializing the chip after power-on or for returning the address to 0.

Figure 6.	μ ΡD42505	Pin	Configuration
-----------	------------------	-----	---------------

Douto [Douto] Douto [Douto] RE [RSTR] GND [RCK] Douto [Douto] Douto [Douto [Douto [Douto [4 5 <u>9</u> 7 9 10 11	24 DIN0 23 DIN1 22 DIN2 21 DIN3 20 WE 19 RSTW 18 VCC 17 DWCK 16 DIN4 15 DIN5 14 DIN6 13 DIN7	
			83-004023A
a de la serie d			1
		1.116	
2			

WE and \overline{RE} are control signals that enable (low) or disable (high) write and read operation. When \overline{WE} is high, write operation is disabled and the write address stops at the current value. When \overline{RE} is high, read operation is disabled, the read address stops at the current value, and the output goes to high impedance. WE and \overline{RE} may be input at any time, but they are latched in each cycle at the rising edge of WCK or RCK, respectively.

WCK and RCK are the write and read system clock inputs. One write or read cycle is executed in synchronization with each WCK or RCK input when \overline{WE} or \overline{RE} is low. The write or read address is incremented internally in single steps and wraps around automatically from 5047 to 0.

 D_{IN0} - D_{IN7} are the write data input pins. Write data is clocked into the chip at the rising edge at the end of the WCK cycle. D_{OUT0} - D_{OUT7} are the read data output pins. Read data is output when the access time has elapsed from the rising edge at the beginning of the RCK cycle.

ا کا ایک در این میکند. به در این میکند با در این میکند در این ایک در این میکند. ایک ایک میکند این ایک ایک در ایک در ایک میکند 643 میکند. ایک در ایک ایک در ای

Read and Write Timing

Input a low-level signal to \overrightarrow{RSTW} (for writing) or \overrightarrow{RSTR} (for reading) to satisfy the setup and hold times measured from the rising edge at the beginning of the WCK or RCK cycle. This returns the cycle to starting address 0. Figure 7 shows read and write timing for the μ PD42505.

As the figure shows, the RSTW or RSTR signal can end in one write or read cycle or can be repeated for successive write or read cycles. Repeating the reset cycle holds the address at 0. The address is incremented to address 1 only in a cycle when RSTW or RSTR is set high at the rising edge of the WCK (RCK) cycle. For write reset, the write data clocked in the last reset cycle is written to address 0. For read reset, the data in address 0 is output continuously. After the reset, write or read operation continues as the address is incremented by 1 for each cycle in synchronization with its appropriate clock. When the internal address reaches 5,047 (i.e., when write or read cycles are executed 5,048 times), the address returns to address 0 and the write or read operation starts over at that point.

Speed Conversion. Independently controlling the read and write operations of the μ PD42505 allows you to perform speed conversion. For example, when the read and write addresses are initialized by RSTW and RSTR, data is written in synchronization with WCK and the write data is written to the chip from device address 0. Data written can be read out from address 0. In this case, the reset signal input timing and the clock signal speed (cycle time) can be independently controlled for read and write operation. The μ PD42505 can be used for speed (frequency or time axis) conversion by outputting the data previously input with an arbitrary drive frequency and time at a different drive frequency and time.

Digital Delay Line. To use the μ PD42505 as a digital delay line, input the same clock to WCK and RCK and reset the read and write cycles in parallel. Written data is read out after 5,048 cycles to provide a 5,048-cycle digital delay line.

There are three ways to control the delay length:

- By controlling the WE and RE signals
- By inputting RSTW and RSTR at different times (the delay length is determined by the offset between the signals)
- By changing the reset signal interval when RSTW and RSTR are concurrently controlled (the delay length is determined by the reset signal input interval)





Figure 7. Read and Write Timing



The delay length can be changed in one-cycle steps by controlling \overline{WE} and \overline{RE} . When \overline{WE} and \overline{RE} are high, write and read operation is disabled. The write and read addresses remain where they were when the operations were disabled, regardless of WCK and RCK.

When RSTW and RSTR are used to control the delay length, the data written at address 0 when RSTW is input is read out from address 0 when RSTR is next input. The offset between RSTW and RSTR determines the delay length. In the third method, changing the reset signal input interval, the same signal is used for WCK and RCK so that RSTW and RSTR are controlled together. The data, written after a reset signal, is read out after the next reset signal in the order it was written. This interval determines the delay length. For example, if the reset signal is input every 4,800 cycles, the delay length is 4,800 cycles. Figure 8 shows the timing for this method.








Functional Blocks

The write data input from pins D_{IN0} - D_{IN7} goes through the D_{IN} buffer and is serially written to either a static cell in an 8-byte configuration, or a dynamic cell in a 5,040-byte configuration, one byte (8 bits) at a time, in synchronization with WCK. The data read out from these cells is serially output from the D_{OUT} pins through the sense amplifier and the D_{OUT} buffer, one byte at a time, in synchronization with RCK. The read and write control circuits control these operations.

Figure 9. µPD42505 Block Diagram



7



Storage Cells

The μ PD42505 uses dual-port storage cells to allow read and write cycles to be executed asynchronously and at different speeds. Figure 10 shows a circuit diagram of a static dual-port storage cell, and figure 11 shows a dynamic dual-port storage cell.

In the static cell, read and write data are input as a differential signal so that it can operate at a higher speed. The circuit size is larger because it requires more components.





Figure 10. Static Dual-Port Storage Cell

Figure 11. Dynamic Dual-Port Storage Cell



The dynamic cell has only one bit line for read operation and one for write operation. It requires a longer data sense phase, reducing the speed. However, it can be configured with fewer components.

Both types of cells are used in the μ PD42505 to exploit the advantages of each. Other than initializing the internal address pointer to the starting address with the reset signal, the μ PD42505 is configured so that the internal address is incremented one bit at a time and data is serially accessed. After a reset operation (immediately changing the addressing sequence), a static dual-port storage cell that can operate at higher speed is accessed. Simultaneously or subsequently, a dynamic cell is used as a pipeline, allowing both types of cells to be accessed at high speed.

Pipeline operation refers to an instance where the word line (row) to be selected next is set to the selected level in advance, so that it can be written or read at high speed in the time required to select a column in dynamic static-column mode.

Shift registers are used as read and write column and row selectors to enable the sequential selection of write or read addresses in pipeline processing.

Applications


Signal processing technology aims toward higher quality in the development of digital copiers and facsimile machines. As examples, consider image quality improvement processing such as the adaptive bilevel control technique, which produces a stable and accurate binarization regardless of the original document type, and the two-dimensional equalizing filter, which corrects fading in photoelectric signal conversion. The μ PD42505 fits easily into these processes. It can also reduce system size and cost.

Two-Dimensional Filter

In handling an image with half-tones, e.g., a photograph, there is some deterioration in the image quality, such as thin lines and small characters fading out; fading is usually caused by the lens or photoelectric signal conversion system in a CCD sensor. A twodimensional filter is very effective in enhancing contours where contrast changes sharply and in reducing the fading problems. Figure 12 shows a contour enhancement circuit.



Figure 12. Contour Enhancement Circuit



In this example, the video input is handled as a 4-bit signal so that a circuit with a delay length equal to two scanning lines can be configured with a single μ PD42505. Adding adders or subtractors and multipliers to the μ PD42505 completes the contour enhancement configuration.

The video signal of the n+1th line (delayed by one scanning line) is input to $D_{IN0}-D_{IN3}$ and output from $D_{OUT0}-D_{OUT3}$ as the nth line. Applying this output directly to $D_{IN4}-D_{IN7}$ delays the video signal another scanning line before it is output from $D_{OUT4}-D_{OUT7}$ as the n-1th line. There is a delay of one scanning line between the signal input to $D_{IN0}-D_{IN3}$ and the signal output from $D_{OUT0}-D_{OUT3}$, and a delay of another scanning line between the signal input to $D_{IN0}-D_{IN3}$ and the signal output from $D_{OUT0}-D_{OUT3}$, and a delay of another scanning line between the signal input to $D_{IN4}-D_{IN7}$ and the signal output from $D_{OUT4}-D_{OUT7}$. Processing these signals in the adders and multipliers provides

contour enhancement in the vertical direction. You can control the delay length by controlling the reset signals (RSTW and RSTR) and the clock signals (WCK and RCK) in common, and by controlling the reset signal input interval.


The delay length of one scanning line is used in various applications for two-dimensional data processing. The μ PD42505 can also be used in applications such as VTR jitter compensation (time axis variation) caused by the variance in head drum rotation rate or the expansion or shrinkage of the tape, applications requiring variable-length delay lines to contract or expand a video image in the horizontal direction, applications involving the synchronization of two or more digital signal inputs, and as a line buffer in data transfer operations between devices using different data transfer rates.

28b

Application Note 54



Figure 13. µPD42505 5048 x 8 Line Buffer





Introduction

The μ PD41101 and μ PD41102 are high-speed serial access line buffers organized as 910 words x 8 bits and as 1135 words x 8 bits, respectively. An algorithm that enables data to be read out in the order in which it was input makes these devices suitable for use as data delay lines or for converting data transfer rates, e.g., as buffer storage used for data transfer between devices with different data processing rates.

The μ PD41101 can process an NTSC composite video signal (the TV system used in Japan and North America) that has been previously digitized. The fast access times of the device allow a sampling frequency of four times the color signal subcarrier frequency (where f_{SC} = 3.58 MHz and 4f_{SC} = 14.32 MHz) for each scanning line to be used. This means that 910 addresses are required for each scanning line when sampling at 4f_{SC}.

The μ PD41102 can process a PAL composite video signal (the TV system used in European countries other than France) that has been previously digitized. This device also uses a sampling frequency of four times the color signal subcarrier frequency (where f_{SC} = 4.43 MHz and 4f_{SC} = 17.72 MHz) for each scanning line, which means that 1135 addresses are required for each scanning line when sampling at 4f_{SC}.

Figure 1 shows the pin configuration for these devices. The D_{IN0} - D_{IN7} , \overline{RSTW} , \overline{WE} , and WCK pins control write operation, while D_{OUT0} - D_{OUT7} , \overline{RSTR} , \overline{RE} , and RCK control read operation. The pins are organized to operate asynchronously and at different speeds simultaneously. A built-in serial address generator automatically generates read and write addresses so that an address need not be supplied externally.

High-Speed Operation

Write and Read Operation

Write and read cycles are executed identically. One address of data (8 bits) is written or read in one cycle in synchronization with WCK or RCK when WE or RE is low. The write or read address is incremented by 1 at the falling edge of each write or read clock. Write data must satisfy setup and hold times as measured from the rising edge of WCK.

Figure 1. Pin Configuration

	24 DIN0	
DOUT1 🗖 2	23 🗖 DIN1	
DOUT2 2 3	22 DIN2	
Роитз 🗖 4	21 🔁 DIN3	
RE [] 5	20 🗋 WE	
RSTR 🗖 6	19 🗖 RSTW	
GND 🗖 7	18 🛛 VCC	
RCK 🗖 8	17 🗋 wск	
DOUT4 🗋 9	16 🗋 DIN4	
DOUT5 🗖 10	15 🗖 DIN5	
Роит6 🗖 11	14 DIN6	
DOUT7 🗖 12	13 🗋 DIN7	
		83-005222

The RSTW and RSTR reset signals initialize the write and read address pointers to 0. A reset signal must be input to satisfy the setup and hold times as measured from the rising edge of WCK or RCK. Once the address is initialized, a write or read cycle is executed in synchronization with its respective clock and the pointer is incremented by 1. In the μ PD41101, the pointer returns to 0 after address 909. In the μ PD41102, the pointer returns to 0 after address 1134.

When $\overline{\text{WE}}$ is high, write operation is disabled and the line address is held regardless of the status of WCK. When $\overline{\text{RE}}$ is high, read operation is disabled, the output goes to high impedance, and the line address is held regardless of the status of RCK.


Functional Blocks


The write data from D_{IN0} - D_{IN7} goes through an input buffer and is serially written to either a static cell in an 8-byte configuration, or a dynamic cell in an 1136-byte configuration, one byte (8 bits) at a time, in synchronization with WCK. The data read from these cells is serially output from the D_{OUT} pins through a sense amplifier and the output buffer, one byte at a time, in synchronization with RCK. The read and write circuits control these operations.

WCK, \overline{WE} , and \overline{RSTW} are input to the write control circuit. RCK, \overline{RE} , and \overline{RSTR} are input to the read control circuit. These segments are composed of simple gate circuits (figure 2).

Application Note 55







Storage Cells

The μ PD41101 and μ PD41102 use dual-port storage cells to execute read and write cycles asynchronously and at different speeds (figures 3 and 4).

Static Cell Organization. In the static cell, two pairs of transfer gates (one pair each for read and write operation) are connected to the flip-flop in the middle. The other end is connected to a pair of bit lines for read operation (RD, \overline{RD}), and another pair for write operation (WD, \overline{WD}). One word line each for RW and WW are connected to the transfer gate pins.

When the word line for a write cycle (WW) goes to the selected level, and write data is applied to the pair of bit lines (WD, \overline{WD}) of the selected column, a write cycle is executed on the cell where the row (word line) and column (bit line) intersect.

A read cycle is executed independently. When the word line goes to the selected level (RW), data is transferred to the bit line pair (RD, \overline{RD}) through a transfer gate. Data is selected by the column signal and read externally. Data in the storage cell at the intersection of the selected row and column is also read.

Read and write data are input as a differential signal so that the static dual-port cell can operate at a higher speed. The circuit size is larger because it requires more components.

Dynamic Cell Organization. Each dynamic array in the μ PD41101 and μ PD41102 consists of two subarrays with 71 rows apiece. Each row of the subarray consists of 8 (number of bits) x 8 addresses (bytes). Each row of each subarray therefore has 8 subword lines. Figure 5 shows the organization of a dynamic array.

Figure 3. Dual-Port Static Storage Cell







Figure 4. Dual-Port Dynamic Storage Cell









The dynamic cell has only one bit line for each read (\overline{RD}) and write (WD) operation, one word line for each read (RW) and write (WW) operation, three transistors, and one capacitor. Although the longer data sense phase reduces its speed, a dynamic cell can be configured with fewer components and used for high-density integration.

In a write cycle, write data input through the bit line (WD) is guided through a transfer gate made conductive by the word line (WW). The gate charges or discharges the storage capacitor.

In a read cycle, the transistor with the gate connected to one end of the storage capacitor is turned on or off depending on whether or not the capacitor is charged. Data is transferred to the bit line (\overline{RD}) through the transfer gate, made conductive by the word line (RW), and then read externally. Word and bit lines for each operation are independent of each other so that read and write cycles can be executed asynchronously.

Data Transfer

The μ PD41101 and μ PD41102 are configured so that the internal address is incremented one bit at a time and data is accessed serially. After a reset signal initializes the device, a static cell that can operate at higher speed is accessed. Simultaneously or later, a dynamic cell is used as a pipeline, allowing access to both types of cells at high speed.

Stored information is defined by the state of the storage capacitor. When the word line for the write cycle goes to a selected level, the write transfer gate of each storage cell connected to the word line becomes conductive, and the data (electrical level) given to the bit line is rewritten to the capacitor connected to the end of the transfer gate. The precharge level of the write bit line (typically a high level) is rewritten to the storage cells on the selected word line, other than the one to which the column signal applies data, thereby destroying data stored there.



The μ PD41101 and μ PD41102 prevent this destruction of data by using a main word line and a subword line. The subword line is driven by the ANDed signals of the main word line and the write column. The transfer gate of each cell corresponding to each address is connected to a subword line. Therefore, the write word line of the storage cells at the selected row and column address is the only one which goes to a high level, preventing the destruction of data in other cells on the same write line.

Address Selection

A dynamic storage array consists of subarrays 1 and 2, each of which is 568 (71 \times 8) bytes. A column selector and a row selector circuit are provided for independent read and write operation for each subarray.

The first step of address selection involves the accessing of an 8-byte static cell immediately after a reset cycle. The address selector moves to the first row of the subarray, and subarray 1 is accessed from left to right, one byte at a time. When 8 bytes of subarray 1 have been accessed, the address selector moves to the first row of subarray 2, also accessed from left to right, one byte at a time. When 8 bytes of subarray 2 have been accessed, the address selector alternately selects 8 bytes from addresses in both subarrays, so that rows are selected from the higher row to the lower row.

When the number of access cycles to the static cell array (8 addresses) and the dynamic cell array reaches 910 (for the μ PD41101) or 1135 (for the μ PD41102), the pointer moves to address 0 of the static array.

This method of sequential address selection increases the access speed of the dynamic cell by selecting row addresses in the pipeline method. Pipeline operation occurs when the word line (row) to be selected next is set to the selected level in advance so that it can be written or read at high speed, i.e., in the time required to select one column in static-column mode.

After a reset cycle, when 8 bytes of the static cell are being accessed, the first row of subarray 1, which is accessed next, is set to the selected level in advance. When the selected address moves to the first row of subarray 1 (after 8 bytes of static storage are accessed), a read or write cycle can be executed at high speed for that row. The first row of subarray 1 can be accessed at high speed even after the static array is selected. This process continues with the first row of subarray 2, the second row of subarray 1, and so on.

While the static cell is being accessed immediately after a reset cycle, the address on the dynamic cell is held on the first column and row of subarray 1. The dynamic array is not accessed at this time. Pipeline operation is performed independently for write and read cycles by the row and column selectors for each subarray.

Shift registers are used as read and write column and row selectors for the sequential selection of write or read addresses and pipeline processing. Shift registers are provided for each column and row, and each node level is set in advance so that when reset, each shift register outputs a high signal for the first column or row and a low signal for other columns or rows.

The column selector (shift register) is driven by WCK or RCK and the address is incremented by 1 for each clock cycle, i.e., the node that outputs a high signal changes in synchronization with the clock, and the column selector changes with it.

The row selector (shift register) is related to pipeline control and is driven by the pulse generated when the column address selector moves from subarray 1 to subarray 2 or vice versa. The row selector is incremented by one row address after the change from one subarray to another.

Each shift register used as a column or row selector is configured as a ring counter so that when the last column or row is reached, it automatically returns to the first column or row.

Applications

For the most part, the applications described below pertain to noninterlaced digital TV. The descriptions apply to NTSC systems, unless otherwise specified.

Comb Filter

A composite TV signal (output of a TV tuner) is the sum of the luminance (Y) and chrominance (R-Y, B-Y) color signals. The Y, R-Y, and B-Y signals must be separated, and the R, G, and B signals input to the picture tube generated from them.

A comb filter with line buffers derives the color or luminance signal by cancelling it from the composite signal, using the correlation between neighboring lines. This filtering fully separates the color and luminance signals, especially when there is a strong correlation between lines, to produce a clear picture.

If the signals are not well separated, the color signal may interfere with the luminance signal and cause dot crawl. The luminance signal may also interfere with the color signal and cause cross-color. This interference degrades the picture quality, especially where color or luminance changes sharply. Figure 6 shows a typical comb filter using line correlation. This example compares target line B with neighboring lines A and C. Two μ PD41101s are used as 910-bit delay lines. The color signal (C = R-Y, B-Y) is separated by subtracting the data of the upper and lower lines (A + C) from the target line data (B) and filtering the separated signal through the 3.58-MHz bandpass filter. The luminance signal is the result of subtracting the separate color signal from the original data (B). See the description of the "Variable-Length Delay Line" application for information on controlling a delay line of 910 bits or less.


Double-Speed Scan Conversion

The current NTSC and PAL TV systems use interlaced scanning to eliminate the flickering caused by field transition. Scanning is performed every two lines,


Figure 6. Interline Y/C Separation with a Comb Filter

reducing the pixel density and doubling the field frequency (number of fields-per-second), as illustrated in figure 7.

In interlaced scanning in the NTSC system, a complete frame consists of two fields of 262.5 scanning lines each. The field frequency is 60 Hz, i.e., the sum of 30 first fields-per-second and 30 second fields-persecond. In the PAL system, a complete frame is comprised of two fields of 312.5 scanning lines each. The field frequency is 50 Hz, the sum of 25 first fields-per-second and 25 second fields-per-second. In both cases, interlaced scanning reduces the flicker in motion scenes caused by field transition. The pixel density in the vertical direction is also reduced, diminishing the level of detail.









The μ PD41101 or μ PD41102 can be used to convert interlaced scanning to noninterlaced scanning. Doubling the pixel density (number of scanning lines) in the vertical direction without changing the field frequency produces clear and precise images (figure 8). In interlaced scanning, the first field of solid lines and the second field of broken lines are scanned alternately at 30 fields-per-second (25 fields-per-second in PAL). In noninterlaced scanning, the number of scanning lines per field is doubled, and 60 fields-per-second are scanned (50 fields-per-second in PAL).

In noninterlaced scanning, the data of the skipped line is created using the buffer. It is read at twice the sampling frequency of interlaced scanning (8 f_{SC} if the interlaced sampling rate is 4 f_{SC}). Noninterlaced scanning scans two lines in the time that one line is scanned in interlaced scanning. The horizontal frequency of the CRT must also be doubled for noninterlaced scanning.

Figure 8. Interlaced and Noninterlaced Scanning

The data of the skipped line can be created

- Using the data of the previous line (reading out the same data twice)
- Using the average value of the lines before and after the skipped line
- Using data that is one-field-old (the data for 262 lines before for NTSC, or 312 lines before for PAL)

In the first option, one μ PD41101 (or one μ PD41102 for PAL) is used for one input signal. The data is written at 4 f_{SC} and read out at 8 f_{SC}. Reading starts when data is written to half of the line (455 bytes). The same data is read twice (910 bytes x 2) at 8 f_{SC}. Data read in the latter half is used as interpolated data (figure 9).

In the second method, one μ PD41101 delays the data of one line, and two μ PD41101s convert the current data and the interpolated data for double-speed scanning.






Figure 9. Using the Previous Line as Interpolated Data



The two μ PD41101s used for scan conversion are written at 4 f_{SC} and read at 8 f_{SC}. The RE signal is controlled to first read the μ PD41101 to which the current line data is written, and then read the μ PD41101 to which the interpolated data is written (figure 10).

In the last option, as in the previous one, one buffer delays the data for one field and two other μ PD41101s perform scan conversion. The control sequence is the same as described in the second method. Using data from a line of the previous field produces a clear image, especially in a still scene (figure 11).








Figure 11. Using a Line from the Previous Field



Dropout Compensation


Dropout compensation cancels the noise in a VTR picture reproduction. If a line contains noise, the portion of the previous line in the same position as the noise is reproduced instead, eliminating the noise from the reproduced image (figure 12).

Figure 12. Example of Dropout Compensation



Video data from a tape normally is written to the μ PD41101, delayed for one scanning line (910 bits), and then used as image data to a TV system. The noise-detection circuit senses noise in the video signal. When data containing noise is input to the μ PD41101, the input is switched to the data already in the buffer so that the previous data line is written again. Data containing the noise is not output to the TV system (figure 13).


Figure 13. Dropout Compensation Circuit




The μ PD41101 can also be used as a 910-bit (one scanning line) delay. If the write data fed back by switching is delayed, the delay length must be reduced to compensate for it. For example, if switching causes two bits of delay, the delay length must be adjusted to 908 bits.

Jitter Compensation [Time Base Correction]

In a VTR, variation in head drum rotation speed or tape contraction or expansion can cause jitter in the reproduced image. The image can be reproduced clearly when jitter is adjusted and the image is reproduced with accurate clocks (figure 14).







The video signal input from the tape is written to the μ PD41101 with a clock that can be accurately slaved to the time axis variation of the input video signal. Video data with the same time axis is reproduced by reading data using the synchronized read clock as a reference. If a jitter compensation circuit is configured so that the device to which the data is written, or from which it is read, is selected from among two or more devices by the RE or WE signal, the circuit can have a delay length of two or more lines.

Variable-Length Delay Line

The μ PD41101, driven at 8 f_{SC}, can be used as a variable-length delay line with a delay length of 10 to 910 bits (12 to 1135 bits for the μ PD41102). Driven at 4 f_{SC}, it can produce a delay of 5 to 910 bits (6 to 1135 bits for the μ PD41102). If an analog-to-digital (A/D) and a digital-to-analog (D/A) converter are connected to the input and output sides, respectively, it can also be used as an analog signal delay line (figure 15).





When reading data at a certain address, the μ PD41101 requires 300 ns + 0.5 write cycles (maximum) to read data once the write cycle is complete. For example, when the μ PD41101 operates on a 34-ns clock, the minimum delay length is (300 + 34/2)/34 = 9.3, or 10 cycles. When the μ PD41102 operates on a 28-ns clock, the minimum delay length is (300 + 28/2)/28 = 11.2, or 12 cycles. The maximum delay length of the μ PD41101 is 910 cycles and 1135 cycles for the μ PD41102.


Delay length can be controlled by

- Controlling the reset input interval
- Inputting the write and read reset signals at different times (the delay length is determined by the offset between the inputs)
- Controlling the WE and RE signals

In the first method, the same signal is used for WCK and RCK. RSTW and RSTR are controlled together. Data written after a reset signal is read after the next reset interval. If the reset signal is input every 900 cycles, the delay length is 900 bits. This option produces a delay length determined by the reset interval to control the delay length (figure 16).

In the second method, using the write and read reset signals, data written from address 0 by the $\overrightarrow{\text{RSTW}}$ signal is read out from address 0 when the next $\overrightarrow{\text{RSTR}}$ signal is input. The delay length is determined by the offset between the write reset signal and the next read reset signal input (figure 17).





NEC




Figure 17. Controlling Delay Length with RSTW and RSTR

In the third method, using the \overline{WE} and \overline{RE} signals, write or read operation is disabled when \overline{WE} or \overline{RE} is high; the interval pointer remains at the address where operation is disabled, regardless of the status of WCK or RCK. The delay length can be controlled in onecycle units by controlling \overline{WE} and \overline{RE} . After the reset interval, read data is delayed by 910 cycles (1135 cycles for the μ PD41102) from the write data (figure 18).

Time Axis Conversion

You can use the μ PD41101 for time axis conversion by changing the write clock frequency (WCK) and the read clock frequency (RCK). One application for time axis conversion involves image contraction or expansion in the horizontal direction. The image contracts if the read clock frequency is higher than the write clock frequency, and it expands if WCK is higher than RCK (figure 19).

Figure 18. Controlling Delay Length with \overline{WE} and \overline{RE} in the μ PD41101





Figure 19. Time Access Conversion Application



Digital Signal Input Synchronization

When performing timeshared data processing in an electronic telephone exchanger or in a star-configured local area network, the phase between input streams may be offset because of differences between the terminal and the central line exchange module. The μ PD41101 can be used to correct the phase offset (figure 20).

Inputs 1 to n are serial data input streams. However, the frame heads (flags indicating the beginning of the data) of each input stream are not synchronized.

The solution requires controlling write operation for each stream. When a frame head is detected, the write address is reset to 0. A clock extracted from each input can be used as the clock for that write cycle. When data is written to all μ PD41101s, the read address is reset to 0 by inputting RSTR with appropriate timing. All data streams then can be read out in the same phase by reading all μ PD41101s simultaneously, even if the input streams are not synchronized.

The serial-to-parallel and parallel-to-serial conversion circuits shown in figure 20 may be used only when serial data is handled at each input and output.




Figure 20. Digital Signal Input Synchronization

28c



General Application

The μ PD41101 and μ PD41102 are suitable for use as buffer storage in data transfer operations between devices of different speeds. Because they use dynamic circuits, the maximum hold time for storage cell data is 1 ms. To hold data longer than 1 ms, you must rewrite it to the same address within 1 ms (figure 21).

The read and write addresses must coincide when rewriting data. If the feedback data is not delayed by a multiplexer, input the RSTW and RSTR signals simultaneously so that the output data of address n is fed

back to the input as it is, and then written again to address n.

If the feedback data is delayed, adjust the input timing of RSTW and RSTR, depending on the delay (number of cycles) of the feedback data. RSTR must be advanced according to the feedback data delay.

In either case, WCK and RCK must be the same. To read the data written to an address after the write cycle for that address is complete, 300 ns + one-half write cycle is required.







Figure 22. µPD41101/µPD41102 High-Speed Line Buffer










Introduction

The need for storage devices to provide delay and speed conversion in a variety of computer, telecommunication, and consumer applications has led to NEC's development of several new high-speed line buffers. The synchronous or asynchronous operation of these devices allows them to be used as elastic storage to synchronize data flow between two asynchronous parts of a system, e.g., between communication and microcomputer chips.

In graphics systems, line storage devices can act as high-speed source and destination registers during raster operations. In television and VCR products, the 1K x 8 buffers provide the raster line storage required for luminance and chrominance separation and noninterlaced scan conversion. The larger 5K x 8 devices are perfectly suited for facsimile and printer applications because they can store a line of information or a page of text at high speed.

This application note describes NEC's μ PD41101, μ PD41102 and μ PD42505, three functionally equivalent buffers with different capacities and speeds. Each device has independent, 1-byte write and read ports with separate write and read clocks. High-speed performance is achieved by means of unique circuitry rather than a submicron process. Fast access times



The µPD42101 and µPD42102 exactly replace the µPD41101 and µPD41102.



and low cost are possible because of specialized dynamic circuit designs using the best of MOS technology (figures 1 and 2).

Features

The μ PD41101, μ PD41102, and μ PD42505 are identical except in organization and cycle times (table 1). The following discussion applies to the three devices collectively, unless noted otherwise.

Serial Addressing. Addresses are generated automatically by an internal address counter and need not be supplied externally. The clocks provided by the WCK and RCK signals increment the respective write and read address counters, enabling data to be read out in the order in which it was input.

Wraparound Addresses. The internal address pointers are implemented as ring counters; they return to address 0 after the last byte in a line has been accessed.

Asynchronous Operation. Separate write and read clocks, coupled with their respective enable inputs, allow for independent write and read operation.

Reset Function. The RSTW and RSTR pins reset the internal pointers to address 0. Resetting of the read pointer can be initiated after "n" write cycles to provide an adjustable delay line of "n" cycles.

High-Speed Address Selection. By interleaving the internal storage arrays and using a novel pipelining technique for high-speed address selection, the devices achieve very fast access times. The μ PD41102-3, for example, has a specified minimum cycle time of 28 ns.

Large Capacity. All devices are 1-byte wide. Their line lengths vary as shown in table 1. The μ PD42505 is configured as 5048 by 8 bits to store a page of information.

Table 1. Configurations and Cycle Times

Part Number	Organization	Cycle Times
μPD41101	910 x 8 bits	34 or 69 ns
μPD41102	1135 x 8 bits	28, 34, or 56 ns
μPD42505	5048 x 8 bits	50 or 75 ns

Functional Description

Historically, line buffers were designed with shift registers that suffered from fall-through delay as data tumbled down the stack. With NEC's new generation of buffers, which provide independent write and read clocks for asynchronous writing and reading, the write data requires a delay of at least 10 or 11 cycles before appearing at the output. The minimum line delay (specified in the individual data sheets for each device) is not a problem in most applications because the required delay is usually longer than the specified minimum delay.

In synchronous operation, where write and read cycles are controlled together (and write and read addresses coincide), the internal logic causes a write cycle to be delayed by one-half cycle from the read cycle. Read data is output from the previous line, while new input data is written just one-half cycle later.

Storage Arrays

Unlike other devices based solely on static cells, NEC's line buffers have two types of storage elements: a static cell for high-speed operation and a dynamic cell for achieving large capacity in a small die area. To operate at high speed, the fast static cell is used as a prefetch buffer. While the first 8 bytes of data are being accessed from the static cell, the first row of the dynamic cell is preselected for subsequent access (see **Addressing**).

Figure 2. Die Photograph of the μ PD42505






Figure 3. Dual-Port Static Storage Cell Array





Figure 4. Dual-Port Dynamic Storage Cell Array



The static storage cell has separate word lines for write and read cycles (RW and WW), as well as differential data inputs (RD/RD and WD/WD) for high-speed operation (figure 3). The three-transistor, one-capacitor dynamic storage cell contains separate write and read data and word lines, two access transistors, and a third transistor for cell signal pre-amplification (figure 4). Pre-amplification is required since there are only eight data amplifiers, one each for the eight input/output ports.

Unlike the static cell, the dynamic cell uses only one write and read data line and cannot take advantage of differential sensing. Although the speed is slower, its fewer components make this cell more suitable for compact layout and high device integration. The success of these high-speed buffers lies in the matching of the static and dynamic cells to achieve high performance at a low cost (figure 5).

Addressing

On a cold start, initial writing and reading to the device requires fast access times from the six-transistor static cell. While the first eight bytes are being accessed from the static cell, the first row of the dynamic cell is preselected. To achieve relatively fast dynamic access, the dynamic array is split into two segments and storage interleaving is employed.

From a functional point of view, the line buffer is a long, eight-bit-wide shift register. Its layout is compacted to produce a small die size. The chip has two arrays, each representing one-half of the line length. For the 1135×8 device, each subarray is organized as 568 bytes (71 x 8 bytes).


The serial addresses are generated automatically using column and row selectors for both write and read operation. The following steps summarize the interleaving sequence.

- In a reset cycle, data is read from the 8-byte static cell, and the first row of subarray 2 is preselected.
- Row 1 of dynamic subarray 2 is accessed, and the address pointer moves to subarray 1 for preselection.
- Row 1 of subarray 1 is read, and row 2 of subarray 2 is preselected.
- Interleaving continues between the subarrays until the last address is accessed, at which time the internal pointer automatically resets to address 0.

The address pointers are shift registers wired as ring counters and clocked in a wraparound fashion to control writing and reading of data at specific locations. The shift registers are incremented by one address for each WCK or RCK clock. Separate write and read address pointers are required to execute write and read cycles independently and at different speeds.



Figure 5. Block Diagram



NEC


Write and Read Timing

The μ PD41101, μ PD41102, and μ PD42505 are equipped with the following pins: D_{IN0} through D_{IN7}, RSTW, WE, and WCK for write operation and D_{OUT0} through D_{OUT7}, RSTR, RE, and RCK for read operation (figures 6 and 7). Serial addresses are automatically generated by an internal address counter. When WE is low, one byte is written to each address in synchronization with the WCK write clock (refer to the individual data sheets for timing diagrams); the internal write address pointer increments by 1 with each falling edge of WCK. Write data must meet the specified setup and hold times as measured from the rising edge of WCK.

Figure 6. Configuration of 24-Pin Plastic DIP (and Miniflat for µPD41101, µPD41102 only)

Ρουτο 🗆		24 DIN0	
Pouti C	2	23 DIN1	
POUT2	3	22 DIN2	
Роитз 🗆	4	21 🛛 DIN3	
RE	5	20 🗍 WE	
RSTR _	6	19 🗋 RSTW	
GND C	7	18 🛛 Vcc	
вск 🗆	8	17 🗍 WCK	
DOUT4	9	16 🗖 DIN4	
	10	15 🗖 Dins	
	11	14 🗋 DIN6	
DOUT7	12	13 DIN7	
			83-005222A

Figure 7. Configuration of 28-Pin Plastic ZIP (µPD42505 only)



The signal on $\overrightarrow{\text{RSTW}}$, which is used to reset the write address pointer to 0, also has setup and hold requirements with respect to the write clock.

When the signal on the read enable (\overline{RE}) pin is low, one byte of data is read out of the device for each RCK clock cycle, and the read address pointer increments by 1. The read address pointer is totally independent of the write address pointer.

The control functions of $\overline{\text{WE}}$ and $\overline{\text{RE}}$ are shown in figure 8. Bringing these two signals high (inactive) stops the internal address pointers; activating them again causes the internal pointers to increment to the next sequential address.

Synchronous Operation

Figure 8 shows the internal timing sequences, including those for address transitions and write cycles, during synchronous operation of these devices. With a common write and read clock, the internal write period is delayed from the write address. This delay, required when the write and read addresses are identical, allows a read cycle and then a write cycle to be executed to the same cell location. Read data is taken from the previously written line.

Designing with NEC's Line Buffers


Initialization


After power has been applied, the write and read address pointers are undefined and therefore need to be set to address 0. Proper timing for a RSTR or RSTW reset cycle is described in the individual data sheet for each device.

Refreshing

Refreshing of the dynamic storage cells must be performed at regular intervals. Data remains valid for 1 or 5 ms, depending on the line length of the device (1 ms for the μ PD41101 or μ PD41102 and 5 ms for the μ PD42505). Since NEC's line buffers contain only data amplifiers and no sense amplifiers, a standard read cycle does not refresh the storage cell. If longer hold times are required, the original data must be rewritten to the same address.







Minimum Delay Length

Unlike register-based line buffers, which use a data flow-through cycle, NEC's line storage elements are not capable of reading data immediately after it has been written. Each device requires a minimum delay, as calculated by the equations shown in table 2.

Table 2	Calculating	Minimum	Delav
10010 L.	Varvalating	mmmun	Dulay

Part Number	Equation		
µPD41101	1/2 write cycle + 300 ns (34 ns/2 + 300 ns)/34 = 9.3 or 10 cycles		
µPD41102	1/2 write cycle + 300 ns (28 ns/2 + 300 ns)/28 = 11.2 or 12 cycles		
µPD42505	1/2 write cycle + 500 ns (50 ns/2 + 500 ns)/50 = 10.5 or 11 cycles		

Delay length, as measured by the number of cycles, is dependent on the speed of the clock, i.e., at 14.3 MHz, the minimum delay for the μ PD41101 would be 5 cycles.

Storage Contention

In asynchronous operation, when write and read cycles contend for the same line, the last "n" bytes (where "n" may be 5-12 bytes) of line output are taken from the previous line. This type of contention occurs most frequently when executing continuous write and read cycles at different rates, such as when converting video images from interlaced to noninterlaced scanning. In this case, the read clock operates at twice the speed of the write clock. Near the end of the line, the read cycle catches up and contends with the write cycle.

Setting Delay Length

Varying the Reset Interval in Synchronous Operation. Depending on the application, some schemes for implementing delay length suit system timing better than others (see individual data sheets for timing). In synchronous operation, the delay is set simply by varying the interval between the reset pulses. In this case, the reset clocks are tied together. Since write and read clocks are common, line delay is determined by the offset between resets.

Varying the Reset Interval in Asynchronous Operation. In asynchronous operation, the reset interval can be varied using independent clocks and reset signals. Delay length is calculated as the timing difference between the write and read reset pulses.

Controlling the RE Pin. In the third option, the read enable pin (\overline{RE}) can be used to control read operation and the read address counter. When \overline{RE} is high (disabled), the read address counter does not increment and no data is output. After the desired delay, \overline{RE} can be brought low to begin executing read cycles. For delays exceeding one line length, care must be taken to ensure that new data is not written into an address before the old data is read.

μ PD42505 Large-Capacity Line Buffer

The μ PD42505 was designed for applications where a large amount of data is handled per line, e.g., in highperformance digital copiers and G3 or G4 facsimile machines requiring buffer storage for image compression, expansion, data transmission, and in some cases, image enhancement using filtering techniques for digital signal processing. The 5K x 8 line length has also been used in some designs to hold the data tokens in digital filtering arrays.

Although line buffering can be achieved using fast static RAMs as shown in figure 9, the need for two devices and other complicated peripheral circuits necessarily increases the cost of a system and makes it more difficult to implement. The μ PD42505 eliminates the complexity and high cost by providing the same functions and more advantages in one package.






Figure 9. System Design Using Static RAMs Versus High-Speed Line Buffer

Figure 10. Line Buffering in Local Area Networks







Figure 11. Elastic Storage for Digital Signal Processing Applications








이 같은 것이 있는 것이다.









Application Note 58 Interlaced To Noninterlaced Video Scanning Using The µPD42101 High-Speed Line Buffer

Introduction


Interlaced scanning is used in television, videotape, and videocassette recording applications to reduce bandwidth and maintain an acceptable amount of screen flicker in video signals. The procedure involves lowering the vertical resolution and doubling the number of fields so that one complete frame is formed from the first and second fields. When a video signal subsequently is decoded and ready for display on a monitor or TV, bandwidth generally is no longer a problem and the higher vertical resolution of a noninterlaced signal may be used to produce a sharper image on the screen.


In NTSC TV systems, there are 262.5 scan lines per field, 2 fields per frame, and 30 frames per second (figure 1). With the resolution per field in the vertical

direction lowered by interlaced scanning, the lines become rougher and the gap between scanned lines more visible. This drawback becomes all the more conspicuous in larger-screen TVs.

Vertical resolution problems caused by interlaced scanning can be resolved by first repeating the signal of each scan line. The number of scan lines per field then can be doubled by doubling the horizontal frequency and keeping the vertical frequency intact. Subsequently, an interlaced signal can be converted to a noninterlaced signal to increase the resolution of the picture in the vertical direction (figure 2).

The conversion from interlaced to noninterlaced scanning can be achieved by temporarily storing each line in a buffer and then displaying it twice to double the number of lines per field (figure 3).












Figure 3. Doubling the Line Rate





Figure 4. Block Diagram



The µPD41101 High-Speed Line Buffer

The type of scan conversion described in this application note requires buffer storage for each line. Required storage is calculated by dividing the scanning period per line by the sampling period to determine the number of samples per line. Required storage for NTSC systems is computed as shown in the following sequence.

(1) Scanning period per line:

 $\frac{1}{\frac{(525 \text{ lines x } 30 \text{ frames})}{\text{frame}}} = 63.5 \,\mu\text{s}$

- (2) Minimum sampling frequency: 3.58 MHz x 4 = 14.32 MHz = 69.83 ns
- (3) Samples per line:

 $63.5 \,\mu\text{s}/69.8 \text{ ns} = 909.7 \text{ samples}$

This application requires the storing of 910 words, exactly one horizontal scanning line of data. NEC's μ PD41101 high-speed line buffer, configured as 910 words by 8 bits, is ideally suited for the digital processing of video signals because one-line delays and time axis conversions can be executed easily.

The μ PD41101 differs from general-purpose static devices in that it doesn't require a double-buffer configuration (figure 4). Writing and reading can be

executed independently and asynchronously. Since an internal address pointer eliminates the need for external address generation, the only external controls required are those for the WCK and RCK write and read clocks and the RSTW and RSTR write and read reset signals (see figure 5 for pin assignments). As shown in table 1, three versions of the μ PD41101 are available.

Table 1.	Access and C	vcle Times	of the uP	PD41101
----------	--------------	------------	-----------	---------

Part Number	Access Time (max)	Write Cycle Time (min)	Read Cycle Time (min)
μPD41101-3	27 ns	34 ns	34 ns
μPD41101-2	27 ns	69 ns	34 ns
µPD41101-1	49 ns	69 ns	69 ns

Figure 5. µPD41101 Pin Configuration

DOUTO [1	\sim	24	DINO	
DOUT1	2		23	DIN1	
DOUT2	3		22	DIN2	
Douts [4		21	DIN3	
RE (5	÷	20	WE	
RSTR [6	1	19	RSTW	
GND [17	µPD41101	18	⊐ vcc	
RCK [8	PI	17] WCK	
DOUT4 [19		16	DIN4	
Douts [10		15	DIN5	
Poute [11		14	DIN6	
Pout7	12		13		
					83-003653A



Operation

Write and Read Reset Cycles. After power is applied to the μ PD41101, its internal address pointers are undefined and must be initialized to address 0. As shown in figure 6, the inputs on RSTW and RSTR have required setup and hold times as measured from the rising edges of WCK and RCK, respectively.

Write Cycles. Write cycles are executed in synchronization with the WCK clock (figure 7). When WE is low, 8 bits of data are sampled from D_{IN0} - D_{IN7} at the rising edge of WCK and the internal write pointer increments to the next sequential address. When the pointer reaches the last address, it wraps around to address 0 again. When high, WE disables write operation and inhibits the write address pointer. Write data must satisfy required setup and hold times as specified from the rising edge of WCK.

Read Cycles. When $\overline{\text{RE}}$ is low, read cycles are executed in synchronization with the RCK clock (figure 7). Read data is output from D_{OUT0} - D_{OUT7} after a specified access time as measured from the rising edge of RCK. The internal read pointer functions identically to the write pointer, except that the read address increments sequentially with each RCK clock.

Example of System Configuration

The block diagram in figure 8 shows a hardware system designed to convert a standard NTSC interlaced video signal to a noninterlaced signal. In this configuration, described on the following pages, the input signals derive either from an NTSC composite signal (video input), from a TV/VTR/VCR, or from the R-G-B signal output of a personal computer.





Figure 6. Write or Read Reset Cycle




Figure 7. Write or Read Cycle









Video Signal Processor

The video signal is decoded from the R-G-B inputs by NEC's μ PC1401, a device specifically designed to process the color, video, and synchronizing signals

used in NTSC color TV systems (figures 9 and 10). By separating the signals, the μ PC1401 can independently control them and thereby reduce the number of peripheral devices usually required in this phase.






Figure 10. µPD1401 Pin Configuration


Picture Ground		42 J Y	Video Output
Chroma Input	CIN 🗖 2	41 🗇 BRT	"BRIGHTNESS"
ACC Capacitor	CACC 🗖 3	40 🗖 ACI	Aperture Correction Input
"SHARPNESS"	SHP 🗖 4	39 🗖 PIN	Video Input
"COLOR SATURATION"	CLR 🗖 5	38 🏳 PCAO	Video & Chroma Amplified Output
Chroma Ground	CGND 🗖 6	37 🏳 PCAI	Video & Chroma Amplifier Input
Color Killer Filter	СКГ 🗖 7	36 🗘 CNT	"CONTRAST"
B-Y Output	в-ү 🗖 8	35 🏳 НЕВР	Horizontal Flyback Pulse Input
G-Y Output	G-Y 🗖 9	34 뉟 HBLK	Horizontal Blanking Input
R-Y Output	R-Y 🗖 10	33 🏳 Уссн	Horizontal Power Supply
Master Power Supply	VCCM [11	32 🗖 SSI	Synchronous Signal Separator Input
Subcarrier Phase Shifter	SCPS 12	31 🛱 HAKF	Horizontal AFC Killer Filter
Chroma APC Filter	CAF 🗖 13	30 🗇 HAKO	Horizontal AFC Killer Output
Chroma VCO Filter 1	COF1 14	29 🛱 нох2	Horizontal VCO Resonator 2
Chroma VCO Filter 2	COF2 1 15	28 🗖 HOX1	Horizontal VCO Resonator 1
"TINT"	TINT 🗖 16	27 🗖 HOF	Horizontal VCO Filter
Subcarrier Resonator	SCX 🗖 17	26 🗖 HAF	Horizontal AFC Filter
Vertical DC Feedback	VDFB 🖸 18	25 🗇 HPA	Horizontal Phase Adjuster
Vertical AC Feedback	VAFB 🗖 19	24 🗇 HPF	Horizontal APC Filter
Vertical Predrive Output	VPD 20	23 🗖 HPD	Horizontal Predrive Output
Deflection Ground	DGND 21	22 🗖 HDI	Hold Down Circuit Input


83-005267B


28e


R-G-B Signal Processor

The level of the R-G-B output signals from the personal computer are adjusted by a μ PC1387 (figures 11 and 12). An interface between the digital R-G-B signals and the TV color signal output, the μ PC1387 provides high-speed switching by means of a built-in R-G-B signal converter and sophisticated circuitry that blanks the signal levels. The horizontal (H) and vertical (V) synchronizing signals from the personal computer are combined into a composite synchronizing signal. When the selector switches to the R-G-B input position, the composite signal is applied to the μ PC1401 in place of a TV signal.










The μ PD42101 exactly replaces the μ PD41101.

Analog-to-Digital Converter

The input selector chooses one of the two R-G-B signals from the μ PC1401 and μ PC1387 and passes it to the μ PD6950, where it first is sampled at a clock frequency equal to 4f_{sc} (14.3 MHz) and then written to the μ PD41101 line buffer. The CMOS-fabricated μ PD6950 is an analog-to-digital (A/D) converter whose high speed and low power consumption are particularly suited to video applications (figures 13 and 14).

Figure 13. µPD6950 Pin Configuration






Figure 14. µPD6950 Block Diagram

28e

Line Buffer


This configuration uses a total of three μ PD41101 line buffers, one each for the R-G-B inputs. Independent control of write and read operation by the μ PD41101 allows the inputs to be written at a 4f_{sc} sampling rate and subsequently read at twice that frequency (8f_{sc}). Reading the scanned image twice doubles the number of lines sent to the TV monitor, fills the gaps between lines of an interlaced signal, and increases the vertical resolution.

Digital-to-Analog Converter

After being read at a frequency of $8f_{sc}$ (28.6 MHz), the digital signal from the μ PD41101 is converted to an analog signal by the μ PC6902 (figures 15 and 16). The CMOS-fabricated μ PC6902 D/A converter is designed to handle 50 million samples per second.


Timing Generator


The $8f_{sc}$ and $4f_{sc}$ clocks and RSTW and RSTR signals are output by the timing generator. The horizontal (H) signal from the μ PC1401 passes to a phase-locked loop



circuit, where it is compared and locked with a horizontal signal obtained by dividing the $8f_{sc}$ clock. After the horizontal frequency has been multiplied by 2 (2H), this signal is combined with the vertical drive signal (V) from the μ PC1401 for use as the composite synchronizing signal in noninterlaced scanning. Together with the R-G-B output signals, it is then passed to the TV monitor.







Operation

A circuit diagram for the scan converter is shown in figure 17. The operation in each block is described below.

Video Signal Input Stage

Switch SW₁ selects the NTSC video signal and applies it to the μ PC1401, which decodes the composite signal and outputs R-G-B horizontal and vertical synchronizing signals. The μ PC1401 integrated circuit separates color types (Y, R-Y, B-Y, G-Y) to form a matrix using three external transistors (Tr₃-Tr₅) to produce the R-G-B signal.

A 4528BC one-shot multivibrator sets the horizontal synchronizing signal to a suitable pulse width. One of the pulse signals is applied to pins 34 and 35 of the μ PC1401 as the burst gate and blanking pulses; the other signal is applied to the MC4044 phase comparator for clock generation comparison purposes.

R-G-B Signal Input Stage

The R-G-B input signal passes to a 74LS08 two-input positive AND gate and then to the μ PC1387 which, together with Tr₆ and the 74LS08, ensures that no signal is applied during the horizontal retracing period.

The R-G-B signal applied to the μ PC1387 is adjusted to a suitable level prior to being output from that device. Conversely, the vertical and horizontal synchronizing signals are combined in the 74LS08 to form the composite synchronizing signal passed to the μ PC1401 by selection switch SW₁.

A/D Conversion Stage

The R-G-B signal selected by SW₁ is passed to the μ PC6950 through a 7-MHz low-pass filter to cut frequencies in excess of one-half the sampling frequency of 14.3 MHz (figure 18). This analog signal is converted by the 14.3-MHz clock and then passed to the μ PC1401 as an 8-bit digital signal.

Line Buffer Stage

The 8-bit digital input is written at 14.3 MHz before being passed to the μ PC6902 for D/A conversion at 28.6 MHz. The WCK, RCK, RSTW, and RSTR controls for the line buffer are supplied from the timing generator (figure 19).

D/A Conversion Stage

The digital input from the μ PD41101 is converted to an analog signal by the 28.6-MHz clock to reproduce an R-G-B signal of twice the horizontal line frequency.

Timing Generation Stage

An LC oscillator circuit uses a 74F04 inverter to generate the 28.6-MHz signals required for driving the line buffer and D/A converter clocks, as well as the 14.3-MHz signals required for driving the line buffer and A/D converter clocks.

The horizontal signal from the μ PC1401 is passed to the MC4044 phase frequency detector for phase comparison with the horizontal signal obtained by dividing the clock from the clock generator. The resultant signal is then transferred through a low-pass filter to the 1SV164 varactor diode of a voltage-controlled oscillator to adjust the oscillating frequency (figure 20).

Three 74LS163 synchronous 4-bit counters divide the 14.3-MHz clock by a factor of 455. The resultant 31.5-kHz clock ($2f_H$) is timed by the 28.6-MHz clock and passed to the line buffer as the RSTR signal.

The vertical synchronizing signal from the μ PC1401 is adjusted to a suitable pulse width by a 74LS123 retriggerable monostable multivibrator. The signal timed by this 2f_H clock is then combined with the 2f_H clock to obtain the composite synchronizing signal for noninterlaced scanning purposes. The 2f_H clock is subsequently divided in half and timed by the 14.3-MHz clock to become the RSTW signal passed to the line buffer and MC4044 (figures 21 and 22).


R-G-B Output Stage


The noninterlaced R-G-B signal and the composite synchronizing signal output to the TV monitor are adjusted to levels of 0.7 and 0.3 V_{PP} , respectively, by a 75-ohm terminating resistor. Switch SW_2 is used to select external or internal display. When on, the switch allows a noninterlaced picture to be displayed externally on a TV monitor.

In this application, the TV monitor must be capable of operating at a horizontal scanning frequency of 31.5 kHz. Suitable monitors include the PC-TV451 and PC-TV471 from NEC Home Electronics.


28e
















NEC












The μ PD42101 exactly replaces the μ PD41101.



Application Note 58

1





Introduction

In the field of computer-aided design and manufacturing (CAD/CAM), running software with many utility programs results in time-consuming disk accesses. Workstations operating in a local area network (LAN) also are performance-limited by the heavy burden on magnetic disks serving multiple users. These systems receive a performance boost when the magnetic disk is replaced with a solid-state disk.

NEC developed the μ PD42601 silicon file, a 1,048,576 x 1-bit semiconductor disk, precisely for such applications. The CMOS-fabricated μ PD42601 operates much faster than hard disks, with simplified circuitry and fewer sense amplifiers than standard DRAMs. Although access times from RAS (t_{RAC}) and CAS (t_{CAC}) of 600 ns and 100 ns, respectively, make this device slower than standard DRAMs such as NEC's μ PD421000, the use of word-width system architecture and page-cycle accesses achieves very high data transfer rates and can therefore improve system efficiency.


Applications

Because the device's high capacity, battery-supportable nonvolatility, and environmental hazard resistance are expected to challenge the niche previously defined by bubble devices, the μ PD42601 should find its major market in large solid-state disk applications. However, as shown in table 1, other potential markets exist. For example, the μ PD42601's very low data retention current, which reduces heat buildup and simplifies thermal design, means that a cool die operating in a 300-mil SOJ offers greater flexibility in packaging and stimulates new ideas for other product applications (see figure 1 for packaging options and pin assignments of the μ PD42601).

Table 1. Potential Markets for µPD42601 Silicon	File
---	------

Market	Requirements	Applications
Solid-state disks	High capacity Reliability Battery backup	High-end engineering workstation (100 Mbytes to 1 Gbyte)
Portable handheld products	Light weight Low power Small size	Personal computers Retail point-of-sale terminals
Industrial	Immunity to a hazardous environ- ment: vapors, dust, vibration	Process control Robotics

Figure 1. Pin Configurations



28f



Power and Speed Enhancements

All access cycles and timing specifications for the μ PD42601 are similar to those of generic DRAMs. However, the μ PD42601 requires only 25% of the operating power and 5% of the standby power of a standard DRAM, and therefore provides a better silicon solution for the aforementioned applications. The silicon file has a specified access time from RAS (t_{RAC}) of 600 ns. A quick page access time from CAS (t_{CAC}) of 100 ns is also available. Heavy system use of page cycles makes the best choice for two reasons: the first is speed enhancement over standard RAS/CAS cycles and the second is disk sector size, which closely matches the number of bits accessible in page cycles.

In target applications for the μ PD42601, low power is required. Both operating and standby power are important: low operating power results in cooler device temperatures and higher reliability, while standby currents in the microampere range allow for battery backup and small packaging options.

Self-Refreshing

The μ PD42601 has a self-refresh feature similar to the one found in pseudostatic DRAMs. Bringing the RFSH pin low and clocking RAS permits the silicon file to retain data while using only 30 μ A of power. In large solid-state systems, the solid-state disk would use byte-wide or word-wide banks of silicon file storage, with only one bank of devices active at a time, and all others in a state of self-refreshing. In this low-power operation, total power consumption of the system

would be very low, making battery backup possible with compact batteries.

During self-refresh cycles, a relatively slow RAS clock can be applied and data integrity still be maintained. To enter this power-down quiescent state, the user can pull RFSH low and start the RAS clock at a slow cycle time (t_{RCF}). Since data loss is caused by leakage, and leakage current increases with temperature, NEC has specified the t_{RCF} rating at 50 °C, 60 °C and 70 °C. Each temperature rating has a corresponding refresh current (directly proportional to the refresh rate) which is required to maintain data, with faster rates required for higher temperatures (table 2).

Table 2. Self-Refresh Conditions

TA	t _{RCF} (max)	Self-Refresh Current (max)
50°C	20 <i>µ</i> s	30 <i>µ</i> A
60°C	10 µs	60 µA
70°C	5 <i>µ</i> s	120 µA

It is important to make a distinction between selfrefresh cycles and the more familiar CAS before RAS refresh cycles. When low, the RFSH pin enables selfrefreshing and disables most of the internal circuits. Only those circuits required for self-refresh operation are active. Because of the rate of t_{RCF} required for substrate bias generation, nineteen RAS clocks are used in the μ PD42601 to refresh one row (figure 2).







Figure 3 shows a simplified block diagram of the μ PD42601 during self-refresh operation. The low level of RFSH disables the ring oscillator and initializes the RAS buffer and 19-bit counter. The external RAS clock is reduced in frequency by the 19-bit counter. The outputs of the counter and the timing generator are then used to generate the slow-speed timing, decoding, and sensing operations, while the substrate bias generator functions at a reduced frequency to keep the substrate stabilized but minimize power consumption.

Figure 4 shows the transition and delay times for I_{DD1} , I_{DD2} , I_{DD3} , and I_{DD5} . When \overrightarrow{RFSH} goes low, a 2.5-ms delay occurs before the device enters true self-refreshing. The timing shown in figure 4 depends on internal temperature-compensated delay circuits and is required to allow the die to stabilize at a lower temperature. During this 2.5-ms period, the standby current is specified as I_{DD3} , or 500 μ A. After the die cools, the substrate bias generator operates at a lower frequency and power consumption is composed of five components: the \overrightarrow{RAS} buffer, the 19-bit counter, the decoder, the substrate bias generator, and the sense amplifiers. All other peripheral circuits are disabled.






Figure 4. Transition and Delay Timing in Self-Refresh Operation

CAS Before RAS Refreshing

The μ PD42601 does not incorporate its own automatic refresh circuits on-chip, but requires pulsing RAS in the self-refresh state to hold data. Another more descriptive term for this function is "pulse refreshing." In most pulse-refreshed devices, the method of entering and exiting self-refresh operation is crucial; however, the 1M x 1 silicon file makes transitioning between operating and self-refresh modes simpler than previous-generation pseudostatic devices.


In the case shown in figure 5, no \overline{CAS} before \overline{RAS} cycles are executed during a period of normal write and read cycles. Re-entering self-refresh operation after short write/read bursts limits the number of bits that could have been accessed in the relatively short time specified for t_{RCF} (i.e., the maximum cycle time for \overline{RAS} in self-refresh operation).

If system timing remains in normal write or read operation longer than t_{RCF} (max), then refresh logic is needed to control CAS before RAS refreshing. Every 32 ms, 512 refresh cycles are needed to refresh the 512

row addresses, an average rate of one every 62 μ s. Because of the reduced operating current and the resultant lower die temperature, the refresh period can be extended to four times the 8-ms value specified for most 1M x 1 DRAMs.

In \overline{CAS} before \overline{RAS} cycles, addresses need not be supplied because an internal counter supplies them to the decoders. Since the clocks for both \overline{CAS} before \overline{RAS} refresh cycles and self-refresh cycles increment the same internal address counter, there are orderly and sequential transitions from self-refreshing to \overline{CAS} before \overline{RAS} refreshing and back to self-refreshing. Ensuring that the row addresses are refreshed in a timely fashion is the function of the refresh counter, which is clocked by \overline{CAS} before \overline{RAS} during normal cycles and at the rate of $1/(19 \times t_{RCF})$ during self-refresh cycles. The μ PD42601 runs cooler than other selfrefreshing devices and does not require a burst of extra \overline{CAS} before \overline{RAS} cycles before self-refreshing to ensure data integrity.





As discussed earlier, a lower die temperature permits both a relaxed refresh rate and simplified transition timing between self-refresh and normal write and read cycles. The die temperature is a function of the ambient temperature, operating power, and the junction-toambient thermal resistance (θ_{JA}). The calculations showing the increase of junction temperature (T_J) over ambient temperature (T_A) at maximum power consumption (P_D max) are shown in the sequence below.

(1)
$$T_J = (\theta_{JA} \times P_D) + T_A$$

(2)
$$T_J = [95 \degree C/W \times (5.5 V \times 12 mA)] + 55 \degree C$$

(3)
$$T_J = 61.27 \,^{\circ}C$$

In a solid-state disk system where the air temperature stabilizes at 55 °C, the silicon file chip temperature would not exceed 61.27 °C, comparing favorably with the die temperature of 81 °C or more for a standard DRAM encapsulated in a plastic SOJ and operating in similar conditions.

Figure 6 shows the maximum specification for t_{RCF} , the critical parameter when transitioning between CAS before RAS and self-refresh cycles. When exiting self-refresh operation, t_{RCF} (max) is measured between the falling edges of RAS, from the last self-refresh cycle to the first CAS before RAS refresh cycle. After transitioning from self-refresh operation to a period of normal write or read cycles, writing and reading can proceed


for only 5 μ s (at 70 °C) before a CAS before RAS refresh cycle is required. When transitioning from write and read operation to self-refresh operation, the process is simply reversed, with t_{RCF} (max) referenced between the last CAS before RAS refresh cycle and the first self-refresh cycle.

RAS-only refreshing does not increment the refresh counter, complicating the procedure for moving between refresh modes. In refresh methods other than CAS before RAS, a burst of 512 refresh cycles is required before entering and also after exiting selfrefresh operation. Complete refreshing of all rows is needed since, in refresh modes other than CAS before RAS, the status of the refresh counter is unknown and the maximum specification for t_{RCF} may be exceeded. When the self-refresh capability is used, then CAS before RAS refreshing is recommended.

Soft Error Performance

Like the 1M x 1 DRAM, the μ PD42601 uses the trench cell for a small die size and excellent immunity to alpha particles. Accelerated soft error results are less than 1000 FITs (Failures In Time, or errors in 10⁹ device-hours). With low manufacturing cost as an objective, the device includes no error correction circuit (ECC), parity, or data checking functions on-chip. Most customers prefer to implement these functions off-chip.

Figure 6. Timing Restrictions Entering and Exiting Self-Refresh Operation



28f

Silicon File-Based Solid-State Disk System

To assist our customers in the design-in of the μ PD42601, NEC undertook a 20-Mbyte solid-state disk hardware project, a block diagram of which appears in figure 7 and a photograph in figure 8 (the hardware enclosure was designed for expansion to 40 Mbytes). Contained within the same package form factor as a 5.25-inch Winchester, the solid-state disk system includes batteries, a power supply, and the necessary power fail logic to provide complete nonvolatility for up to one month. The error correction device is a gate array developed at NEC and is not commercially available. A specification summary of this application project is shown in table 3.

Table 3. Specification Summary

•	
Parameter	Specification
Capacity	20 Mbytes
Interface	SCSI (host)
Data transfer rate	1.5 Mbytes/sec (max)
Access time	0.1 ms (max)
Error correction	1-bit correction and 2-bit detection
Sector size	256 or 512 bytes
Power supply	5 volts, 2 amps
Package size	5.25-inch disk
Battery voltage	4.8 volts
Battery backup	One month
Operating temperature	5 to 50 °C
the second se	

Description of the Block Diagram

For the purpose of explanation, the block diagram in figure 7 and the following system description are detailed according to the format shown in table 4.

Table 4.

Major Components
Battery, power control circuits
µPD42601LA, ECC gate array
RAS, CAS, WE logic
V40™, WD33C93™, RAM, ROM

Power Supply and Power Fail Circuits

The upper left corner of the block diagram consists of the battery, power switch, voltage detector, and power fail circuits. Included in the power switch is a 5-volt

V40 is a trademark of NEC Corporation. WD33C93 is a trademark of Western Digital. switching regulator and the power conversion circuits. When the detector senses the falling power supply voltage, the power switch supplies the battery voltage to the components shown within the shaded block (battery backup). At the same time, the power fail logic sends a nonmaskable interrupt (NMI) to the V40, which initiates an internal subroutine and places the microprocessor in the low-current HALT mode.

When system power is restored, the rising voltage is detected. After a delay, the power switch disconnects the battery source and allows the 5-volt supply to power the system. Once the V40 receives the second NMI and resets the processor, RFSH goes inactive and normal timing resumes.

To ensure nonvolatility and reduced battery current drain, the silicon file devices must be placed in self-refresh operation when system power fails. In figure 7, the power fail logic has two outputs: one called self-refresh, which pulls RFSH low on all the storage chips, and a second output connected to the control pins of the V40 and the timing generator block. This output is actually two lines: one for the V40 NMI input initializing HALT mode and the second for initializing the timing generator circuits. When this output signal is active, the power fail logic switches the timing for \overline{RAS} from normal read/write/refresh timing to the self-refresh frequency is set at 50 kHz because this system is specified to operate at 50°C (maximum).


Storage Organization with ECC

The solid-state disk is organized as five banks of 39 devices, a 32-bit internal data word and an additional 7 bits for the ECC check bits. The ECC device is capable of 2-bit detection and 1-bit correction.

A 32-bit data bus is acceptable for the ECC chip, but the V40 and the SCSI interface controller require a byte-wide bus. The lower right corner of figure 7 shows a four-section register to accomplish this 32- to 8-bit conversion. This register is composed of eight octal bus transceivers with eight enable lines generated in the timing generator block. Four of these transceivers are used for the input side and four are used for the output side. The four octal bus transceivers (4 x 8 bits) comprise the 32-bit-wide data bus. The enable signals select one of the four transceivers receiving and sending each byte to or from the 8-bit data bus.



Figure 7. Block Diagram of Silicon File Disk




7

Application Note 56







Timing Generation and Decoding

The timing generator block consists of a delay line, several PALs®, and glue logic. Its purpose is to control write and read operation and CAS before RAS timing. One of the PALs is used for decoding the eight enable signals used in the 32- to 8-bit multiplexing and demultiplexing operation discussed in the preceding section. Selecting one of five of the storage banks is accomplished by decoding RAS, CAS and WE. This function, together with the selection of the self-refresh oscillator, is contained in the logic blocks shown to the left of the storage array. The self-refresh oscillator is contained in the power fail logic block.

Data Transfer Control [V40 and SCSI Controller]

In this system, the SCSI controller is the target and the host computer connected to the SCSI controller is the initiator. Although a solid-state device is not a disk in that it has no cylinders, heads, or sectors, the V40 has been designed to handle all the control, data transfer, and address translation functions. Used as a microcontroller, the V40 makes the silicon disk look like a magnetic disk to the WD33C93.

Read Operation

Upon receiving the input/output command from the host system, the host adapter arbitrates and wins bus control. The target, the SCSI controller in this case, is selected and receives the read instruction and starting address from the host adapter. This information is stored as part of the command data block in the SCSI controller's internal register. At this point, the host disconnects. The V40 first recognizes the read command and the address and then sets the proper bits in the WD33C93 address register. Under V40 control, data is accessed from the correct logical address in the silicon file and moved to the μ PD43256A buffer RAM.

Once the silicon file has started filling the RAM, the SCSI adapter can reconnect to the host. During this phase, the target arbitrates for the bus and wins control of it. The host is selected and the target sends the message that it is reconnecting. Under control of the V40, data is moved from the RAM to the SCSI controller and is received by the host adapter completing the operation. With this fast semiconductor disk, the data transfer rate depends more on arbitration time than on device access time.

PAL is a registered trademark of Advanced Micro Devices, Inc.



Application Note 90-06 Silicon File System Architecture

Introduction

The objective in designing a hierarchical memory system is to match the processor's speed either with the rate of information transfer or with the bandwidth of the memory at the lowest level, at a reasonable cost. No one type of device meets all criteria, i.e., inexpensive, reliable, fast and nonvolatile. In fact, the hierarchy in most computers is often organized so that the highest level has the fastest speed and the lowest level has the lowest speed, e.g., a cache typically resides in the highest level and contains the fastest and most expensive memory, the next level contains random access devices that are 5 to 10 times slower than the cache, and the lowest level has the slowest and cheapest devices.

In the past, there has existed a technology gap between the faster primary and the slower secondary memories (figure 1). Average access time of secondary devices, most often magnetic disks and drums, is 1000 to 10,000 times slower than that of primary devices. Electronic disks such as charge-coupled devices and magnetic bubble memories have not proved cost-effective in closing the gap and thus have had little impact on system design.

Figure 1. Memory Hierarchy

CPU CPU Cache Fast Main Extended Memory Memory Speed Disk Cache Slow High-speed Hard Disk Semi-Optica conductor arge-Capacity Disk Disk Hard Disk Optical Disk Cartridge Tape Library Library Magnetic Tape System 83YL-7076A

Standard semiconductor memory in the secondary level is able to bridge this gap, and of the various alternatives, battery backed-up static RAM and EPROM/EEPROM technologies historically have been used in solid-state nonvolatile systems. Typically they have been restricted to low-capacity applications, since the high cost of static RAMs prohibits using them in place of magnetic media or in applications where the operating environment makes rotating media unreliable.

NEC's μ PD42601 silicon file, a device with higher performance, higher capacity, and lower power requirements is also able to bridge this performance gap. Based on DRAM technology, the μ PD42601 provides the capacity and reliability of a standard DRAM, but also features a way to retain data by means of batteries when power is shut off. It also offers the reliability and ruggedness of solid-state memories, as well as lighter weight, higher I/O bandwidth, and simpler interfacing.

Functional Overview

Standard Operation. The silicon file is specifically designed to replace magnetic media in silicon disk, solidstate recording, and system backup applications. It is based on the trench cell technology of NEC's 1M DRAMs and implements the same read and write cycles (figure 2), but optimizes system bandwidth with a page cycle that repeatedly pulses CAS while maintaining RAS low (figure 3). The silicon file also periodically executes standard RAS-only and CAS before RAS refresh cycles to refresh its cells within a specified interval of 32 ms, which is four times slower than a 1M DRAM.

Low-Power Operation. An important feature of the silicon file is its ability to retain data while being powered by a backup battery. This is accomplished by means of a self-refresh cycle that can be used in applications requiring a low data retention or self-refresh current. The RFSH control signal goes low while the RAS signal is clocked at a relatively slow rate (t_{RCF}). Since data loss is caused by leakage, and leakage current is a function of temperature, t_{RCF} is specified at three temperature ratings: 50°C, 60°C, and 70°C. Each rating has a corresponding refresh current (directly proportional to the refresh rate) which is required to maintain data (table 1).

Application Note 90-06



Figure 2. Read Cycle




Table 1.	Self-Refresh Current Versus Clock
	Frequency and Temperature

Туре	Temperature	RAS Clock	Maximum Current
µPD42601-60L	0 to 50°C	50 KHz	30 µA
	0 to 60°C	100 KHz	60 µA
	0 to 70°C	200 KHz	120 <i>µ</i> A
µPD42601-60	0 to 70°C	200 KHz	120 <i>µ</i> A

Self-refresh cycles are intended to be used when power to the silicon file's memory array is shut down for an extended amount of time. In this case, the system backup circuit is required to provide to the memory array a backup supply voltage of between 4.5 and 5.5 volts while pulsing RAS at the given t_{RCF} frequency and driving RFSH low. As long as the circuit can maintain these operating conditions, the silicon file will retain data (figure 4).


Special consideration must be given to the requirements for t_{RCF} near periods of limited standard refresh cycles, and to the time restriction when entering and exiting self-refresh operation (refer to the data sheet for the μ PD42601 as well as *Application Note 56*).

Comparison with 1M DRAMs

Table 2 compares the functions of the μ PD421000 DRAM with the μ PD42601 silicon file. Both have a similar 1M x 1 organization and interface circuit, and both are available in the same high-density 26/20-pin plastic SOJ and 20-pin plastic ZIP packages.

NEC

Figure 3. Page Read Cycle




28g



Part Number	Organization	Pinout	Package	Access Times	Active Power	Refresh Oper	ation
µPD421000	1M x 1	Standard	26-pin plastic SOJ	Fast-Page	40 mA max	CAS before R	AS refreshing
			20-pin plastic ZIP	t _{RAC} = 120 ns		RAS-only refre	eshing
			18-pin plastic DIP	t _{CAC} = 30 ns			
				t _{PC} = 70 ns		Refresh currer	nt = 50 mA max
				Standard			
				t _{RAC} = 600 ns	14.8 max	Standby refres	sh current
				t _{CAC} = 100 ns		RAS cycle at 6	64 KHz = 1.7 mA
				t _{PC} = 200 ns			
μPD42601	1M x 1	Standard plus RFSH pin	26-pin plastic SOJ	Page	12 mA max	CAS before R	AS refreshing
			20-pin plastic ZIP	$t_{RAC} = 600 \text{ ns}$		RAS-only refre	eshing
				t _{CAC} = 100 ns			
				t _{PC} = 200 ns		Refresh curre	nt = 10 mA max
				1		Self-refresh cu	urrent
						(RAS cycle)	50 KHz = 30 μA
							100 KHz = 60 μA
							200 KHz = 120 µA

Table 2. Comparison of Silicon File to Standard DRAM

Figure 4. Block Diagram of Backup Circuit for Self-Refreshing



Access Time and Power Comparison

The 1M DRAM is designed for high performance at low cost. Its optimized technology, also used in the silicon file and based on NEC's CMOS process and trench memory cell, is proven to provide high reliability, excel-

lent immunity to alpha particles, and accelerated soft error rates of less than 1000 FITs (Failures in Time or errors in device-hours).

Figure 5 shows a comparison of the die layouts for the silicon file and 1M DRAM. The 1M DRAM is segmented into 16 memory cell arrays with appropriate column decoders and sense amplifiers separating each pair of arrays. This highly segmented approach is used to reduce the length of the bit line, which in turn reduces bit line capacitance and results in a faster access time.

Conversely, the eight memory cell segments and eight sense amplifiers in the simplified layout of the silicon file optimize power consumption rather than access time. The silicon file has a slower access time and lower active current, and although active current can be reduced in any DRAM if cycle time is also reduced, active current in the silicon file is still much lower than active current in a DRAM when both are operating at a 1 μ s cycle rate.


When a standard DRAM and the silicon file are not being accessed by the system, they operate in standby and dissipate a current much lower than their active current. Standby is used by both devices to reduce system power requirements during normal system operation. The silicon file also has a unique self-refresh cycle that isn't implemented on a standard DRAM and can operate at very low currents, as low as $30 \,\mu$ A, and still retain data via a battery powered backup system. Furthermore, the silicon file uses an additional RFSH pin (pin 4 on the 20/26-pin SOJ and pin 9 on the 20-pin plastic ZIP).

System Design

When considering a system design using the silicon file, the system designer will recognize a number of similarities with the 1M DRAM. Both devices use the same x1 organization, as well as \overrightarrow{RAS} , \overrightarrow{CAS} , \overrightarrow{WE} and A_0

through A_9 , and both are available in the same SOJ and ZIP package types. Typically, a silicon file system design will be functionally similar to a standard DRAM system, making it very easy for the designer to use traditional DRAM system design techniques.

Figure 6 shows an interface between the silicon file and a host interface. It is very similar to a DRAM system, except for the power monitor and backup circuit used to implement self-refreshing. The interface circuit is application-dependent, and can be an interface to a variety of standard I/O or memory interfaces.








Figure 6. Block Diagram of 20 Mbyte Solid-State Disk System

6



The control circuit supervises interaction between the host interface and the storage array of the silicon file, translating signals from the host interface into silicon file access cycles and controlling the transfer of data on the host interface bus. The power monitor and backup circuit track power supply voltage for power failures or shutdowns, and maintain memory data by generating control signals for self-refresh cycles and battery backup voltage. To increase system reliability, an error correction and detection circuit, such as a parity bit or ERCC, may be implemented. One common design characteristic is that the silicon file control and memory array circuits will remain applicationindependent, while the system interface circuit will be application-dependent.

Control Circuitry

This section focuses on the circuitry of a silicon file system, and in particular on the applicationindependent control circuits and various system interfaces.

The similarity between the silicon file and a 1M DRAM extends to the organization of their memory cells in a matrix of rows and columns, with each individual cell accessed by first addressing a row and then a column (figure 7). The external address is presented to the silicon file in two parts, as shown in the waveform in figure 2. The row address first is driven on the address input pins and RAS goes low to clock the row address into an internal row address latch. The row address must be stable for the specified setup time of t_{ASR} before RAS is asserted, and also for the specified hold time of t_{RAH} after RAS is asserted.

The address inputs are then changed to column addresses and CAS is asserted. CAS also serves as the output enable signal, in that the three-state driver is enabled whenever \overline{CAS} is asserted. The time when \overline{CAS} can be asserted is determined by the minimum requirements for a \overline{RAS} to \overline{CAS} delay, as specified by t_{RCD} . Additionally, setup and hold times for \overline{CAS} must be met. Presenting the address in two parts has the advantage of reducing by 50% the number of address pins and the package size. The silicon file is typically used in large memory systems where chip size is an important consideration.

Data is available after the access times from both $\overrightarrow{\text{RAS}}$ (t_{RAC}) and $\overrightarrow{\text{CAS}}$ (t_{CAC}) have been satisfied. The limit of performance is determined by the access time from $\overrightarrow{\text{RAS}}$. If the assertion of $\overrightarrow{\text{CAS}}$ is delayed longer than required, then maximum performance will not be obtained and access time from $\overrightarrow{\text{CAS}}$ will determine the overall access time.

Another specification of importance is the t_{RP} precharge time for RAS, which is required for the memory circuit to recover from the previous access. Because a read cycle destroys the data in an addressed memory cell, a precharge cycle must be executed to restore the data and equalize signal levels on the bit lines. Thus, the cycle time for a silicon file is greater than the access time. The difference between access time and cycle time is equal to the precharge time, e.g., a silicon file with an access time of 600 ns will have a cycle time of 1 μ s.

Figure 8 shows the timing for an early write cycle. The addressing sequence is the same; the only difference is that $\overline{\text{WE}}$ is asserted, and data is supplied by the CPU on the D_{IN} pin. There are two types of write cycles, depending upon the timing relationship between $\overline{\text{WE}}$ and $\overline{\text{CAS}}$. Figure 8 shows the $\overline{\text{WE}}$ signal being asserted before $\overline{\text{CAS}}$. In this case, setup and hold times are referenced to the falling edge of $\overline{\text{CAS}}$. In a late write cycle, $\overline{\text{WE}}$ is asserted after $\overline{\text{CAS}}$.

Application Note 90-06











Figure 8. Early Write Cycle



Refreshing of Dynamic Cells

The silicon file, as well as all DRAMs, uses a memory cell structure that stores a dynamic charge on a capacitor, which means that the charge can decrease in time because of leakage. As a result, all devices using DRAM cell technology must be periodically restored or refreshed. Whenever a row is selected in a silicon file, all the cells in that row are accessed and the charge in that cell refreshed. The maximum interval in which a row address must be refreshed is called the refresh period $(t_{\text{RE}\,\text{F}})$ and is specified as 32 ms for the silicon file. If each row address is not accessed every 32 ms, data in that row cannot be guaranteed.

Two refresh cycles can be used to refresh a silicon file. RAS-only refresh cycles are executed when the refresh address is driven onto the address pins by an external circuit when RAS is low. CAS is left inactive during this cycle since no data is being read or written.

To simplify the circuitry needed to initiate refresh cycles, the silicon file has an on-chip counter that generates every refresh address and is activated by asserting \overline{CAS} before the \overline{RAS} signal. Internal control logic detects this state and uses the address generated by the internal refresh address counter to execute a \overline{CAS} before \overline{RAS} refresh cycle, which is standard in most DRAMs. Its advantage is that no external counter is required and the refresh address sequence is main-

9

28g



tained when switching between \overline{CAS} before \overline{RAS} and self-refresh operation during operation of the silicon file. In fact, the use of \overline{RAS} -only refresh cycles with the silicon file is discouraged because of the difficulty in synchronizing \overline{RAS} -only operation (external refresh counter) with self-refresh operation (internal refresh counter).

Page Mode

The silicon file provides a page mode to increase effective bandwidth of the memory hierarchy. Page mode takes advantage of the matrix organization of the silicon file by continuously accessing data in a single row in the memory array. The silicon file is organized with 512 columns per each of the 512 rows, allowing a page cycle to access a maximum of 512 bits of information. The first word is accessed in the same manner as in a standard read and write operation, with row addresses latched onto the chip by RAS and column addresses latched by CAS. Subsequent column addresses are accessed for each CAS cycle, repeated for a period equal to the maximum specification for the RAS pulse width. System performance is enhanced because the 100 ns page cycle access time (tPC) is much faster than the 600 ns standard access time from RAS. In solid-state disk applications, a 512-byte sector can use a page cycle to reduce read or write access times for the sector. However, the logic required to implement a page cycle is more complex than for conventional read or write operation, requiring extra system control logic or a controller chip that supports page mode.

Control and Interface Circuit Design

A silicon file requires a number of functions to be performed to execute a read or write operation. A control circuit must determine that a valid silicon file cycle is being executed and translate the read and write control signals from the host CPU into RAS, CAS and WE signals compatible with silicon file timing. The address must be latched and multiplexed into the row and column address, conforming to the timing specifications. Finally, the silicon file must be refreshed periodically to guarantee data retention.

The first task requires the control circuit to monitor the system interface and determine if a valid silicon file cycle is being executed by the host. When a valid access cycle is active, the control circuit must interface with the host through asynchronous or asynchronous acknowledgement signals that determine when silicon file data will be valid on the system bus. The control circuit must also generate control and timing signals to the silicon file memory array that executes a read or write cycle. Once the cycle is complete, the control circuit releases the system interface for the next operation.

A control circuit can be implemented with discrete logic or integrated controller circuits that include a number of on-chip interface functions. The discrete design requires a PAL-based, status machine control circuit to perform the following functions:

- Determine valid silicon file access cycles
- Input and translate the system interface control signals into silicon file control signals, i.e., RAS, CAS, WE
- Acknowledge to the host when valid data is available
- Execute refresh cycles

The controller must also determine when a refresh cycle is required and provide the circuitry for controlling the silicon file data and address path control and timing circuits.

The PAL-based controller must provide internal synchronous feedback of system access information and synchronize timing of the silicon file access cycle with timing of the host's access cycle. The valid signal indicates to the control circuit that an access to the silicon file is being requested by the host. The control circuit must determine if the system access is a read or write cycle, determine whether a refresh cycle is also being requested at the same time, signal the host to wait for valid data, generate the RAS enable signal to initiate the control and addressing timing circuits of the silicon file.


Once the control circuit has determined that a valid access cycle is being executed and arbitrated any refresh and access cycle conflicts, it must generate the RAS enable signal to initiate the control and address timing circuit. This circuit generates the RAS and CAS signals and controls the address multiplexer that multiplexes the row and column addresses. Since most silicon file devices are organized into banks of data, the control circuit must also determine what bank is being accessed. The bank decoder circuit decodes the appropriate address bits and selects the RAS signal for the selected bank allowing the read or write cycle to start.

The address multiplexer, a two-input device controlled by the select signal *(mux_select)* generated by the control circuit, selects either the lower or upper address bits to generate the row and column address (figure 9). In applications using FAS-only refresh cy-



cles, the refresh address must also be multiplexed onto the address lines during a refresh cycle. This can be done with an additional multiplexer or by using threestate drivers to drive the address onto one of the multiplexer inputs. Since the silicon file uses the internal CAS before RAS address counter for self-refresh operation, it is recommended that the CAS before RAS refresh method be used to eliminate the need for synchronization of the external RAS-only refresh with the internal self-refresh address. An additional signal from the PAL-based control circuit is required to enable the CAS signal before the RAS signal.





 μ PD42601 read or write cycles follow this sequence:

The address multiplexer is selected for the row address bits and the row address is driven onto the address pins for a specified setup time.

- The control circuit generates RAS, and the bank select decoder selects the RAS signal corresponding to the selected bank.
- The row address is maintained for a specified hold time.
- The multiplexer is switched to select a column address.
- The column address is maintained for a specified setup time and for the minimum specification for a RAS to CAS delay.
- □ The CAS signal is asserted.

The timing for this cycle must be precise to be able to maintain the address setup and hold times and $\overline{\text{PAS}}$ to $\overline{\text{CAS}}$ delay specifications. This timing is usually implemented in DRAM applications with a delay line of ±1 or 2 ns (figure 10), but since the silicon file's specification are not as critical as a DRAM's, the timing can be derived from a high-speed clock using synchronous flip-flop circuits (although consideration for timing skews between different devices should be considered and minimized by using flip-flops circuits from the same package). A gate array controller could also easily generate the address timing signals for a silicon file application.




Figure 10. Memory Control Circuit and RAS/CAS Timing Circuit

28a



Since the silicon file cannot be read or written while a refresh cycle is executing, the host cannot always have access to memory. The simplest way to override this is to halt the host every 32 ms and execute a burst of 512 refresh cycles, also known as *burst refreshing*. It must be pointed out that burst refresh cycles can degrade the performance of the system. The percentage of time that the microprocessor is halted for refreshing isn't large, but the length of the burst refresh period increases the system's latency time in responding to an asynchronous event.

Another approach is called *distributed refreshing*, in which a single refresh cycle is executed every $62.5 \,\mu$ s. In this method, if a refresh cycle and an access cycle are active at the same time, the silicon file control circuit must arbitrate control between the two cycles, i.e., the control circuit must delay the host until the refresh cycle is completed by causing the host to execute a wait state. The refresh cycle must take precedent over the active access cycle to ensure that the maximum refresh period is not exceeded. Both refresh methods require a refresh interval counter to signal the control circuit when a refresh cycle is to be executed. This circuit consists of synchronous counters, clocked by the system clock and reset after each refresh cycle.

Data Input

Data to be written into a selected cell is latched by an on-chip register with the combination of the \overline{WE} and \overline{CAS} signals while \overline{FAS} is active. There are two types of write cycles, both of which depend on when the write data is available. If write data is valid before \overline{CAS} goes low, an early write cycle can be executed. In an early write cycle, \overline{WE} signal is asserted before \overline{CAS} , and setup and hold times for the write pulse and the data are referenced to the falling edge of \overline{CAS} . The other type is called a late write, and is executed when \overline{WE} and \overline{CAS} are both low. Since \overline{CAS} controls the output drivers, the output buffer is briefly enabled from the time \overline{CAS} is active until the assertion of the \overline{WE} signal. In a late write cycle, setup and hold times are referenced from the falling edge of \overline{WE} .

The timing specification for the host's write data will determine which write cycle is to be implemented in each design. If data is valid before the assertion of \overline{CAS} , the control circuit must assert a write pulse before \overline{CAS} while maintaining the specified t_{WCS} write command

setup, t_{WCH} hold, and t_{WP} pulse width times. Since the WE signal is connected in parallel to all of the silicon file chips, propagation delays caused by capacitive loading should also be taken into account.

The circuit may also require write data to be latched in a transparent latch if the host isn't capable of maintaining write data long enough to meet the setup and hold times, or if a refresh arbitration cycle has to remain active during a number of wait cycles. A write data latch is controlled by a data strobe from the host that is connected to the latch enable input of the latch. The strobe should be high while write data is valid. The host system bus and the falling edge of the data strobe latch the write data at the end of the host's data cycle. The need for a write data latch is dependent upon the host's requirement for write data timing and should be considered when designing a silicon file circuit.

Memory Design Considerations

The silicon file memory array is organized into banks of chips, and the size of each bank is determined by the size of the system bus, as well as by the additional chips required for parity or error detection and correction (ERCC). For example, a 20 MByte solid-state disk with ERCC will have 5 banks of silicon file chips, each bank consisting of 32 devices to store the memory word and 7 devices to store the ERCC syndrome bits. The bank organization allows active system power to be minimized because only a part of the total array is accessed during each cycle.

The bank organization requires that the address and control lines be wired in parallel, which presents a large capacitive load to the driver circuits. The compact design presents inductive and capacitive loads to the address and control line drivers, which can cause ringing and large under- and overshoots during signal transitions, subsequent violation of address setup and hold times, or glitching on the control lines that will result in memory failures. The undershoot and ringing can be minimized with proper printed circuit board design techniques that reduce not only the length of the etch run between the driver and input pin but also the impedance of the signal etch. This is accomplished by means of damping resistors between the address and control line drivers and the silicon file inputs (figure 11). The value of these damping resistors is typically 15 to 33 ohms and should be empirically chosen.




Figure 11. Bank Decoding and Memory Driver Circuits

Because of the large input capacitance of the memory array, the transitions of address and control signals are slowed by the need to charge and discharge this capacitance. Drivers designed for use with memory arrays can drive large capacitive loads, but the designer must account for the added propagation delay due to the loading effects. If driver circuits are required to drive the address and control lines of each memory bank, the bank must divided into separate groups, and the total capacitance load must not exceed the driver's capabilities. For this purpose, some manufacturers produce memory drivers, but an integrated memory controller will provide such drivers internally.

A typical memory driver can drive a 250 pF capacitive load with the silicon file address and control line inputs specified at 5 pF for address lines and 8 pF for control lines. For a bank of 39 chips, one driver is required to drive each address line (A_0 through A_9) and two drivers to drive each control line (\overline{RAS} , \overline{CAS} , and \overline{WE}). This requires 16 drivers for all address and control lines. Because the driver circuits are quad packages, an additional four packages are required to drive each bank.

Power Distribution and Decoupling

As in all high-speed memory designs, controlling large current transients and protecting high frequency components from fast switching speeds is an important consideration. In order to control these current transients and prevent them from generating voltage spikes that can cause loss of data and *soft errors*, every effort must be made to minimize impedance in the decoupling path of the device.

The decoupling path is the trace distance from a power pin through a decoupling capacitor and to package ground. The impedance of this path is determined by the line inductance and series impedance of the decoupling capacitor. The line inductance can be minimized either by providing a power plane or by girding the power. To increase the effectiveness of the girded power, decoupling capacitors should be placed between the power and ground pins of every chip. The decoupling capacitors used for a typical silicon file design would be a high frequency (100 MHz) $0.2 \,\mu$ F ceramic capacitor. Since most memory designs have some low frequency DC currents, large bulk electrolyte $27 \,\mu$ F capacitors should be located judiciously around the periphery of the printed circuit board.





Introduction

Today's RISC microprocessor architectures offer a promise of high performance systems able to execute an instruction in one system clock cycle, which means the challenge for a system designer is to design a memory system that can support high CPU throughput requirements. Common elements of these VLSI designs include on-chip subsystems such as floating point units and/or cache memory.

Although the size of an on-chip cache is typically small (4 to 8 Kb) to minimize chip size and optimize cost, the system may also require an external, second-level cache that is much larger (256 Kb to 1 Mb) and can interface to a high performance system bus. If the CPU executes an instruction that isn't stored in the cache, the cache must access main memory and fetch an instruction for the processor. Even though a cache is designed to sustain a high hit rate, a percentage of the CPU's read cycles and all writes cycles must access main memory, making it essential that data transfer cycles be executed so that latency of the system bus is minimized. System bus latency may increase dramatically in a multiprocessor system and can be the critical issue in determining system performance.

This application note will discuss quantitative measures of memory performance, as well as a number of design techniques for optimizing performance in today's system environment.

Hierarchical Systems

Bottlenecks in most Von Neumann architectures have traditionally occurred because a processor could only read a single word from memory during each access cycle, and to be able to match processor cycle time, a system would have to use very high-speed devices that in most cases could not be justified in terms of cost. The classical solution has been to configure a hierarchical or multilevel structure containing several types of memory devices with various cost and performance characteristics.

Performance can be affected by such interrelated factors as program behavior with respect to memory references, access times and sizes of each level, granularity of information transfer, memory management policies, and the processor-to-memory interconnection network. One measure of performance is called *effective access time*, which is the sum of average access times at each level of the hierarchy. Another quantitative measure is *bandwidth*, which refers to the number of bits that can be accessed per second. To increase bandwidth, a system designer may choose to reduce cycle time, increase word size by accessing more bits per cycle, or replicate the memory banks and access two or more concurrently.

Properties of Program Locality

The majority of computer systems developed today are based on properties of program locality that reveal a strong tendency for accesses to be clustered in small regions of memory during any short period of time. Program locality has two aspects, temporal and spatial. The first, locality of time, means that information that will be in use in the near future is likely to be in use already. This type of behavior can be expected from program loops in which both the data and instructions are reused. The second property, locality of space, means that portions of the address space which are in use generally consist of a fairly small number of individual contiguous segments of that address space. Locality of space means that the program's loci of reference in the near future are likely to be near the current loci of reference. This theory is based on common patterns of behavior: related data items (e.g., variable arrays) are usually stored together and instructions are mostly executed sequentially.

The characteristics of temporal locality have shown a strong tendency for program references to be grouped in time, and in fact were responsible for the invention of virtual memory and the subsequent design of high-speed caches, both of which exploit the properties of locality by storing a copy of the program in a temporary segment of memory. Virtual memory increases the size of the system by segmenting the program into pages that are individually loaded from magnetic secondary memory into main memory. A cache optimizes CPU throughput by also storing a segment of the program in a buffer that matches the speed of the processor.

Optimizing the Hierarchy

Once program behavior is understood, main memory can be structured to optimize processor performance. As discussed earlier, effective access time is the sum of the average access time in each of the levels of the hierarchy, defined as

$$t_{EFF} = \Sigma t_K$$



where t_{EFF} is effective access time from the processor to the *ith* level of the hierarchy, and t_K is the individual average access time at each level, where K = 1 to *i*. Generally, t_K includes not only the wait time caused by memory conflicts at level *K*, but also the delay in the switching network between levels K - 1 and *K*. The degree of conflicts is usually a function of the number of processors, the number of memory modules, and the interconnection network between the processors and modules.

In modeling the performance of a hierarchy, it is often assumed that the probability of finding requested information in the memory of a given level is characterized by a success function or hit ratio *h*. In general, *h* depends on the granularity of information transfer, the capacity of memory at that level, the management strategy, and other factors. However, for some class of management policies, it has been found that *h* is most sensitive to memory size. Because copies of information at the highest hierarchical level are assumed to exist in levels below that level, the probability of finding the data at the higher levels is f = 1 - h, where *f* is the miss ratio. Therefore in a two-level system, effective access time would be equal to

$$t_{EFF} = h t_{K1} + (1 - h) t_{K2}$$

where $t_{K1} = t_{ACC}$ at level 1 and $t_{K2} = t_{ACC}$ at level 2. If the hierarchy consists of one level of infinite size (an expensive option for most applications), the probability of accessing this data at level one is 100% (hit ratio = 1). Memory size greatly impacts the probability of finding data at a given level, which is why the probabilities at each level are expressed in terms of hit and miss ratios. For example, effective access time for a two-level hierarchy would be expressed as follows:

If the hit ratio at level one is 0.99, then the probability of finding the data at level two, or the miss ratio at level two, would be 1 - 0.99 = 0.01. Effective access time then would be

$t_{EFF} = (0.99) t_{K1} + (0.01) t_{K2}$

Hit ratio is crucial to system performance. For example, if the memory at level two is ten times slower than the memory at level one, the hit ratio decreases from 0.99 to 0.98 (roughly 1% fewer hits) and results in an increase in t_{EFF} of roughly 10%. Small changes in hit ratio affect effective cycle time of the overall system, making t_{EFF} very sensitive to hit ratio. A decrease of 10% in hit ratio (from 0.99 to 0.89) almost doubles the effective cycle time and divides net performance in half when the cycle time ratio is 10. If the cycle time ratio is 20, that same

10% decrease increases effective cycle time by almost a factor of 4. Hit ratio should be as high as possible; in many cases, techniques resulting in marginal 1% to 2% improvements may yield substantial performance improvements.

A very large structure in only one level is too expensive for most systems, and a multilevel structure is the only configuration that makes sense in terms of cost and performance objectives. Therefore, the goal is to structure the hierarchy so that the highest performance is available for the least cost. Because hit ratio is a function of the memory size at each level, the implication is that the larger the memory at a given level, the higher the hit rate at that level.

Optimizing the Cache

The other variable in the t_{EFF} equation is average access time (t_K) at each level. The hierarchical level closest to the processor should have access times equal to the processor's cycle time, as well as capacity large enough to maintain a high hit rate. The classical solution has been to design this level as a cache, which is a high-speed buffer typically located between the processor and main memory that provides data to the processor without any wait intervals. Success of the cache is attributed to the properties of program locality and is measured by cache hit ratio, as well as by placement algorithm (degree of associativity), block size, ability to perform during a miss, write cycles, and data consistency in multiprocessor or multicache systems.

A cache operation starts when the processor executes a read cycle and outputs a physical address to the memory system. The physical address is separated into two fields, the address tag field and the set select field. The cache latches the address, and the set field in the physical address selects a set in the cache directory or address tag memory. The address tag from the cache directory is compared to the physical address tag from the CPU. If they're the same, a hit occurs and the data is read from the selected block. If the address tags are not the same, a miss occurs and the data has to be fetched from main memory, which means the CPU must wait until the data is read. New data with a new address tag is stored in the cache.

Cache performance is determined by hit ratio, a function of the design that includes the size of the cache, the degree of associativity used to search the cache directory (placement algorithm), the size of its data block, and the replacement algorithm used in a miss cycle. Although a larger cache can be effective in sustaining a high hit rate, its benefits are diminished by higher costs.

The same relationship regarding effective access for a two-level hierarchy is valid for a two-level system with a cache in the first level. The cache's hit rate can be optimized not only by increasing the size of the cache, but also by optimizing its placement algorithm, block size, and replacement algorithm. With an optimized architecture, the hit rate should be above 90%.

Effective access time in a two-level hierarchy, with the cache in the first level and main memory in the second level, is calculated as the sum of the hit rate and cache access time in the first level and the miss rate multiplied by the access time of main memory in the second level. For a cache with a read cycle time of 60 ns and a hit ratio of 95%, and a main memory read cycle time of 250 ns and a miss rate of 5%, effective access would be determined as followed:

teff = (hcache) (tcache) + (1 - hcache) (tmain memory)

 $t_{EFF} = (0.95) (60) + (0.05) (250) = 59 + 12.5 = 71.5 \text{ ns}$

Effective access time must also include the effect of a write cycle on system performance. To determine this effect, the ratio of read and write cycles must be determined by analyzing the program address characteristics. The ratio between read and write cycles is typically 85% to 15% in general-purpose computer environments, but it may change to 50%-50% in scientific and other computation-based environments. The equation would have to be expanded as follows:

 $t_{EFF} = R [(h_{CACHE}) (t_{CACHE}) + (1 - h_{CACHE}) (t_{MAIN} MEMORY)] + W (t_{WCYC})$

where *R* is the fraction of cycles that are read cycles, *W* is the fraction of cycles that are write cycles, and t_{WCYC} equals write cycle time. If R = 0.85, W = 0.15, and t_{WCYC} = 250 ns, total effective access time would be equal to

 $t_{\sf EFF} = 0.85 [(0.95) (60) + (0.05) (250)] + 0.15 (250) = 96.57 \, \rm ns$

The span of a write cycle does not reflect hit rate. A larger percentage of write cycles will increase t_{EFF} . For example, if *R* and *W* were equal at 50%, then t_{EFF} would increase as follows:

 $t_{EFF} = 0.50 [(0.95) (60) + (0.05) (250)] + 0.50 (250) = 159.75 ns$

Most program workloads generally have a higher ratio of read cycles to write cycles, allowing the cache to optimize read operation as well as system performance. The main concern with write cycles is that the CPU has to wait for the entire transfer cycle between cache and main memory (> 250 ns) before proceeding to the next instruction. If the cache were able to buffer write data, write cycle time could be reduced to the write access time and the processor wouldn't have to wait for access into main memory and could proceed to 28h the next instruction. Meanwhile the cache could concurrently execute a write cycle into main memory (figure 1). In this case, twoyc would equal the 60 ns access time of the cache and not the 250 ns access time of main memory. The equation for tEFF in a buffered write cycle is calculated as follows:

 $t_{EFF} = 0.85 [(0.95) (60)] + 0.15 (60) = 57.45 \text{ ns}$




Figure 1. Write, Fetch Bypass, and Wraparound Load Buffers

NEC

The disadvantage of a buffered write cycle is that the circuitry required to control the concurrent CPU and main memory write cycles would have to be more complex.

Optimizing the Miss Cycle

The block size of a cache is the parameter, together with the overall size of the cache itself, that most strongly affects cache performance and also overall system performance. When the data the processor is addressing is not in the cache, the cache executes a miss cycle to access main memory and fetch the missed data to the cache and the CPU. Enlarging block size can decrease the miss ratio and thereby increase the storage delay component of an average instruction, but the longer transfer time required may cause problems in multiprocessor systems because of higher levels of traffic.

A number of design tradeoffs influence block size. For example, architecture of the bus between a cache and main memory plays an important role. A bus protocol that requires an address with each data transfer may force the block size to be one word, because multiple word transfers would be very inefficient. Conversely, if one address can fetch several words of data, then a larger block size would be advantageous. Devices with the ability to transfer bursts of data are becoming popular in a number of microprocessor systems and, together with nibble mode DRAMs, can be implemented to increase memory bus bandwidth. Increasing the width of the bus is another technique that can increase system bandwidth.

In large mainframe systems, block size can reflect the wider bus size and also take advantage of the degree of memory interleaving. Interleaving increases memory bandwidth by enabling data to be accessed from a number of memory banks concurrently, eliminating the delay required while individual banks are accessed separately. In multiprocessor systems, a large block size will increase the cache miss data transfer time, increasing the system bus I/O latency and decreasing the system bus bandwidth.

A larger block size generally increases cache performance, but doesn't necessarily improve system performance. Cache features such as burst data transfers, prefetching, fetch bypass and wraparound load cycles can be added as necessary.

During a miss cycle, the cache accesses main memory and reads the missed block. If the missed word is loaded directly into the cache before the CPU can fetch

V80 is a trademark of NEC Corporation

the data, access time of the miss cycle will equal the sum of the access time from main memory and the delay required for the missed word to be written and read from the cache. The fetch bypass and wraparound load functions minimize this time by initially bypassing the cache and allowing the CPU to directly fetch the missed word from the fetch bypass buffer, which is loaded with the missed word as soon as it is fetched from main memory (figure 1). The CPU can fetch and execute the missed word from the fetch bypass buffer and then proceed to the next address without having to wait for the cache to be updated. The missed data block is concurrently loaded into the wraparound load buffer; after the entire block is fetched from main memory, the cache is updated. If the CPU attempts to fetch the next word in the block before the block is loaded into memory, the CPU may be required to wait for the memory to be updated or, if an additional function exists in the block load buffer, to directly access the next word from the block load buffer.

The effective access time of the miss cycle can be minimized by reducing the amount of data required to execute a cache miss cycle. This can be accomplished by employing a data transfer mode, called *burst data transfer*, that requires a single address for each 16 bytes of data rather than separate addresses for each 4 bytes of data. Burst data transfers are implemented in high performance microprocessors such as Intel's 80486, Motorola's 68040, and NEC's V80[™]. Burst mode allows a 16-byte cache block to be transferred during a cache miss, minimizing the cache miss data transfer time and increasing system bus bandwidth.

Optimizing the Transfer Cycle

As discussed above, during a miss cycle, the missed data is fetched from main memory. The cache block is the data element used to transfer the data between main memory and the cache. The size of the cache data block can be one word, but typically it is more than one word (figure 2). It has been determined that the cache hit rate increases as a function of cache block size and is generally dependent on the properties of program locality, which are enhanced by fetching a large number of consecutive instructions. However, a very large block size increases the time required to transfer the data over the system bus, decreasing the system bus bandwidth and increasing bus latency. Therefore, the choice of block size is a tradeoff between maintaining the cache hit rate and maximizing the system bus bandwidth.






Figure 2. Block Transfers for a Direct Mapped Cache

Burst Mode. A 16-byte block size has been implemented in a number of RISC/CISC architectures. This block size is a good compromise between maintaining a high hit rate and minimizing the bus latency during a cache miss cycle. This 16-byte block transfer is called burst mode data transfer and it requires only one address for each 16-byte data transfer. By allowing four consecutive words to be accessed with one address, this feature decreases data transfer time and maximizes system bandwidth.

Although its primary advantage is being able to minimize bus latency and sustain a high hit rate, burst mode would be useless if it could not easily be supported by the interface circuit for main memory. Fortunately, burst mode is designed to be used with DRAMs offering a nibble mode, whereby four consecutive bits can be accessed in a single cycle. In a standard DRAM read cycle, each cycle requires a address that must satisfy the specifications for $\overline{\text{RAS}}$ access (t_{RAS}) and precharging (t_{RP}), calculated as follows:

TOTAL CYCLE TIME = $(t_{RAS1} + t_{RP1}) + (t_{RAS2} + t_{RP2}) + (t_{RAS3} + t_{RP3}) + (t_{RAS4} + t_{RP4})$

The separate address and precharge time represents a significant amount of overhead to complete the memory access.

Nibble mode DRAMs provide additional on-chip circuitry that minimizes total cycle time by eliminating the requirement for precharge between consecutive memory accesses. The nibble mode cycle time is given as follows:

TOTAL NIBBLE MODE CYCLE TIME = $t_{RAS1} + t_{RAS2} + t_{RAS3} + t_{RAS4} + t_{RPN}$

28h

Four consecutive data bits are accessed by a single address and loaded into an on-chip shift register that is clocked by \overline{CAS} . The precharge cycle is delayed until after the bits are valid to prevent the timing skew that usually occurs between each memory cycle (figure 3).

Burst mode data transfers are intended to be implemented with nibble mode DRAMs in main memory. Although nibble mode DRAMs provide the simplest interface for burst mode data transfers, other DRAM operating modes such as fast-page and static-column modes can be used. These DRAM operating modes also reduce DRAM effective access time and require additional external circuitry for implementation.

Fast-page and static-column DRAMs differ from nibble mode DRAMs in that they require a new column address and can access a total of 512 data bits in a single cycle. Most often they are required in computer graphics applications or in direct memory access (DMA) I/O cycles.

Future Enhancements. Among the features proposed for future generations of DRAMs is a feature called *gated* RAS *precharge*, which <u>minimizes</u> DRAM access time by eliminating one of the RAS transition times. In a standard DRAM cycle, cycle time is defined as follows:

$t_{\text{RC}} = t_{\text{T1}} + t_{\text{RAS}} + t_{\text{T2}} + t_{\text{RP}}$

where t_{T1} and t_{T2} are $\overrightarrow{\text{PAS}}$ transition times, t_{PAS} is $\overrightarrow{\text{PAS}}$ cycle time, and t_{RP} is $\overrightarrow{\text{PAS}}$ precharge time. Minimum cycle time cannot be achieved in a system because of a mininum and maximum skew in the logic generating the edges of the $\overrightarrow{\text{PAS}}$ signal (figure 4). The gated $\overrightarrow{\text{PAS}}$ precharge feature removes both t_{T2} and the timing skew from the minimum cycle time, as follows:

$t_{RC} = t_{T1} + t_{RAS} + t_{RP}$

Unlike a standard DRAM, this feature allows $\overline{\text{RAS}}$ to go inactive anytime after $\overline{\text{CAS}}$ is asserted. For a minimum cycle, $\overline{\text{RAS}}$ can go inactive prior to the minimum time for t_{RAS}, allowing internal timing to place the device into precharge.

Another proposed DRAM enhancement is extended fast-page data output, which would permit system-level page cycle times to approach those permitted by the specification for memory data. Currently, data output is sampled after a specified access time and after an additional lapse caused by a skew in the system logic has expired. CAS is not permitted to go inactive until after the setup and hold times of the devices are satisfied. Using an extended data output feature, data output would remain valid after CAS goes inactive if RAS is also active. Data output can then be sampled by the same signal used to turn off CAS. When CAS goes inactive again, the data output changes from the previous data to that of the currently accessed location. If the previous and current data are the same, there will be no discharging or precharging of the memory bus. The outputs will be three-state when both RAS and CAS are inactive (figure 5). The elimination of the additional timing skew will improve effective cycle time and simplify the complexity of the control logic.Both of these proposed enhancements offer solutions that minimize the effective memory cycle by eliminating timing skews inherent to standard DRAM designs. Unfortunately, the precharge time remains an inherent disadvantage, because consecutive accesses to the memory module will always have a timing skew (t_{RP}).





Figure 3. Types of Data Transfer Cycles

NEC

Figure 4. Gated Precharge



Interleaving

In a two-level hierarchy, memory bandwidth in the first level can be optimized by means of a cache that matches the CPU's read cycle time. For cache misses and write cycles, the cache-to-main memory bandwidth can be maximized by means of burst mode data transfers and standard DRAMs with special operating modes.

Interleaving optimizes effective access when more than one row of data needs to be accessed at the same time. Fast-page cycles are a means of reducing access time for bits located in the same row of the memory array, but they are inefficient for handling the consecutive access of data residing in different row addresses. To fetch diagonal elements in the matrix, the system needs to concurrently access row 1 and column 1, row 2 and column 2, etc. Page cycles can't be used in this scheme because a new row must be accessed for each data element.

A memory system organized to distribute the address to several banks simultaneously is said to be interleaved. The interleaving of addresses among M modules is called *M*-way interleaving and allows consecutive access to *M* memory banks. In high-order interleaving, the addresses are distributed so that the memory modules contain consecutive addresses. High-order bits are used to select the module while the low-order bits are used to select the address within the module. A second method, called low-order interleaving, distributes the address so that consecutive addresses are located within consecutive modules. The low-order bits of the address select the module, while the remaining bits select the address within the module.

In a low-order interleaved system, the memory is organized into banks with each bank providing data bits equal to the width of the CPU memory bus. An address is latched by the memory circuit and the low-order bits are decoded to determine the number of banks to be accessed (figure 6). If four banks are accessed, they are said to be four-way interleaved.

A memory controller circuit initially generates the control signals for the accessing of bank 1. The data for access 1 will be valid after the specified time for t_{RAS} has elapsed, after which the accessed bank will be precharged. Control signals are simultaneously being generated for bank 2, and they may be skewed by a system clock to accommodate data access for the second fetch from the CPU. Data from bank 2 becomes

28h

valid immediately after the data from bank 1 becomes valid, and no timing skew exists for precharging in the data stream. A precharge cycle for bank 2 is executed while the access to bank 3 is initiated. Data is read from bank 3 immediately after the data from bank 2 is read. Bank 3 executes the precharge while bank 4 accesses data for the cycle immediately following the bank 3 access. Finally, bank 4 executes the precharge cycle to end the interleaving. This scheme eliminates the precharge timing skew and maximizes memory bus bandwidth, but at the cost of a more complex control circuit.

Another scheme uses low-order interleaving and applies the high-order bits of the address to all memory modules simultaneously in one access (figure 7). The single access returns M consecutive words of information from the M memory modules and accesses information from a particular module using the low-order bits. A data latch is associated with each module, the information from each module is gated into a latch in a

fetch cycle, whereupon a multiplexer can be used to direct the desired data to the data bus. Figure 7 illustrates timing for a multiword read access using this method, which is ideal for accessing a vector of data elements or for prefetching sequential instructions in a pipeline processor. It can also be used to access a block of information for a pipeline processor with a cache.

References

Agrawal, O. P., and Pohm, A. V., *High-Speed Memory Systems*, Reston Publishing, 1983.

Baer, J., *Computer Systems Architecture*, Computer Science Press, 1980.

Briggs, F. A., and Hwang, K., *Computer Architecture and Parallel Processing*, McGraw-Hill, 1984.

Stone, H., *High-Performance Computer Architecture*, Addison-Wesley, 1987.





Figure 5. Extended Data Output






28h









Introduction

The evolution of low-power, high-capacity, high-speed memory technologies has led the system designer to novel and highly portable computer designs. As technology has advanced to low-power devices, it has become possible to make an entire system nonvolatile for the life of the product.

To provide this nonvolatile function, secondary power sources are mounted on a printed circuit board controlled by a backup circuit that switches from the primary power to secondary power during power failures. The backup issue is considered as part of the overall system design, and the choice of a secondary power source and backup circuit are based on the unique characteristics of each application.

This application note deals with the issues of providing a nonvolatile memory system. A review of the evolution of static RAMs (SRAMs) with regard to state-of-the-art, low-power SRAM technology is followed by an example of secondary power sources, as well as several sample backup circuit designs.

SRAM Technology


The SRAM historically has been used by system designers to provide a high-speed, low-power data storage function for a variety of computer architectures. The higher cost-per-bit compared to dynamic memories is offset by a simpler circuit design that features a nonmultiplexed address structure, simple timing signals, and no refresh requirement.

Six-Transistor Cell

The development of the SRAM memory cell has followed the trail of bipolar, NMOS, and CMOS technologies in that large-capacity memory devices require minimal cell size, not only to reduce power requirements, but also to be able to fit the die into the package.

The static memory cell is basically a cross-coupled flip-flop circuit requiring no clocks or refreshing. Early six-transistor NMOS static memory cell designs employed the use of enhancement or depletion mode FETs as load devices. Figure 1 shows an example using depletion loads. Q3 and Q4 are depletion-type devices fabricated such that they are always conductive when their respective gate and source nodes are shorted together. If the gate of enhancement device Q2 is written to a low level using Q5 and the data line, Q2 turns off. This allows load device Q4 to pull its source node high and turn on Q1; the write operation using Q6 also helps this action. The cell is designed so that Q1 has much lower "on" resistance than its load Q3. After the write operation ends, and Q5 and Q6 are off. Q1 keeps its drain node at a low level to maintain Q2 in the off state, while the drain node of Q2 is maintained high by Q4. The stored voltages are stable.

Figure 1. Six-Transistor Cell—Depletion



28i



Four-Transistor Cell

As NMOS technology evolved, the active device for the load was replaced with polysilicon resistors (see figure 2). With the polysilicon load resistor, current levels of less than 1 nA are achievable. Because of these low-current levels, the cell can be used in advanced SRAMs with very high memory density and low standby current. NEC uses this technology in its low-power family of SRAMs to facilitate their use in battery backup applications. This type of core cell is used in both NMOS and CMOS SRAMs from NEC.

CMOS Cell

CMOS technology, with its high-speed, low-power characteristics, makes an attractive choice for memory backup systems.

In figure 3, Q1-Q3 and Q2-Q4 form two CMOS inverters that are cross-coupled to form the conventional flipflop of the SRAM cell. Unlike the enhancement or polysilicon resistor cells, the CMOS cell does not have a dc current path (other than leakage) in either of its quiescent logic states. While the potentially lowerleakage and wider-voltage operating range makes the six-transistor CMOS cell very desirable for battery backup operation, the large die area required makes it less competitive in cost and memory density.

Figure 2. Four-Transistor Cell—Polysilicon Resistor





Figure 3. CMOS Cell



Battery Backup Concept

The goal of a memory backup system design is to guarantee memory data retention for days, months, or years. In the past, these memory backup circuits were implemented as part of the computer's power supply circuit. Today, the memory backup function is designed as part of the individual memory circuit, where each provides a constant secondary (backup) power source and the necessary circuitry to detect power failures and isolate the main power supply from the backup power source (battery). The battery backup circuit must be an integral part of printed circuit board layout. Furthermore, SRAM technology must be able to guarantee the requirements of the memory battery backup function. The following sections discuss in detail the aspects of memory battery backup circuit design using NEC's low-power SRAM technology.

A typical functional block diagram for a memory battery backup system is illustrated in figure 4. The power supply converts ac voltage into a regulated dc voltage, which powers all of the system components (V_{CC}). The power supply monitor circuit detects a power failure and generates an interrupt to the CPU. This circuit also signals the memory circuit to deselect the memory array, thus protecting the memory from false CPU commands. The power supply monitor circuit as be centralized to the power supply or decentralized to each memory circuit.

On the memory circuit, power failure is sensed by a voltage-detector circuit, which isolates the system power from the memory power, allowing the backup battery to become active.




Figure 4. Battery Backup System Block Diagram



Backup Battery Selection

Battery Type

Nickel-cadmium batteries and lithium batteries were compared for use in a memory battery backup application. Although nickel-cadmium batteries have been a popular choice for this application, recent years have seen the development of lithium batteries. Some characteristics of these two types of batteries are contrasted in table 1. For additional comparison, the characteristics of current drain versus operating time for nickel-cadmium and lithium batteries are shown in figures 5 and 6, respectively.

Since lithium batteries provide a constant current for up to 10 years in this type of low-power application, they were chosen over nickel-cadmium for this design example. A single 3-volt lithium battery is adequate for most CMOS SRAM applications. If higher voltage is required, batteries may be connected in series.

Physical characteristics of a battery are determined by the manufacturer according to common system requirements. The designer must select a battery of the proper size and shape to meet the requirements of printed circuit board technology. Such requirements may include terminal connections and solderability.

Table 1. Lithium Versus Nickel-Cadmium Battery Characteristics

Lithium	Nickel-Cadmium	
10 years	6 months	
no	yes	
5000 mAh*	4000 mAh*	
moderate	moderate	
yes	yes	
	10 years no 5000 mAh* moderate	

*milliampere hours

Figure 5. Current Drain Versus Operating Time— Nickel Cadmium Battery





Figure 6. Current Drain Versus Operating Time— Lithium Battery



Battery Capacity

Battery capacity defines the current drive of the battery over a period of time, measured in milliampere hours (mAh). Required capacity of the battery selected for the memory backup circuit can be determined from the following formula:

Current required (mA) x time in backup mode (hours/day) x 365 days/year x number of years

Battery capacity is affected by temperature, humidity, and load conditions. The designer must ensure that these conditions do not degrade the operating life (discharge characteristics) of the battery. Figures 7 and 8 show the effects of temperature and load current variations on lithium battery discharge characteristics.




Figure 7. Lithium Discharge Characteristics— \simeq 20 μ A Load

3.0 60°Ċ 45°C 2.5 -20°C Voltage [V] 2.0 -40°C 1.5 1.0 0.5 50 100 150 200 Hours 83-004846A



Design Example

This section presents and documents a detailed battery backup design example. The discussion encompasses SRAM memory array design, current and voltage requirements, voltage-detector and isolation circuitry, and memory protection design considerations.

SRAM Memory Array

For the battery backup design example, NEC's µPD43256A-15LL (a CMOS-fabricated, 150-ns SRAM memory device) is used to implement the memory array, configured as 32K by 32 bits using four 32K x 8-bit memory devices (figure 9). The memory array's interface of common address lines, common I/O lines, and control signals are asserted by control logic common to all devices. However, the power supply connection to the memory array requires special consideration. The power plane of the memory array must be isolated from the system power supply to ensure that the backup battery drives only the memory array (see "Voltage-Level Detector and Isolation Circuit Design").

Current and Voltage Requirements

The first task for the designer is to define the required battery capacity. Table 2 shows data retention characteristics for the μ PD43256A SRAM. The maximum data retention current for this device is $20 \,\mu$ A at 0 to $70 \,^{\circ}$ C. For a circuit with four memory devices, total memory array current is 4 x 20 μ A = 80 μ A.

The battery's operating period is assumed to be 10
years at 12 hours-per-day. Using the formula shown
under "Battery Capacity," the required capacity of the
battery can be derived from this calculation.

80 μ A x 12 hours/day x 365 days/year x 10 years = 3504 mAh

Requirements for the data retention voltage of the µPD43256A SRAM are defined in table 2, while figure 10 shows timing requirements for data retention with respect to the CS chip select signal.

Table 2.	μPD43256A SRAM Data Retention	
	Characteristics	

	1. 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 - 1910 -	Limits					
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	
Data retention supply voltage	V _{CCDR}	2.0		5.5	۷	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$	
Data retention supply current	ICCDR		1	50	μA		
Chip deselection to data retention	t _{CDR}	0			ns	-	
Operation recovery time	t _R	t _{RC}			ns		

Notes:

- (1) μ PD43256A-LL: I_{CCDR} = 20 μ A (max) for T_A = 0 to 70°C and $3 \mu A$ (max) for $T_A = 0$ to 40°C.
- (2) μ PD43256A-L: I_{CCDR} = 15 μ A (max) for T_A = 0 to 40 °C.





Figure 9. SRAM Memory Array

NEC

Figure 10. Data Retention Timing Waveforms



Battery Protection. Figure 11 shows the battery portion of the memory battery backup circuit. This portion of the circuit must be designed to provide the required data retention voltage and energy capacity for the memory backup function, yet protect the battery from reverse (charging) current. The diode and resistor shown in figure 11 were selected to protect the battery according to UL standards.

Since lithium batteries are not rechargeable, currentlimiting protection must be provided to control the amount of current from the main power supply. For this purpose, the designer must select a diode that protects against charging current, yet provides sufficient voltage for memory battery backup.

The UL-allowable charging current for a lithium battery is specified as 1% of the battery capacity, calculated as follows:

1% x capacity of battery (mAh) \div (amount of time charging may occur (hours/day) x 365 days/year x number of years)

In this design example, a minimum capacity of 3504 mAh is required. The closest standard-size lithium battery has a capacity of 5000 mAh. The allowed charging current of this battery for a 10-year period is calculated in this way:

1% x 5000 mAh \div (12 hours/day x 365 days/year x 10 years) = 1.1 μ A

Therefore, the diode selected to protect the battery must have a maximum reverse leakage current rating of 1.1 μ A. To maintain the required data retention voltage at the memory device, a diode with a small forward-voltage drop must be selected. A Schottky diode, with a forward-voltage drop of 0.2 volt, provides a 2.7-volt battery backup voltage and also meets the reverse leakage current specification for this circuit.

According to UL standards, the battery must also be protected against charging current in case the protection diode is damaged. The designer must select a current-limiting resistor for this purpose. Resistor value is determined according to this formula:


(V_{CC} - V_{Battery}) ÷ maximum charging current

UL standards specify a maximum charging current of 5 mA. Therefore, for the circuit in this design example, the minimum resistor value is specified as follows:

 $(5.5 - 3 V) \div 5 mA = 500 \Omega$

Selecting the aforementioned Schottky diode and a standard 10% resistor value of 560 Ω would guarantee minimum data retention voltage for the battery backup circuit. Total voltage drop across the protection diode and current-limiting resistor is equal to 0.245 volt, which provides a memory backup voltage of 2.755 volts—well above the minimum data retention voltage of 2 volts.





28i

Voltage-Level Detector and Isolation Circuit Design

The designer must also determine the best method for detecting power failures and isolating the main power supply from the backup battery. The circuit designed for these functions must fulfill two requirements: 1) sustain maximum operating current for the memory array, and 2) provide isolation protection during battery backup operation. Several design alternatives for voltage-level detector and isolation circuits are discussed in this section. The standards of comparison between these circuits are relative simplicity of design and voltage drop of the isolation element.

Note: In applications that are subjected to brownouts or extreme temperatures, these voltage-level detector and isolation circuits will minimize unnecessary cycling of the backup battery. However, considerations must be made to protect the memory devices from unstable circuit conditions, especially during power failure. For a discussion of memory protection under these circumstances, refer to "System Power Failure Design Considerations," following this section.


The designer must first determine maximum operating current of the memory array. Since maximum operating current for the μ PD43256A SRAM is specified as 35 mA, total operating current is calculated as 4 x 35 mA = 140 mA for the memory array in this design example.


Diode Isolation Circuit. The diode isolation circuit in figure 12 provides a simple approach to memory battery backup. The isolation diode (D1) must be able to sustain the maximum memory operating current, yet minimize voltage skew between V_{CC} and V_{CCM} by limiting forward-voltage drop. A large voltage skew could cause illegal conditions to occur in normal system operations. A typical silicon diode with a forward-voltage drop of 0.7 V at a 140-mA load current would provide a large voltage skew between V_{CC} and V_{CCM} . Since SRAM V_{CC} is 0.7 V less than the level of a logic signal from a device not in the backup system, V_{CC} would have to be adjusted to a nonstandard level of 5.7 V to maintain V_{CC} at 5 V.

In contrast, a Schottky diode typically provides a forward-voltage drop of 0.2 V at a 3-A load current. This low voltage drop minimizes voltage skew and maintains logic input levels to within 0.2 V of V_{CC}, which makes the Schottky diode an ideal choice for the diode isolation circuit.


Voltage-Level Detector Circuit. The diode isolation circuit provides a simple means of battery backup, but some applications may require a circuit that minimizes voltage skew and has a more defined threshold level. The voltage-level detector circuit shown in figure 13 would allow the designer to fulfill these system requirements.

The voltage-level detector circuit isolates the supply voltage from the memory voltage when the voltage level falls below V_{CC} minimum. Threshold voltage is specified by using a zener diode in the voltage-divider circuit of figure 13. Care must be taken to ensure that marginal V_{CC} levels do not cause unnecessary cycling of the backup battery.











The voltage-level detector circuit consists of zener diode Z1, switching transistor Q1, and the R1 and R2 voltage-divider network. The collector of Q1 is connected to the base of PNP isolation transistor Q2, isolating V_{CC} from V_{CCM} when the V_{CC} voltage level falls below threshold. Threshold voltage (VTH) is determined by $V_{TH} = V_Z + V_{BE1}$, where V_Z is zener voltage and VBE1 is the base-to-emitter voltage drop of Q1. The threshold voltage in figure 13 is 3.9 + 0.6 V = 4.5 V, which is the specification for minimum V_{CC} . When V_{CC} drops below minimum specification, the zener diode operates in its forward-voltage region, and no base current flows into Q1. Q1 is then forced into cutoff. With Q1 in cutoff, no base current flows into Q2, consequently forcing Q2 into cutoff and isolating V_{CC} from V_{CCM}.

Isolation transistor Q2 must be capable of supplying a maximum memory operating current of 140 mA and also must provide a minimum V_{SAT} to reduce voltage skew. The PNP 2N2907 medium-power transistor chosen for this application can drive up to 150 mA with a dc gain range of 100 to 300. The maximum base current needed to turn on Q2 is calculated as follows:

 $I_{BQ2} = I_{CQ2} \div h_{fe} = 140 \text{ mA} \div 100 = 1.4 \text{ mA}$


Since the base of Q2 is connected to the collector of Q1, and $I_{BQ2} = I_{CQ1}$, Q1 must be capable of driving a collector current of 1.4 mA or greater. The choice for Q1 is an NPN 2N3904, a general-purpose transistor with an I_C maximum of 10 mA and an h_{fe} of 100. The base current needed to turn on Q1 is calculated at 3 mA \div 100 = 30 μ A, which is much less than the maximum I_{BQ1} provided by the R1-R2 network. The voltage divider R1-R2 must also forward-bias the base-emitter junction of Q1 to allow the transistor to operate in its active region. The voltage at the Q1 base

node is 4.1 volts, which keeps Q1 turned on until threshold voltage is reached.


The circuit in figure 13 was characterized, and the relationship between the input and output voltage for two output loads is shown in figure 14. At an input voltage level of 4.5 V, the output voltage maintains a voltage level higher than the minimum data retention voltage of 2 V.

Schmitt Trigger Voltage-Level Detector. The voltagelevel detector circuit is an improvement over the diode isolation circuit. However, the threshold point is sensitive to variations in Q1 gain, and could cause oscillations around the trigger point, draining the backup battery. The circuit shown in figure 15 reduces threshold sensitivity by adding an operational amplifier, thereby improving threshold margin by introducing hysteresis into the threshold region. This comparator circuit is commonly referred to as a Schmitt trigger.

Figure 14. Voltage-Level Detector/Transfer Function









The noninverting input of the μ PC358 is connected to a reference-voltage network consisting of R4 and R5. This reference voltage, when compared to the input voltage on the inverting input, determines when the output of the operational amplifier will transition. If a loop gain in excess of unity is chosen, the output waveform continues to be virtually discontinuous at the comparison voltage. However, at this point, the circuit would exhibit a phenomenom called hysteresis. Hysteresis voltage is determined by the resistor network of R4 and R5.

Figure 16 illustrates the response of the Schmitt trigger voltage-level detector circuit to the input signals connected to the noninverting input of the μ PC358. When the input voltage reaches the value V1, the output goes high, and when the input is at V2, the output transitions to the low state. The difference between the input signals (V1 - V2) is called the hysteresis voltage (V_H). Therefore, the threshold voltage is dependent upon two input values, increasing the threshold sensitivity by the difference between the two voltages. For the circuit in figure 15, V_H is equal to 0.34 V. This circuits, but at a cost of increased device count.

The circuit in figure 15 was characterized, and the relationship between input voltage and output voltage for a $100-k\Omega$ output load is shown in figure 17. When the input voltage reaches 4.5 V (V1), the output voltage is set at a level higher than the minimum data retention voltage. Output voltage does not change until input voltage reaches a value of 4.1 V (V2).

System Power Failure Design Considerations

As shown in figure 18, V_{CC} decays slowly after power failure, providing time for an orderly system shutdown. Even during an orderly shutdown, the system may generate spurious memory commands, causing viable data to be overwritten. The designer can use the status signal generated by the system's power supply monitor circuit to protect the memory from false CPU commands after power failure. (The power supply monitor circuit is shown as part of the memory battery backup system in figure 4.)

Figure 16. Response of the Schmitt Trigger to an Arbitrary Signal




Figure 17. Schmitt Trigger Detector/Transfer Function





Figure 18. Power Failure V_{CC} Profile



The power supply status signal (Power OK) remains inactive during the entire time V_{CC} is off to force the output of the NAND gate to remain inactive (high). This status signal also is sent to the NAND gate of the memory circuit ("Power OK" in figure 19). The memory circuit "ands" this status signal with the other control signals and deselects the memory array before any false commands are generated.

Once the backup circuit has taken over and the memory array has been deselected, \overline{CS} must be maintained at V_{CC} – 0.2 V. The 10-k Ω resistor ensures that the requirement for $\overline{CS} \ge V_{CCM} - 0.2$ V is met.

If a power supply monitor circuit is not provided, the designer may design one. The circuit shown in figure 20 uses a voltage-level detector design to detect when V_{CC} falls below 4.5 V. This circuit is similar to the voltage-level detector circuit used in the battery backup design example. Rather than control an isolation transistor, this power supply monitor circuit generates a power supply status signal (Power OK) to the memory select logic.

The circuit shown in figure 20 is subject to oscillations due to variations in Q1 gain and limited threshold margins. The addition of a Schmitt trigger to the power supply monitor circuit (figure 21) increases threshold margins by introducing hysteresis into the threshold region. The amount of hysteresis is determined by the values of R4 and R5. When input voltage falls below 4.5 V, the circuit generates a low signal (Power OK) to the memory select logic, and the memory array is deselected. Power OK remains low because R5 pulls it down as long as V_{CC} is off.

Figure 19. Memory Array Deselect Circuit




Figure 20. Power Supply Monitor Circuit





Figure 21. Power Supply Monitor Circuit With Schmitt Trigger



28i





Introduction

Supercaps are an innovative type of capacitor providing a volumetric efficiency (i.e., capacitance per unit volume for a given voltage) of 10 to 50 times that of conventional aluminum electrolytic capacitors. High capacitance (2.2 million μ F) and low leakage current make the supercap an efficient, reliable and costeffective energy storage device.

In 1879, the theory of electric double-layer capacitance was introduced by Helmholtz, but the first electric double-layer capacitor using solid electrolyte wasn't developed until 90 years later, a gap caused in part by a lack of proper materials. In 1979, NEC introduced its electric double-layer supercapacitor, nicknamed *supercap*, and with it a new manufacturing technology and newly developed construction materials.

Today NEC manufactures an extensive line of supercaps to meet a variety of demands. For example, large current backup is provided by our FA- and FE-series, small current backup by our FY-series, moderate current backup by the FS-series, and wide operating margins by the FR-series.

Theory of Operation

At each interface (figure 1), an array of charged particles and induced charges is thought to exist. This array is known as an electric double layer. The large capacitance of an electric double-layer capacitor arises from the charge stored at the interface as the electric field changes across two available phases. In a supercap, one phase consists of activated carbon particles and the other of sulfuric acid solution as an ionically conducting electrolyte. In general, the relationship of the charge per unit area (η) and the double-layer potential (ϕ) is reflected by the following equation:

$\eta = \left[d / (4\pi \delta) \right] \times \phi$

where *d* is the dielectric constant of the interface media and δ is the mean distance between the solid surface (polarizable electrode) and the ionic center. The value of δ is a few angstroms. In the Helmholtz model, the potential gradient exists only in the area of the electric double layer. As a result, the potential curve is as shown in figure 1.




Figure 1. Basic Model of a Supercap

Supercap is a trademark of NEC Corporation.



If ϕ_0 represents ϕ when no external bias is applied, then the calculation is expressed this way:

$$\eta_0 = [d/(4\pi\delta)] \times \phi_0$$

Conversely, some charges are accumulated at the interface if an external electric field is applied to the system shown in figure 1. In this case, the potential rises to ϕ_1 and the charge of η_1 can be accumulated as shown by this equation:

 $\eta_1 = [d/(4\pi\delta)] \times (2\phi_1 - \phi_0)$


The charge equivalent to η_1 can be accumulated by changing the external electric field, as follows:


$$\eta_1 \cong 2\eta_0 \ (\phi_1 \ / \ \phi_0), \text{ where } (\phi_1 \gg \phi_0)$$

The experimental result, using mercury as a polarizable electrode, shows a 20 to 40 μ F/cm² value. Therefore, if the activated carbon behavior is the same as that of mercury, the capacitance for a capacitor consisting of activated carbon with a 1,000 m²/g surface area is calculated to be 200 to 400 F/g, a very large value. In this way, a device with large capacitance and small size can be easily manufactured.

Structure

The cross section of a unit cell is shown in figure 2. The activated carbon particles moisturized (semi-liquid state) by diluted sulfuric acid electrolyte are segregated by a porous, ion-permeable separator. The unit cell is sealed by the electroconductive polymer and a nonconductive rubber gasket, which are vulcanized simultaneously. No adhesive glue is used for the seal.





The breakdown voltage of the unit cell can be as low as 1.2 volts (thermodynamically), which is the decomposition voltage of aqueous electrolyte solution. Therefore, several unit cells are stacked in series to get the required rated voltage (figure 3).

Performance

Supercaps have no standard specifications from groups such as the EIA and, accordingly, are specified by individual manufacturers. For example, NEC has specifications to cover the following:

- Operating temperature
- Maximum working voltage
- Capacitance
- Capacitance tolerance
- Equivalent series resistance¹ (ESR)
- Charging (leakage) current at 30 minutes
- Voltage holding characteristics
- Temperature characteristics
- Lead terminal strength
- Vibration
- Solderability
- · Resistance to soldering heat
- Temperature cycling
- Humidity
- Load life

Detailed information can be found in the data sheets for each series.

Note:


[1] Due to relatively high ESR, supercaps may be unsuitable for filtering applications. ESR involves different resistance factors in the electrolyte, the activated carbon particles, the carbon to electroconductive polymer contacts, and the contacts between cell units, among others.

Calculating Required Supercap Size

When the required backup current is on the order of miliamps or more, size is determined as shown in figure 4. When backup current is on the order of microamps or less, figure 5 applies. Keep in mind that the curves in figure 5 are approximations and actual backup time may vary.



Figure 3. Cross Section







Figure 4. Relationship Between Voltage and Time While the Supercap is Charging and Discharging



Figure 5. Minimum Backup for CMOS RAMs



Applications

Supercaps typically are used as

- Backup power during primary outages
- Backup power during voltage drops caused by heavy loads
- Backup sources to primary batteries

As battery backup sources for the microcomputer and memory devices found in VCRs, AM-FM tuners, cameras and hand-held computers, their primary function is to prevent errors in operation during power outages (figure 6). Until recently, batteries or electrolytic capacitors have been used, but because batteries have to be replaced or recharged and aluminum capacitors are too large, supercaps are an excellent alternative to traditional backup technologies.

Figure 6. Basic Backup Circuit Using a Supercap




Table 1. Comparison of Features

Features	Supercaps	NI-Cd Batteries	Lithium Batteries	Aluminum Electrolytic Capacitors
Operating temperature	-40 to 85°C	-20 to 65°C	-20 to 60°C	-40 to 85°C
Working voltage	5.5 V and 11 V	1.2 V	3 V	Over 6.3 V
Capacitance	1	210	360	0.01
Charging time	Several seconds	Several hours		Several seconds
Charging current limitations	None	Limited		None
Charge/discharge cycles	Infinite (more than 10 ⁵ times)	300 to 500 times		Infinite (more than 10 ⁵ times)
Reflow soldering	Applicable	Not applicable	Not applicable	Applicable
Materials safety	No noxious materials	Cadmium	No noxious materials	No noxious materials


Notes:

 Capacitance is shown as a ratio to the supercap's electric charge per unit volume.

Table 2. Advantages and Disadvantages of Alternate Sources to Supercaps

Backup Source	Advantages	Disadvantages
Ni-Cd Battery	Rechargeable	Noxious materials
	Large capacity	Must be replaced every 6 months to 2 years because of limited charge/ discharge cycles
		Needs protection against rapid charging
	••••••••••••••••••••••••••••••••••••••	May be broken by shorting terminals after charging
Lithium Battery	Large capacity	Unsuitable for high current applications
	an a	No reflow soldering
		Not rechargeable
Aluminum Electrolytic Capacitor	Easy to use	Small capacitance

Figure 7. Memory Backup Circuit Block Diagram



28j



6.



ECL RAMs 10K Interface



ECL RAMS **100K Interface**





EEPROMs



Application Notes



Package Drawings

29



Section 29 Package Drawings Device/Package Cross-Reference 1 Package Drawings (in order by number of pins) 16

Device/Package Cross-Reference

Part Number	Ordering Designation	Package	Page
MC-434000	D	32-Pin Ceramic DIP (600-mil)	43
-	E	32-Pin Plastic (FR-4) DIP (600-mil)	44
µPB100422	В	24-Pin Ceramic Flatpack	29
-	D	24-Pin Ceramic DIP (400-mil)	25
μPB100470	D	18-Pin Cerdip (300-mil)	17
μPB100474	В	24-Pin Ceramic Flatpack	29
-	D	24-Pin Ceramic DIP (400-mil)	25
	к	24-Pin Ceramic LCC	28
μPB100474A	ВН	24-Pin Ceramic Flatpack	29
-	D	24-Pin Cerdip (400-mil) #2	25
μPB100474E	DH	24-Pin Cerdip (400-mil) #1	24
-	. ВН	24-Pin Ceramic Flatpack	29
μPB100476LL _	DH	28-Pin Cerdip (400-mil) #2	36
	ВН	28-Pin Ceramic Flatpack	37
µPB100480	В	20-Pin Ceramic Flatpack	20
	D	20-Pin Cerdip (300-mil)	19
μPB100484	В	28-Pin Ceramic Flatpack	37
	D	28-Pin Cerdip (400-mil) #1	35
μPB100484A	B	28-Pin Ceramic Flatpack	37
	D	28-Pin Cerdip (400-mil) #1	35
μPB100A484	В	28-Pin Ceramic Flatpack	37
_	D	28-Pin Cerdip (400-mil) #1	35
µPB10422	D	24-Pin Ceramic DIP (400-mil)	25
μPB10470	D	18-Pin Cerdip (300-mil)	17
μPB10474	D	24-Pin Cerdip (400-mil) #2	25
μPB10474A	D	24-Pin Cerdip (400-mil) #2	25
μPB10474E	DH	24-Pin Cerdip (400-mil) #1	24
	вн	24-Pin Ceramic Flatpack	29
μPB10476LL	DH	28-Pin Cerdip (400-mil) #2	36
	вн	28-Pin Ceramic Flatpack	37
μPB10480	B	20-Pin Ceramic Flatpack	20
-	D	20-Pin Cerdip (300-mil)	19
μPB10484	В	28-Pin Ceramic Flatpack	37
-	D	28-Pin Cerdip (400-mil) #1	35
μPB10484A	В	28-Pin Ceramic Flatpack	37
	D	28-Pin Cerdip (400-mil) #1	35
μPB10A484	BH	28-Pin Ceramic Flatpack	37
-	D	28-Pin Cerdip (400-mil) #1	35
μPD100500	D	24-Pin Cerdip (300-mil)	24
μPD10500	D	24-Pin Cerdip (300-mil)	24



μPD28C04 μPD28C05 μPD28C256 μPD28C64 μPD41256	C G C G CZ C C	24-Pin Plastic DIP (600-mil) 24-Pin Plastic SOP (Miniflat) (450-mil) 24-Pin Plastic DIP (600-mil) 24-Pin Plastic SOP (Miniflat) (450-mil) 28-Pin Plastic DIP (600-mil)	23 27 23 27
uPD28C256 uPD28C64	C G CZ C	24-Pin Plastic DIP (600-mil) 24-Pin Plastic SOP (Miniflat) (450-mil)	23
uPD28C256 uPD28C64	G CZ C	24-Pin Plastic SOP (Miniflat) (450-mil)	
/PD28C64	CZ C		97
/PD28C64	C	28-Pin Plastic DIP (600-mil)	21
			34
/PD41256	C	28-Pin Plastic DIP (600-mil)	34
		16-Pin Plastic DIP (300-mil)	16
	L	18-Pin Plastic Leaded Chip Carrier	18
/PD41264	C	24-Pin Plastic DIP (400-mil)	22
	V	24-Pin Plastic ZIP (350-mil)	27
JPD41464	С	18-Pin Plastic DIP (300-mil) #1	16
	Ļ	18-Pin Plastic Leaded Chip Carrier	18
uPD421000	C	18-Pin Plastic DIP (300-mil) #2	17
· · · · ·	GX	24/20-Pin Plastic TSOP I	26
	LA	26/20-Pin Plastic SOJ (300-mil)	30
· · · · · · · · · · · · · · · · · · ·	V	20-Pin Plastic ZIP (350-mil)	19
/PD42101	С	24-Pin Plastic DIP (300-mil) #2	21
	G	24-Pin Plastic SOP (Miniflat) (450-mil)	27
(PD42102	C	24-Pin Plastic DIP (300-mil) #2	21
	G	24-Pin Plastic SOP (Miniflat) (450-mil)	27
/PD42116162		50-Pin Plastic TSOP II (400-mil)	55
/PD42116182	s de la companya de l	50-Pin Plastic TSOP II (400-mil)	55
/PD42116420		44-Pin Plastic TSOP II (400-mil) #2	54
/PD42116820	· · · · · · · · · · · · · · · · · · ·	44-Pin Plastic TSOP II (400-mil) #2	54
/PD42116920		44-Pin Plastic TSOP II (400-mil) #2	54
uPD4216100	G5	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
·	V at the second	24-Pin Plastic ZIP (425-mil)	28
/PD4216101	G5	28/24-Pin Plastic TSOP II (400-mil)	39
· · · · · · · · · · · · · · · · · · ·	LE and the second	28/24-Pin Plastic SOJ (400-mil)	- 38
· · · · ·	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	V	24-Pin Plastic ZIP (425-mil)	28
/PD4216102	V // 11/10/10/10/10/10/10/10/10/10/10/10/10/1	24-Pin Plastic ZIP (425-mil)	28
······································	G5M G5M	28/24-Pin Plastic TSOP II (400-mil)	39
· · · · · ·	G5	28/24-Pin Plastic TSOP II (400-mil)	39
· · · · · · · · · · · · · · · · · · ·	LE soughture for	28/24-Pin Plastic SOJ (400-mil)	38
			• • 1977 *

2

Part Number	Ordering Designation	Package	Page
μPD4216160	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
μPD4216160L	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
· · · ·	LE	42-Pin Plastic SOJ (400-mil)	51
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
μPD4216180	LE	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
μPD4216180L	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	LE an a	42-Pin Plastic SOJ (400-mil)	51
μPD4216400	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	V	24-Pin Plastic ZIP (425-mil)	28
	G5	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
µPD4216402	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	V	24-Pin Plastic ZIP (425-mil)	28
-	G5	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
μPD4216410	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	V A AND	24-Pin Plastic ZIP (425-mil)	28
	G5	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
μPD4216412	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	V	24-Pin Plastic ZIP (425-mil)	28
· · · · ·	G5	28/24-Pin Plastic TSOP II (400-mil)	39
	LE Association of the	28/24-Pin Plastic SOJ (400-mil)	38
μPD4216800	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
μPD4216800L	LE Constant of the	28-Pin Plastic SOJ (400-mil)	38
	G5M	28-Pin Plastic TSOP II (400-mil)	39
· -	G5	28-Pin Plastic TSOP II (400-mil)	39
µPD4216802	G5	28-Pin Plastic TSOP II (400-mil)	39
•	LE state of the set	28-Pin Plastic SOJ (400-mil)	38
	G5M	28-Pin Plastic TSOP II (400-mil)	39
µPD4216802L	G5	28-Pin Plastic TSOP II (400-mil)	39
н — — — — — — — — — — — — — — — — — — —	LE Regeler de	28-Pin Plastic SOJ (400-mil)	38
-			39



Part Number	Ordering Designation	Package	Page
μPD4216900	G5	32-Pin Plastic TSOP II (400-mil)	47
	G5M	32-Pin Plastic TSOP II (400-mil)	47
	LE	32-Pin Plastic SOJ (400-mil) #2	45
µPD4216900L	G5M	32-Pin Plastic TSOP II (400-mil)	47
	LE	32-Pin Plastic SOJ (400-mil) #2	45
	G5	32-Pin Plastic TSOP II (400-mil)	47
µPD4216902	G5	32-Pin Plastic TSOP II (400-mil)	47
	G5M	32-Pin Plastic TSOP II (400-mil)	47
	LE	32-Pin Plastic SOJ (400-mil) #2	45
µPD4216902L	G5	32-Pin Plastic TSOP II (400-mil)	47
	G5M	32-Pin Plastic TSOP II (400-mil)	47
	LE	32-Pin Plastic SOJ (400-mil) #2	45
μPD4217100	G5	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
	v	24-Pin Plastic ZIP (425-mil)	28
	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
μPD4217101	G5	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
	V	24-Pin Plastic ZIP (425-mil)	28
	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
μPD4217102	V	24-Pin Plastic ZIP (425-mil)	28
	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
	G5	28/24-Pin Plastic TSOP II (400-mil)	39
μPD4217160	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
µPD4217160L	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
μPD4217180	LE	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
µPD4217180L	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
μPD4217400	V	24-Pin Plastic ZIP (425-mil)	28
	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
	G5	28/24-Pin Plastic TSOP II (400-mil)	39

Part Number	Ordering Designation	Package	Page
µPD4217402	v	24-Pin Plastic ZIP (425-mil)	28
	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
·	LE	28/24-Pin Plastic SOJ (400-mil)	38
	G5	28/24-Pin Plastic TSOP II (400-mil)	39
μPD4217410	V	24-Pin Plastic ZIP (425-mil)	28
	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
	G5	28/24-Pin Plastic TSOP II (400-mil)	39
μPD4217412	v	24-Pin Plastic ZIP (425-mil)	28
	G5M	28/24-Pin Plastic TSOP II (400-mil)	39
	LE	28/24-Pin Plastic SOJ (400-mil)	38
	G5	28/24-Pin Plastic TSOP II (400-mil)	39
μPD4217800	G5	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	G5M	28-Pin Plastic TSOP II (400-mil)	39
µPD4217800L	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	G5	28-Pin Plastic TSOP II (400-mil)	39
μPD4217802 _	LE	28-Pin Plastic SOJ (400-mil)	38
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	G5	28-Pin Plastic TSOP II (400-mil)	39
μPD4217802L	LE	28-Pin Plastic SOJ (400-mil)	38
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	G5	28-Pin Plastic TSOP II (400-mil)	39
μPD4217900	G5	32-Pin Plastic TSOP II (400-mil)	47
-	LE	32-Pin Plastic SOJ (400-mil) #2	45
•	G5M	32-Pin Plastic TSOP II (400-mil)	47
μPD4217900L	G5M	32-Pin Plastic TSOP II (400-mil)	47
· · · ·	LE	32-Pin Plastic SOJ (400-mil) #2	45
·	G5	32-Pin Plastic TSOP II (400-mil)	47
µPD4217902	G5M	32-Pin Plastic TSOP II (400-mil)	47
	LE	32-Pin Plastic SOJ (400-mil) #2	45
-	G5	32-Pin Plastic TSOP II (400-mil)	47
µPD4217902L	G5M	32-Pin Plastic TSOP II (400-mil)	47
-	G5	32-Pin Plastic TSOP II (400-mil)	47
-	LE	32-Pin Plastic SOJ (400-mil) #2	45
μPD4218160	G5	50/44-Pin Plastic TSOP II (400-mil)	56
-	LE	42-Pin Plastic SOJ (400-mil)	51
-	G5M	50/44-Pin Plastic TSOP II (400-mil)	56



Part Number	Ordering Designation	Package	Page
uPD4218160L	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
uPD4218180	LE	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
-	G5	50/44-Pin Plastic TSOP II (400-mil)	56
uPD4218180L	G5	50/44-Pin Plastic TSOP II (400-mil)	56
· · · · ·	LE	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
µPD42264	C	24-Pin Plastic DIP (400-mil)	22
	V	24-Pin Plastic ZIP (350-mil)	27
	LA	24-pin Plastic SOJ (300-mil)	26
μPD42270	C	28-Pin Plastic DIP (400-mil)	33
µPD42271	GF	64-Pin Plastic QFP	58
µPD42272	GF	64-Pin Plastic QFP	58
μPD42273	LE	28-Pin Plastic SOJ (400-mil)	38
-	V	28-Pin Plastic ZIP (350-mil)	41
uPD42274	LE	28-Pin Plastic SOJ (400-mil)	38
	V	28-Pin Plastic ZIP (350-mil)	41
µPD42274-80	V	28-Pin Plastic ZIP (350-mil)	41
	LE	28-Pin Plastic SOJ (400-mil)	38
uPD42275	LE	40-Pin Plastic SOJ (400-mil)	.49
μPD42280	GU	28-Pin Plastic SOP (Miniflat) (450-mil) #1	40
· · · ·	V	28-Pin Plastic ZIP (350-mil)	41
μPD424100	GS	26/20-Pin Plastic TSOP II (300-mil)	32
	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
· · · · · · · · · ·	V	20-Pin Plastic ZIP (350-mil)	19
	LA	26/20-Pin Plastic SOJ (300-mil)	30
µPD424100A	LA	26/20-Pin Plastic SOJ (300-mil)	30
· · · ·	GS	26/20-Pin Plastic TSOP II (300-mil)	32
	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
	V	20-Pin Plastic ZIP (350-mil)	19
µPD424100L	LA	26/20-Pin Plastic SOJ (300-mil)	30
1 A.	GS	26/20-Pin Plastic TSOP II (300-mil)	32
n an	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
	V	20-Pin Plastic ZIP (350-mil)	19
uPD424101	GS	26/20-Pin Plastic TSOP II (300-mil)	32
а	V	20-Pin Plastic ZIP (350-mil)	19
ана алана. Стран	LA	26/20-Pin Plastic SOJ (300-mil)	30
e e e e	GSM	26/20-Pin Plastic TSOP II (300-mil)	32

Part Number	Ordering Designation	Package	Page
μPD424102	LA	26/20-Pin Plastic SOJ (300-mil)	30
	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
	V	20-Pin Plastic ZIP (350-mil)	19
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
μPD424170A	V	40-Pin Plastic ZIP (400-mil)	50
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	G5	44/40-Pin Plastic TSOP II (300-mil)	52
μPD424170L	V	40-Pin Plastic ZIP (400-mil)	50
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	G5	44/40-Pin Plastic TSOP II (300-mil)	52
μPD424190A	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
µPD424190L	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
-	V	40-Pin Plastic ZIP (400- il)	50
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
μPD424256	C	20-Pin Plastic DIP (300-mil)	18
	LA	26/20-Pin Plastic SOJ (300-mil)	30
	V	20-Pin Plastic ZIP (350-mil)	19
	GX	24/20-Pin Plastic TSOP I	26
µPD424260A	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	LE sale s	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
µPD424260L	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
µPD424263A	G5	44/40-Pin Plastic TSOP II (300-mil)	52
.*	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
µPD424263L	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
•	G5M	44/40-Pin Plastic TSOP II (300-mil)	52

μPD424280A -	V	40 B' BL V BID (400 V)	
-		40-Pin Plastic ZIP (400-mil)	50
•	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	G5	44/40-Pin Plastic TSOP II (300-mil)	52
uPD424280L	V	40-Pin Plastic ZIP (400-mil)	50
-	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
-	LE	40-Pin Plastic SOJ (400-mil)	49
	G5	44/40-Pin Plastic TSOP II (300-mil)	52
uPD424400	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
-	V	20-Pin Plastic ZIP (350-mil)	19
	LA	26/20-Pin Plastic SOJ (300-mil)	30
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
µPD424400A	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
	V	20-Pin Plastic ZIP (350-mil)	19
	LA	26/20-Pin Plastic SOJ (300-mil)	30
µPD424400L	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
· · · ·	GS	26/20-Pin Plastic TSOP II (300-mil)	32
-	v	20-Pin Plastic ZIP (350-mil)	19
	LA	26/20-Pin Plastic SOJ (300-mil)	30
uPD424402	V	20-Pin Plastic ZIP (350-mil)	19
	LA	26/20-Pin Plastic SOJ (300-mil)	30
	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
-	GS	26/20-Pin Plastic TSOP II (300-mil)	32
uPD424410	V	20-Pin Plastic ZIP (350-mil)	19
-	LB	26/20-Pin Plastic SOJ (350-mil)	30
	LA	26/20-Pin Plastic SOJ (300-mil)	30
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
μPD424412	LA	26/20-Pin Plastic SOJ (300-mil)	30
	V	20-Pin Plastic ZIP (350-mil)	19
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
uPD424440	LE	26/24-Pin Plastic SOJ (350-mil)	31
µPD424440L	LE the second	26/24-Pin Plastic SOJ (350-mil)	31
µPD424800A	G5	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	V	28-Pin Plastic ZIP (350-mil)	41
	G5M	28-Pin Plastic TSOP II (400-mil)	39
µPD424800L	G5	28-Pin Plastic TSOP II (400-mil)	39
•	LE	28-Pin Plastic SOJ (400-mil)	38
•	V	28-Pin Plastic ZIP (350-mil)	41
	G5M	28-Pin Plastic TSOP II (400-mil)	39

Part Number	Ordering Designation	Package	Page
μPD424810A	LE	28-Pin Plastic SOJ (400-mil)	38
	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	V	28-Pin Plastic ZIP (350-mil)	41
μPD424810L	LE	28-Pin Plastic SOJ (400-mil)	38
	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	v	28-Pin Plastic ZIP (350-mil)	41
μPD424900A	G5	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	v	28-Pin Plastic ZIP (350-mil)	41
	G5M	28-Pin Plastic TSOP II (400-mil)	39
µPD424900L	G5	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	V	28-Pin Plastic ZIP (350-mil)	41
	G5M	28-Pin Plastic TSOP II (400-mil)	39
µPD42505	С	24-Pin Plastic DIP (300-mil) #2	21
	V	28-Pin Plastic ZIP (350-mil)	41
µPD42532	C	40-Pin Plastic DIP (600-mil)	49
μPD42601	V	20-Pin Plastic ZIP (350-mil)	19
	LA	26/20-Pin Plastic SOJ (300-mil)	30
μPD42641	GS	26/20-Pin Plastic TSOP II (300-mil)	32
	LA	26/20-Pin Plastic SOJ (300-mil)	30
	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
μPD42644	LA	26/20-Pin Plastic SOJ (300-mil)	30
	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
μPD42S16160	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
µPD42S16160L	LE	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
µPD42S16180	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
μPD42S16180L	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	G5	50/44-Pin Plastic TSOP II (400-mil)	56



Part Number	Ordering Designation	Package	Page
uPD42S16800	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
µPD42S16800L	LE	28-Pin Plastic SOJ (400-mil)	38
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	G5	28-Pin Plastic TSOP II (400-mil)	39
μPD42S16802	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
μPD42S16802L	G5	28-Pin Plastic TSOP II (400-mil)	39
·	G5M	28-Pin Plastic TSOP II (400-mil)	39
. · · · · · · · · · · · · · · · · · · ·	LE	28-Pin Plastic SOJ (400-mil)	38
μPD42S16900	G5	32-Pin Plastic TSOP II (400-mil)	47
	G5M	32-Pin Plastic TSOP II (400-mil)	47
	LE	32-Pin Plastic SOJ (400-mil) #2	45
μPD42S16900L	LE	32-Pin Plastic SOJ (400-mil) #2	45
	G5M	32-Pin Plastic TSOP II (400-mil)	47
· · · · ·	G5	32-Pin Plastic TSOP II (400-mil)	47
μPD42S16902	G5	32-Pin Plastic TSOP II (400-mil)	47
	LE gate of	32-Pin Plastic SOJ (400-mil) #2	45
	G5M	32-Pin Plastic TSOP II (400-mil)	47
µPD42S16902L	G5	32-Pin Plastic TSOP II (400-mil)	47
·	LE seator de la	32-Pin Plastic SOJ (400-mil) #2	45
an a	G5M	32-Pin Plastic TSOP II (400-mil)	47
μPD42S17160	G5	50/44-Pin Plastic TSOP II (400-mil)	56
n in state and state	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	LE 1 part de la terre de	42-Pin Plastic SOJ (400-mil)	51
μPD42S17160L	LE sector de la company	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
. · · · · ·	G5	50/44-Pin Plastic TSOP II (400-mil)	56
μPD42S17180	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
-	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
μPD42S17180L	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
and the second	G5	50/44-Pin Plastic TSOP II (400-mil)	56
ana ang ang ang ang ang ang ang ang ang	LE	42-Pin Plastic SOJ (400-mil)	51
μPD42S17800	G5	28-Pin Plastic TSOP II (400-mil)	39
·	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38



Part Number	Ordering Designation	Package	Page
µPD42S17800L	LE	28-Pin Plastic SOJ (400-mil)	38
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	G5	28-Pin Plastic TSOP II (400-mil)	39
μPD42S17802	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	G5	28-Pin Plastic TSOP II (400-mil)	39
μPD42S17802L	LE	28-Pin Plastic SOJ (400-mil)	38
- 	G5M	28-Pin Plastic TSOP II (400-mil)	39
	G5	28-Pin Plastic TSOP II (400-mil)	39
μPD42S17900	G5	32-Pin Plastic TSOP II (400-mil)	47
	LE	32-Pin Plastic SOJ (400-mil) #2	45
	G5M	32-Pin Plastic TSOP II (400-mil)	47
µPD42S17900L	LE	32-Pin Plastic SOJ (400-mil) #2	45
	G5M	32-Pin Plastic TSOP II (400-mil)	47
	G5	32-Pin Plastic TSOP II (400-mil)	47
μPD42S17902	LE	32-Pin Plastic SOJ (400-mil) #2	45
	G5M	32-Pin Plastic TSOP II (400-mil)	47
	G5	32-Pin Plastic TSOP II (400-mil)	47
µPD42S17902L	G5M	32-Pin Plastic TSOP II (400-mil)	47
	LE	32-Pin Plastic SOJ (400-mil) #2	45
	G5	32-Pin Plastic TSOP II (400-mil)	47
μPD42S18160	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
µPD42S18160L	LE	42-Pin Plastic SOJ (400-mil)	51
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
μPD42S18180	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	LE	42-Pin Plastic SOJ (400-mil)	51
µPD42S18180L	LE	42-Pin Plastic SOJ (400-mil)	51
	G5	50/44-Pin Plastic TSOP II (400-mil)	56
	G5M	50/44-Pin Plastic TSOP II (400-mil)	56
μPD42S4100A	LA	26/20-Pin Plastic SOJ (300-mil)	30
	V station providence	20-Pin Plastic ZIP (350-mil)	19
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
•	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
μPD42S4100L	LA	26/20-Pin Plastic SOJ (300-mil)	30
	V	20-Pin Plastic ZIP (350-mil)	19
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
1	GSM	26/20-Pin Plastic TSOP II (300-mil)	32



Part Number	Ordering Designation	Package	Page
µPD42S4170A	v	40-Pin Plastic ZIP (400-mil)	50
	G5	44/40 -Pin Plastic TSOP II (300 -mil)	52
	G5M	44/40 -Pin Plastic TSOP II (300 -mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
µPD42S4170L	V	40-Pin Plastic ZIP (400-mil)	50
	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
µPD42S4190A	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
μPD42S4190L	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
µPD42S4260A	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	v	40-Pin Plastic ZIP (400-mil)	50
µPD42S4260L	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
µPD42S4263A	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
μPD42S4263L	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
	V	40-Pin Plastic ZIP (400-mil)	50
µPD42S4280A	V	40-Pin Plastic ZIP (400-mil)	50
	G5	44/40-Pin Plastic TSOP II (300-mil)	52
	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49
µPD42S4280L	V	40-Pin Plastic ZIP (400-mil)	50
	G5	44/40-Pin Plastic TSOP II (300-mil)	52
• * * * * * * * * * * * * * * * * * * *	G5M	44/40-Pin Plastic TSOP II (300-mil)	52
	LE	40-Pin Plastic SOJ (400-mil)	49

NEC

Part Number	Ordering Designation	Package	Page
µPD42S4400A	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
	LA	26/20-Pin Plastic SOJ (300-mil)	30
	V	20-Pin Plastic ZIP (350-mil)	19
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
µPD42S4400L	GSM	26/20-Pin Plastic TSOP II (300-mil)	32
	LA	26/20-Pin Plastic SOJ (300-mil)	30-
	v	20-Pin Plastic ZIP (350-mil)	19
	GS	26/20-Pin Plastic TSOP II (300-mil)	32
µPD42S4440	LE	26/24-Pin Plastic SOJ (350-mil)	
µPD42S4440L	LE	26/24-Pin Plastic SOJ (350-mil)	31
µPD42S4800A	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	V	28-Pin Plastic ZIP (350-mil)	41
µPD42S4800L	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	V	28-Pin Plastic ZIP (350-mil)	41
µPD42S4810A	LE	28-Pin Plastic SOJ (400-mil)	38
	v	28-Pin Plastic ZIP (350-mil)	41
	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
µPD42S4810L	LE	28-Pin Plastic SOJ (400-mil)	38
	V	28-Pin Plastic ZIP (350-mil)	41
	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
μPD42S4900A	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	V	28-Pin Plastic ZIP (350-mil)	41
µPD42S4900L	G5	28-Pin Plastic TSOP II (400-mil)	39
	G5M	28-Pin Plastic TSOP II (400-mil)	39
	LE	28-Pin Plastic SOJ (400-mil)	38
	V	28-Pin Plastic ZIP (350-mil)	41
μPD431000A	GZM	32-Pin Plastic TSOP I #1	46
	CZ	32-Pin Plastic DIP (600-mil)	43
	GW	32-Pin Plastic SOP (Miniflat) (525-mil)	47
	GZ	32-Pin Plastic TSOP I #1	46
μPD431001	LE	28-Pin Plastic SOJ (400-mil)	38
μPD431004	LE	28-Pin Plastic SOJ (400-mil)	38
μPD431008	LE	32-Pin Plastic SOJ (400-mil) #1	45



 $\left(f(t), f_{t+1}^{(t)}\right) = \left(\frac{\partial \phi_{t+1}}{\partial t} + \frac{\partial \phi_{t+1}}{\partial$


Part Number	Ordering Designation	and a Package	1 - 11 - 11 - 11 - 11 - 11 - 11 - 11 -	Page
µPD431009	LE transformation and the	36-Pin Plastic SOJ (400-mil)		48
uPD431016	LE CONTRACTOR AND	44-Pin Plastic SOJ (400-mil)		51
14	G5	44-Pin Plastic TSOP II (400-mil) #3		55
µPD431018	G5 (a) (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	44-Pin Plastic TSOP II (400-mil) #3		55
· · · · · · · · · · · · · · · · · · ·	LE man and the second second second	44-Pin Plastic SOJ (400-mil)		51
µPD43251B	LA in the second second second second	24-Pin Plastic SOJ (300-mil)		26
	CR da Parto P	24-Pin Plastic DIP (300-mil) #1		21
µPD43253B	LA passes total	28-Pin Plastic SOJ (300-mil)	•	37
	CR grant and states the	28-Pin Plastic DIP (300-mil) #2	·	33
μPD43254B	LA Contraction States of Contractions	24-Pin Plastic SOJ (300-mil)	25,13	26
e de la construcción de la constru La construcción de la construcción d	CR Sector CR	24-Pin Plastic DIP (300-mil) #1		21
µPD43256A	GU	28-Pin Plastic SOP (Miniflat) (450-mil) #2		40
	C	28-Pin Plastic DIP (600-mil)		34
	GXM	32-Pin Plastic TSOP I #2		46
	GX AND	32-Pin Plastic TSOP I #2	19 a.C	46
μPD43256B	GU and the second	28-Pin Plastic SOP (Miniflat) (450-mil) #2		40
	CZ	28-Pin Plastic DIP (600-mil)		34
μPD43258A	LA	28-Pin Plastic SOJ (300-mil)		37
n Nga n	CR	28-Pin Plastic DIP (300-mil) #2	*12	33
μPD43259A	CR the state	32-Pin Plastic DIP (300-mil)		42
	LA	32-Pin Plastic SOJ (300-mil)		44
μPD434000	CZ	32-Pin Plastic DIP (600-mil)		43
	GW	32-Pin Plastic SOP (Miniflat) (525-mil)	.s ^{.,*}	47
	G5	32-Pin Plastic TSOP II (400-mil)		47
	G5M	32-Pin Plastic TSOP II (400-mil)		47
μPD434001	LE	32-Pin Plastic SOJ (400-mil) #1		45
μPD434004	LE search and search the search	32-Pin Plastic SOJ (400-mil) #1	1. M. S. S.	45
µPD434008	LE State Contraction	36-Pin Plastic SOJ (400-mil)		48
μPD4361B	CR Crocket Constant	22-Pin Plastic DIP (300-mil)		20
	LA The second second	24-Pin Plastic SOJ (300-mil)		26
μPD4362B	LA state of the second state of the second	24-Pin Plastic SOJ (300-mil)	· .	26
	CR CR	22-Pin Plastic DIP (300-mil)		20
μPD4363B	CR CR	24-Pin Plastic DIP (300-mil) #1		21
n an	LA de la complete de la cheve e	24-Pin Plastic SOJ (300-mil)		26
μPD4368	CR Note Medicate	28-Pin Plastic DIP (300-mil) #2		33
and a second second Second second	LA State State	28-Pin Plastic SOJ (300-mil)		37
μPD4369	CR. Cost of the second state of the second second	28-Pin Plastic DIP (300-mil) #1		32
	LA off for each off we	28-Pin Plastic SOJ (300-mil)		37
μPD46710A	LN	52-Pin Plastic LCC		57
μPD46741A	LP to the second	68-Pin Plastic LCC		59
μPD481440	LE district data di contra	40-Pin Plastic SOJ (400-mil)		49

•


Part Number	Ordering Designation	Package	Page
μPD482234	G5M	44-Pin Plastic TSOP II (400-mil) #1	53
	VF	40-Pin Plastic Shrink ZIP (450-mil)	50
	G5	44-Pin Plastic TSOP II (400-mil) #1	53
	LE	40-Pin Plastic SOJ (400-mil)	49
μPD482235	G5M	44-Pin Plastic TSOP II (400-mil) #1	53
	VF	40-Pin Plastic Shrink ZIP (450-mil)	50
	G5	44-Pin Plastic TSOP II (400-mil) #1	53
	LE	40-Pin Plastic SOJ (400-mil)	49
μPD485505	GU	24-Pin Plastic SOP (Miniflat) (450-mil)	27-
	V	24-Pin Plastic ZIP (350-mil)	27
µPD485506	G5	44-Pin Plastic TSOP II (400-mil) #1	53
μPD488130		32-Pin Surface Vertical Package (SVP)	48
μPD488170	·	32-Pin Surface Vertical Package (SVP)	48



16-Pin Plastic DIP (300-mil)




18-Pin Plastic DIP (300-mil) #1






18-Pin Plastic DIP (300-mil) #2




18-Pin Cerdip (300-mil)







18-Pin Plastic Leaded Chip Carrier

item	Millimeters	Inches
A	13.4 ± 0.2	.528 + .008
в	12.5	.492
С	7.4	.291
D	8.3 ± 0.2	.327 + .008
E	3.71 ± 0.15	.146 + .006 007
F	0.6	.024
G	3.5 ± 0.2	.138 +.008 009
н	2.4 ± 0.2	.094 +.009 008
1	0.8 min	.031 min
J	2.6	.102
К	1.27 (TP)	.050 (TP)
L	0.7	.028
м	0.40 ± 0.10	.016 + .004
N	0.12	.005
P	11.68 ± 0.20	.460 + .008
Q	0.15	.006
т	0.8 rad	.031 rad
U	0.20 +0.10 -0.05	.008 + .004 002
۷	1.80 ± 0.15	.071 + .006 007 – .007
w	6.60 ± 0.20	.260 + .008








49NR-6758 (2/90)

PI8L-50A

20-Pin Plastic DIP (300-mil)







Package Drawings

20-Pin Cerdip (300-mil)






20-Pin Plastic ZIP (350-mil)






20-Pin Ceramic Flatpack




22-Pin Plastic DIP (300-mil)






24-Pin Plastic DIP (300-mil) #1




24-Pin Plastic DIP (300-mil) #2






24-Pin Plastic DIP (400-mil)




24-Pin Plastic DIP (600-mil)




29



24-Pin Cerdip (300-mil)




24-Pin Cerdip (400-mil) #1



24-Pin Cerdip (400-mil) #2

Item	Millimeters	Inches
A	33.02 max	1.300 max
B	2.54 max	.100 max
с	2.54 [TP]	.100 [TP]
D	0.50 ± 0.10	.020 +.004
F	1.2 min	.047 min
G	3.5 ± 0.3	.138 ± .012
н	0.51 min	.020 min
I	3.80	.150
J	5.08 max	.200 max
к	10.16 [TP]	.400 [TP]
L	9.70	.382
м	0.25 ± 0.05	.010 ^{+.002} 003
	0.89 min	.035 min
N		



24-Pin Ceramic DIP (400-mil)


[2] Item "K" to center of leads when

formed parallel. P24DH-100-400A

Item	Millimeters	Inches
A	33.02 max	1.30 max
В	2.54 max	.100 max
с	2.54 [TP]	.100 [TP]
D	$\textbf{0.46} \pm \textbf{0.05}$	$.018 \pm .002$
F	1.25 min	.049 min
G	$\textbf{3.50} \pm \textbf{0.30}$.138 ± .012
н	0.51 min	.020 min
I	2.74	.108
J	4.57 max	.180 max
к	10.16 [TP]	.400 (TP)
L	10.0	.394
M	$\textbf{0.25} \pm \textbf{0.05}$.010 ^{+.002} 003
N	1.00 min	.039 min
P	0.25	.010

[1] Each lead centerline is located within 0.25 mm [.010 inch] of its true position [TP] at maximum material condition.

[2] Item "K" to center of leads when formed parallel.




83-003579B

Package Drawings


24-Pin Plastic SOJ (300-mil)






24/20-Pin Plastic TSOP I

ltem	Millimeters	Inches
Α	6.0 ± 0.2	.236 ± .008
в	0.45 max	.018 max
С	0.5 (TP)	.020 (TP)
D	0.20 ± 0.10	.008 ± .004
G	1.02 max	.041 max
н	15.0 ± 0.2	.591 + .008 009
1	14.4 ± 0.2	.567 ± .008
J	0.8 ± 0.2	.031 +.009
к	0.125 + 0.10 - 0.05	.005 + .004
L	0.5 ± 0.1	.020 + .004
M	0.08	.003
N	0.10	.004
P	16.0 ± 0.2	.630 ± .008
Q	0.05 ± 0.05	.002 ± .002
S	1.1 max	.044 max




24-Pin Plastic SOP (Miniflat) (450-mil)




24-Pin Plastic ZIP (350-mil)

and the state of






24-Pin Plastic ZIP (425-mil)



24-Pin Ceramic LCC



24-Pin Ceramic Flatpack


NEC

Item	Millimeters	Inches
A	28.5 ± 1.0	1.122 ± .040
В	9.6	.378
С	9.6	.378
D	28.5 ± 1.0	1.122 ± .040
G	1.62	.064
н	0.4 ± 0.1	.016 ^{+.004} 005
J	1.27 (TP)	.050 (TP)
к	9.45 ± 1.0	.372 ±.040
м	0.15 ^{+0.10} -0.05	.006 ^{+.004}
N	0.25	.010
Р	2.6 max	.103 max

Note:

X24B-127A1

 Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (TP) at maximum material condition.





item	Millimeters	Inches
B	17.4 + 0.2 - 0.35	.685 + .008
C	7.57	.298
D	8.47 ± 0.2	.333 + .009
E	1.08 ± 0.15	.043 + .006
F	0.6	.024
G	3.5 ± 0.2	.138 ± .008
н	2.4 ± 0.2	.094 +.009
1	0.8 min	.031 min
J	2.6	.102
к	1.27 (TP)	.050 (TP)
м	0.40 ± 0.10	.016 + .004
N	0.12	.005
P*	6.73 ± 0.20	.265 ± .008
Q	0.15	.006
Т	0.85 rad	.033 rad
U	0.20 + 0.10	.008 + .004


в 26 14 С D \bigcirc 13 Ē G 11 н м [] Q p \oplus NM к

P26LA-50A

26/20-Pin Plastic SOJ (350-mil)

ltem	Millimeters	Inches
в	17.4 +0.2 -0.35	.685 +.00 01
С	8.89	.350
D	9.78 ± 0.2	.385 ± .00
E	1.08 ± 0.15	.043 + .00
F	0.6	.024
G	3.6 ± 0.2	.142 + .00
н	2.45 ± 0.2	.096 + .00 00
1	0.8 min	.031 min
J	2.7	.106
к	1.27 (TP)	.050 (TP)
м	0.40 ± 0.10	.016 + .00
N	0.12	.005
P*	8.06 ± 0.20	.317 + .00
Q	0.15	.006
т	0.85 rad	.033 rad
U	0.20 + 0.10	.008 + .00

P26LB-350A






49NR-651B (9/91)




26/24-Pin Plastic SOJ (350-mil)






26/20-Pin Plastic TSOP II (300-mil)




28-Pin Plastic DIP (300-mil) #1




28-Pin Plastic DIP (300-mil) #2

JEC

7




28-Pin Plastic DIP (400-mil)





28-Pin Plastic DIP (600-mil)

지수는 것이 같은 것은 집안에서



28-Pin Cerdip (400-mil) #1


ltem	Millimeters	Inches
A	38.10 max	1.50 max
B	2.54 max	.100 max
С	2.54 [TP]	.100 [TP]
D	0.50 ± 0.10	.020 +.004
F	1.20 min	.047 min
G	3.50 ± 0.30	.138 ± .012
н	0.51 min	.020 min
I	4.00	.157
J	5.08 max	.200 max
ĸ	10.16 [TP]	.400 [TP]
L	9.65	.380
M	0.25 ± 0.05	.010 +.002
P	0.89 min	.035 min
Q	0.25	.010

Notes:

 Each lead centerline is located within 0.25 mm [.010 inch] of its true position (TP) at maximum material condition.

[2] Item "K" to center of leads when formed parallel.

P28DH-100-400A






28-Pin Cerdip (400-mil) #2

A 38.10 max 1.500 max B 2.54 (TP) .100 max C 2.54 (TP) .100 max C 0.50 ± 0.10 0.20 $\frac{+.004}{005}$ F 1.20 min .047 min G 3.5 ± 0.31 :188 ± .012 H 0.51 min .020 max K* 10.16 (TP) 4.00 (TP) L 9.65 .380 003 N 0.225 .010 003 N 0.25 .010 003 N 0.25 .010 003 N 0.25 .010 003 M 015 °	Item	Millimeters	Inches	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			1.500 max	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	в	2.54 max	.100 max	
F 1.20 min .047 min G 3.5 ± 0.3 .138 ± .012 H 0.51 min .020 min 1 4.00 .157 J 5.08 max .200 max K* 10.16 (TP) .400 (TP) L 9.65 .380 M 0.25 ± 0.05 .010 $\frac{+.002}{003}$ N 0.25 .010 P .89 min .035 min Item K to center of leads when formed parallel.	С	2.54 (TP)	.100 (TP)	
F 1.20 min .047 min G 3.5 ± 0.3 .138 ± .012 H 0.51 min .020 min 1 4.00 .157 J 5.08 max .200 max K* 10.16 (TP) .400 (TP) L 9.65 .380 M 0.25 ± 0.05 .010 $\frac{+.002}{003}$ N 0.25 .010 P .89 min .035 min Item K to center of leads when formed parallel.	D	0.50 ± 0.10	.020 + .004 005	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	F	1.20 min		
$\frac{1}{4.00} \frac{157}{157}$ $\frac{1}{3} \frac{5.08 \text{ max}}{200 \text{ max}} \frac{200 \text{ max}}{200 \text{ max}}$ $\frac{1}{10.16 (TP)} \frac{4.00}{4.002}$ $\frac{9.65}{10.05} \frac{.380}{.010} \frac{+.002}{003}$ $\frac{1}{100} \frac{1}{100} \frac{1}{100}$ $\frac{1}{100} \frac{1}{100} \frac{1}{100} \frac{1}{100}$		3.5 ± 0.3	.138 ± .012	
$\frac{J}{5.08 \text{ max}} 200 \text{ max}}{10.16 (TP) 400 (TP)}$ $\frac{J}{1} 9.65 380$ $\frac{M}{0.25 \pm 0.05} 0.10 \frac{+.002}{003}$ $\frac{N}{0.25} 0.10 \frac{003}{003}$ $\frac{N}{1} 0.25 0.10 \frac{003}{003}$ $\frac{N}{1} 0.25 0.10 \frac{003}{003}$ $\frac{N}{1} 0.25 \frac{010}{003}$ $\frac{N}{015} \frac{010}{003}$ $\frac{28}{010} \frac{010}{000}$ $\frac{28}{010} \frac{010}{000}$ $\frac{1}{1} \frac{010}{000}$	н	0.51 min	.020 min	
$J = 5.08 \text{ max} 2200 \text{ max} \\ K^* = 10.16 (TP) 400 (TP) \\ L = 9.65 = .380 \\ M = 0.25 \pm 0.05010 + .002 \\ N = 0.89 \text{ min} .035 \text{ min} \\ tem K to center of leads when formed parallel. \\ B = + + + + + + + + + + + + + + + + + +$	1	4.00	.157	
$\frac{L}{M} = 0.85 .380$ $\frac{M}{0.25 \pm 0.05} .010 \stackrel{+.002}{003}$ $\frac{N}{P} 0.89 \text{ min} .035 \text{ min}$ $\frac{1}{10000000000000000000000000000000000$	J	5.08 max	.200 max	
$\frac{M}{0.25 \pm 0.05} \frac{0.10 + .002}{003}$ $\frac{N}{0.25} \frac{0.010}{0.35 \text{ min}}$ $\frac{1}{10000000000000000000000000000000000$	к*	10.16 (TP)	.400 (TP)	
$\frac{N 0.25 \qquad 0.10}{P 0.89 \text{ min} 0.35 \text{ min}}$ $\frac{K}{K} \rightarrow K = F \qquad F \rightarrow F \rightarrow$	L	9.65	.380	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	м	0.25 ± 0.05	.010 + .002	
$\frac{1}{1}$	N	0.25	.010	
item K to center of leads when formed parallel. $ \begin{array}{c} $	P	0.89 min	.035 min	
≪A			0-15°	
				A
004	004			


28-Pin Ceramic Flatpack




28-Pin Plastic SOJ (300-mil)

Item	Millimeters	Inches	
в	18.67 + 0.2	.735 + .008	←
С	7.57	.298	
D	8.47 ± 0.2	.333 + .009	
E	1.08 ± 0.15	.043 + .006	
F	0.74	.029	
G	3.5 ± 0.2	.138 ± .008	
н	2.4 ± 0.2	.094 + .009 008	1 14
1	0.8 min	.031 min	
J	2.55	.100	
к	1.27 (TP)	.050 (TP)	
м	0.40 ± 0.10	.016 + .004	
N	0.12	.005	
P*	6.73 ± 0.20	.265 ± .008	
Q	0.1	.004	
т	0.85 rad	.033 rad	K O N O
U	0.20 ^{+ 0.10} - 0.05	.008 + .004	
Item P t -300A	to center of leads.		83NR-75200

28-Pin Plastic SOJ (400-mil)






化乙酸盐 医马克尔氏 法法规定的 法法公司

P28LA-400A-1

28/24-Pin Plastic SOJ (400-mil)

ltern	Millimeters	Inches
в	18.67 + 0.20 - 0.35	.735 +.008 013
С	10.16	.400
D	11.18 ± 0.20	.440 + .006 007
E	1.08 ± 0.15	.043 + .006
F	0.7	.028
G	3.5 ± 0.2	.138 +.006 007
н	2.4 ± 0.2	.094 + .006 007
Ι.,	0.8 min	.031 min
J	2.6	.102
к	1.27 (TP)	.050 (TP)
м	0.40 ± 0.10	.016 + .004
N	0.12	.005
P*	9.40 ± 0.20	.370 + .006
Q	0.15	.006
т	0.85 rad	.033 rad
U	0.20 + 0.10 - 0.05	.008 + .004




P28L8-400A1




28-Pin Plastic TSOP II (400-mil)

NEC




28/24-Pin Plastic TSOP II (400-mil)






28-Pin Plastic SOP (Miniflat) (450-mil) #1




28-Pin Plastic SOP (Miniflat) (450-mil) #2






28-Pin Plastic ZIP (350-mil)







32-Pin Plastic DIP (300-mil)



32-Pin Plastic DIP (600-mil)




32-Pin Ceramic DIP (600-mil)







32-Pin Plastic (FR-4) DIP (600-mil)




32-Pin Plastic SOJ (300-mil)



32-Pin Plastic SOJ (400-mil) #1




32-Pin Plastic SOJ (400-mil) #2






32-Pin Plastic TSOP I #1



32-pin Plastic TSOP I #2




Package Drawings


32-Pin Plastic TSOP II (400-mil)

NEC

한 것은 잘 몰랐는 것을 많이 나는 것이 같아.




32-Pin Plastic SOP (Miniflat) (525-mil)






32-Pin Surface Vertical Package (SVP)




36-Pin Plastic SOJ (400-mil)






40-Pin Plastic DIP (600-mil)




40-Pin Plastic SOJ (400-mil)






40-Pin Plastic ZIP (400-mil)

and the second second



40-Pin Plastic Shrink ZIP (450-mil)




50

1969


a di seconda di second Seconda di se Seconda di s



42-Pin Plastic SOJ (400-mil)




44-Pin Plastic SOJ (400-mil)






44/40-Pin Plastic TSOP II (300-mil)




44-Pin Plastic TSOP II (400-mil) #1






44-Pin Plastic TSOP II (400-mil) #2


States and the second second second



44-Pin Plastic TSOP II (400-mil) #3




50-Pin Plastic TSOP II (400-mil)





50/44-Pin Plastic TSOP II (400-mil)






52-Pin Plastic LCC

EC

ľ




Package Drawings

NEC

64-Pin Plastic QFP

al e da certa




68-Pin Plastic LCC

EC

ľ

P68L-60A1-1

Item	Millimeters	Inches
Α	25.2 ±0.2	.992 ±.008
в	24.20	.953
C	24.20	.953
D	25.2 ±0.2	.992 ±.008
E	1.94 ±0.15	.076 +.007 006
F	0.6	.024
G	4.4 ±0.2	.173 <mark>+.009</mark> 008
н	2.8±0.2	.110 +.009 008
I	0.9 min	.035 min
J	3.4	.134
к	1.27 (TP)	.050 (TP)
м	0.40 ±0.10	.016 +.004 005
Ν	0.12	.005
P	23.12 ±0.20	.910 +.009 008
Q	0.15	.006
Т	0.8 radius	.031 radius
U	0.20 ^{+0.10} -0.05	.008 +.004 002





Field Sales Offices

Northern California Region

4677 Old Ironsides Dr. Suite 450 Santa Clara, CA 95054 TEL: 408-986-1020 FAX: 408-988-4165

Western Region

One Embassy Centre 9020 S.W. Washington Square Road Suite 400 Tigard, OR 97223 TEL: 503-671-0177 FAX: 503-643-5911

Encino Office Park Two 6345 Balboa Blvd. Suite 240 Encino, CA 91316 TEL: 818-342-3112 FAX: 818-342-0842

200 E. Sandpointe Bldg. 8 Suite 150 Santa Ana, CA 92707 TEL: 714-546-0501 FAX: 714-432-8793

14001 East lliff Avenue Suite 411 Aurora, CO 80014 TEL: 303-755-6353 FAX: 303-755-6728

International

EUROPE

NEC Electronics European Headquarters Oberrather Str. 4 4000 Dusseldolf 30 Germany TEL: 211-650301 TWX: 8589960 FAX: 211-6503327

NEC Electronics (Benelux)

Boschdijk 187A NL-5612 Eindhoven Netherlands TEL: 40-455-845 TTX: 51923 FAX: 40-444-580

NEC Electronics (Germany) GmbH Headquarters

Kanzlerstr. 2. 4000 Dusseldorf 30 Germany TEL: 211-650302 TLK: 858996-0 FAX: 211-6503490

Central Region 1500 West Shure Drive Suite 250 Arlington Heights, IL 60004 TEL: 708-577-9090 FAX: 708-577-2147

Auto Sales & Tech. Center Regent Court 16800 Executive Plaza Drive Suite 143 Dearborn, MI 48126 TEL: 313-336-5225 FAX: 313-336-7922

201 W. Big Beaver Road Suite 350 Troy, MI 48084 TEL: 313-680-0506 FAX: 313-680-1015

7760 France Ave. South Suite 1015 Minneapolis, MN 55435 TEL: 612-844-0209 FAX: 612-844-0509

EUROPE (cont)

Hannover Office

3000 Hannover 1

TEL: 511-316091

FAX: 511-3481703

TLK: 9230109

Munich Office

Arabellastr. 17

Germany

TLK: 522971

Germany

8000 Munchen 81

TEL: 89-9210030

FAX: 89-92100315

Heibornnerstr. 314

7000 Stuttgart 30

TEL: 711-890910

FAX: 711-8909119

TLK: 7252220

Suttgart Office

Koenigstr. 12

Germany

Central Region (cont) 1105 Schrock Road Suite 515 Columbus, OH 43229 TEL: 614-436-1778 FAX: 614-436-1769

30050 Chagrin Blvd. Suite 120 Pepper Pike, OH 44124 TEL: 216-831-0067 FAX: 216-831-0758

16475 Dallas Parkway Suite 380 Dallas, TX 75248 TEL: 214-931-0641 FAX: 214-931-1182

20515 SH 249 Suite 440 Houston, TX 77070 TEL: 713-320-0524 FAX: 713-320-0574

Eastern Region

901 Lake Destiny Drive Suite 320 Maitland, FL 32751 TEL: 407-875-1145 FAX: 407-875-0962

The Centre at Stirling and Palm 9900 Stirling Road Suite 206 Cooper City, FL 33024 TEL: 305-436-8114 FAX: 305-436-8116

6625 The Corners Parkway Suite 250 Norcross, GA 30092 TEL: 404-447-4409 FAX: 404-447-8228

One Natick Executive Park Natick, MA 01760 TEL: 508-650-4100 FAX: 508-655-1605

2000 Regency Parkway Suite 455 Cary, NC 27511 TEL: 919-460-1890 FAX: 919-469-5926

Eastern Region (cont) 200 Perinton Hills Office Park Fairport, NY 14450 TEL: 716-425-4590 FAX: 716-425-4594

300 Westage Business Center Suite 280 Fishkill, NY 12524 TEL: 914-897-2101 FAX: 914-897-2215

8 Neshaminy Interplex Suite 105 Trevose, PA 19053 TEL: 215-244-8196 FAX: 215-244-9071

One Windsor Plaza 7535 Windsor Drive Suite B101 Allentown, PA 18195 TEL: 215-391-9094 FAX: 215-391-9107

ASIA (cont) Seoul Branch

Room 501, Korea Air Terminal Bldg. 159-1 Samsung-Dong, Kangnam-Ku Seoul, the Republic of Korea TEL: 2-551-0450 FAX: 2-551-0451

NEC Electronics Taiwan Ltd.

7F. NO. 363 Fu Shing North Road Taipei Taiwan TEL: 2-719-2370 TLX: 22372 FAX: 2-719-5951

NEC Electronics

Singapore Pte. Ltd. 101 Thomson Road #04-02/05 United Square. Singapore 1130 TEL: 253-8311 FAX: 250-3583

EUROPE (cont)

NEC Electronics (Scandinavia)

S-182 33 Danderyd

NEC Electronics (UK) Ltd. Headquarters Cygnus House Sunrise Park Way Milton Keynes MK14 6NP United Kingdom

TLK; 826791 FAX: 908-670290

Dublin Office 34/35. South William Street Dublin 2, Ireland TEL: 1-679-4200 FAX: 1-679-4081

Motherwell Office

Block 3 Carifin Industrial Estate Motherwell ML1 4UL Scotland United Kingdom TEL: 698-732221 TLK: 777565 FAX: 698-833868

EUROPE (cont)

NEC Electronics (France) S.A. 9, rue Paul Dautier-BP187 78142 Velizy-Villacoublay Cedex, France TEL: 1-3067-5800 TLX: 699499

FAX: 1-3946-3663 Madrid Office Juan Esplandiu 15

28007 Madrid, Spain TEL: 1-504-2787 TLX: 41316 FAX: 1-504-2860

NEC Electronics Italiana s.r.l.

Via Fabio Filzi 25/A 20124 Milano, Italy TEL: 2-6709108 TTX: 315355 FAX: 2-66981329

12th Floor, City Plaza 4 12 Taikoo Wan Road, Hong Kong TEL: 866-9318 FAX: 886-9022

Svardvagen 25B Sweden TEL: 8-753-6020 TLX: 13839

FAX: 8-755-3506

TEL: 908-691133

ASIA

NEC Electronics

Hong Kong Limited



401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL 415-960-6000 For literature, call toll-free 7 a.m. to 6 p.m. Pacific time: 1-800-366-9782 60105-1-V2 ©1993 NEC Electronics Inc./Printed in U.S.A.