

DIGITAL SIGNAL PROCESSOR (DSP) AND SPEECH PROCESSOR PRODUCTS DATA BOOK

# Digital Signal Processor [DSP] and 

## Speech Processor Products

1989-1990
DATA BOOK

June 1989
Document No. 50052
©1989 NEC Electronics Inc./Printed in the U.S.A.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.

SELECTION GUIDES

## DIGITAL SIGNAL PROCESSORS

SPEECH PROCESSORS

DEVELOPMENT TOOLS

PACKAGE DRAWINGS

NEC

| Section 1 Selection Guides |  |
| :---: | :---: |
| Single-Chip Microcomputers | 1-3 |
| V-Series Microprocessors and Peripherals | 1-9 |
| Intelligent Peripheral Devices (IPD) | 1-13 |
| DSP and Speech Products | 1-15 |
| V-Series Development Tools | 1-17 |
| $\mu$ PD75XX Series Development Tools | 1-21 |
| $\mu$ PD75XXX Series Development Tools | 1-25 |
| $\mu$ PD78XX Series Development Tools | 1-29 |
| $\mu$ PD78XXX Series Development Tools | 1-31 |
| DSP and Speech Development Tools | 1-35 |
| PG-1500 Programming Adapters | 1-37 |
| Section 2 Digital Signal Processors |  |
| $\mu$ PD77C20A/7720A/77P20 <br> Digital Signal Processor | 2-1 |
| $\mu$ PD77C25/77P25 <br> Digital Signal Processor | 2-25 |
| $\mu$ PD77220 <br> 24-Bit, Fixed-Point Digital Signal Processor | 2-51 |
| $\mu$ PD77230/77P230 <br> 32-Bit, Floating-Point Advanced Signal Processor | 2-81 |
| $\mu$ PD77810 <br> Modem Digital Signal Processor | 2-107 |
| $\mu$ PD7281 Image Pipelined Processor | 2-169 |
| $\mu$ PD9305 <br> Memory Access and General Bus Interface for the $\mu$ PD7281 | 2-211 |


| Section 3 <br> Speech Processors |  |
| :---: | :---: |
| $\mu$ PD7730/77C30 <br> ADPCM Speech Encoder/Decoder | 3-1 |
| $\mu$ PD7755/56/P56/57 <br> ADPCM Speech Synthesizers | 3-15 |
| $\mu$ PD7759 <br> ADPCM Speech Synthesizer | 3-21 |
| Section 4 Development Tools |  |
| $\mu$ PD7720 Digital Signal Processor |  |
| EVAKIT-7720B $\mu$ PD7720 Stand-Alone Emulator | 4-1 |
| ASM77 <br> $\mu$ PD7720 Absolute Assembler | 4-3 |
| SIM77 <br> $\mu$ PD7720A/P20/C20A Simulator | 4-5 |
| ¢PD77C25 Digital Signal Processor |  |
| EVAKIT-77C25 <br> $\mu$ PD77C25 Stand-Alone Emulator | 4-7 |
| RA77C25 <br> $\mu$ PD77C25 Relocatable Assembler Package | 4-11 |
| MPD77220/4PD77230 Advanced Signal Processor |  |
| EVAKIT-77220 <br> $\mu$ PD77220 Stand-Alone Emulator | 4-13 |
| EVAKIT-77230 <br> $\mu$ PD77230 Stand-Alone Emulator | 4-15 |
| DDK-77230 <br> $\mu$ PD77230 Evaluation Board | 4-17 |
| RA77230 <br> $\mu$ PD77220/ $\mu$ PD77230 Relocatable Assembler Package | 4-21 |
| SM77230 $\mu$ PD77220/ $\mu$ PD77230 Simulator | 4-23 |


| Section 4 <br> DSP and Speech Development Tools (cont) |  |
| :---: | :---: |
| $\mu$ [D77810 Modem Digital Signal Processor (MDSP) |  |
| IE-77810 $\mu$ PD77810 In-Circuit Emulator | 4-25 |
| RA77810 $\mu$ PD77810 Relocatable Assembler Package | 4-27 |
| $\mu$ PD775X Family of Speech Synthesizers |  |
| NV-300 System $\mu$ PD775X Family Speech Analysis Tool | 4-29 |
| EB-7759 <br> $\mu$ PD775X Demonstration and Evaluation Box | 4-33 |
| PG-1500 Series EPROM Programmer | 4-35 |


| Section 5 Package Drawings |  |
| :---: | :---: |
| Package/Device Cross-Reference | 5-1 |
| 18-Pin Plastic DIP (300 mil) (A, C Outline) | 5-3 |
| 18-Pin Plastic DIP (300 mil) (SA Outline) | 5-3 |
| 20-Pin Plastic DIP ( 300 mil ) | 5-4 |
| 24-Pin Plastic SOP (450 mil) | 5-4 |
| 28-Pin Plastic DIP ( 600 mil ) | 5-5 |
| $28-\mathrm{Pin}$ Ceramic DIP ( 600 mil ) | 5-6 |
| $28-\mathrm{Pin}$ Cerdip ( 600 mil ) | 5-7 |
| 28-Pin PLCC | 5-8 |
| 40-Pin Plastic DIP (600 mil) | 5-8 |
| 40-Pin Ceramic DIP (600 mil) | 5-9 |
| 44-Pin PLCC | 5-10 |
| 52-Pin Plastic Miniflat | 5-11 |
| 68-Pin Ceramic PGA (A Outline) | 5-12 |
| 68-Pin Ceramic PGA (A-1 Outline) | 5-13 |
| 68-Pin PLCC | 5-14 |
| 132-Pin Ceramic PGA | 5-15 |

Numerical Index

| Device, $\mu$ PD | Page |
| :--- | ---: |
| 7281 | $2-169$ |
| 7720 A | $2-1$ |
| 77 C 20 A | $2-1$ |
| 77 P 20 | $2-1$ |
| 77220 | $2-51$ |
| 77 C 25 | $2-25$ |
| 77 P 25 | $2-25$ |
| 77230 | $2-81$ |
| 77 P 230 | $2-81$ |
| 7730 | $3-1$ |
| 77 C 30 | $3-1$ |
| 7755 | $3-15$ |
| 7756 | $3-15$ |
| 77 P 56 | $3-15$ |
| 7757 | $3-15$ |
| 7759 | $3-21$ |
| 77810 | $2-107$ |
| 9305 | $2-211$ |


| Section 1 <br> Selection Guides |  |
| :--- | ---: |
| Single-Chip Microcomputers | $1-3$ |
| V-Series Microprocessors and Peripherals | 1 1-9 |
| Intelligent Peripheral Devices (IPD) | $\mathbf{1 - 1 3}$ |
| DSP and Speech Products | 1 1-15 |
| V-Series Development Tools | $\mathbf{1 - 1 7}$ |
| $\mu$ PD75XX Series Development Tools | $\mathbf{1 - 2 1}$ |
| $\mu$ PD75XXX Series Development Tools | $\mathbf{1 - 2 5}$ |
| $\mu$ PD78XX Series Development Tools | $\mathbf{1 - 2 9}$ |
| $\mu$ PD78XXX Series Development Tools | $\mathbf{1 - 3 1}$ |
| DSP and Speech Development Tools | $\mathbf{1 - 3 5}$ |
| PG-1500- Programming Adapters | $\mathbf{1 - 3 7}$ |

## Part Numbering System

| $\mu$ PD72001L | Typical microdevice part number |
| :--- | :--- |
| $\boldsymbol{\mu P}$ | NEC monolithic silicon integrated circuit |
| $\mathbf{D}$ | Device type (D = digital MOS) |
| $\mathbf{7 2 0 0 1}$ | Device identifier (alphanumeric) |
| $\mathbf{L}$ | Package type (L = PLCC) |

A part number may include an alphanumeric suffix that identifies special device characteristics; for example, $\mu$ PD72001L-11 has an 11-MHz data clock rating.

## 4-Bit, Single-Chip CMOS Microcomputers

| Device, $\mu$ PD | Features | Clock (MHz) | Supply Voltage (V) | $\begin{aligned} & \text { ROM } \\ & \text { (X8) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (X4) } \end{aligned}$ | 1/0 | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7502 | LCD controller/driver | 0.4 | 2.5 to 6.0 | 2K | 128 | 23 | Miniflat | 64 |
| 7503 | LCD controller/driver | 0.4 | 2.5 to 6.0 | 4K | 224 | 23 | Miniflat | 64 |
| 7507 | General-purpose | 0.4 | 2.7 to 6.0 | 2K | 128 | 32 | DIP | 40 |
|  |  |  |  |  |  |  | SDIP | 40 |
|  |  |  |  |  |  |  | Miniflat | 52 |
| 7508 | General-purpose | 0.4 | 2.7 to 6.0 | 4K | 224 | 32 | DIP | 40 |
|  |  |  |  |  |  |  | SDIP | 40 |
|  |  |  |  |  |  |  | Miniflat | 52 |
| 75CG08 | Piggyback EPROM | 0.4 | 4.5 to 5.5 | 2 K or 4 K | 224 | 32 | Ceramic DIP | 40 |
| 7514 | LCD controller/driver | 0.5 | 2.7 to 6.0 | 4K | 256 | 31 | Miniflat | 80 |
| 7527A | FIP controller/driver | 0.6 | 2.7 to 6.0 | 2 K | 128 | 35 | DIP | 42 |
|  |  |  |  |  |  |  | SDIP | 42 |
| 7528A | FIP controiler/driver | 0.6 | 2.7 to 6.0 | 4K | 160 | 35 | DIP | 42 |
|  |  |  |  |  |  |  | SDIP | 42 |
| 75CG28 | Piggyback EPROM; FIP controller/driver | 0.5 | 4.5 to 5.5 | 4K | 160 | 35 | Ceramic DIP | 42 |
| 7533 | A/D converter | 0.5 | 2.7 to 6.0 | 4K | 160 | 30 | DIP | 42 |
|  |  |  |  |  |  |  | SDIP | 42 |
|  |  |  |  |  |  |  | Miniflat | 44 |
| 75CG33 | Piggyback EPROM; A/D converter | 0.5 | 4.5 to 5.5 | 4K | 160 | 30 | Ceramic DIP | 42 |
| 7537A | FIP controller/driver | 0.6 | 2.7 to 6.0 | 2K | 128 | 35 | DIP | 42 |
|  |  |  |  |  |  |  | SDIP | 42 |
| 7538A | FIP controller/driver | 0.6 | 2.7 to 6.0 | 4K | 160 | 35 | DIP | 42 |
|  |  |  |  |  |  |  | SDIP | 42 |
| 75CG38 | Piggyback EPROM; FIP controller/driver | 0.5 | 4.5 to 5.5 | 4K | 160 | 35 | Ceramic DIP | 42 |
| 7554 | Serial I/O; external clock or RC oscillator | 0.7 | 2.7 to 6.0 | 1K | 64 | 16 | SDIP | 20 |
|  |  |  |  |  |  |  | SOP | 20 |
| 75P54 | Serial I/O; external clock or RC oscillator | 0.7 | 4.5 to 6.0 | 1K | 64 | 16 | SDIP | 20 |
|  |  |  |  | OTPROM |  |  | SOP | 20 |
| 7564 | Serial I/O; ceramic oscillator | 0.7 | 2.7 to 6.0 | 1 K | 64 | 16 | SDIP | 20 |
|  |  |  |  |  |  |  | SOP | 20 |
| 75P64 | Serial I/O; ceramic oscillator | 0.7 | 4.5 to 6.0 | 1K | 64 | 16 | SDIP | 20 |
|  |  |  |  | OTPROM |  |  | SOP | 20 |
| 7556 | Comparator; external clock or RC oscillator | 0.7 | 2.7 to 6.0 | 1K | 64 | 20 | SDIP | 24 |
|  |  |  |  |  |  |  | SOP | 24 |
| 75P56 | Comparator; external clock or RC oscillator | 0.7 | 4.5 to 6.0 | 1K | 64 | 20 | SDIP | 24 |
|  |  |  |  | OTPROM |  |  | SOP | 24 |
| 7566 | Comparator; ceramic oscillator | 0.7 | 2.7 to 6.0 | 1 K | 64 | 19 | SDIP | 24 |
|  |  |  |  |  |  |  | SOP | 24 |
| 75P66 | Comparator; ceramic oscillator | 0.7 | 4.5 to 6.0 | 1 K | 64 | 19 | SDIP | 24 |
|  |  |  |  | OTPROM |  |  | SOP | 24 |
| 75004 | General-purpose | 4.19 | 2.7 to 6.0 | 4K | 512 | 34 | SDIP | 42 |
|  |  |  |  |  |  |  | Miniflat | 44 |

[^0]
## 4-Bit, Single-Chip CMOS Microcomputers (cont)

| Device, $\mu$ PD | Features | Clock <br> (MHz) | Supply Voltage (V) | ROM <br> (X8) | $\begin{aligned} & \text { RAM } \\ & \text { (X4) } \end{aligned}$ | I/O | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 75006 | General-purpose | 4.19 | 2.7 to 6.0 | 6K | 512 | 34 | SDIP | 42 |
|  |  |  |  |  |  |  | Miniflat | 44 |
| 75008 | General-purpose | 4.19 | 2.7 to 6.0 | 8K | 512 | 34 | SDIP | 42 |
|  |  |  |  |  |  |  | Miniflat | 44 |
| 75P008 | General-purpose | 4.19 | 4.5 to 5.5 | 8K | 512 | 34 | SDIP | 42 |
|  |  |  |  | OTPROM |  |  | Miniflat | 44 |
| 75028 * | A/D converter | 4.19 | 2.7 to 6.0 | 8 K | 512 | 40 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75P028 * | A/D converter | 4.19 | 4.5 to 6.0 | 8K | 512 | 40 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75048 * | A/D converter; 0.5 K EEPROM | 4.19 | 2.7 to 6.0 | 8K | 512 | 40 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75104 | High-end with 8-bit instruction | 4.19 | 2.7 to 6.0 | 4096 | 320 | 58 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75106 | High-end with 8-bit instruction | 4.19 | 2.7 to 6.0 | 6016 | 320 | 58 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75108 | High-end with 8-bit instruction | 4.19 | 2.7 to 6.0 | 8064 | 512 | 58 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75P108 | High-end with 8-bit instruction; on-chip OTPROM or UVEPROM | 4.19 | 4.5 to 5.5 | 8064 | 512 | 58 | DIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
|  |  |  |  |  |  |  | Shrink cerdip | 64 |
| 75112 | High-end with 8-bit instruction | 4.19 | 2.7 to 6.0 | 12,032 | 512 | 58 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75116 | High-end with 8-bit instruction | 4.19 | 2.7 to 6.0 | 16,128 | 512 | 58 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75P116 | High-end with 8-bit instruction | 4.19 | 4.5 to 5.5 | 16,128 | 512 | 58 | DIP | 64 |
|  |  |  |  | OTPROM |  |  | Miniflat | 64 |
| 75206 | FIP controiler/driver | 4.19 | 2.7 to 6.0 | 6016 | 369 | 32 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75208 | FIP controller/driver | 4.19 | 2.7 to 6.0 | 8064 | 497 | 32 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75CG208 | FIP controller/driver; piggyback EPROM | 4.19 | 4.5 to 5.5 | 8064 | 512 | 32 | Ceramic SDIP | 64 |
|  |  |  |  |  |  |  | Ceramic flatpack | 64 |
| 75212A | FIP controller/driver | 4.19 | 2.7 to 6.0 | 12,160 | 512 | 32 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75216A | FIP controller/driver | 4.19 | 2.7 to 6.0 | 16,256 | 512 | 32 | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
| 75CG216A | FIP controller/driver; piggyback EPROM | 4.19 | 4.5 to 5.5 | 16,256 | 512 | 32 | Ceramic SDIP Ceramic miniflat | 64 |
|  |  |  |  |  |  |  |  | 64 |
| 75P216A * | FIP controller/driver | 4.19 | 4.5 to 5.5 | 16,256OTPROM | 512 | 32 | SDIP | 64 |
|  |  |  |  |  |  |  |  |  |
| 75268 * | FIP controller/driver | 4.19 | 2.7 to 6.0 | 8064 | 512 | 20 | SDIP | 64 |
|  |  |  |  |  |  |  | Flatpack | 64 |
| 75304 | LCD controller/driver | 4.19 | 2.7 to 6.0 | 4K | 512 | 68 | Miniflat | 80 |
| 75306 | LCD controller/driver | 4.19 | 2.7 to 6.0 | 6K | 512 | 68 | Miniflat | 80 |
| 75308 | LCD controller/driver | 4.19 | 2.7 to 6.0 | 8K | 512 | 68 | Miniflat | 80 |
| 75P308 | LCD controlier/driver; on-chip OTPROM or UVEPROM | 4.19 | 4.5 to 5.5 | 8K | 512 | 68 | Miniflat Ceramic LCC | 80 |
|  |  |  |  |  |  |  |  | 80 |
| 75312 | LCD controller/driver | 4.19 | 2.7 to 6.0 | 12K | 512 | 68 | Miniflat | 80 |


| Device, $\mu \mathrm{PD}$ | Features | Clock <br> (MHz) | Supply <br> Voltage (V) | $\begin{aligned} & \text { ROM } \\ & \text { (X8) } \end{aligned}$ | $\begin{aligned} & \text { RAM } \\ & \text { (X4) } \end{aligned}$ | I/O | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 75316 | LCD controller/driver | 4.19 | 2.7 to 6.0 | 16 K | 512 | 68 | Miniflat | 80 |
| 75P316A * | LCD controller/driver; on-chip OTPROM or UVEPROM | 4.19 | 2.7 to 6.0 | 16K | 512 | 68 | Miniflat Ceramic LCC | $\begin{aligned} & \hline 80 \\ & 80 \\ & \hline \end{aligned}$ |
| 75328 | LCD controller/driver; <br> A/D converter | 4.19 | 2.7 to 6.0 | 8064 | 512 | 24 | Miniflat | 80 |
| 75P328 | LCD controller/driver; A/D converter | 4.19 | 4.5 to 5.5 | $\begin{gathered} 8064 \\ \text { OTPROM } \end{gathered}$ | 512 | 24 | Miniflat | 80 |
| 75402 | Low-end | 4.19 | 2.7 to 6.0 | 1920 | 64 | 22 | $\begin{aligned} & \text { DIP } \\ & \text { SDIP } \\ & \text { Miniflat } \end{aligned}$ | $\begin{aligned} & 28 \\ & 28 \\ & 44 \end{aligned}$ |
| 75P402 | Low-end | 4.19 | 4.5 to 5.5 | $\begin{gathered} 1920 \\ \text { OTPROM } \end{gathered}$ | 64 | 22 | DIP SDIP Miniflat | $\begin{aligned} & 28 \\ & 28 \\ & 44 \\ & \hline \end{aligned}$ |
| 75516 | High-end; AD converter | 4.19 | 2.7 to 6.0 | 16K | 512 | 68 | Miniflat | 80 |
| 75P516 | High-end; A/D converter | 4.19 | 4.5 to 5.5 | $\begin{gathered} 16 \mathrm{~K} \\ \text { OTPROM } \end{gathered}$ | 512 | 68 | Miniflat LCC | $\begin{aligned} & \hline 80 \\ & 80 \end{aligned}$ |

8-Bit, Single-Chip NMOS/CMOS Microcomputers

| Device, $\mu \mathrm{PD}$ | Features | Clock <br> (MHz) | Supply Voltage (V) | ROM <br> (X8) | RAM (X8) | I/O | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7810 H | NMOS; A/D converter | 15 | 4.5 to 5.5 | External | 256 | 32 | SDIP | 64 |
|  |  |  |  |  |  |  | QUIP | 64 |
| 7811H | NMOS; A/D converter | 15 | 4.5 to 5.5 | 4K | 256 | 44 | SDIP | 64 |
|  |  |  |  |  |  |  | QUIP | 64 |
| 78PG11H | NMOS; AD converter piggyback EPROM | 15 | 4.5 to 5.5 | 4K | 256 | 44 | Ceramic QUIP | 64 |
| 78C10/78C10A | CMOS; A/D converter | 15 | 4.5 to 5.5 | External | 256 | 32 | QUIP | 64 |
|  |  |  |  |  |  |  | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
| $78 \mathrm{C11/78C11A}$ | CMOS; AD converter | 15 | 4.5 to 5.5 | 4K | 256 | 44 | QUIP | 64 |
|  |  |  |  |  |  |  | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
| 78C12A | CMOS; A/D converter | 15 | 4.5 to 5.5 | 8K | 256 | 44 | QUIP | 64 |
|  |  |  |  |  |  |  | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
| $78 \mathrm{Cl4}$ | CMOS; A/D converter | 15 | 4.5 to 5.5 | 16K | 256 | 44 | QUIP | 64 |
|  |  |  |  |  |  |  | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
| 78CP14 | CMOS; A/D converter | 15 | 4.5 to 5.5 | 16K | 256 | 44 | QUIP | 64 |
|  |  |  |  | OTPROM |  |  | SDIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
|  |  |  |  | 16K | 256 | 44 | Ceramic QUIP | 64 |
|  |  |  |  | UVEPROM |  |  | Shrink cerdip | 64 |

## 8-Bit, Single-Chip NMOS/CMOS Microcomputers (cont)

| Device, <br> $\mu$ PD | Features |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

16-Bit, Single-Chip CMOS Microcomputers

| Device, $\mu \mathrm{PD}$ | Features | Clock (MHz) | Supply Voltage (V) | ROM <br> (X8) | RAM <br> (X8) | 1/0 | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 78310A | Real-time motor control | 12 | 4.5 to 5.5 | External | 256 | 48 | SDIP | 64 |
|  |  |  |  |  |  |  | QUIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
| 78312A | Real-time motor control | 12 | 4.5 to 5.5 | 8K | 256 | 48 | SDIP | 64 |
|  |  |  |  |  |  |  | QUIP | 64 |
|  |  |  |  |  |  |  | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
| 78P312A | Real-time motor control | 12 | 4.5 to 5.5 | 8K | 256 | 48 | Shrink cerdip | 64 |
|  |  |  |  | UVEPROM |  |  | Ceramic QUIP | 64 |
|  |  |  |  | $\begin{gathered} \text { 8K } \\ \text { OTPROM } \end{gathered}$ | 256 | 48 | SDIP | 64 |
|  |  |  |  |  |  |  | QUIP | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
| 78320 | High-end; advanced analog and digital peripherals | 16 | 4.5 to 5.5 | External | 640 | 55 | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |
| 78322 | High-end; advanced analog and digital peripherals | 16 | 4.5 to 5.5 | 16K | 640 | 55 | Miniflat | 64 |
|  |  |  |  |  |  |  | PLCC | 68 |

## 16-Bit, Single-Chip CMOS Microcomputers (cont)

| Device, $\mu$ PD | Features | Clock (MHz) | Supply <br> Voltage (V) | ROM (X8) | RAM (X8) | 1/0 | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 78P322 | High-end; advanced analog and digital peripherals | 16 | 4.5 to 5.5 | $\begin{gathered} \text { 16K } \\ \text { OTPROM } \end{gathered}$ | 640 | 55 | PLCC | 68 |
| 71P301 | Port and memory extender used with 7832X microcomputer family; UVEPROM or OTPROM | - | 4.5 to 5.5 | 16K | 1K | 16 | PLCC <br> Miniflat <br> Ceramic QUIP | $\begin{aligned} & 44 \\ & 64 \\ & 64 \end{aligned}$ |

## 8-Bit, Single-Chip Microcomputers

| Device, $\mu \mathrm{PD}$ | Features | Clock (MHz) | Supply Voltage (V) | ROM (X8) | RAM (X8) | 1/0 | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8035HL | HMOS | 6 | 4.5 to 5.5 | External | 64 | 27 | DIP | 40 |
| 8039 HL | HMOS | 11 | 4.5 to 5.5 | External | 128 | 27 | DIP | 40 |
| 80 C 39 H | CMOS | 12 | 2.5 to 6.0 | External | 128 | 27 | DIP <br> Miniflat | $\begin{aligned} & 40 \\ & 44 \end{aligned}$ |
| 80 C 40 H | CMOS | 12 | 2.5 to 6.0 | External | 256 | 27 | DIP | 40 |
| 8041AH | NMOS; universal PPI | 11 | 4.5 to 5.5 | 1 K | 64 | 18 | DIP | 40 |
| $80 \mathrm{C42}$ | CMOS; universal PPI | 12 | 4.5 to 5.5 | 2 K | 128 | 18 | DIP <br> Miniflat | $\begin{aligned} & 40 \\ & 44 \\ & \hline \end{aligned}$ |
| 8048 H | HMOS | 6 | 4.5 to 5.5 | 1 K | 64 | 27 | DIP | 40 |
| 8049 H | HMOS | 11 | 4.5 to 5.5 | 2K | 128 | 27 | DIP | 40 |
| $80 \mathrm{C49H}$ | CMOS | 12 | 2.5 to 6.0 | 2K | 128 | 27 | DIP | 40 |
| 49H | CMOS | 12 | 2.5 to 6.0 | 2K | 128 | 27 | Miniflat | 44 |
| 8 C 50 H | CMOS | 12 | 2.5 to 6.0 | 4K | 256 | 27 | DIP | 40 |
| 50 H | CMOS | 12 | 2.5 to 6.0 | 4K | 256 | 27 | Miniflat | 44 |
| 8741 A | NMOS; universal PPI; UVEPROM | 6 | 4.5 to 5.5 | 1K | 64 | 18 | Cerdip | 40 |
| 8748 H | NMOS; OTPROM or UVEPROM | 11 | 4.5 to 5.5 | 1 K | 64 | 27 | DIP <br> Cerdip | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ |
| 8749 H | HMOS; OTPROM or UVEPROM | 11 | 4.5 to 5.5 | 2 K | 128 | 27 | DIP Cerdip | 40 40 |

## CMOS Microprocessors

| Device, $\mu \mathrm{PD}$ | Features | Data Bits | Clock <br> (MHz) | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 70008A | *Z80 microprocessor | 8 | 8 | DIP | 40 |
|  |  |  |  | Miniflat | 44 |
|  |  |  |  | PLCC | 44 |
| $\begin{aligned} & 70108 \\ & \text { (V20) } \end{aligned}$ | 8088 compatible; enhanced | 8/16 | 8 or 10 | DIP | 40 |
|  |  |  |  | Ceramic DIP | 40 |
|  |  |  |  | Miniflat | 52 |
|  |  |  |  | PLCC | 44 |
| $\begin{aligned} & 70116 \\ & \text { (V30) } \end{aligned}$ | 8086 compatible; enhanced | 16 | 8 or 10 | DIP | 40 |
|  |  |  |  | Ceramic DIP | 40 |
|  |  |  |  | Miniflat | 52 |
|  |  |  |  | PLCC | 44 |
| 70208 | MS-DOS, V20 compatible CPU with peripherals | 8/16 | 8 or 10 | Ceramic PGA | 68 |
| (V40) |  |  |  | PLCC | 68 |
|  |  |  |  | Miniflat | 80 |
| 70216 | MS-DOS, V30 compatible CPU with peripherals | 16/16 | 8 or 10 | PGA | 68 |
| (V50) |  |  |  | PLCC | 68 |
|  |  |  |  | Miniflat | 80 |
| 70616 | 32-bit; high-speed | 16/32 | 16 | PGA | 68 |
| (V60) |  |  |  |  |  |
| 70632 | 32-bit; high-speed | 32/32 | 20/25 | PGA | 132 |
| (V70) |  |  |  |  |  |
| 70832 | 32-bit; high-speed | 32/32 | 25 | Ceramic PGA | 208 |
| (V80) |  |  |  |  |  |
| 70136 | Hardwired, enhanced V30 | 16 | 12 or 16 | PGA | 68 |
| (V33) |  |  |  | PLCC | 68 |
| 70236 | V33 core-based; high-integration; DMA, serial I/O, | 16 | - | Ceramic PGA | 132 |
| (V53) | interrupt controller, etc. |  |  |  |  |
| $\begin{aligned} & 70320 \\ & \text { (V25) } \\ & \hline \end{aligned}$ | MS-DOS compatible; high-integration; DMA, serial I/O, interrupt controller, etc. | 8/16 | 5 or 8 | PLCC | 84 |
|  |  |  |  | Miniflat | 94 |
| $\begin{aligned} & 70330 \\ & \text { (V35) } \\ & \hline \end{aligned}$ | MS-DOS compatible; high-integration; DMA, serial I/O, interrupt controller, etc. | 16 | 8 | PLCC | 84 |
|  |  |  |  | Miniflat | 94 |
| 70325 | MS-DOS compatible; high-integration; high-speed DMA | 8/16 | 8 or 10 | PLCC | 84 |
| (V25+) |  |  |  | Miniflat | 94 |
| 70335 | MS-DOS compatible; high-integration; high-speed DMA | 16 | 8 or 10 | PLCC | 84 |
| (V35+) |  |  |  | Miniflat | 94 |
| $\begin{aligned} & 70327 \\ & \text { (V25 Software Guard) } \end{aligned}$ | MS-DOS compatible; high-integration; software protection | 8/16 | 8 | PLCC | 84 |
|  |  |  |  | Miniflat | 94 |
|  | MS-DOS compatible; high-integration; software protection | 16 | 8 | PLCC | 84 |
| (V35 Software Guard) |  |  |  | Miniflat | 94 |
| 79011 <br> (V25 RTOS) | MS-DOS compatible; high-integration; real-time operating system | 8/16 | 8 | PLCC | 84 |
|  |  |  |  | Miniflat | 94 |
| $\begin{aligned} & \hline 79021 \\ & \text { (V35 RTOS) } \\ & \hline \end{aligned}$ | MS-DOS compatible; high-integration; real-time operating system | 16 | 8 | PLCC | 84 |
|  |  |  |  | Miniflat | 94 |
| $\begin{aligned} & 70322 \\ & \text { (V25 ROM) } \end{aligned}$ | MS-DOS compatible; high-integration; 16K-byte ROM | 8/16 | 8 | PLCC | 84 |
|  |  |  |  |  |  |

[^1]
## CMOS Microprocessors (cont)

| Device, <br> $\mu$ PD | Features | Data <br> Bits | Clock <br> (MHz) | \# Package | Pins |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

NMOS and HMOS Microprocessors

| Device, <br> $\mu$ PD | Features | Data <br> Bits | Clock <br> $(\mathbf{M H z})$ | * Package | Pins |
| :--- | :--- | :--- | :---: | :--- | :--- | ---: |
| 8085 A | $*$ *-bit microprocessor; NMOS or HMOS | 8 | 5 | DIP | 40 |
| 8086 | $*$ *-bit microprocessor; HMOS | 16 | 8 | Cerdip | 40 |
| 8088 | $* 8$-bit microprocessor; HMOS | 8 | 8 | Ceramic DIP | 40 |

CMOS System Support Products

| Device, $\mu$ PD | Name | Data Blts | Clock <br> (MHz) | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 71011 | Clock Pulse Generator/Driver | - | 20 | DIP | 18 |
|  |  |  |  | SOP | 20 |
| 71037 | Programmable DMA Controller | 8 | 10 | DIP | 40 |
|  |  |  |  | Miniflat | 40 |
|  |  |  |  | PLCC | 44 |
| 71051 | Serial Control Unit | 8 | 8/10 | DIP | 28 |
|  |  |  |  | Miniflat | 44 |
|  |  |  |  | PLCC | 28 |
| 71054 | Programmable Timer/Controller | 8 | 8/10 | DIP | 24 |
|  |  |  |  | Miniflat | 44 |
|  |  |  |  | PLCC | 28 |
| 71055 | Parallel Interface Unit | 8 | 8/10 | DIP | 40 |
|  |  |  |  | Miniflat | 44 |
|  |  |  | $\cdots$ | PLCC | 44 |
| 71059 | Interrupt Control Unit | 8 | 8/10 | DIP | 28 |
|  |  |  |  | Miniflat | 44 |
|  |  |  |  | PLCC | 28 |
| 71071 | DMA Controller | 8/16 | 8/10 | DIP | 48 |
|  |  |  |  | Ceramic DIP | 48 |
|  |  |  |  | Miniflat | 52 |
|  |  |  |  | PLCC | 52 |
| 71082 | Transparent Latch | 8 | 8 | DIP | 20 |
|  |  |  |  | SOP | 20 |
| 71083 | Transparent Latch | 8 | 8 | DIP | 20 |
|  |  |  |  | SOP | 20 |
| 71084 | Clock Pulse Generator/Driver | - | 25 | DIP | 18 |
|  |  |  |  | SOP | 20 |
| 71086 | Bus Buffer/Driver | 8 | 8 | DIP | 18 |
|  |  |  |  | SOP | 20 |
| 71087 | Bus Buffer/Driver | 8 | 8 | DIP | 20 |
|  |  |  |  | SOP | 20 |

CMOS System Support Products (cont)

| Device, <br> $\mu$ PD | Name | Data <br> Bits | Clock <br> $\mathbf{( M H z )}$ | \# Package | Pins |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 71088 | System Bus Controller | - | $8 / 10$ | DIP | 20 |
|  |  |  |  | 5 | SOP |

NMOS System Support Products

| Device, <br> $\mu$ PD | Name | Data <br> Bits | Clock <br> $(M H z)$ | * Package |
| :--- | :--- | :--- | :--- | :--- | :--- | Pins

## Communications Controllers

| Device, $\mu$ PD | Name | Description | Data Rate | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7201A | Multiprotocol Serial Communications Controller | Dual full-duplex serial channels; four DMA channels; programmable interrupt vectors; asychronous COP and BOP support; NMOS | $1 \mathrm{Mb} / \mathrm{s}$ | DIP <br> Ceramic DIP | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ |
| 72001 | CMOS, Advanced Multiprotocol Serial Communications Controller | Functional superset of 8530; 8086/v30 interface; two full-duplex serial channels; two digital phase-locked loops; two baud-rate generators per channe;; loopback test mode; short frame and mark idle detection | $2.2 \mathrm{Mb} / \mathrm{s}$ | DIP <br> Miniflat <br> PLCC | $\begin{aligned} & 40 \\ & 52 \\ & 52 \end{aligned}$ |
| 72002 | CMOS, Advanced Multiprotocol Serial Communications Controller | Low-cost, single-channel version of 72001; software compatible; direct interface to 8237 DMA. <br> Not included in 1989-1990 IPD Data Book; refer to 72002 data sheet. | $2.2 \mathrm{Mb} / \mathrm{s}$ | DIP <br> Miniflat PLCC | $\begin{aligned} & 40 \\ & 44 \\ & 44 \end{aligned}$ |
| 72101 | CMOS, HDLC Controller | Single full-duplex serial channel; on-chip DMA Controller. <br> Not included in 1989-1990 IPD Data Book; refer to 72101 data sheet | $4 \mathrm{Mb} / \mathrm{s}$ | $\begin{aligned} & \hline \text { DIP } \\ & \text { PLCC } \end{aligned}$ | $\begin{aligned} & 64 \\ & 68 \end{aligned}$ |

## Graphics Controllers

| Device, $\mu \mathrm{PD}$ | Name | Description | Drawing Rate | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7220A | High-Performance Graphics Display Controller | General-purpose, high-integration controller; hardwired support for lines, arc/circles, rectangles, and graphics characters; $1024 \times 1024$ pixel display with four planes | $500 \mathrm{~ns} / \mathrm{dot}$ | Ceramic DIP | 40 |
| 72020 | Graphics Display Controller | CMOS 7220A with 2M video memory; dual-port RAM control; write-masking on any bit; enhanced external synch | $500 \mathrm{~ns} / \mathrm{dot}$ | DIP <br> Miniflat | $\begin{array}{r} 40 \\ 52 \\ \hline \end{array}$ |
| 72022 | Intelligent Display Processor | Display and image processing for text and sprites; three display modes; four-way horizontal split-screen display; CMOS | $500 \mathrm{~ns} / \mathrm{dot}$ | PLCC Miniflat | $\begin{aligned} & 68 \\ & 80 \end{aligned}$ |
| 72120 | Advanced Graphics Display Controller | High-speed graphics operations including paint, area fill, slant, arbitrary angle rotate, up to $16 x$ enlargement and reduction; dual-port RAM control; CMOS | $500 \mathrm{~ns} / \mathrm{dot}$ | PLCC Miniflat |  |
| 72123 | Advanced Graphics Display Controller II | Enhanced 72120; expanded command set; improved painting performance; laser printer interface controls; CMOS | $400 \mathrm{~ns} / \mathrm{dot}$ | PLCC <br> Miniflat |  |

## Advanced Compression/Expansion Engine

| Device, $\mu$ PD | Name | Description | " Pa | Pins |
| :---: | :---: | :---: | :---: | :---: |
| 72185 | Advanced Compression/ Expansion Engine | High-speed CCITT Group $3 / 4$ bit-map image compression/expansion (A4 test chart, $400 \mathrm{PPI} \times 400 \mathrm{LPI}$ in under 1 second); 32 K -pixel line length; 32 -megabyte image memory; on-chip DMA and refresh timing generator; CMOS | SDIP | 64 |
|  |  |  | PLCC | 68 |

[^2]
## Floppy-Disk Controllers

| Device, <br> $\mu$ PD | Name | Description | Transfer <br> Rate | \# Package Pins |
| :--- | :--- | :--- | :--- | :--- | :--- |

Hard-Disk Controllers

| Device, $\mu \mathrm{PD}$ | Name | Description | Read/Write Clock | * Package | Pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7261A/B | Hard-Disk Controller | Supports eight drives in SMD mode, four drives in ST506 mode; error correction and detection | 23 MHz | Ceramic DIP | 40 |
| 7262 | Enhanced Small-Disk Interface (ESDI) Controller | Serial-mode ESDI compatible; controls up to seven drives; supports up to 80 heads; hard and soft-sector interfacing | 18 MHz | Ceramic DIP | 40 |
| 72061 | CMOS Hard-Disk Controller | Supports SMD/SMD-E and ST506/412 type drives | 24 MHz | DIP <br> Miniflat <br> PLCC | $\begin{aligned} & 40 \\ & 52 \\ & 52 \end{aligned}$ |
| 72111 | Small Computer System Interface (SCSI) Controller | Selectable $8 / 16$ data bus width; 16 high-level commands for reduced CPU load; single-command automatic execution; 4-Mb sync/async; CMOS | 16 MHz | SDIP <br> Miniflat <br> PLCC | $\begin{aligned} & 64 \\ & 74 \\ & 68 \end{aligned}$ |

## Digital Signal Processors

| Device, <br> $\mu$ PD | Description | Instruction <br> Cycle (ns) | Instruction <br> ROM (Bits) | Data ROM <br> (Bits) | Data RAM <br> (Bits) | \# Package | Pins |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Speech Processors

| Device, <br> $\mu$ PD | Name | Technology | Clock <br> $(M H z)$ | Data ROM <br> (Bits) | * Package | Pins |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[^3]
## V-Series Development Tools Selection Guide

| Part Number (Note 1) | Full Emulator | Full <br> Emulator <br> Probe | Minl-IE <br> Emulator | MIIIIE Probe | Evaluation Boards | EPROM/OTP Device | Relocatable Assembler (Note 13) | C Compiler (Note 14) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD70136GJ-12 | IE-70136-A016 | EP-70136L-A <br> (Note 2) | IE-70136-PC | EP-70136L-PC (Note 2) | DDK-70136 | - | RA70136 | CC70136 |
| $\mu$ PD70136GJ-16 | IE-70136-A016 | EP-70136L-A <br> (Note 2) | IE-70136-PC | EP-70136L-PC <br> (Note 2) | DDK-70136 | - | RA70136 | CC70136 |
| $\mu$ PD70136L-16 | IE-70136-A016 | EP-70136L-A | IE-70136-PC | EP-70136L-PC | DDK-70136 | - | RA70136 | CC70136 |
| $\mu$ PD70136L-12 | IE-70136-A016 | EP-70136L-A | IE-70136-PC | EP-70136L-PC | DDK-70136 | - | RA70136 | CC70136 |
| $\mu$ PD70136R-12 | IE-70136-A016 | $\begin{aligned} & \text { EP-70136L-A } \\ & \text { (Note 3) } \end{aligned}$ | IE-70136-PC | $\begin{aligned} & \text { EP-70136L-PC } \\ & \text { (Note 3) } \end{aligned}$ | DDK-70136 | - | RA70136 | CC70136 |
| $\mu \mathrm{PD} 70136 \mathrm{R}$-16 | IE-70136-A016 | $\begin{aligned} & \text { EP-70136L-A } \\ & \text { (Note 3) } \end{aligned}$ | IE-70136-PC | $\begin{aligned} & \text { EP-70136L-PC } \\ & \text { (Note 3) } \end{aligned}$ | DDK-70136 | - | RA70136 | CC70136 |
| MPD70208GF-8 | IE-70208-A010 | (Note 12) | EB-V40MINI-IE | - | EB-70208 | - | RA70116 | CC70116 |
| $\mu$ PD70208GF-10 | IE-70208-A010 | (Note 12) | EB-V40MINI-IE | - | EB-70208 | - | RA70116 | CC70116 |
| $\mu$ PD70208L-8 | IE-70208-A010 | IE-70000-2958 | EB-V40MINI-IE | ADAPT68PGA <br> 68PLCC <br> (Note 4) | EB-70208 | - | RA70116 | CC70116 |
| $\mu$ PD70208L-10 | IE-70208-A010 | IE-70000-2958 | EB-V40MINI-IE | ADAPT68PGA <br> 68PLCC <br> (Note 4) | EB-70208 | - | RA70116 | CC70116 |
| $\mu$ PD70208R-8 | IE-70208-A010 | IE-70000-2959 | EB-V40MINI-IE | (Note 4) | EB-70208 | - | RA70116 | CC70116 |
| $\mu$ PD70208R-10 | IE-70208-A010 | IE-70000-2959 | EB-V40MINI-IE | (Note 4) | EB-70208 | - | RA70116 | CC70116 |
| $\mu$ PD70216GF-8 | IE-70216-A010 | (Note 12) | EB-V50MINI-IE | - | EB70216 | - | RA70116 | CC70116 |
| $\mu$ PD70216GF-10 | IE-70216-A010 | (Note 12) | EB-V50MINI-IE | - | EB70216 | - | RA70116 | CC70116 |
| $\mu$ PD70216L-8 | IE-70216-A010 | IE-70000-2958 | EB-V50MIN-IE | ADAPT68PGA 68PLCC (Note 4) | EB70216 | - | RA70116 | CC70116 |
| $\mu$ PD70216L-40 | IE-70216-A010 | IE-70000-2958 | EB-V50MINI-IE | ADAPT68PGA 68PLCC (Note 4) | EB70216 | - | RA70116 | CC70116 |
| $\mu$ PD70216R-8 | IE-70216-A010 | IE-70000-2959 | EB-V50MINI-IE | (Note 4) | EB70216 | - | RA70116 | CC70116 |
| $\mu$ PD70216R-10 | 1E-70216-A010 | IE-70000-2959 | EB-V50MINI-IE | (Note 4) | EB70216 | - | RA70116 | CC70116 |
| $\mu$ PD70320GJ | IE-70320-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | EB-V25MINI-IE-P | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 6) } \end{aligned}$ | DDK-70320 | - | RA70320 | CC70116 |
| $\mu$ PD70320GJ-8 | IE-70320-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | EB-V25MINI-IE-P | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 6) } \end{aligned}$ | DDK-70320 | - | RA70320 | CC70116 |
| $\mu$ PD70320L | 1E-70320-A008 | EP-70320L | EB-V25MINI-E-P | (Note 7) | DDK-70320 | - | RA70320 | CC70116 |
| ${ }_{\mu}{ }^{\text {PD7 }}$ ( $320 \mathrm{~L}-8$ | IE-70320-A008 | EP-70320L | EB-V25MINI-IE-P | (Note 7) | DDK-70320 | - | RA70320 | CC70116 |
| $\mu$ PD70322GJ | IE-70320-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | EB-V25MINI-EE-P | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 6) } \end{aligned}$ | DDK-70320 | - | RA70320 | CC70116 |
| $\mu$ PD70322GJ-8 | IE-70320-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | EB-V25MINI-EE-P | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 6) } \end{aligned}$ | DDK-70320 | - | RA70320 | CC70116 |
| MPD70322L | IE-70320-A008 | EP-70320L | EB-V25MINI-E-P | (Note 7) | DDK-70320 | 70P322K <br> (Note 10) | RA70320 | CC70116 |

V-Series Development Tools Selection Guide (cont)

| Part Number (Note 1) | Full Emulator | Full Emulator Probe | MInI-IE <br> Emulator | MIni-IE <br> Probe | Evaluation Boards | EPROM/OTP Device | Relocatable Assembler (Note 13) | C Complier (Note 14) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD70322L-8 | IE-70320-A008 | EP-70320L | EB-V25MIN-IE-P | (Note 7) | DDK70320 | 70P322K <br> (Note 10) | RA70320 | CC70116 |
| $\mu$ PD70325GJ-8 | IE-70325-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | (Note 12) | (Note 12) | DDK-70325 | - | RA70320 | CC70116 |
| $\mu$ PD70325GJ-10 | $\begin{aligned} & \text { IE-70325-A008 } \\ & \text { (Note 8) } \end{aligned}$ | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | (Note 12) | (Note 12) | DDK-70325 | - | RA70320 | CC70116 |
| $\mu$ PD70325L-8 | IE-70325-A008 | EP-70320L | (Note 12) | (Note 12) | DDK-70325 | - | RA70320 | CC70116 |
| $\mu$ MD70325L-10 | $\begin{aligned} & \text { EE-70325-A008 } \\ & \text { (Note 8) } \end{aligned}$ | EP-70320L | (Note 12) | (Note 12) | DDK-70325 | - | RA70320 | CC70116 |
| $\begin{aligned} & \mu \text { PD70327GJ-8 } \\ & \text { (Note 9) } \end{aligned}$ | IE-70320-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | EB-V25MINI-IE-P | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 6) } \end{aligned}$ | - | - | RA70320 | CC70116 |
| $\begin{aligned} & \mu \text { PD70327L-8 } \\ & \text { (Note 9) } \end{aligned}$ | IE-70320-A008 | EP-70320L | EB-V25MINIIE-P | (Note 7) | - | - | RA70320 | CC70116 |
| MPD70330GJ-8 | IE-70330-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | EB-V35MINI-IE-P | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 6) } \\ & \hline \end{aligned}$ | DDK-70330 | - | RA70320. | CC70116 |
| $\mu$ PD70330L-8 | IE-70330-A008 | EP-70320L | EB-V35MINIIEE-P | (Note 7) | DDK-70330 | - | RA70320 | CC70116 |
| $\mu$ PD70332GJ-8 | IE-70330-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | EB-V35MINIIE-P | EP-70320GJ <br> (Note 6) | DDK-70330 | - | RA70320 | CC70116 |
| $\mu$ PD70332L-8 | IE-70330-A008 | EP-70320L | EB-V35MINIIE-P | (Note 7) | DDK-70330 | 70P322K <br> (Note 10) | RA70320 | CC70116 |
| $\mu$ PD70335GJ-8 | IE-70335-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | (Note 12) | (Note 12) | DDK-70330 | - | RA70320 | CC70116 |
| $\mu$ PD70335GJ-10 | $\begin{aligned} & \text { IE-70335-A008 } \\ & \text { (Note 8) } \end{aligned}$ | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | (Note 12) | (Note 12) | DDK-70330 | - | RA70320 | CC70116 |
| $\mu$ PD70335L-8 | IE-70335-A008 | EP-70320L | (Note 12) | (Note 12) | DDK-70330 | - | RA70320 | CC70116 |
| $\mu$ PD70335L-10 | $\begin{aligned} & \text { IE-70335-A008 } \\ & \text { (Note 8) } \end{aligned}$ | EP-70320L | (Note 12) | (Note 12) | DDK-70330 | - | RA70320 | CC70116 |
| $\mu$ PD70337GJ-8 (Note 9) | IE-70330-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | EB-V35MIN-IE-P | EP-70320GJ <br> (Note 6) | - | - | RA70320 | CC70116 |
| $\mu$ PD70337L-8 <br> (Note 9) | IE-7,0330-A008 | EP-70320L | EB-V35MIN-IE-P | (Note 7) | - | - | RA70320 | CC70116 |
| $\mu$ PD79011GJ-8 <br> (Note 11) | IE-70320-A008 | $\begin{aligned} & \text { EP-70320GJ } \\ & \text { (Note 5) } \end{aligned}$ | (Note 12) | (Note 12) | - | - | RA70320 | CC70116 |
| $\mu$ PD79011L-8 <br> (Note 11) | +IE-70320-RTOS | EP-70320L | (Note 12) | (Note 12) | - | - | RA70320 | CC70116 |
| $\begin{aligned} & \mu \text { PD79021L-8 } \\ & \text { (Note 11) } \end{aligned}$ | $\begin{aligned} & \text { IE-70330-A008 } \\ & \text { +IE-70330-RTOS } \end{aligned}$ | EP-70320L | (Note 12) | (Note 12) | - | - | RA70320 | CC70116 |

## Notes:

(1) Packages:

| Package | Description |
| :--- | :--- |
| GF | 80-pin plastic miniflat |
| GJ | 74-pin or 94-pin plastic miniflat |
| K | 84-pin ceramic LCC with window |
| L | 68-pin or 84-pin plastic LCC |
| R | 68-pin PGA |

(2) The EP-70136GL-A and EP-70136L-PC contain both a 68 -pin PLCC probe and an adapter which converts the 68 -pin PLCC probes to a 74 -pin miniflat footprint.
( 3) 68-pin PGA parts are supported by using the EP-70136L-A PLCC probe or EP-70136L-PC PLCC probe, plus a PLCC socket with a PGA-pinout. A PLCC socket of this type is supplied with the EP-70136L-A.
(4) The EB-V40 MINI-IE and EB-V50 MINI-IE support PGA packages directly; the ADAPT68PGA68PLCC adaptor converts the PGApinout on the MINH-IE to a PLCC footprint. This adaptor is supplied with the MINI-IE.
(5) The EP-70320GJ is an adaptor to the EP-70320L, which converts 84 -pin PLCC probes to a 94 -pin miniflat footprint. For GJ parts, both the PLCC probe and the adaptor are needed.
(6) The EP-70320GJ adaptor can be used to convert the supplied 84-pin PLCC cable of the EB-V25 MINI-IE-P or EB-V35 MINI-IE-P to a 94 -pin miniflat.
(7) The EB-V25 MINI-IE-P and EB-V35 MINI-IE-P are supplied with an 84-pin PLCC cable.
(8) At the current time, the emulators for the $\mu$ PD70325 and $\mu$ PD70335 are specified to 8 MHz . Contact your local NEC Sales Office for the latest information on 10 MHz emulation.
(9) Development for the $\mu$ PD70327 or $\mu$ PD70337 can be done using the appropriate $\mu$ PD70320 or $\mu$ PD70330 tools; however, debugging of programs in the Software Guard mode is not supported at this time.
(10) The $\mu$ PD70P322K EPROM device can be used for both $\mu$ PD70322 and $\mu$ PD70332 emulation. The $\mu$ PD70P322K EPROM device can be programmed by using the PA-70P322L Programming Adapter and the PG-1500 EPROM Programmer.
(11) For emulation of $\mu$ PD79011 or $\mu$ PD79021, the base emulator (IE-70320 or IE-70330) plus Real-Time Operating System software IE-70320-RTOS or IE-70330-RTOS) is required.
(12) This emulation option is not currently supported, but may be available in the future. Contact your local NEC Sales Office for further information.
(13) The following relocatable assemblers are available:

| RA70116-D52 For V20®/V30 ${ }^{\circledR 1}$ RA70116-VVT1 V40 ${ }^{\text {Tm } / V 50 ~}{ }^{\text {m }}$ RA70116-VXT1 | (VS-DOS®) <br> (VAX/VMS ${ }^{\text {m" }}$ ) <br> (NAX/UNIX ${ }^{\text {Tw }}$ 4.2 BSD or Ultrix ${ }^{\text {mw }}$ ) |
| :---: | :---: |
| RA70136-D52 For V33 ${ }^{\text {m* }}$ | (MS-DOS) |
| RA70136-WT1 | (VAX/VMS) |
| RA70136-VXT1 | (VAX/UNIX 4.2 BSD or Ultrix) |

RA70320-D52 For V25 ${ }^{\text {™ }}$ and V35 ${ }^{\text {™ }}$ (MS-DOS)
RA70320-WT1 (VAXIVMS)

RA70320-VXT1
(VAXJUNIX 4.2 BSD or Ultrix)

| (14) The following C compilers are available: |  |  |
| :--- | :--- | :--- |
| CC70116-D52 | For V20/V30/ | (MS-DOS) |
| CC70116-VVT1 | V40/V50 and | (VAX/VMS) |
| CC70116-VXT1 | V25/V35 | (VAX/UNIX 4.2 BSD or Ultrix) |
| CC70136-D52 | For V33 | (MS-DOS) |
| CC70136-VVT1 |  | (VAX/VMS) |
| CC70136-VXT1 |  | (NAX/UNIX 4.2 BSD or Ultrix) |
| CC70320-D52 | For V25 and V35 | (MSS-DOS) |
| CC70320-VT1 |  | (VAX/VMS) |
| CC70320-VXT1 |  | (NAXNNNX 4.2 BSD or Ultrix) |

V20 and V30 are registered trademarks of NEC Corporation.
V25, V33, V35, V40 and V50 are trademarks of NEC Corporation. MS-DOS is a registered trademark of Microsoft Corporation. VAX, VMS and Ultrix are trademarks of Digital Equipment Corporation.
UNIX is a trademark of AT\&T Bell Laboratories.

## V-Series

## $\mu$ PD75XX Series Development Tools Selection Guide

| Part Number (Note 1) | Emulator* | Add-on Board* | System Evaluation Board | EPROM/OTP <br> Device | PG-1500 Adapter (Note 2) | Absolute Assembler (Note 3) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD7501G-12 | EVAKIT-7500B | EV7514 | SE-7514A | - | - | ASM75 |
| $\mu \mathrm{PD} 7502 \mathrm{G}-12$ | EVAKIT-7500B | EV7514 | SE-7514A | - | - | ASM75 |
| $\mu$ PD7503G-12 | EVAKIT-7500B | EV7514 | SE-7514A | - | - | ASM75 |
| $\mu$ PD7506C | EVAKIT-7500B | - | SE-7508 | - | - | ASM75 |
| $\mu$ PD7506CT | EVAKIT-7500B | - | - | - | - | ASM75 |
| $\mu$ PD7506G-00 | EVAKIT-7500B | - | - | - | - | ASM75 |
| $\mu$ PD7507C | EVAKIT-7500B | - | - | $\mu$ PD78CG08E | - | ASM75 |
| $\mu \mathrm{PD7507CU}$ | EVAKIT-7500B | - | - | - | - | ASM75 |
| $\mu \mathrm{PD} 7507 \mathrm{G}-00$ | EVAKIT-7500B | - | - | - | - | ASM75 |
| $\mu \mathrm{PD} 7507 \mathrm{HC}$ | EVAKIT-7500B | EV7508H | - | $\mu$ PD75CG08HE | - | ASM75 |
| $\mu \mathrm{PD7507HCU}$ | EVAKIT-7500B | EV7508H | - | - | - | ASM75 |
| $\mu \mathrm{PD} 7507 \mathrm{HG}$-22 | EVAKIT-7500B | EV7508H | - | - | - | ASM75 |
| $\mu$ PD7507SC | EVAKIT-7500B | - | SE-7508 | - | - | ASM75 |
| $\mu$ PD7507SCT | EVAKIT-7500B | - | - | - | - | ASM75 |
| $\mu$ PD7508C | EVAKIT-7500B | - | - | $\mu$ PD78CG08E | - | ASM75 |
| $\mu \mathrm{PD7508CU}$ | EVAKIT-7500B | - | - | - | - | ASM75 |
| $\mu$ PD7508G-00 | EVAKIT-7500B | - | - | - | - | ASM75 |
| $\mu$ PD75CG08E | EVAKIT-7500B | - | - | - | - | ASM75 |
| $\mu$ PD7508AC | EVAKIT-7500B | - | SE-7508 | - | - | ASM75 |
| $\mu \mathrm{PD} 7508 \mathrm{HC}$ | EVAKIT-7500B | EV7508H | - | $\mu$ PD75CG08HE | - | ASM75 |
| $\mu \mathrm{PD} 7508 \mathrm{HCU}$ | EVAKIT-7500B | EV7508H | - | - | - | ASM75 |
| $\mu \mathrm{PD} 7508 \mathrm{HG}$-22 | EVAKIT-7500B | EV7508H | - | - | - | ASM75 |
| $\mu$ PD75CG08HE | EVAKIT-7500B | EV7508H | - | - | - | ASM75 |
| $\mu$ PD7514G-12 | EVAKIT-7500B | EV7514 | SE-7514A | - | - | ASM75 |
| $\mu$ PD7516HCW | EVAKIT-7500B | EV7500FIP | - | - | - | ASM75 |
| $\mu$ PPD7516HG-12 | EVAKIT-7500B | EV7500FIP | - | - | - | ASM75 |
| $\mu$ PD7516HG-36 | EVAKIT-7500B | EV7500FIP | - | $\mu$ PD75CG16HE | - | ASM75 |
| $\mu$ PD75CG16HE | EVAKIT-7500B | EV7500FIP | - | - | - | ASM75 |
| $\mu$ PD7519HCW | EVAKIT-7500B | EV7500FIP | - | - | - | ASM75 |
| $\mu$ PD7519HG-12 | EVAKIT-7500B | EV7500FIP | - | - | - | ASM75 |
| $\mu$ PD7519HG-36 | EVAKIT-7500B | EV7500FIP | - | $\mu$ PD75CG19HE | - | ASM75 |
| $\mu$ PD75CG19HE | EVAKIT-7500B | EV7500FIP | - | - | - | ASM75 |
| $\mu$ PD7527AC | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG28E | - | ASM75 |
| $\mu$ PD7527ACU | EVAKIT-7500B | EV7528 | - | - | - | ASM75 |
| $\mu \mathrm{PD7528AC}$ | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG28E | - | ASM75 |
| $\mu$ PD7528ACU | EVAKIT-7500B | EV7528 | - | - | - | ASM75 |

[^4]
## $\mu$ PD75XX Series Development Tools Selection Guide (cont)

| Part Number (Note 1) | Emulator* | Add-on Board* | System Evaluation Board | EPROM/OTP Device | PG-1500 Adapter (Note 2) | Absolute <br> Assembler <br> (Note 3) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD75CG28E | EVAKIT-7500B | EV7528 | - | - | - | ASM75 |
| $\mu \mathrm{PD} 7533 \mathrm{C}$ | EVAKIT-7500B | EV7533 | - | $\mu$ PD75CG33E | - | ASM75 |
| $\mu$ PD7533CU | EVAKIT-7500B | EV7533 | - | - | - | ASM75 |
| $\mu$ PD7533G-22 | EVAKIT-7500B | EV7533 | - | - | - | ASM75 |
| $\mu$ PD75CG33E | EVAKIT7500B | EV7533 | - | - | - | ASM75 |
| $\mu$ PD7537AC | EVAKIT-7500B | EV7528 | - | $\mu$ PD75CG38E | - | ASM75 |
| $\mu$ PD7537ACU | EVAKJT-7500B | EV7528 | - | - | - | ASM75 |
| $\mu$ PD7538AC | EVAKIT7500B | EV7528 | - | $\mu$ PD75CG38E | - | ASM75 |
| $\mu$ PD7538ACU | EVAKITT7500B | EV7528 | - | - | - | ASM75 |
| $\mu$ PD75CG38E | EVAKIT-7500B | EV7528 | - | - | - | ASM75 |
| $\mu$ PD7554CS | EVAKIT-7500B | EV7554A | SE-7554A | $\mu$ PD75P54CS | PA-75P54CS | ASM75 |
| $\mu \mathrm{PD} 7554 \mathrm{G}$ | EVAKIT-7500B | EV7554A | SE-7554A | $\mu$ PD75P54G | PA-75P54CS | ASM75 |
| $\mu$ PD75P54CS | EVAKIT7500B | EV7554A | - | - | - | ASM75 |
| $\mu$ PD75P54G | EVAKIT-7500B | EV7554A | - | - | - | ASM75 |
| $\mu$ PD7556CS | EVAKIT-7500B | EV7554A | SE-7554A | $\mu$ PD75P56CS | PA-75P56CS | ASM75 |
| $\mu$ PD7556G | EVAKIT-7500B | EV7554A | SE-7554A | $\mu$ PD75P56G | PA-75P56CS | ASM75 |
| $\mu$ PD75P56CS | EVAKIT-7500B | EV7554A | - | - | - | ASM75 |
| $\mu$ PD75P56G | EVAKIT-7500B | EV7554A | - | - | - | ASM75 |
| $\mu$ PD7564CS | EVAKIT-7500B | EV7554A | SE-7554A | $\mu$ PD75P64CS | PA-75P54CS | ASM75 |
| $\mu \mathrm{PD} 7564 \mathrm{G}$ | EVAKIT-7500B | EV7554A | SE-7554A | $\mu \mathrm{PD75P64G}$ | PA-75P54CS | ASM75 |
| $\mu$ PD75P64CS | EVAKIT-7500B | EV7554A | - - | - | - | ASM75 |
| $\mu$ PD75P64G | EVAKIT-7500B | EV7554A | - | - | - | ASM75 |
| $\mu$ PD7566CS | EVAKIT-7500B | EV7554A | SE-7554A | $\mu$ PD75P66CS | PA-75P56CS | ASM75 |
| $\mu \mathrm{PD7566G}$ | EVAKIT-7500B | EV7554A | SE-7554A | $\mu$ PD75P66G | PA-75P56CS | ASM75 |
| $\mu$ PD75P66CS | EVAKIT-7500B | EV7554A | - | - | - | ASM75 |
| $\mu$ PD75P66G | EVAKIT7500B | EV7554A | - | - | - | ASM75 |

[^5]
## Notes:

(1) Packages:

Package Description
C $\quad 28$-pin plastic DIP ( $\mu$ PD7506/07S)
40 -pin plastic DIP ( $\mu$ PD7507/07H/08/08A/08H)
42-pin plastic DIP ( $\mu$ PD7527A/28A/33/37A/38A)
CS $\quad 20$-pin plastic shrink DIP ( $\mu$ PD7554/P54/64/P64)
CT 24-pin plastic shrink DIP ( $\mu$ PD7556/P56/66/P66)
CU 40-pin plastic shrink DIP ( $\mu$ PD7507/07H/08/08H) 42-pin plastic shrink DIP
( $\mu$ PD7527A/28A/33/37/37A/38A)
CW 64-pin plastic shrink DIP
E $\quad 40$-pin ceramic piggy-back DIP ( $\mu$ PD75CG08/08H)
42-pin ceramic piggy-back DIP ( $\mu$ PD75CG28/33/38)
64-pin ceramic piggy-back QUIP ( $\mu$ PD75CG16H/19H)
G 20-pin plastic SO ( $\mu$ PD7554/P54/64/P64)
24-pin plastic SO ( $\mu$ PD7556/P56/66/P66)
G-00 52-pin plastic miniflat
G-12 $\quad$ 64-pin plastic miniflat ( $\mu$ PD7501/02/03/16H/19H)
80 -pin plastic miniflat ( $\mu$ PD7514)
G-22 $\quad$ 44-pin plastic miniflat
G-36 64-pin plastic QUIP
(2) By using the specified adapter, the PG-1500 EPROM programmer can be used to program the OTP device.
(3) The ASM75 Absolute Assembler is provided to run under the MOS-DOS ${ }^{\text {® }}$ operating system. (ASM75-D52).

## NEC

$\mu$ PD75XXX Series Development Tools NEC Electronics Inc. Selection Guide

## $\mu$ PD75XXX Series Development Tools Selection Guide

| Part Number (Note 7) | Main Board Emulator* | Add-on Board* | Emulation Probe* | Optional Socket <br> Adapter (Note 1) | EPROM/OTP <br> Device (Note 2) | Relocatable Assembler (Note 5) | Structured Assembler (Note 6) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD75004CU | EVAKIT-75X | EV-75008 | (Note 3) | - | $\mu$ PD75P008CU/DU | RA75X | ST75X |
| $\mu$ PD75006GB | EVAKIT-75X | EV-75008 | EP-75008GB | EV-9200G-44 | $\mu$ PD75P008GB | RA75X | ST75X |
| $\mu$ PD75006CU | EVAKIT-75X | EV-75008 | (Note 3) | - | $\mu$ PD75P008CU/DU | RA75X | ST75X |
| $\mu$ PD75006GB | EVAKIT-75X | EV-75008 | EP-75008GB | EV-9200G-44 | $\mu$ PD75P008GB | RA75X | ST75X |
| $\mu$ PD75008CU | EVAKIT-75X | EV-75008 | (Note 3) | - | $\mu$ PD75P008CU/DU | RA75X | ST75X |
| $\mu$ PD75008GB | EVAKIT-75X | EV-75008 | EP-75008GB | EV-9200G-44 | $\mu$ PD75P008GB | RA75X | ST75X |
| $\mu$ PD75P008CU | EVAKIT-75X | EV-75008 | (Note 3) | - | - | RA75X | ST75 X |
| $\mu$ PD75P008DU | EVAKIT-75X | EV-75008 | (Note 3) | - | - | RA75X | ST75X |
| $\mu$ PD75P008GB | EVAKIT-75X | EV-75008 | EP-75008GB | EV-9200G-44 | - | RA75X | ST75X |
| $\mu$ PD75028CW | EVAKIT-75X | EV-75048 | (Note 4) | (Note 4) | $\mu$ PD75P028CW | RA75X | ST75X |
| $\mu$ PD75028GC | EVAKIT.75X | EV-75048 | (Note 4) | (Note 4) | $\mu$ PD75P028GC | RA75X | ST75X |
| $\mu \mathrm{PD75P028CW}$ | EVAKIT-75X | EV-75048 | (Note 4) | (Note 4) | - | RA75X | ST75X |
| $\mu \mathrm{PD75P028GC}$ | EVAKJT-75X | EV-75048 | (Note 4) | (Note 4) | - | RA75X | ST75X |
| $\mu$ PD75048CW | EVAKIT-75X | EV-75048 | (Note 4) | (Note 4) | - | RA75X | ST75X |
| $\mu$ PD75048GC | EVAKJT-75X | EV-75048 | (Note 4) | (Note 4) | - | RA75X | ST75X |
| $\mu$ PD75104CW | EVAKJT-75X | EV-75108 | (Note 3) | - | $\mu$ PD75P108CW/DW | RA75X | ST75X |
| $\mu$ PD75104G | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | $\begin{aligned} & \mu \mathrm{PD} 75 \mathrm{P} 108 \mathrm{G} / \mathrm{GF} \\ & \mu \mathrm{PD} 75 \mathrm{P} 116 \mathrm{GF} \end{aligned}$ | RA75X | ST75X |
| MPD75104GF | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | $\begin{aligned} & \mu \mathrm{PD} 75 \mathrm{P} 108 \mathrm{G} / \mathrm{GF} \\ & \mu \mathrm{PD} 75 \mathrm{P} 116 \mathrm{GF} \end{aligned}$ | RA75X | ST75X |
| $\mu$ PD75104AGC | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu \mathrm{PD75106CW}$ | EVAKIT-75X | EV-75108 | (Note 3) | - | $\mu$ PD75P108CW/DW | RA75X | ST75X |
| $\mu$ PD75106G | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | $\mu$ PD75P108G/GF $\mu$ PD75P116GF | RA75X | ST75X |
| $\mu$ PD75106GF | EVAKJT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | $\begin{aligned} & \mu \mathrm{PD} 75 \mathrm{P} 108 \mathrm{G} / \mathrm{GF} \\ & \mu \mathrm{PD} 75 \mathrm{P} 116 \mathrm{GF} \end{aligned}$ | RA75X | ST75X |
| $\mu$ MD75108AG | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu$ PD75108AGC | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu$ PD75108CW | EVAKIT-75X | EV-75108 | (Note 3) | - | $\mu$ PD75P108CW/DW | RA75X | ST75X |
| $\mu \mathrm{PD75108G}$ | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | $\begin{aligned} & \mu \mathrm{PD} 75 \mathrm{P} 108 \mathrm{G} / \mathrm{GF} \\ & \mu \mathrm{PD} 75 \mathrm{P} 116 \mathrm{GF} \end{aligned}$ | RA75X | ST75X |
| MPD75108GF | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | $\mu \mathrm{PD} 75 \mathrm{P} 108 \mathrm{G} / \mathrm{GF}$ $\mu \text { PD75P116GF }$ | RA75X | ST75X |
| $\mu$ PD75P108BCW | EVAKJT-75X | EV-75108 | (Note 3) | - | - | RA75X | ST75X |
| $\mu$ PD75P108CW | EVAKIT-75X | EV-75108 | (Note 3) | - | - | RA75 X | ST75X |
| $\mu$ PD75P108DW | EVAKIT-75X | EV-75108 | (Note 3) | - | - | RA75X | ST75X |
| $\mu$ PD75P108G | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu$ PD75112CW | EVAKIT-75X | EV-75108 | (Note 3) | - | $\mu$ PD75P116CW | RA75X | ST75X |

$\mu$ PD75XXX Series Development Tools Selection Guide (cont)

| Part Number (Note 7) | Main Board Emulator* | Add-on Board* | Emulation Probe* | Optional Socket <br> Adapter (Note 1) | EPROM/OTP <br> Device (Note 2) | Relocatable <br> Assembler <br> (Note 5) | Structured <br> Assembler <br> (Note 6) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD75112GF | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | $\mu$ PD75P116GF | RA75X | ST75X |
| $\mu \mathrm{PD} 75116 \mathrm{CW}$ | EVAKIT-75X | EV-75108 | (Note 3) | - | $\mu$ PD75P116CW | RA75X | ST75X |
| $\mu$ PD75116GF | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | $\mu$ PD75P116GF | RA75X | ST75X |
| $\mu$ PD75P16BGF | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu \mathrm{PD} 75 \mathrm{P} 116 \mathrm{CW}$ | EVAKIT-75X | EV-75108 | (Note 3) | - | - | RA75 X | ST75X |
| $\mu$ PD75P116GF | EVAKIT-75X | EV-75108 | EP-75108GF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu$ PD75206CW | EVAKIT-75X | EV-75216A | (Note 3) | - | $\mu$ PD75P216ACW | RA75X | ST75X |
| $\mu$ PD75206G | EVAKIT-75X | EV-75216A | EP-75216AGF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu$ PD75208CW | EVAKIT-75X | EV-75216A | (Note 3) | - | $\mu$ PD75P216ACW | RA75X | ST75X |
| $\mu \mathrm{PD75208G}$ | EVAKIT-75X | EV-75216A | EP-75216AGF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu$ PD75CG208AE | EVAKIT-75X | EV-75216A | (Note 3) | - | - | RA75 X | ST75X |
| $\mu$ PD75CG208AEA | EVAKIT-75X | EV-75216A | EP-75216AGF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu$ PD75212ACW | EVAKIT-75X | EV-75216A | (Note 3) | - | $\mu$ PD75P216ACW | RA75 X | ST75X |
| $\mu$ PD75212AGF | EVAKIT-75X | EV-75216A | EP-75216AGF | EV-9200G-64 | - | RA75X | ST75X |
| $\mu \mathrm{PD} 75216 \mathrm{ACW}$ | EVAKIT-75X | EV-75216A | (Note 3) | - | $\mu$ PD75P216ACW | RA75X | ST75X |
| $\mu$ PD752 16AGF | EVAKIT-75X | EV-75216A | EP-75216AGF | EV-9200G-64 | - | RA75 X | ST75X |
| $\mu$ PD75CG216AE | EVAKIT-75X | EV-75216A | (Note 3) | - | - | RA75 X | ST75X |
| $\mu$ PD75CG216AEA | EVAKIT-75X | EV-75216A | EP-75216AGF | EV-9200G-64 | - | RA75 ${ }^{\text {R }}$ | ST75X |
| $\mu$ PD75P216ACW | EVAKIT-75X | EV-75216A | (Note 3) | - | $\mu$ PD75P216ACW | RA75X | ST75X |
| $\mu$ PD75268CW | EVAKIT-75X | EV-75216A | (Note 3) | - | $\mu$ PD75P216ACW | RA75 X | ST75X |
| $\mu \mathrm{PD75268GF}$ | EVAKIT-75X | EV-75216A | EP-75216AGF | EV-9200G-64 | - | RA75 X | ST75X |
| $\mu$ PD75304GF | EVAKIT-75X | EV-75308 | (Note 3) | EV-9200G-80 | $\mu$ PD75P308GF/K | RA75X | ST75X |
| $\mu$ PD75306GF | EVAKIT-75X | EV-75308 | (Note 3) | EV-9200G-80 | $\mu$ PD75P308GF/K | RA75 X | ST75X |
| $\mu$ PD75308GF | EVAKIT-75X | EV-75308 | (Note 3) | EV-9200G-80 | $\mu$ PD75P308GF/K | RA75X | ST75X |
| $\mu$ PD75P308GF | EVAKIT-75X | EV-75308 | (Note 3) | EV-9200G-80 | - | RA75 X | ST75X |
| $\mu$ PD75P308K | EVAKIT-75X | EV-75308 | (Note 3) | EV-9200G-80 | - | RA75 X | ST75X |
| $\mu$ PD75312GF | EVAKIT-75X | EV-75308 | (Note 3) | EV-9200G-80 | $\mu$ PD75P316GF | RA75 ${ }^{\text {P }}$ | ST75X |
| $\mu$ PD75P316GF | EVAKIT-75X | EV-75308 | (Note 3) | EV-9200G-80 | - | RA75 X | ST75X |
| $\mu$ PD75328GC | EVAKIT-75X | EV-75328 | (Note 3) | - | $\mu$ PD75P328GC | RA75X | ST75X |
| $\mu \mathrm{PD75P328GC}$ | EVAKIT-75X | EV-75328 | (Note 3) | - | - | RA75X | ST75X |
| $\mu$ PD75402C | EVAKIT-75X | EV-75402 | (Note 3) | - | $\mu$ PD75P402C | RA75X | ST75X |
| $\mu$ PD75402CT | EVAKIT-75X | EV-75402 | (Note 3) | - | $\mu$ PD75P402CT | RA75X | ST75X |
| $\mu$ PD75402GB | EVAKIT-75X | EV-75402 | EP-75402GB | EV-9200G-44 | $\mu$ PD75P402GB | RA75X | ST75X |
| $\mu$ PD75P402C | EVAKIT-75X | EV-75402 | (Note 3) | - | - | RA75X | ST75X |
| $\mu$ PD75P402CT | EVAKIT-75X | EV-75402 | (Note 3) | - | - | RA75X | ST75X |
| $\mu$ PD75P402GB | EVAKIT-75X | EV-75402 | EP-75402GB | EV-9200G-44 | - | RA75 X | ST75X |
| $\mu$ PD75516GF | EVAKIT-75X | EV-75516 | (Note 3) | - | $\mu$ PDD75P516GF/K | RA75X | ST75X |
| $\mu$ PD75P516GF | EVAKIT-75X | EV-75516 | (Note 3) | - | - | RA75X | ST75X |
| $\mu$ PD75P516K | EVAKIT-75X | EV-75516 | (Note 3) | - | - |  |  |

[^6]
## Notes:

(1) The EV-9200G-XX is an LCC socket with the footprint of the flat package. One unit is supplied with the probe. Additional units are available as replacement parts in sets of five.
(2) All EPROM/OTP devices can be programmed using the NEC PG-1500. Refer to the PG-1500 Programming Socket Adapter Selection Guide for the appropriate socket adapter.
(3) The emulation probe is shipped with the add-on board.
(4) Preliminary information. Contact your NEC Sales Representative for further information and availability.
(5) The RA75X relocatable assembler package is provided for the following operating systems: RA75X-D52 (MOS-DOS ${ }^{\circledR}$ ) RA75X-VVT1 (VAX/VMS ${ }^{\text {™ }}$ )
(6) The ST75X structures assembler preprocessor is provided with RA75X
(7) Packages:

Package Description
C 28-pin plastic DIP
CT 28-pin plastic shrink DIP
CU 42-pin plastic shrink DIP
CW 64-pin plastic shrink DIP
DU 42-pin ceramic shrink DIP with window
DW 64-pin ceramic shrink DIP with window
E 64-pin ceramic piggy-back shrink DIP
EA 64-pin ceramic piggy-back miniflat
G 64-pin plastic miniflat
GB 44-pin plastic miniflat
GC $\quad 64$ or 80 -pin plastic miniflat
GF $\quad 64$ or 80 -pin plastic miniflat
K 80-pin plastic miniflat

## $\mu$ PD78XX Series Development Tools Selection Guide**

| Part Number <br> (Note 1) | Emulator* |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[^7]
## $\mu$ PD78XX Series Development Tools Selection Guide** (cont)

| Part Number <br> (Note 1) | Emulator* |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Notes:

(1) Packages

Package Description
CW 64-pin plastic shrink DIP
DW 64-pin ceramic shrink DIP with window
E 64-pin ceramic piggyback QUIP
GF-1B $\quad 64$-pin plastic miniflat (Resin Thickness: 2.05 mm )
G-36 64-pin plastic QUIP
G-AB8 $\quad 64$-pin plastic miniflat (Interpin Pitch: 0.8 mm )
GF-3BE $\quad 64$-pin plastic miniflat (Resin Thickness: 2.7 mm )
GQ-36 64-pin plastic QUIP
$L \quad 68$-pin PLCC
R 64-pin ceramic QUIP with window
(2) By using the specified adapter, the PG-1500 EPROM programmer can be used to program the EPROM/OTP device.
(3) 64 -pin shrink DIP adapter which plugs into the EP-7811HGQ emulation probe supplied with each IE.
(4) The emulation probe for the 64 -pin QUIP package (EP-7811HGQ) is supplied with the IE.

MS-DOS is a trademark of Microsoft Corporation.
VAX, VMS and Ulitrix are trademarks of Digital Equipment Corporation.
UNIX is a trademark of AT\&T Bell Laboratories.
(5) No emulation probe available.
(6) The $\mu$ PD78PG11HE is a piggy-back EPROM device in a ceramic QUIP package. It accepts 2764 EPROMs.
(7) The $\mu$ PD78CP14 EPROM/OTP devices do not have pull-up resistors on ports $\mathrm{A}, \mathrm{B}$, and C .
(8) The IE-78C11-M can be used by replacing the $\mu$ PD78C10G-36 with a $\mu$ PD78C10AGQ-36. However, it will not be able to emulate the optional pull-up resistors on ports A, B, and C.
(9) The $\mu$ PD78CG14E is a piggy-back EPROM device in a ceramic QUIP package. It accepts 27C256 and 27C256A EPROMS.
(10) The following relocatable assemblers and C Compilers are available:

| RA87-D52 RA87-VVT1 | (MS-DOS®) (VAX/VMS ${ }^{\text {m" }}$ ) | Relocatable assemblers for 78XX series |
| :---: | :---: | :---: |
| CCMSD-I5DD-87 | (MS-DOS) | C Compilers for |
| CCVMS-OT16-87 | (VAX/VMS) | 78XX Series |
| CCUNX-OT16-87 | (VAX/UNIX ${ }^{\text {m" }}$ ) |  |
|  | 4.2 BSD or Ultrix ${ }^{\text {m }}$ ) |  |

$\mu$ PD78XXX Series Development Tools Selection Guide
$\left.\begin{array}{lllllllll}\hline \begin{array}{l}\text { Part Number } \\ \text { (Note 1) }\end{array} & \text { Emulator* }\end{array} \begin{array}{l}\text { Emulation } \\ \text { Probe* }\end{array}\right)$

[^8]
## $\mu$ PD78XXX Series

$\mu$ PD78XXX Series Development Tools Selection Guide (cont)

| Part Number (Note 1) | Emulator* | Emulation Probe* | EPROM/OTP Device | PG-1500 Adapter (Note 2) | Relocatable Assembler (Note 11) | Structured Assembler (Note 12) | C Compiler (Note 13) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD78312AGQ | IE-78310A-R | (Note 6) | $\mu$ PD78P312AGQ/RQ | PA-78P312GQ | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78312AL | IE-78310A-R | EP-78310L | $\mu$ PD78P312AL | PA-78P312L | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78P312ACW | IE-78310A-R | (Note 5) | - | PA-78P312CW | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78P312ADW | IE-78310A-R | (Note 5) | - | PA-78P312CW | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78P312AGF-3BE | IE-78310A-R | EP-78310GF | - | PA-78P312GF | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78P312AGQ | IE-78310A-R | (Note 6) | - | PA-78P312GQ | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78P312AL | IE-78310A-R | EP-78310L | - | PA-78P312L | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78P312AR | IE-78310A-R | (Note 6) | - | PA-78P312GQ | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78320GJ-5BJ | IE-78320-R | (Note 8) | (Note 8) | (Note 8) | RA78K3 | ST78K3 | CC78K3 (Note 7) <br> (Note 7) |
| $\mu$ PD78320L | IE-78320-R | (Note 8) | (Note 8) | (Note 8) | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78322GJ-5BJ | IE-78320-R | (Note 8) | (Note 8) | (Note 8) | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD78322L | IE-78320-R | (Note 8) | (Note 8) | (Note 8) | RA78K3 | ST78K3 | CC78K3 (Note 7) |
| $\mu$ PD71P301GF-3BE | - | - | - | PA-71P301GF | - | - | - |
| $\mu$ PD71P301GQ-36 | - | - | - | PA-71P301GQ | - | - | - |
| $\begin{aligned} & \mu \text { PD71P301KA } \\ & \text { (Note 9) } \end{aligned}$ | - | - | - | PA-71P301KA | - | - | - |
| $\mu$ PD71P301KB <br> (Note 10) | - | - | - | PA-71P301KB | - | - | - |
| $\mu$ PD71P301L | - | - | - | PA-71P301L | - | - | - |

[^9]Notes:
(1) Packages:

Package Description
CW 64-pin plastic shrink DIP
DW 64-pin ceramic shrink DIP with window
GC-3B8 64-pin ceramic plastic miniflat ( $14 \mathrm{~mm} \times 14 \mathrm{~mm}$
GF-3BE $\quad 64$-pin plastic miniflat (Resin Thickness: 2.7 mm )
GJ-5BG $\quad 94$-pin plastic miniflat
GJ-5BJ $\quad 74$-pin plastic miniflat ( $20 \mathrm{~mm} \times 20 \mathrm{~mm}$ )
GQ 64-pin plastic QUIP
GQ-36 64-pin plastic QUIP
KA 44-pin ceramic LCC with window
KB 64-pin ceramic LCC with window
L 44-pin PLCC ( $\mu$ PD71P301L)
68-pin PLCC ( $\mu$ PD78213/214/P214L, $\mu \mathrm{PD} 78320 / 322 \mathrm{~L}$ )
84 pin PLCC ( $\mu$ PD78220L, $\mu$ PD78224L)
RQ 64-pin ceramic QUIP with window
(2) By using the specified adapter, the PG-1500 EPROM programmer can be used to program the EPROM/OTP device.
(3) The EP-78210GJ is a 68 -pin PLCC to 74 -pin miniflat package adapter for use with the EP-78210L emulation probe.
(4) The EP-78220GJ is a 84 -pin PLCC to 94 -pin miniflat package adapter for use with the EP-78220L emulation probe.
(5) The emulation probe for the 64-pin shrink DIP package (EP78310 CW ) is supplied with the IE.
(6) The emulation probe for the 64-pin QUIP package (EP-78310GQ) is supplied with the IE.
(7) There are two C Compilers for the $\mu$ PD783XX devices: CC78K3 from NEC Electronics and one from Lattice Corporation. A source code debugger is included with CC78K3 package.
(8) Please contact your NEC Sales Representative for further information.
(9) Sockets for the $\mu$ PD71P301KA (44-pin LCC package) are available from Yamaichi (IC61-0444-030).
(10) Sockets for the $\mu$ PD71P301KB (64-pin LCC package) are available from NEC Electronics (EV-9200G-64) in sets of five.
$\mu$ PD78XXX Series Evaluation Boards Selection Guide

| Part Number | Design/Development Boards | Evaluation Boards |
| :--- | :--- | :--- |
| $\mu$ PD7821X | EB-78210-PC | DDK-78K2 |
| $\mu$ PD7822X | EB-78220-PC | DDK-78K2 |
| $\mu$ PD7831X | - | DDK-78310A |
| $\mu$ PD7832X | EB-78320-PC | - |

## Notes:

(1) The following relocatable packages are available:

| RA78K2-D52 <br> RA78K2-VVT1 | (MS-DOS ${ }^{\circledR}$ ) <br> (VAX/VMS ${ }^{\text {m }}$ ) | Relocatable assembler <br> for 78XX series |
| :--- | :--- | :--- |
| RA78K3-D52 | (MS-DOS) | Relocatable assembler <br> far <br> RA78K3-VVT1 <br> (VAX/VMS) |

(2) The ST78K2 structured assembler processor is provided with RA78K2. The ST78K3 structured assembler preprocessor is provided with RA78K3 and CC78K3.
(3) The following C Compiler packages are available:

| CCMSD-I5DD-782XX | (MS-DOS) | For $\mu$ PD783XX series |
| :--- | :--- | :--- |
| CC78K3-D52 | (MS-DOS) |  |
| CC78K3-VVT1 | (VAX/VMS) |  |

MOS-DOS is a trademark of Microsoft Corporation. VAX and VMS are trademarks of Digital Equipment Corporation.

## DSP and Speech Development Tools Selection Guide

| Part Number (Note 7) | Emulator | Evaluation <br> Board | Assembler (Note 1) | Simulator (Note 2) | EPROM/OTP <br> Device | PG-1500 Adapter (Note 3) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu$ PD7720AC | EVAKIT-7720B | - | ASM77 | SIM77 | $\mu$ PD77P20D | (Note 5) |
| $\mu$ PD7720AL | EVAKIT-7720B (Note 4) | - | ASM77 | SIM77 | - | - |
| $\mu$ PD77P20D | EVAKIT-7720B | - | ASM77 | SIM77 | - | - |
| $\mu$ PD77C20AC | EVAKIT-7720B | - | ASM77 | SIM77 | $\mu$ PD77P20D | (Note 5) |
| $\mu$ PD77C20AL | EVAKIT-7720B (Note 4) | - | ASM77 | SIM77 | - | - |
| $\mu$ PD77C20ALK | EVAKIT-7720B (Note 4) | - | ASM77 | SIM77 | - | - |
| $\mu$ PD77220L | EVAKIT-77220 | - | RA77230 | SM77230 | - | - |
| $\mu$ PD77220R | EVAKIT-77220 | - | RA77230 | SM772230 | $\mu$ PD77P220R | PA-77P230R |
| $\mu$ PD77P220R | EVAKIT-77220 | - | RA77230 | SM77230 | - | PA-77P230R |
| $\mu$ PD77230AR | EVAKIT-77230 | DDK-77230 | RA77230 | SM77230 | $\mu$ PD77P230R | PA-77P230R |
| $\mu$ PD77P230R | EVAKIT-77230 | DDK-77230 | RA77230 | SM77230 | - | PA-77P230R |
| $\mu$ PD77C25C | EVAKIT-77C25 | - | RA77C25 | - | $\mu \mathrm{PD77P25C/D}$ | PA-77P25C |
| $\mu$ PD77C25L | EVAKJT-77C25 (Note 4) | - | RA77C25 | - | $\mu$ PD77P25L | - |
| $\mu$ PD77P25C | EVAKIT-77C25 | - | RA77C25 | - | - | PA-77P25C |
| $\mu$ PD77P25D | EVAKIT-77C25 | - | RA77C25 | - | - | PA-77P25C |
| $\mu$ PD77P25L | EVAKIT-77C25 (Note 4) | - | RA77C25 | - | - | - |
| $\mu$ PD7755C | NV-300 System | EB-7759 | - | - | $\mu$ PD77P56C | PA-77P56C |
| $\mu$ PD7755G | NV-300 System | $\begin{aligned} & \text { EB-7759 } \\ & \text { (Note 6) } \end{aligned}$ | - | - | $\mu$ PD77P56G | PA-77P56C |
| $\mu$ PD7756C | NV-300 System | EB-7759 | - | - | ${ }_{\mu \text { PD } 77 P 56 C}$ | PA-77P56C |
| $\mu$ PD7756G | NV-300 System | $\begin{aligned} & \text { EB-7759 } \\ & \text { (Note 6) } \end{aligned}$ | - | - | $\mu$ PD77P56G | PA-77P56C |
| $\mu$ PD77P56C | NV-300 System | EB-7759 | - | - | - | PA-77P56C |
| $\mu$ PD77P56G | NV-300 System | $\begin{aligned} & \text { EB-7759 } \\ & \text { (Note 6) } \\ & \hline \end{aligned}$ | - | - | - | PA-77P56C |
| $\mu$ PD7757C | NV-300 System | EB-7759 | - | - | - | - |
| $\mu$ PD7757G | NV-300 System | $\begin{aligned} & \text { EB-7759 } \\ & \text { (Note 6) } \end{aligned}$ | - | - | - | - |
| $\mu$ PD7759C | NV-300 System | EB-7759 | - | - | - | - |
| $\mu \mathrm{PD} 7759 \mathrm{GC}$ | NV-300 System | EB-7759 | - | - | - | - |
| $\mu$ PD77810L | IE-77810 | - | RA77810 | - | - | - |
| $\mu$ PD77810R | IE-77810 | - | RA77810 | - | - | - |

## Notes:

(1) The following assemblers are available:

| Part Number | Description |
| :---: | :---: |
| ASM77-D52 | Assembler for 7720 (MS-DOS ${ }^{\text {® }}$ ) |
| RA77C25-D52 | Assembler for 77C25 (MS-DOS) |
| RA77C25-VVT1 | Assembler for 77C25 (VAX/VMS ${ }^{\text {m }}$ ) |
| RA77230-D52 | Assembler for 77230 (MS-DOS) |
| RA77230-VVT1 | Assembler for 77230 (VAX/VMS) |
| RA77230-VXT1 | Assembler for 77230 (VAX/UNIX ${ }^{\text {™ }}$ ) 4.2 BSD or Ultrix ${ }^{\text {TM }}$ ) |

(2) The following simulators are available:

| Part Number | Descrlption |
| :--- | :--- |
| SIM77-D52 | Simulator for 7720 (MS-DOS) |
| SM77230-VT1 | Simulator for 77230 (VAX/UNIX) |
| SM77230-VXT1 | Simulator for 77230 (VAX/UNIX |
|  | 4.2 BSD or Ultrix) |

(3) By using the specified adapter, the NEC PG-1500 EPROM programmer can be used to program the EPROM/OTP device.
(4) Please check with your NEC Sales Representative on the availability of a PLCC emulation probe.
(5) The $\mu$ PD77P20D can be programmed using the EVAKIT-7720B.
(6) The EB-7759 comes with an emulation probe for only the 18-pin DIP.
(7) Packages:
Package Description

C 18 , 28 , or 40 -pin plastic DIP
D 28-pin ceramic DIP
G 24-pin plastic SOP
GC $\quad 52$-pin plastic miniflat
L 44-or 68-pin PLCC
LK 28-pin PLCC
R 68-pin ceramic PGA

MS-DOS is a registered trademark of Microsoft Corporation. VAX, VMS, and Ultrix are trademarks of Digital Equipment Corporation.
UNIX is a trademark of AT\&T Bell Laboratories.

Socket Adapters and Adapter Modules

| Target Chip | Socket Adapter <br> (Note 1) | Adapter Module <br> (Note 2) |
| :--- | :--- | :--- |
| Standard 27XXXX EPROM Devices |  |  |
| $\mu$ PD27256 (12.5 V) | - | 027A Board |
| $\mu$ PD27256 (21 V) | - | 027A Board |
| $\mu$ PD27C256 | - | 027A Board |
| $\mu$ PD27C256A | - | 027A Board |
| $\mu$ PD27C512 | - | 027A Board |
| $\mu$ PD27C1000 | - | $027 A$ Board |
| $\mu$ PD27C1001 | - | 027A Board |
| $\mu$ PD27C1024 | - | 027A Board |


| Target Chip | Socket Adapter (Note 1) | Adapter Module (Note 2) |
| :---: | :---: | :---: |
| APD75XXX Series Devices (cont) |  |  |
| $\mu$ MD75P316GF | PA-75P308GF | 04A Board |
| $\mu$ PD75P328GC | PA-75P328GC | 04A Board |
| $\mu$ PD75P402C | (Note 3) | 027A Board |
| $\mu$ PD75P402CT | PA-75P402CT | 027A Board |
| $\mu$ PD75P402GB | PA-75P402GB | 027A Board |
| $\mu$ PD75P516GF | PA-75P516GF | 04A Board |
| $\mu$ PD75P516K | PA-75P516K | 04A Board |
| $\mu$ PD78XX Series Devices |  |  |
| $\mu$ PD78CP14CW | PA-78CP14CW | 027A Board |
| $\mu$ PD78CP14DW | PA-78CP14CW | 027A Board |
| $\mu \mathrm{PD78CP14GQ}$ | PA-78CP14GQ | 027A Board |
| $\mu \mathrm{PD78CP14GF}$ | PA-78CP14GF | 027A Board |
| $\mu$ PD78CP14L | PA-78CP14L | 027A Board |
| $\mu$ PD78CP14R | PA-78CP14GQ | 027A Board |
| ${ }_{\mu \text { PDD78XXX Series Devices }}$ |  |  |
| MPD71P301GF | PA-71P301GF | 027A Board |
| $\mu$ PD71P301GQ | PA-71P301GQ | 027A Board |
| $\mu$ PD71P301KA | PA-71P301KA | 027A Board |
| $\mu$ PD71P301KB | PA-71P301 KB | 027A Board |
| $\mu$ PD71P301L | PA-71P301L | 027A Board |
| $\mu \mathrm{PD} 78 \mathrm{P} 214 \mathrm{CW}$ | PA-78P214CW | 027A Board |
| $\mu \mathrm{PD78P214GC}$ | PA-78P214GC | 027A Board |
| $\mu$ PD78P214GJ | PA-78P214GJ | 027A Board |
| $\mu$ PD78P214GQ | PA-78P214GQ | 027A Board |
| $\mu$ PD78P214L | PA-78P214L | 027A Board |
| MPD78P224GJ | PA-78P224GJ | 027A Board |
| $\mu \mathrm{PD78P224L}$ | PA-78P224L | 027A Board |
| $\mu$ PD78P312ACW | PA-78P312CW | 027A Board |
| $\mu$ PD78P312ADW | PA-78P312CW | 027A Board |
| $\ldots$ PD78P312AGF | PA-78P312GF | 027A Board |
| $\mu$ PD78P312AGQ | PA-78P312GQ | 027A Board |
| $\mu$ PD78P312AL | PA-78P312L | 027A Board |
| $\mu$ PD78P312AR | PA-78P312GQ | 027A Board |

Socket Adapters and Adapter Modules (cont)

| Target Chlp | Socket Adapter <br> (Note 1) | Adapter Module <br> (Note 2) |
| :--- | :--- | :--- |
| V-Series Devices |  |  |
| $\mu$ PD70P322K | PA-70P322L | 027A Board |
| Digital Signal Processors |  |  |
| $\mu$ PD77P56C | PA-77P56C | 04A Board |
| $\mu$ PD77P56G | PA-77P56C | 04A Board |
| $\mu$ PD77P25C | PA-77P25C | 027A Board |
| $\mu$ PD77P25D | PA-77P25C | 027A Board |
| $\mu$ PD77P230R | PA-77P230R | 027A Board |

## Notes:

(1) All socket adapters must be purchased separately.
(2) The 27A and 04A Adapter Modules are shipped with the PG-1500.
(3) The $\mu$ PD75P402C does not require a programming socket adapter. It can be plugged directly into the 027A Board.

## Digital Signal Processors



## Description

The $\mu$ PD77C20A, $\mu$ PD7720A, and $\mu$ PD77P20-three signal processing interface (SPI) chips that are functionally the same-are advanced architecture microcomputers optimized for signal processing algorithms. Their speed and flexibility allow these SPIs to efficiently implement signal processing functions in a wide range of environments and applications.
The 7720A SPI, a revision of the 7720 , the original mask ROM chip, uses a third less power than the 7720 .
The 77C20A is a CMOS pin-for-pin compatible version of the NMOS version, 7720A. This advanced architecture CMOS microcomputer has power requirements 80 percent less than the 7720A. This low-power feature makes the 77 C 20 A appropriate for portable applications and other designs requiring low power and low heat dissipation.
The 77P20 is an ultraviolet erasable and electrically programmable (EPROM) version of the 7720A. Program and data ROM, masked for the 7720A, are implemented in EPROM for the 77P20. The 77P20 is useful in prototype applications or in systems where product quantities are insufficient for masked ROM development.
Since the inception of 7720 and its companion EPROM version, 77P20, there have been several mask revisions to improve manufacturability and function. A 77P20 must always be used to verify the functions of a user's system before ROM code for 77C20A or 7720A is submitted, but certain early versions of 77P20 must not be used for final verification. Refer to the section on $\mu$ PD77P20 for details.

## Features

Low-power CMOS: 24 mA typical current use (77C20A)Fast instruction execution: 240 ns with $8.333-\mathrm{MHz}$ clock16-bit data wordMulti-operation instructions for fast program execution: multiply, accumulate, move data, adjust memory pointers-all in one instruction cycleModified Harvard architecture with three separate memory areas

- Program ROM ( $512 \times 23$ bits)
- Data ROM ( $510 \times 13$ bits)
- Data RAM ( $128 \times 16$ bits)$16 \times 16$-bit multiplier; 31-bit product with every instructionDual 16-bit accumulators
$\square$ External maskable interruptFour-level stack for subroutines and/or interrupt
Multiple I/O capabilities
- Serial: 8 or 16 -bit ( $480 \mathrm{~ns} / \mathrm{bit}$ )
- Parallel: 8 or 16-bit
- DMA

Compatible with most $\mu \mathrm{P}$ 's, including:
$-\mu$ PD8080

- $\mu$ PD8085
$-\mu$ PD8086/88
$-\mu$ PD780 (Z80®)
$\square$ Single +5 -volt power supply
Extended temperature (77C20A)
NMOS technology (7720A, 77P20)
Extended temperature range (7720A)
Z80 is a registered trademark of Zilog Corporation.


## Applications

Portable telecommunications equipmentDigital filtering
High-speed data modems
Fast Fourier transforms (FFT)
Speech synthesis and analysisDual-tone multifrequency (DTMF)
transmitters/receivers
$\square$ Equalizers
Adaptive controlNumerical processing

## Performance Benchmarks

Second-order digital filter (biquad): $2.21 \mu \mathrm{~s}$$\mathrm{Sin} / \mathrm{cos}$ of angles: $5.16 \mu \mathrm{~s}$$\mu / \mathrm{A}$ law to linear conversion: $0.49 \mu \mathrm{~s}$

- 32-point complex: 0.7 ms
-64-point complex: 1.6 ms


## Ordering Information

| Part Number | Package Type | Max Frequency <br> of Operation | Normal <br> Temperature <br> Range |
| :--- | :--- | :--- | :--- | :--- |
| $\mu$ PD77C20AC | 28 -pin plastic DIP | 8.33 MHz | -40 to $+85^{\circ} \mathrm{C}$ |
| $\mu$ PD77C20ALK | 28 -pin PLCC |  |  |
| $\mu$ PD77C20AL | 44 -pin PLCC |  |  |
| $\mu$ PD7720AC | 28 -pin plastic DIP | 8.33 MHz | -10 to $+70^{\circ} \mathrm{C}$ |
| $\mu$ PD7720AL | 44 -pin PLCC |  |  |
| $\mu$ PD77P20D | 28 -pin cerdip | 8.196 MHz | -10 to $+70^{\circ} \mathrm{C}$ |

## Pin Configurations

## 28-Pin Plastic DIP



Notes:
[1] No connection: 77C20A, 7720A
Must be connected for EPROM version; consult 77P20 specifications. 49-000905A

## Pin Identification

| Symbol | Function |
| :---: | :---: |
| $\mathrm{A}_{0}$ | Status/data register select input |
| CLK | Single-phase master clock input |
| $\overline{\overline{C S}}$ | Chip select input |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Three-state I/0 data bus |
| DACK | DMA request acknowledge input |
| DRQ | DMA request output |
| INT | Interrupt input |
| $\mathrm{P}_{0}, \mathrm{P}_{1}$ | General-purpose output control lines |
| $\overline{\mathrm{RD}}$ | Read control signal input |
| RST | Reset input |
| SCK | Serial data i/0 clock input |
| Sl | Serial data input |
| $\overline{\text { SIEN }}$ | Serial input enable input |
| S0 | Three-state serial data output |
| $\overline{\text { SOEN }}$ | Serial output enable input |
| SORQ | Serial data output request |
| $\overline{\overline{W R}}$ | Write control signal input |
| GND | Ground |
| $V_{C C}$ | +5 V power supply |
| NC/VPp/ $/ V_{\text {CC }}$ | No connection (77C20A,7720A)/ programming voltage (77P20) |

## 28-Pin PLCC



## 44-Pin PLCC



## Pin Functions

## $A_{0}$ [Status Data Register Select]

This input selects data register for read/write (low) or status register for read (high).

## CLK

This is the single-phase master clock input.

## $\overline{\mathbf{C S}}$ [Chip Select]

This input enables data transfer through the data port with RD or WR.

## $\mathrm{D}_{0}-\mathrm{D}_{7}$ [Data Bus]

This three-state I/O data bus transfers data between the data register or status register and the external data bus.

## $\overline{\text { DACK }}$ [DMA Request Acknowledge]

This input indicates to the SPI that the data bus is ready for a DMA transfer (DACK $=C S$ AND $A_{0}=0$ ).

## DRQ [DMA Request]

This output signals that the SPI is requesting a data transfer on the data bus.

## INT [Interrupt]

A low-to-high transition on this pin executes a call instruction to location 100 H , if interrupts were previously enabled.

## $\mathrm{P}_{\mathrm{o}}, \mathrm{P}_{1}$

These pins are general-purpose output control lines.

## $\overline{R D}$ [Read Control Signal]

This input latches data from the data or status register to the data port where it is read by an external device.

## RST [Reset]

This input initializes the SPI internal logic and sets the PC to 0.

## SCK [Serial Data I/O Clock]

When this input is high, a serial data bit is transferred.

## SI [Serial Data Input]

This pin inputs 8 - or 16-bit serial data words from an external device such as an A/D converter.

## $\overline{\text { SIEN }}$ [Serial Input Enable]

This input enables the shift clock to the serial input register.

## SO [Serial Data Output]

This three-state port outputs 8- or 16-bit data words to an external device such as a D/A converter.

## $\overline{\text { SOEN }}$ [Serial Output Enable]

This input enables the shift clock to the serial output register.

## SORQ [Serial Data Output Request]

This output specifies to an external device that the serial data register has been loaded and is ready for output. SORQ is reset when the entire 8 - or 16-bit word has been transferred.

## $\overline{\text { WR }}$ [Write Control Signal]

This input writes data from the data port into the data register.

## GND

This is the connection to ground.

## VCC [Power Supply]

This pin is the +5 -volt power supply.

## NC/Vpp/Vcc

This pin is not internally connected in the 77C20A and 7720A. In the 77P20, this pin inputs the programming voltage ( $\mathrm{V}_{\mathrm{PP}}$ ) when the part is being programmed.
This pin must be connected to $\mathrm{V}_{\mathrm{CC}}$ for proper 77P20 operation. Consult the section on the $\mu$ PD77P20 for details.

## Block Diagram



## Functional Description

The primary bus (unshaded in the block diagram) makes a data path between all of the registers (including I/O), memory, and the processing sections. This bus is referred to as the IDB (internal data bus). The multiplier input registers $K$ and $L$ can be loaded not only from the IDB but alternatively via buses (darkened in the block diagram) directly from RAM to the $K$ register and directly from data ROM to the $L$ register. Output from the multiplier in the $M$ and $N$ registers is typically added via buses (shaded in the block diagram) to either accumulator $A$ or $B$ as part of a multioperation instruction.
The SPl is a complete 16-bit microcomputer on a single chip. ROM space provides program and coefficient storage; the on-chip RAM may be used for temporary data, coefficients, and results. A 16-bit arithmetic/logic unit (ALU) and a separate $16 \times 16$-bit, fully-parallel multiplier provide computational power. This combination allows the implementation of a "sum of products" operation in a single $240-\mathrm{ns}$ instruction cycle. In addition, each arithmetic instruction allows a number of data movement operations to further increase throughput.

Two serial I/O ports interface to codecs and other serially-oriented devices; a parallel port provides both data and status information to conventional microprocessors. Handshaking signals, including DMA controls, allow the SPI to act as a sophisticated programmable peripheral as well as a stand-alone microcomputer.

## Memory

Memory is divided into three types: instruction ROM, data ROM, and data RAM. The $512 \times 23$-bit words of instruction ROM are addressed by a 9 -bit program counter that can be modified by an external reset, interrupt, call, jump, or return instruction.
The data ROM is organized in $510 \times 13$-bit words that are addressed through a 9-bit ROM pointer (RP register). The RP may be modified simultaneously with arithmetic instructions so that the next value is available for the next instruction. The data ROM is ideal for storing the necessary coefficients, conversion tables, and other constants for your processing needs.
Do not use data ROM locations 0 and 1 in the 77C20A or 7720A. These locations are reserved for storage of test pattern data. (When submitting code, set these locations to 0). Note that 77P20 allows use of these locations, but using them is not advised.

The data RAM is $128 \times 16$-bit words and is addressed through a 7-bit data pointer (DP register). The DP has extensive addressing features that operate simultaneously with arithmetic instructions, eliminating additional time for addressing or address modification.

## Arithmetic Capabilities

One of the unique features of the SPI's architecture is its arithmetic facilities. With a separate multiplier, ALU, and multiple internal data paths, the SPI is capable of carrying out a multiply, an add or other arithmetic operation, and a data move between internal registers in a single instruction cycle.

## ALU

The ALU is a 16-bit two's complement unit capable of executing 16 distinct operations on virtually any of the SPI's internal registers, thus giving the SPI both speed and versatility for efficient data management.

## Accumulators [ACCA/ACCB]

Associated with the ALU are two 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction (except NOP). Table 1 shows the ACC A/B flag registers. In addition to zero result, sign, carry, and overflow flags, the SPI incorporates auxiliary overflow and sign flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as three successive additions or subtractions.

## Table 1. ACC A/B Flag Registers

| Flag A | SA1 | SA0 | CA | ZA | OVA1 | OVA0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Flag B | SB1 | SB0 | CB | ZB | OVB1 | OVB0 |

## Sign Register [SGN]

When OVA1 is set, the SA1 bit will hold the corrected sign of the overflow. The SGN register will use SA1 to automatically generate saturation constants $7 \mathrm{FFFH}(+)$ or $8000 \mathrm{H}(-)$ to permit efficient limiting of a calculated value. The SGN register is not affected by arithmetic operations on accumulator $B$, but flags SB1, SB0, CB, ZB, OVB1 and OVB0 are affected.

## Multiplier

Thirty-one bit results are developed by a $16 \times 16$-bit two's complement multiplier in 240 ns . The result is automatically latched to two 16-bit registers, $M$ and $N$, at the end of each instruction cycle. The sign bit and 15
higher bits are in $M$ and the 15 lower bits are in $N$; the LSB in N is zero. A new product is available for use after every instruction cycle, providing significant advantages in maximizing processing speed for real-time signal processing.

## Stack

The SPI contains a four-level program stack for efficient program usage and interrupt handling.

## Interrupt

The SPI supports a single-level interrupt. Upon sensing a high level on the INT terminal, a subroutine call to location 100 H is executed. The El bit of the status register automatically resets to 0 , disabling the interrupt facility until it is reenabled under program control.

## Input/Output

## General

The SPI has three communication ports, as shown in figure 1: two serial and one 8-bit parallel, each with its own control lines for interface handshaking. Parallel port operation is software-configurable to be in either polled mode or DMA mode. A general-purpose, twoline output port rounds out a full complement of interface capability.

## Serial I/O

The two shift registers (SI, SO) are software-configurable to single- or double-byte transfers. The shift registers are externally clocked (SCK) to provide a simple interface between the SPI and serial peripherals such as A/D and D/A converters, codecs, or other SPIs. Figure 2 shows serial I/O timing

Figure 1. SPI Communication Ports


Figure 2. Serial I/O Timing


## Parallel I/O

The 8-bit parallel I/O port may be used for transferring data or reading the SPl's status, as shown in table 2. Data transfer is handied through a 16-bit data register (DR) that is software-configurable for double- or single-byte data transfers. The port is ideally suited for operating with 8080,8085 , and 8086 processor buses and may be used with other processors and computer systems.

## DMA Mode Option

Parallel data transfers may be controlled (optionally) via DMA control lines DRQ and DACK. DMA mode allows high-speed transfers and reduced processor overhead. When in DMA mode, DACK input resets DRQ output when data transfer is completed. $\overline{\text { DACK }}$ does not affect any status register bit or flag bit.

## Table 2. Parallel R/W Operation

| $\overline{\mathrm{CS}}$ | $\mathrm{A}_{0}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{BD}}$ | Operation |
| :--- | :---: | :---: | :---: | :--- |
| 1 | X | X | X | No effect on internal operation; $\mathrm{D}_{0}-\mathrm{D}_{7}$ <br> are at high impedance levels. |
| X | X | 1 | 1 |  |
| 0 | 0 | 0 | 1 | Data from $\mathrm{D}_{0}-\mathrm{D}_{7}$ is latched to DR (Note 1) |
| 0 | 0 | 1 | 0 | Contents of DR are output to $\mathrm{D}_{0}-\mathrm{D}_{7}$ (Note 1) |
| 0 | 1 | 0 | 1 | Illegal (SR is read only) |
| 0 | 1 | 1 | 0 | Eight MSBs of SR are output to $D_{0}-D_{7}$ |
| 0 | X | 0 | 0 | Iliegal (may not read and write <br> simultaneously) |

## Note:

(1) Eight MSBs or 8 LSBs of data register (DR) are used, depending on DR status bit (DRS). The condition of DACK $=0$ is equivalent to $A_{0}=C S=0$.

## Status Register

The status register, shown in figure 3 , is a 16 -bit register in which the eight most significant bits may be read by the system's microprocessor for the latest parallel data I/O status. The RQM and DRS bits can only be affected by parallel data moves. The other bits can be written to (or read) by the SPI's load immediate (LDI) or move (MOV) instructions. The El bit is automatically reset when an interrupt is serviced.

Figure 3. Status Register (SR)


Table 3. Status Register Flags

| Flag | Description |
| :---: | :---: |
| RQM (Request for Master) | A read or write from DR to IDB sets $R Q M=1$. An external read (write) resets RQM $=0$. |
| USF1 and USF0 (User Flags 1 and 0) | General-purpose flags which may be read by an external processor for user-defined signaling |
| DRS (DR Status) | For 16-bit DR transfers ( $\mathrm{DRC}=0$ ). DRS $=1$ after first 8 bits have been transferred. DRS $=0$ after all 16 bits have been transferred. |
| DMA (DMA Enable) | DMA $=0$ (Non-DMA transfer mode) <br> DMA $=1$ (DMA transfer mode) |
| DRC (DR control) | $\begin{aligned} & \text { DRC }=0 \text { (16-bit mode) } \\ & \text { DRC }=1 \text { (8-bit mode) } \end{aligned}$ |
| SOC (SO Control) | $\begin{aligned} & S O C=0(16 \text {-bit mode }) \\ & S O C=1(8 \text {-bit mode }) \end{aligned}$ |
| SIC (SI Control) | $\begin{aligned} & \text { SIC }=0 \text { (16-bit mode }) \\ & S I C=1(8 \text {-bit mode }) \end{aligned}$ |
| El (Enable Interrupt) | EI $=0$ (interrupts disabled) <br> $\mathrm{El}=1$ (interrupts enabled) |
| $\begin{aligned} & \text { P1, P0 } \\ & \text { (Ports } 0 \text { and 1) } \end{aligned}$ | P0 and P1 directly control the state of output pins $\mathrm{P}_{0}$ and $\mathrm{P}_{1}$ |

## Instructions

The SPI has three types of instructions: Load Immediate, Branch, and the multifunction OP instruction. Each type takes the form of a 23-bit word and executes in 240 ns.

## Instruction Timing

To control the execution of instructions, the external $8-\mathrm{MHz}$ clock is divided into four phases for internal execution. The various elements of the 23-bit instruction word are executed in a set order. Multiplication
automatically begins first. Also, data moves from source to destination before other elements of the instruction. Data being moved on the internal data bus (IDB) is available for use in ALU operations (if P-select field of the instruction specifies IDB). However, if the accumulator specified in the ASL field is also specified as the destination of the data move, the ALU operation becomes a NOP, as the data move supersedes the ALU operation.
Pointer modifications occur at the end of the instruction cycle after their values have been used for data moves. The result of multiplication is available at the end of the instruction cycle for possible use in the next instruction. If a return is specified as part of an OP instruction, it is executed last.

An assembly language OP instruction may consist of what looks like one to six lines of assembly code, but all of these lines are assembled together into one 23-bit instruction word. Therefore, the order of the six lines makes no difference in the order of execution described above. However, for understanding the SPl's operation and to eliminate confusion, write assembly code in the order described; that is: data move, ALU operations, data pointer modifications, and then return.

## OP/RT Instruction Field Specification

Figure 4 illustrates the OP/RT instruction field specification. There are two instructions of this type, both of which are capable of executing all ALU functions listed in table 5. The ALU functions operate on the value specified by the P-select field (see table 4).
Besides the arithmetic functions, these instructions can also (1) modify the RAM data pointer DP, (2) modify the data ROM pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register (the possible source and destination registers are listed in tables 10 and 11, respectively). The difference in the two instructions of this type is that RT executes a subroutine or interrupt return at the end of the instruction cycle, but the OP does not. Tables 6, 7, 8, and 9 show the ASL, DPL, DPH, and RPDCR fields, respectively.

Figure 4. OP/RT Instruction Field

|  | 2221 | $20 \quad 19$ | 18171615 | 14 | 1312 | 11109 | 8 | 7654 | 3210 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP | 00 | P. Select | ALU | A S L | DPL | DPH-M | R- | SRC | DST |
| RT | 01 | Same as OP instruction |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 49-000910A |

Table 4. P-Select Field

| Mnemonic | $\mathrm{D}_{20}$ | $\mathrm{D}_{19}$ | ALU Input |
| :--- | :--- | :--- | :--- |
| RAM | 0 | 0 | RAM |
| IDB | 0 | 1 | Internal Data Bus (Note 1) |
| M | 1 | 0 | M Register |
| N | 1 | 1 | N Register |

Note:
(1) Any value on the on-chip data bus. Value may be selected from any of the registers listed in table 6 source register selections.

Table 5. ALU Field

| Mnemonic | $\mathrm{D}_{18}$ | $\mathrm{O}_{17}$ | $\mathrm{D}_{16}$ | $\mathrm{D}_{15}$ | ALU Function | $\begin{aligned} & \text { SA1 } \\ & \text { SB1 } \end{aligned}$ | $\begin{aligned} & \text { SAO } \\ & \text { SBO } \end{aligned}$ | $\begin{aligned} & C A \\ & C B \end{aligned}$ | $\begin{aligned} & \text { ZA } \\ & \text { ZB } \end{aligned}$ | OVAI <br> OVB1 | $\begin{aligned} & \text { OVAO } \\ & \text { OVBO } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | 0 | 0 | 0 | 0 | No operation | - | - | - | - | - | - |
| OR | 0 | 0 | 0 | 1 | OR | x | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| AND | 0 | 0 | 1 | 0 | AND | x | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| XOR | 0 | 0 | 1 | 1 | Exclusive OR | x | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| SUB | 0 | 1 | 0 | 0 | Subtract | $\triangle$ | $\triangle$ | $\Delta$ | $\triangle$ | $\triangle$ | $\triangle$ |
| ADD | 0 | 1 | 0 | 1 | ADD | $\triangle$ | $\triangle$ | $\Delta$ | $\triangle$ | $\triangle$ | $\triangle$ |
| SBB | 0 | 1 | 1 | 0 | Subtract with borrow | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ |
| ADC | 0 | 1 | 1 | 1 | Add with carry | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ |
| DEC | 1 | 0 | 0 | 0 | Decrement ACC | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ |
| INC | 1 | 0 | 0 | 1. | Increment ACC | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ |
| CMP | 1 | 0 | 1 | 0 | Complement ACC (one's complement) | $x$ | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| SHR1 | 1 | 0 | 1 | 1 | 1-Bit right shift | X | $\Delta$ | $\triangle$ | $\triangle$ | 0 | 0 |
| SHL1 | 1 | 1 | 0 | 0 | 1-Bit left shift | x | $\triangle$ | $\Delta$ | $\triangle$ | 0 | 0 |
| SHL2 | 1 | 1 | 0 | 1 | 2-Bit left shift | x | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| SHL4 | 1 | 1 | 1 | 0 | 4-Bit left shift | x | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| XCHG | 1 | 1 | 1 | 1 | 8-Bit exchange | X | $\triangle$ | 0 | $\triangle$ | 0 | 0 |

## Note:

$\Delta$ May be affected, depending on the results

- Previous status can be held

0 Reset
x Indefinite

Table 6. ASL Field

| Mnemionic | $\mathrm{O}_{14}$ | ACC Selection |
| :--- | :---: | :---: |
| ACCA | 0 | ACCA |
| ACCB | 1 | ACCB |

Table 7. DPL Field

| Mnemonic | $\mathrm{D}_{13}$ | $\mathrm{D}_{12}$ | Low DP Modify [DP $\left.{ }_{3}-\mathrm{DP}_{0}\right]$ |
| :--- | :---: | :---: | :---: |
| DPNOP | 0 | 0 | No operation |
| DPINC | 0 | 1 | Increment DPL |
| DPDEC | 1 | 0 | Decrement DPL |
| DPCLR | 1 | 1 | Clear DPL |

Table 8. DPH Field

| Mnemonic | $\mathrm{D}_{11}$ | $\mathrm{O}_{10}$ | $\mathrm{Dg}_{9}$ | High DP Modify |
| :---: | :---: | :---: | :---: | :---: |
| M0 | 0 | 0 | 0 | Exclusive 0 R of DPH ( $\mathrm{DP}_{6}-\mathrm{DP}_{4}$ ) with the mask defined by the three bits ( $D_{11}-D_{9}$ ) of the DPH field |
| M1 | 0 | 0 | 1 |  |
| M2 | 0 | 1 | 0 |  |
| M3 | 0 | 1 | 1 |  |
| M4 | 1 | 0 | 0 |  |
| M5 | 1 | 0 | 1 |  |
| M6 | 1 | 1 | 0 |  |
| M7 | 1 | 1 | 1 |  |

Table 9. RPDCR Field

| Mnemonic | $\mathrm{D}_{8}$ | RP Operation |
| :--- | :---: | :--- |
| RPNOP | 0 | No operation |
| RPDEC | 1 | Decrement RP |

Table 10. SRC Field

| Mnemonic | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathbf{D}_{5}$ | $\mathbf{D}_{4}$ | Source Register |
| :--- | :---: | :---: | :---: | :---: | :--- |
| NON | 0 | 0 | 0 | 0 | No register |
| A | 0 | 0 | 0 | 1 | ACCA (Accumulator A) |
| B | 0 | 0 | 1 | 0 | ACCB (Accumulator B) |
| TR | 0 | 0 | 1 | 1 | TR temporary register |
| DP | 0 | 1 | 0 | 0 | DP data pointer |
| RP | 0 | 1 | 0 | 1 | RP ROM pointer |
| RO | 0 | 1 | 1 | 0 | R0 ROM output data |
| SGN | 0 | 1 | 1 | 1 | SGN sign register |
| DR | 1 | 0 | 0 | 0 | DR data register |
| DRNF | 1 | 0 | 0 | 1 | DR no flag (Note 1) |
| SR | 1 | 0 | 1 | 0 | SR status register |
| SIM | 1 | 0 | 1 | 1 | SI serial in MSB (Note 2) |
| SIL | 1 | 1 | 0 | 0 | SI serial in LSB (Note 3) |
| K | 1 | 1 | 0 | 1 | K register |
| L | 1 | 1 | 1 | 0 | Lregister |
| MEM | 1 | 1 | 1 | 1 | RAM |

## Notes:

(1) DR to IDB, RQM not set. In DMA, DRQ not set.
(2) First bit in goes to MSB, last bit to LSB.
(3) First bit goes to LSB, last bit to MSB (bit reversed).

## Jump/Call/Branch

Figure 5 shows the JP instruction field specification.
Three types of program counter modifications are accommodated by the processor and are listed in table 12. All the instructions, if unconditional or if the specified condition is true, take their next program execution address from the next address field (NA); otherwise $P C=P C+1$.

For the conditional jump instruction, the condition field specifies the jump condition. Table 13 lists all the instruction mnemonics of the jump/call/branch codes.

## Load Data [LDI]

Figure 6 shows the LD instruction field specification.
The load data instruction will take the 16 -bit value contained in the immediate data field (ID) and place it in the location specified by the destination field (DST) (see table 11).

Table 11. DST Field

| Mnemonic | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Destination Register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| @NON | 0 | 0 | 0 | 0 | No register |
| @A | 0 | 0 | 0 | 1 | ACCA (Accumulator A) |
| @ B | 0 | 0 | 1 | 0 | ACCB (Accumulator B) |
| @TR | 0 | 0 | 1 | 1 | TR temporary register |
| @DP | 0 | 1 | 0 | 0 | DP data pointer |
| @RP | 0 | 1 | 0 | 1 | RP ROM pointer |
| @DR | 0 | 1 | 1 | 0 | DR data register |
| @SR | 0 | 1 | 1 | 1 | SR status register |
| @S0L | 1 | 0 | 0 | 0 | S0 serial out LSB (Note 1) |
| @SOM | 1 | 0 | 0 | 1 | S0 serial out MSB (Note 2) |
| @K | 1 | 0 | 1 | 0 | K (Mult) |
| @KLR | 1 | 0 | 1 | 1 | IDB $\rightarrow \mathrm{K}, \mathrm{ROM} \rightarrow \mathrm{L}$ (Note 3) |
| @KLM | 1 | 1 | 0 | 0 | Hi RAM $\rightarrow$ K, IDB $\rightarrow$ L (Note 4) |
| @L | 1 | 1 | 0 | 1 | L (Mult) |
| @NON | 1 | 1 | 1 | 0 | No register |
| @MEM | 1 | 1 | 1 | 1 | RAM |

## Notes:

(1) LSB is first bit out.
(2) MSB is first bit out.
(3) Internal data bus to K , and ROM to L register.
(4) Contents of RAM address specified by $\mathrm{DP}_{6}=1$, is placed in K register, IDB is placed in $L$ (that is, $1, D P_{5}, D P_{4} D P_{3}-D P_{0}$ ).

Table 12. BRCH Field

| $\mathrm{D}_{\text {20 }}$ | $\mathrm{D}_{19}$ | $\mathrm{D}_{18}$ | Branch Instruction |
| :--- | :---: | :---: | :--- |
| 1 | 0 | 0 | Unconditional jump |
| 1 | 0 | 1 | Subroutine call |
| 0 | 1 | 0 | Conditional jump |

Figure 5. JP Instruction Field Specification

|  | 2221 | 201918 | $17 \quad 16151413$ | 121110987654 | 3210 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JP | 10 | BRCH | CND | NA |  |

Figure 6. LD Instruction Field Specification


## Table 13. BRCH/CND Fields

| Mnemonic | $\mathrm{D}_{20}$ | $\mathrm{D}_{19}$ | $\mathrm{D}_{18}$ | $\mathrm{D}_{17}$ | $\mathrm{D}_{16}$ | $\mathrm{D}_{15}$ | $\mathrm{D}_{14}$ | $\mathrm{D}_{13}$ | Conditions (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No condition |
| CALL | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | No condition |
| JNCA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $C A=0$ |
| JCA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | $C A=1$ |
| JNCB | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | $C B=0$ |
| JCB | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $C B=1$ |
| JNZA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $Z A=0$ |
| JZA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | $Z A=1$ |
| JNZB | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{ZB}=0$ |
| JZB | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{ZB}=1$ |
| JNOVAO | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | OVAO $=0$ |
| JOVAO | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | OVAO $=1$ |
| JNOVBO | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | OVBO $=0$ |
| JoVB0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | OVB0 $=1$ |
| JNOVA1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | OVA1 $=0$ |
| JOVA1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | OVA1 $=1$ |
| JNOVB1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | OVB1 $=0$ |
| JOVB1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | OVB1 $=1$ |
| JNSA0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | SA0 $=0$ |
| JSAO | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | SA0 $=1$ |
| JNSB0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $\mathrm{SB0}=0$ |
| JSB0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | SB0 $=1$ |
| JNSA1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | SA1 $=0$ |
| JSA1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $S A 1=1$ |
| JNSB1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | SB1 $=0$ |
| JSB1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | SB1 $=1$ |
| JDPL0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | DPL $=0$ |
| JDPLF | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | DPL $=\mathrm{FH}$ |
| JNSIAK | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | SI ACK $=0$ |
| JSIAK | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | SI ACK $=1$ |
| JNSOAK | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | SO ACK $=0$ |
| JSOAK | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | SO ACK = 1 |
| JNRQM | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | RQM $=0$ |
| JRQM | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $\mathrm{RQM}=1$ |

Note:
(1) BRCH or CND values not in this table are prohibited.

## Absolute Maximum Ratings

| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ 77 C 20 A | -0.5 to +7.0 V |
| :---: | :---: |
| 7720A | -0.5 to +7.0 V |
| 77P20 | -0.3 to +7.0 V |
| Programming voltage, VPp (77P20) | -0.3 to +22 V |
| input voltage, $\mathrm{V}_{1}$ |  |
| 77C20A | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| 7720A | -0.5 to +7.0 V |
| 77P20 | -0.3 to +7.0 V |
| Output voltage, $\mathrm{V}_{0}$ |  |
| 77C20A | -0.5 to $\mathrm{V}_{\text {CC }}+0.5 \mathrm{~V}$ |
| 7720A | -0.5 to +7.0 V |
| 77P20 | -0.3V to +7.0 V |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ |  |
| 77C20A | -40 to $+85^{\circ} \mathrm{C}$ |
| 7720A, 77P20 | -10 to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, TSTG | -65 to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input low voltage 77 C 20 A | $V_{I L}$ | -0.3 |  | 0.8 | V |  |
| 7720A, 77P20 |  | -0.5 |  | 0.8 | V |  |
| Input high voltage $77 \mathrm{C} 20 \mathrm{~A}$ | $V_{I H}$ | 2.2 |  | $V_{C C}+0.3$ | V |  |
| 7720A, 77P20 |  | 2.0 |  | $V_{C C}+0.5$ | V |  |
| CLK low voltage 77 C 20 A | $V_{\phi L}$ | -0.3 |  | 0.45 | V |  |
| 7720A, 77P20 |  | -0.5 |  | 0.45 | V |  |
| CLK high voltage 77C20A | $V_{\phi H}$ | 3.5 |  | $V_{C C}+0.3$ | V |  |
| 7720A, 77P20 |  | 3.5 |  | $\mathrm{V}_{C C}+0.5$ | V |  |
| Output low voltage | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.45 |  | $=2.0 \mathrm{~mA}$ |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | $\checkmark$ Io | H $=-400 \mu \mathrm{~A}$ |
| Input load current | ${ }_{\text {LIL }}$ |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{N}=0 \mathrm{~V}$ |
| Input load current | ${ }_{\text {LIIH }}$ |  |  | 10 | $\mu \mathrm{A} \mathrm{V}$ | N $=\mathrm{V}_{\text {CC }}$ |

## DC Characteristics (cont)

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Output float leakage | LoL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0.47 \mathrm{~V}$ |
| Output float leakage | $\mathrm{l}_{\mathrm{LOH}}$ |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| Power supply current <br> 77C20A | ${ }^{\text {c C }}$ |  | 24 | 40 | mA | CLK $=8.192 \mathrm{MHz}$ |
| 7720A |  |  | 120 | 170 | mA |  |
| 77P20 |  |  | 270 | 350 | mA |  |
| Vpp current (77P20 only) | Ipp |  |  | 70 |  | Program mode max pulse current (Note 1) |
|  |  | 0.5 |  | 3.0 |  | Program verify, inhibit <br> (Note 2) |

## Notes:

(1) $\mathrm{V}_{\mathrm{PP}}=21 \pm 0.5 \mathrm{~V}$
(2) For K-level parts, $\mathrm{V}_{\mathrm{PP}} \max =\left(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\right)+0.25 \mathrm{~V}$
$\mathrm{V}_{\mathrm{PP}} \min =\left(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\right)-0.25 \mathrm{~V}$
For all other step levels: $\mathrm{V}_{\mathrm{PP}} \max =\mathrm{V}_{\mathrm{CC}}+0.25 \mathrm{~V}$

$$
V_{P P} \min =V_{C C}-0.85 \mathrm{~V}
$$

## Capacitance

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| CLK, SCK capacitance | $\mathrm{C}_{\boldsymbol{\phi}}$ |  | 20 | pF | $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ |
| Input pin capacitance | $\mathrm{C}_{\text {IN }}$ |  | 10 | pF |  |
| Output pin capacitance | Cout |  | 20 | pF |  |

## AC Characteristics

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

|  |  | Limits |  |  |
| :--- | :---: | :---: | :---: | :--- |
|  | Symbol | Min | Typ | Max | Unit \(\left.\begin{array}{c}Test <br>

Conditions\end{array}\right]\)

AC Characteristics (cont)

|  |  | Limits |  |  | Test <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Min | Typ | Max | Unit |
| Conditions |  |  |  |  |  |

AC Characteristics (cont)

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{P}_{0}, \mathrm{P}_{1}$ delay | $t_{\text {DP }}$ |  |  | $\begin{gathered} \phi \mathrm{CY} \\ +150 \end{gathered}$ | ns |  |
| RST pulse width | $\mathrm{t}_{\text {RST }}$ | 4 |  |  | $\phi_{\text {Cr }}$ |  |
| INT pulse width | tint | 8 |  |  | $\phi_{\text {CY }}$ |  |

## Notes:

(1) Voltage at timing measuring point: 1.0 V and 3.0 V .
(2) Voltage at $A C$ timing measuring point:

$$
V_{I L}=V_{O L}=0.8 \mathrm{~V}
$$

$$
\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}
$$

(3) SO goes out of tristate, but data is not valid yet.
(4) Pulse width includes CLK rise and fall times. Refer to Clock Timing Waveform.

## Timing Waveforms

Input Waveform of AC Test (except CLK)
4,

## Clock



## Read Operation



## Write Operation



## DMA Operation



## 16-Bit Transfer Mode



## Port Output



## Reset



## Read/Write Cycle



## Interrupt

INT


## Serial Timing

## Serial Output, Case 1

Figure 7 shows serial output timing when SOEN is asserted in response to SORQ when SCK is low. If SOEN is held inactive until after SORQ is asserted, and then SOEN is asserted while SCK is low ( $\overline{\text { SOEN }}$ should be held inactive until the period of $\mathrm{t}_{\mathrm{csO}}$, after the falling edge of SCK), SO will become active but not valid $t_{\text {DZSC }}$ after the next rising edge of SCK. SO will become valid with the first bit $t_{D C K}$ after the next falling edge of SCK, for use by an external device at the subsequent rising edge of SCK.
Subsequent bits will be shifted out $t_{D C K}$ after subsequent falling edges of SCK, for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern, and will be held valid $t_{H Z R Q}$ after the corresponding rising edge of SCK at which it is to be used. SORQ will be held $t_{D R Q}$ after this same rising edge of SCK, and then removed. $\overline{\text { SOEN }}$ should be released at least $\mathrm{t}_{\text {SOC }}$ before the next falling edge of SCK.

## Serial Output, Case 2

Figure 8 shows timing for serial output when $\overline{\text { SOEN }}$ is asserted in response to SORQ when SCK is high. If $\overline{\text { SOEN }}$ is held inactive until after SORQ is asserted, and then SOEN is asserted while SCK is high (at least tsoc before the falling edge of SCK), SO will become active but not valid $\mathrm{t}_{\text {DZE }}$ after the falling edge of $\overline{\text { SOEN }}$. SO will become valid $t_{D C K}$ after the falling edge of SCK, for use by an external device at the subsequent rising edge of SCK.
Note that, although figure 8 shows $\overline{\text { SOEN }}$ being asserted during a different SCK pulse than the one in which SORQ is asserted, it is permissible for these to occur during the same pulse of SCK, as long as SOEN is still asserted $\mathrm{t}_{\mathrm{soc}}$ before the falling edge of SCK. The timing for the second through the last bits is identical to the timing shown in figure 7 .

## Serial Output, Case 3

Figure 9 shows output timing when $\overline{\text { SOEN }}$ is active before SORQ is high. If SOEN is held active before SORQ is high, data will be shifted out whenever it becomes available in the serial output register (assuming previous data is already shifted out). In this case, SORQ will rise $t_{D R Q}$ after a rising edge of SCK. SO will become active (but not valid yet) $t_{\text {DZRQ }}$ after the same rising edge of SCK. The first valid SO bit occurs tock after the next falling edge of SCK for use by an external device at the subsequent rising edge of SCK.
Subsequent bits will be shifted out $\mathrm{t}_{\mathrm{DCK}}$ after subsequent falling edges of SCK, for use at subsequent rising edges of SCK. The last bit to be shifted out will also

Figure 7. Serial Output Case 1: $\overline{\operatorname{SOEN}}$ Asserted in Response to SORQ When SCK Is Low


Figure 8. Serial Output Case 2: $\overline{\text { SOEN }}$ Asserted in Response to SORQ When SCK Is High


Figure 9. Serial Output Case 3: $\overline{\text { SOEN }}$ Active Before SORQ Is High

follow this pattern, and will be held valid t $_{\mathrm{HZRQ}}$ after the corresponding rising edge of SCK at which it is to be used. SORQ will be held $t_{D R Q}$ after this same rising edge of SCK, and then removed.

## Serial Output, Case 4A

Avoid releasing $\overline{\text { SOEN }}$ in the middle of a transfer (that is, before the last bit is shifted out), since this will stop the output shift operation, and, when SOEN is again asserted, the remainder of the transfer will be shifted out before the next transfer can begin. The next transfer will begin immediately without any indication of the byte/word boundary. If SOEN is released while SCK is high, as shown in figure 10, at least $\mathrm{t}_{\mathrm{soc}}$ before the falling edge of SCK, then SO will go inactive $t_{\text {HZE }}$ after $\overline{S O E N}$ is released (which may be before or after the falling edge of SCK).

## Serial Output, Case 4B

If $\overline{\text { SOEN }}$ is released while SCK is low, as in figure 11, at least $\mathrm{t}_{\mathrm{CSO}}$ after the falling edge of SCK, then the next bit will be shifted out tock after the falling edge of SCK, for use at the subsequent rising edge of SCK. SO will then go inactive $\mathrm{t}_{\mathrm{HzsC}}$ after this rising edge of SCK.
Note: For all its uses, $\overline{\text { SOEN }}$ must not change state within $t_{\text {soc }}$ before or $\mathrm{t}_{\mathrm{cso}}$ after the falling edge of SCK; otherwise, the results will be indeterminate.

## Serial Input

Serial input timing, shown in figure 12 , is much simpler than serial output timing. Data bits are shifted in on the rising edge of SCK if SIEN is asserted. Both SIEN and SI must be stable at least $t_{D C}$ before and $t_{C D}$ after the rising edge of SCK; otherwise the results will be indeterminate.

Figure 10. Serial Output Case 4A: If $\overline{\text { SOEN }}$ Is Released in the Middle of a Transfer During SCK High


Figure 11. Serial Output Case 4B: If $\overline{\text { SOEN }}$ Is Released in the Middle of a Transfer During SCK Low


Figure 12. Serial Input


49-000923A

## Serial Timing Example

Figure 13 shows serial timing of cascaded SPIs with a common SCK. SO from the first SPI equals SI of the second, and the first SPI's SORQ inverts to become SIEN of the second. $\overline{\text { SOEN }}$ of the first SPI is always asserted.

When cascading two SPIs in the described configuration, most of the timing involved is directly copied from the case of serial output with $\overline{\text { SOEN }}$ always enabled (figure 13). It must be shown that the results will be suitable for the serial input timing of the second SPI.
(1) SORQ (1) rises $\mathrm{t}_{\mathrm{DRQ}}$ after a rising edge of SCK, and it is inverted (inverter has $\mathrm{t}_{\mathrm{PHL}}$ delay time) to become $\overline{\text { SIEN }}$ (2), which must be stable $t_{D C}$ before the next rising edge of SCK. It also must not
change until $\mathrm{t}_{\mathrm{CD}}$ after this first rising edge of SCK, as shown by case 2 in figure 8.

$$
\begin{aligned}
\mathrm{t}_{\mathrm{DRQ}}(\max ) & +\mathrm{t}_{\mathrm{PHL}}+\mathrm{t}_{\mathrm{DC}}(\min ) \leq \mathrm{t}_{\mathrm{SCY}}(\min ) \\
\mathrm{t}_{\mathrm{PHL}}(\max ) & \leq \mathrm{t}_{\mathrm{SCY}}(\min )-\mathrm{t}_{\mathrm{DC}}(\min )-\mathrm{t}_{\mathrm{DRQ}}(\max ) \\
& \leq 480-55-150 \\
& \leq 275 \text { ns (readily achieved by } 74 \mathrm{LS} 14, \\
& \text { for example })
\end{aligned}
$$

(2) SORQ (1) is released $t_{D R Q}$ after the last useful rising edge of SCK, and is inverted (inverter has $\mathrm{t}_{\text {PHL }}$ delay time) to become $\overline{\text { SIEN (2), which must }}$ remain stable $\mathrm{t}_{\mathrm{CD}}$ after the rising edge of SCK.

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{DRQ}}(\min )+\mathrm{t}_{\mathrm{tLH}}(\min ) \geq \mathrm{t}_{\mathrm{tD}}(\min ) \\
& \mathrm{t}_{\mathrm{PLH}}(\min ) \geq \mathrm{t}_{\mathrm{tD}}(\min )-\mathrm{t}_{\mathrm{DRQ}}(\min ) \\
& \geq 30-30 \\
& \geq 0 \text { (no problem, assuming } \\
&\text { causality })
\end{aligned}
$$

Note: This also shows $\mathrm{t}_{\mathrm{PHL}}(\min ) \geq 0$ for the rising edge of $\operatorname{SORQ}$.

Figure 13. Serial Timing Example

(3) SO (1) is valid $t_{D C K}$ after a falling edge of SCK; since it becomes $\mathrm{SI}(2)$, it must be valid $t_{D C}$ before the next rising edge of SCK.

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{DCK}}(\max )+\mathrm{t}_{\mathrm{DC}}(\min ) \leq \mathrm{t}_{\mathrm{tCK}}(\min ) \\
& 150+55 \leq 230 \quad \\
& 205 \leq 230(\text { this condition is } \\
&\text { satisfied })
\end{aligned}
$$

(4) SO (1) remains valid $t_{\text {HZRQ }}$ after the last useful rising edge of SCK; since it becomes SI (2), it must remain valid $\mathrm{t}_{\mathrm{CD}}$ after this rising edge of SCK.

$$
\mathrm{t}_{\mathrm{HZRQ}}(\min ) \geq \mathrm{t}_{\mathrm{CD}}(\min )
$$

$70 \geq 30$ (this condition is satisfied)
Note: The above calculations may need to be adjusted for rise and fall times, since $\mathrm{t}_{\mathrm{scy}}$ and ${ }^{\text {tsck }}$ are measured for midpoints of wave slopes.

## $\mu$ PD77P20 UV Erasable EPROM Version

## Function

The 77P20 operates from a single +5 -volt power supply and can accordingly be used in any 77C20A/7720A masked ROM application.

## Use of Evakit-7720

The following sections describe electrical conditions that are required for programming the 77P20. However, the Evakit-7720, NEC's hardware emulator development tool for the 77C20A/7720A/77P20, meets the electrical and timing specifications presented below. When the Evakit-7720 is used for programming 77P20, all data transfers and formatting are handled automatically by Evakit's monitor program. Please refer to the Evakit-7720(B) User's Manual for programing procedures.
The information presented below in the sections on Configuration, Operation, and Programming (and the various subsections) is required only for users who do NOT intend to use an Evakit to program the 77P20.

## Configuration

Data transfer for programming and reading the internal ROM is partitioned into three bytes for each 23 -bit wide instruction location and into two bytes for each 13-bit wide data location. Partitioning of data transfer into and out of the data port is shown in figure 14.

Figure 14. Instruction ROM Format

| M L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S S |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | B |
| 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

## Instruction ROM

The instruction ROM data is transferred through the data port as a high byte, middle byte, and low byte as shown in figure 15. Bit 7 of the middle byte should be assigned a value of zero. Data is presented to the data port in a bit-reversed format. The LSB through the MSB of an instruction ROM byte is applied to the MSB through the LSB of the data port, respectively.

## Data ROM

Figure 16 shows the data ROM format. The data ROM data is transferred through the data port as a low byte and a high byte as shown in figure 17. Bits 0,1 , and 2 of the low byte should be assigned a value of zero. Data is presented to the data port in corresponding order. The MSB through the LSB of a data ROM byte is applied to the MSB through the LSB of the data port, respectively.

Initially and after each erasure, all bits of the 77P20 are in the zero state.

Figure 15. Transfer of Instruction ROM Data


Figure 16. Data ROM Format


Figure 17. Transfer of Data ROM Data


Note: * = Set to zero as dummy data.

## Operating Modes

In order to read or write the instruction or data ROMs, the mode of operation of the 77P20 must be initially set. At the RST trailing edge, the $\overline{R D}, \overline{W R}$, and $\overline{\mathrm{CS}}$ should be logical zero and the $\overline{D A C K}, A_{0}$, and SI signals should be set to determine the mode of operation accordingly, as set out in table 14.

## Table 14. $\mu$ PD77P20 Operation Mode

| $\overline{\text { DACK }}$ | $A_{0}$ | $S I$ |  |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Write mode instruction and data ROM |
| 0 | 0 | 1 | Read the instruction ROM |
| 0 | 1 | 0 | Read the data ROM |

Once set, the 77P20 will remain in the selected mode. A reset is required to transfer to another mode.

## Write Mode

The individual instruction ROM and data ROM bytes are specified by control signals $\overline{\mathrm{RD}}, \mathrm{A}_{0}, \mathrm{SI}$, and INT as set out in table 15. Before writing the EPROM location, the bytes should be loaded accordingly.

## Table 15. Write Mode Specification of ROM Bytes

| $\overline{\text { BD }}$ | A $_{0}$ | SI | INT |  |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 1 | Write instruction byte, high |
| 1 | 0 | 1 | 0 | Write instruction byte, middle |
| 1 | 0 | 1 | 1 | Write instruction byte, low |
| 1 | 1 | 0 | 0 | Write data byte, low |
| 1 | 1 | 0 | 1 | Write data byte, high |

## Read Mode

The instruction ROM and data ROM bytes are specified by the control signals $\overline{R D}, A_{0}, S I$, and INT as set out in table 16. Reading is accomplished by setting the control signals accordingly.

Table 16. Read Mode Specification of ROM Bytes

| $\overline{\mathrm{RD}}$ | A $_{0}$ | SI | INT |  |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 1 | Read instruction byte, high |
| 0 | 0 | 1 | 0 | Read instruction byte, middle |
| 0 | 0 | 1 | 1 | Read instruction byte, low |
| 1 | 0 | 0 | 0 | Read data byte, high and low |

The instruction ROM and data ROM are addressed by the 9 -bit program counter and the 9 -bit ROM pointer respectively. The PC is reset to 000 H and is automatically incremented to the end address 1FFH. The RP is reset to 1 FFH and is automaticaly decremented to 000 H .

## Erasing

Programming can only occur when all data bits are in an erased or low (0) level state. Erase 77P20 programmed data by exposing it to light with wavelengths shorter than approximately 4,000 angstroms. Note that constant exposure to direct sunlight or room level fluorescent lighting could erase the 77P20. Consequently, if the 77P20 will be exposed to these types of lighting conditions for long periods of time, mask its window to prevent unintentional erasure.

The recommended erasure procedure for the 77 P 20 is exposure to ultraviolet light with wavelength of 2537 angstroms. The integrated dose (i.e., UV intensity $x$ exposure time) for erasure should not be less than $15 \mathrm{~W} \cdot \mathrm{~s} / \mathrm{cm}^{2}$. The erasure time is approximately 20 minutes using an ultraviolet lamp with a power rating of $12,000 \mu \mathrm{~W} / \mathrm{cm}^{2}$.

During erasure, place the 77P20 within 1 inch of the lamp tubes. If the lamp tubes have filters, remove the filters before erasure.

## Programming

Programming of the 77P20 is achieved with a single $50-\mathrm{ms}$ TTL pulse. Total programming time for the

11,776 bits of instruction EPROM and also for the 6630 bits of data EPROM is 26 seconds. Data is entered by programming a high (1) level in the chosen bit locations: Both instruction ROM and data ROM should be programmed since they cannot be erased independently. Both instruction ROM and data ROM programming modes are entered in the same manner.
The device must be reset initially before it can be placed into the programming mode. After reset, the $\overline{W R}$ signal and all other inputs ( $\overline{\mathrm{RD}}, \overline{\mathrm{CS}} / \mathrm{PROG}, \overline{\mathrm{DACK}}, \mathrm{A}_{0}$, SI, and INT) should be a TTL low (0) signal $\mathrm{t}_{\text {RS }}$ prior to the falling edge of RST. $\overline{W R}$ is then held for $t_{\text {RH }}$ before being set to a TTL high (1) level signal. The device is now in a programming mode and will stay in this mode, allowing ROM locations to be sequentially programmed.

Programming Mode-Instruction ROM. Instruction ROM locations are sequentially programmed from address 000 H to address 1 FFH . The location address is incremented by the application of CLK for a duration of $t_{C Y}$. Data bytes for each location as specified by control signals $\overline{\mathrm{RD}}, \mathrm{A}_{0}, \mathrm{SI}$, and INT (table 15) are clocked into the device by the falling edge of $\overline{\mathrm{RD}}$.

Figure 18. Programming Mode of Instruction ROM


After the three bytes have been loaded into the device, $\mathrm{V}_{\mathrm{PP}}$ is raised to $21 \mathrm{~V} \pm 0.5 \mathrm{~V}$, t Vs prior to $\overline{\mathrm{CS}} / \mathrm{PROG}$ transitioning to a TTL high (1) level signal. $V_{P P}$ is held for the duration of tPRPR plus $t_{\text {PRV }}$ before returning to the $\mathrm{V}_{\mathrm{CC}}$ level. After $\mathrm{t}_{\mathrm{PRCL}}$ the instruction ROM address can be incremented to program the next location. Figure 18 shows the programming mode of instruction ROM timing.

Programming Mode—Data ROM. Data ROM locations are sequentially programmed from address 1FFH to address 000 H . The location address is decremented by the application of CLK for $t_{C Y}$. The data bytes for each location as specified by control signals $\overline{\mathrm{RD}}, \mathrm{A}_{0}, \mathrm{SI}$, and INT are clocked into the device by the falling edge of $\overline{R D}$.

After the two bytes have been loaded into the device, $\mathrm{V}_{\mathrm{PP}}$ is raised to $21 \mathrm{~V}, \pm 0.5 \mathrm{~V} t_{\mathrm{VPR}}$ prior to $\overline{\mathrm{CS}} / \mathrm{PROG}$ transitioning to a TTL high (1) level signal. $V_{P P}$ is held for the duration of $t_{\text {PRPR }}$ plus $t_{\text {PRV }}$ before returning to the $\mathrm{V}_{\mathrm{CC}}$ level. After $\mathrm{t}_{\mathrm{PRCL}}$ the data ROM address can be
decremented to program the next location. Figure 19 shows programming mode of data ROM timing.

Read Mode. A read should be performed to verify that the data was programmed correctly. Prior to entering read mode the device must be reset.

Read Mode-Instruction ROM. This mode is entered by holding the $\overline{W R}$ signal at a TTL low (0) level with the SI signal at a TTL high (1) level and all other specified inputs ( $\overline{\mathrm{RD}}, \overline{\mathrm{CS}} /$ PROG, $\overline{\mathrm{DACK}}, \mathrm{A}_{0}$, INT) at TTL low (0) levels for $t_{\text {CORS }}$ prior to the falling edge of RST. $\overline{W R}$ is then held for $t_{R S W}$ before being set to a TTL high (1) level. The device is now in the instruction ROM read mode and will stay in this mode until reset.

Instruction ROM locations are sequentially read from address 000 H through 1FFH. Application of CLK for $t_{C y}$ will increment the location address. The three data bytes will be read as specified by the control signals $\overline{\mathrm{RD}}, \mathrm{A}_{0}, \mathrm{SI}$ and INT (table 16). Figure 20 shows read mode of instruction ROM timing.

Figure 19. Programming Mode of Data ROM


Figure 20. Read Mode of Instruction ROM


Figure 21. Read Mode of Data ROM


Read Mode-Data ROM. Figure 21 shows read mode of data ROM timing. This mode is entered by holding the $\overline{W R}$ signal at a TTL low (0) level with the $A_{0}$ signal at a TTL high (1) level and all other specified inputs ( $\overline{\mathrm{RD}}$, $\overline{\mathrm{CS}} / \mathrm{PROG}, \overline{\mathrm{DACK}}, \mathrm{SI}, \mathrm{INT}$ ) at TTL low (0) levels for $t_{\text {cons }}$ prior to the falling edge of RST. WR and $\mathrm{A}_{0}$ are then held for $t_{\text {RSW }}$ prior to the falling edge of RST. $\overline{W R}$ and $A_{0}$ are then held for $t_{\text {RSW }}$ before being set to a TTL high (1) level and TTL low (0) level, respectively. The device is now in the data ROM read mode and will stay in this mode until it is reset.

Data ROM locations are sequentially read from address 1FFH through 000 H . Application of CLK for $\mathrm{t}_{\mathrm{C}}$ will decrement the location address. After the address has been decremented, the low byte of the current location will be available at the data port subsequent to a tcLD delay. Application of $\overline{R D}$ will present the high byte $t_{\text {RD1 }}$ from the falling edge of the $\overline{R D}$ pulse. $\overline{R D}$ is then applied for $t_{\mathrm{VR}}$ to complete reading of the current location.

Read Operation, AC Characteristics
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}+0.25 \mathrm{~V}$ max $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}-0.85 \mathrm{~V}$ min

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data access time from CLK | ${ }_{\text {t CLD }}$ |  |  | 1 | $\mu \mathrm{S}$ |  |
| Data delay time from $\mathrm{SI}, \mathrm{IN}{ }^{\dagger}$ | ${ }^{\text {t }}$ OD |  |  | 1 | $\mu \mathrm{S}$ |  |
| Data float time from $\mathrm{SI}, \operatorname{IN} \dagger$ | ${ }^{\text {t CODF }}$ | 0 |  |  | ns |  |
| SI, INT pulse width | toco | 1 |  |  | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}}$ recovery time | triv1 | 500 |  |  | ns |  |
| Data access time from $\overline{R D} \downarrow$ | trD1 |  |  | 150 | ns |  |
| Data float time from $\overline{\mathrm{RD}} \uparrow$ | $\mathrm{t}_{\mathrm{DF} 1}$ | 10 |  |  | ns |  |

## Programming Operation,

 AC Characteristics$T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{PP}}=21 \mathrm{~V} \pm 0.5 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| CLK cycle time | $\mathrm{t}_{\mathrm{CY}}$ | 240 |  |  | ns |  |
| CLK setup time to $\overline{\mathrm{RD}} \downarrow$ | ${ }_{\text {t }}^{\text {che }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| CLK hold time from RST। | $t_{\text {RSCL }}$ | 6 |  |  | $\mu \mathrm{s}$ |  |
| CLK hold time from PROG $\downarrow$ | ${ }_{\text {tPRCL }}$ | 200 |  |  | ns |  |
| Control signal set-up time to RST. |  | 1 |  |  | $\mu \mathrm{S}$ |  |
| $\overline{\overline{W R}}$ hold time from RST $\downarrow$ | $t_{\text {RSW }}$ | 6 |  |  | $\mu \mathrm{S}$ |  |
| Data set-up time from $\overline{R D} \downarrow$ | $\mathrm{t}_{\text {DRIO }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| Data hold time from $\overline{\mathrm{RD}} \downarrow$ | $\mathrm{t}_{\mathrm{RD}}$ | 100 |  |  | ns |  |
| $\overline{\overline{\mathrm{RD}} \text { pulse width }}$ | trR1 | 1 |  |  | $\mu \mathrm{S}$ |  |
| SI, INT set-up time from $\overrightarrow{R D} \uparrow$ | ${ }^{\text {t }} \mathrm{COR}$ | 100 |  |  | ns |  |
| SI, INT hold time from $\overline{R D} \downarrow$ | $\mathrm{t}_{\mathrm{RCO}}$ | 100 |  |  | ns |  |
| $\overline{\overline{R D}}$ set-up time to PROG ${ }^{\uparrow}$ | $t_{\text {tPR }}$ | 100 |  |  | ns |  |
| $\overline{\overline{\mathrm{RD}}}$ hold time from PROG $\downarrow$ | tpRR | 2 |  |  | $\mu \mathrm{S}$ |  |
| $V_{\text {pp }}$ set-up time to PROG $\uparrow$ | tVPR | 2 |  |  | $\mu \mathrm{S}$ |  |
| $V_{\text {Pp }}$ hold time from PROG $\downarrow$ | tpRV | 2 |  |  | $\mu \mathrm{S}$ |  |
| RST pulse width | $\mathrm{t}_{\text {RST1 }}$ | 4 |  |  | ${ }_{\text {t }}^{\text {cr }}$ |  |
| RST setup time | $\mathrm{t}_{\text {RS }}$ | 1 |  |  | $\mu \mathrm{S}$ |  |
| PROG pulse width | tPRPR | 45 | 50 | 55 | ms |  |

## Operation Mode

The 77P20 may be utilized in an operation mode after the instruction ROM and data ROM have been programmed. Since it was first introduced in 1982, the 77P20 has undergone several mask revisions to improve manufacturability and/or function. And since the purpose of the 77P20 is to run any program that may be programmed in the masked ROM 77C20A/ 7720A, it is important to know how to determine the step level, and the differences between them.

## Step Level

The markings on the $\mu$ PD77P20 package consist of three lines, as follows:
NEC JAPAN
D77P20D
nnnnXnnnn $\leftarrow$ Manufacturer

In the date code, " $X$ " identifies the step level of the part. Parts marked with step level K, E, or P should not be used for final system test by customers who are planning to submit code for the masked ROM 77C20A/ 7720A.
On all other 77P20 stepping versions, a slight functional change was made, and the change is incorporated in the 77C20A/7720A. The change allows the serial clock (SCK) to run asynchronously with CLK. Specified versions of 77P20 (i.e. K, E, P) and all Evakit-7720s and Evakit-7720Bs (Evaluation Systems for 77C20A/ 7720A/77P20) require that SCK run synchronously with CLK.

Because this functional change results in a slight change in internal serial timing, it is mandatory that code to be submitted for 77C20A/7720A be verified in customer's system using versions of 77P20 other than those listed above (i.e. K, E, P).

Figure 22. $\quad V_{P P}$ Circuitry for $K$ Mask Version


## Pin 1 Connection

The K mask version requires that the programming voltage $\mathrm{V}_{\mathrm{PP}}$ be supplied in a different manner than for all later versions, as shown in figure 22. A silicon junction diode of 0.6 V forward voltage $\left(\mathrm{V}_{\mathrm{F}}\right)$ should be used. $R$ should be 800 to $1800 \Omega$ to satisfy the $V_{P P}$ and Ipp requirements.
In all mask versions other than K, pin 1 must be connected directly to $\mathrm{V}_{\mathrm{CC}}$.

## Development Tools

For software development, assembly into object code, and debugging, an absolute assembler and simulator are available. The ASM77 Absolute Assembler and SIM77 Simulator for analyzing development code and I/O timing characteristics are available for systems supporting $C P / M^{\oplus}$ and $C P / M-86^{\oplus}$, ISIS-II®, or MS-DOS® operating systems. Additionally, the ASM77 Absolute Assembler is offered in Fortran source code for mini and main frame computer systems.
Once software development is complete, the code can be completely evaluated and debugged in hardware with the Evakit-7720 Evaluation System. The Evakit provides true in-circuit real-time emulation of the SPI for debugging and demonstrating your final system design. Code may be down-loaded to the Evakit from a development system via an RS232 port using the EVA communications program. This program is available in executable form for ISIS-II systems and many CP/M, CP/M-86, and MS-DOS systems. The EVA communications source code is also available for adapting the program to other systems.
The Evakit also serves to program the 77P20, a fullspeed EPROM version of the SPI. A demonstration mask ROM chip, containing some common digital filtering routines, including N -stage IIR (biquadratic) and FIR (transversal filters), is available to test hardware interfaces to the SPI.
CP/M and CP/M-86 are registered trademarks of Digital Research Corp.
ISIS-II is a registered trademark of Intel Corp.
MS-DOS is a registered trademark of Microsoft Corp.

Further operational details of the SPI can be found in the $\mu$ PD77C20A/7720A/77P20 Signal Processing Interface Design Manual. Operation of the SPI development tools is described in the Absolute Assembler User Manual, the Simulator Operating Manual, and Evakit7720 User's Manual.

## System Configuration

Figures 23, 24, 25, and 26 show typical system applications for the 77C20A/7720A/77P20 SPI.

Figure 23. Spectrum Analysis System


Figure 24. Analog-to-Analog Digital Processing System Using a Single SPI


Figure 25. Signal Processing System Using Cascaded SPIs and Serial Communication


Figure 26. Signal Processing System Using SPIs as a Complex Computer Peripheral


## Description

The $\mu$ PD77C25 and $\mu$ PD77P25 signal processing interface (SPI) chips are significant upgrades to the $\mu$ PD7720 - the original member of NEC's family of digital signal processors. Designated the "SPI PLUS" (SPI+), these chips execute instructions twice as fast as the 77C20A/ 7720A. Additional instructions allow the SPI+ to execute common digital filter routines more efficiently and hence at more than twice the speed of a 7720 implementation.

In addition to doubled execution speed, the SPI+ has four times the instruction ROM space and twice the data ROM and RAM space of the 7720. Real savings are now possible, especially where one 77C25 can do the work of and replace two or more 7720s.
The external clock frequency ( 8.3 MHz maximum) remains the same as for $77 \mathrm{C} 20 \mathrm{~A} / 7720 \mathrm{~A}$ while the internal instruction execution speed is doubled. For most applications, the 77C25A/77P25 is plug-in compatible with the 77C20A/7720A/77P20.
The feature that distinguishes digital signal processing (DSP) chips from general-purpose microcomputers is the on-chip multiplier, necessary for high-speed signal processing algorithms. The SPI+ multiplier is very sophisticated, especially for a low-cost DSP chip, since both multiplier inputs can be loaded simultaneously from two separate memory areas. These loading operations are only two of nine operations that can occur during one 122-ns instruction cycle. (On competitive DSP chips, such operations require separate instructions). For a typical DSP filter application involving many successive multiplications, the SPI+ provides a new multiplication product for addition to a sum of products every 122 nanoseconds. Additionally, during the same instruction, memory data pointers are manipulated, and even a return from subroutine may be executed.

The $\mu \mathrm{PD} 77 \mathrm{C} 25$ is the mask ROM version and $\mu$ PD77P25D is the UVEPROM version. The $\mu$ PD77P25C/ 77P25L are the one time programmable (OTP) EPROM device versions. All versions are CMOS and functionally identical.

Table 1 compares SPI + chips with SPI chips.

## Features

Low-power CMOS: 25 mA typical current use (77C25)
$\square$ Fast instruction execution: 122 ns with 8.192 MHz clock

All instructions execute in one instruction cycle
Drop-in compatible with
$\mu$ PD77C20A/7720A/77P2016-bit data wordMulti-operation instructions for fast program execution: any part, any combination, or all of the following operations may constitute one instruction that executes in 122 ns .

- Load one multiplier input
- Load the other multiplier input
- Multiply (automatic)
- Load product to output registers (automatic)
- Add product to accumulator
- Move RAM column data pointer
- Move RAM row pointer
- Move data ROM pointer
- Return from subroutineModified Harvard architecture with three separate memory areas
- Program ROM (2048 x 24 bits)
- Data ROM (1024 $\times 16$ bits)
- Data RAM ( $256 \times 16$ bits)$16 \times 16$-bit multiplier; 31-bit product with every instruction
Dual 16-bit accumulators
External maskable interrupt
Four-level stack for subroutines and/or interrupt
Multiple I/O capabilities
- Serial: 8 or 16-bit (244 ns/bit)
— Parallel: 8 or 16-bit
- DMA

Compatible with most $\mu \mathrm{Ps}$, including:

- $\mu$ PD8080
$-\mu$ PD8085
$-\mu$ PD8086/88
$-\mu$ PD780 (Z80®)
$-\mu \mathrm{PD} 78 \mathrm{xx}$ family
One-time programmable (OTP) version available in a 28 -pin plastic DIP or a 44 -pin PLCC
Single +5 -volt power supply
Z80 is a registered trademark of Zilog Corporation.


## Applications

Portable telecommunications equipmentDigital filtering
High-speed data modems
Fast Fourier transforms (FFT)
Speech synthesis and analysis
Dual-tone multifrequency (DTMF)
transmitters/receiversEqualizersAdaptive control
Numerical processing

## Performance Benchmarks

Second-order digital filter (biquad): $1.1 \mu \mathrm{~s}$
$\square$ Sin/cos of angles: $2.58 \mu \mathrm{~s}$$\mu / \mathrm{A}$ law to linear conversion: $0.24 \mu \mathrm{~s}$
FFT

- 32-point complex: 0.35 ms
-64-point complex: 0.8 ms


## Ordering Information

|  |  |  | Normal <br> Part Number |
| :--- | :--- | :--- | :--- |
| $\mu$ PD77C25C | Package Type | ROM | Temperature <br> Range |
| $\mu$ PD77C25L | 44 -pin PLCC |  | -40 to $+85^{\circ} \mathrm{C}$ |
| $\mu$ PD77P25C | 28 -pin plastic DIP | OTP | -10 to $+70^{\circ} \mathrm{C}$ |
| $\mu$ PD77P25D | 28 -pin ceramic DIP | UV EPROM |  |
| $\mu$ PD77P25L | 44 -pin PLCC | OTP |  |

Table 1. Comparison of SPI+ and SPI Chips

|  | $\begin{aligned} & \hline \text { SPI }+ \\ & 77 \mathrm{C} 25 / 77 \mathrm{P} 25 \end{aligned}$ | $\begin{aligned} & \text { SPI } \\ & 77 \mathrm{C} 20 \mathrm{~A} / 77 \mathrm{P} 20 \end{aligned}$ |
| :---: | :---: | :---: |
| Technology | CMOS/CMOS | CMOS/NMOS |
| Instruction cycle | 122 ns | 244 ns |
| Instruction ROM | $2048 \times 24$ bits | $512 \times 23$ bits |
| Data ROM | $256 \times 16$ bits | $510 \times 13$ bits |
| Data RAM | $256 \times 16$ bits | $128 \times 16$ bits |
| Fixed-point multiplier | 16 bits $\times 16$ bits $\rightarrow 31$ bits | 16 bits $\times 16$ bits $\rightarrow 31$ bits |
| ALU | 16 bit fixed point | 16 bit fixed point |
| Accumulator | $2 \times 16$ bits | $2 \times 16$ bits |
| Host CPU interface | 8 -bit bus | 8 -bit bus |
| Serial interface | One input and one output | One input and one output |
|  | 4 MHz | 2 MHz |
| Temporary registers | two | One |
| Additional instructions | JDPLN0 | - |
|  | JDPLNF | - |
|  | Modification of RAM column data pointer M8-MF | - |
| DMA mode | Fully implemented | Partially implemented |
| Package | 28-pin DIP | 28-pin DIP |
|  | 44-pin PLCC | 44-pin PLCC |
| Power supply | 5 V | $5 . \mathrm{V}$ |
| Power consumption | $50 \mathrm{~mA}(\mathrm{max})$ <br> @ 8.192 MHz | 40 mA (max) <br> @ 8.192 MHz |
| Power saving mode (when idle) | Yes | No |

Since the 77C25 executes an instruction in one external clock cycle (versus two cycles of the same $8.192-\mathrm{MHz}$ clock for 77C20A), the 77C25 may be substituted for a 77C20A (or 7720A or 77P20) in a circuit without modification of that circuit. Hardware/software that implements data transfers-both serial and parallelbetween the SPI+ and other devices in an existing 7720 design should use the handshake protocol described more fully in the 77C25 User's Manual.

## Pin Configurations

## 28-Pin DIP

|  <br> Notes: [1] No connection: 77C25 Must be connected for UVEPROM and OTP EPROM versions; consult 77P25 specifications. |  |
| :---: | :---: |
|  |  |
|  | 49NR-304A |

## 44-Pin PLCC



## Pin Identification

| Symbol | Function |
| :---: | :---: |
| $\mathrm{A}_{0}$ | Status/data register select input |
| CLK | Single-phase master clock input |
| $\overline{\overline{C S}}$ | Chip select input |
| ${ }^{D_{0}-D_{7}}$ | Three-state 1/0 data bus |
| DACK | DMA request acknowledge input |
| DRQ | DMA request output |
| INT | Interrupt input |
| $\mathrm{P}_{0}, \mathrm{P}_{1}$ | General-purpose output control lines |
| $\overline{\mathrm{R}} \overline{\mathrm{D}}$ | Read control signal input |
| RST | Reset input |
| SCK | Serial data 1/0 clock input |
| SI | Serial data input |
| $\overline{\text { SIEN }}$ | Serial input enable input |
| S0 | Three-state serial data output |
| $\widehat{\text { SOEN }}$ | Serial output enable input |
| SORQ | Serial data output request |
| WR | Write control signal input |
| GND | Ground |
| $\mathrm{V}_{\text {CC }}$ | +5 V power supply |
| $\mathrm{NC} / \mathrm{V}_{\text {PP }} / V_{\text {CC }}$ | 77C25: no connection <br> 77P25: + 12.5 V programming <br> 77P25: +5 V for normal operation |

## Pin Functions

## $A_{0}$ [Status Data Register Select]

This input selects data register for read/write (low) or status register for read (high).

## CLK

This is the single-phase master clock input.

## $\overline{\mathbf{C S}}$ [Chip Select]

This input enables data transfer through the data port with $\overline{R D}$ or $\overline{W R}$.

## Do-D7 [Data Bus]

This three-state I/O data bus transfers data between the data register or status register and the external data bus.

## DACK [DMA Request Acknowledge]

This input indicates to the SPI+ that the data bus is ready for a DMA transfer ( $\overline{\mathrm{DACK}}=\mathrm{CS}$ and $\mathrm{A}_{0}=0$ ).

## DRQ [DMA Request]

This output signals that the SPI+ is requesting a data transfer on the data bus.

## INT [Interrupt]

A low-to-high transition on this pin executes a call instruction to location 100 H if interrupts were previously enabled.

## $\mathrm{P}_{0}, \mathrm{P}_{1}$

These pins are general-purpose output control lines.

## $\overline{\text { RD }}$ [Read Control Signal]

This input latches data from the data or status register to the data port where it is read by an external device.

## RST [Reset]

This input initializes the SPI+ internal logic and sets the PC to 0 .

## SCK [Serial Data I/O Clock]

When this input is high, a serial data bit is transferred.

## SI [Serial Data Input]

This pin inputs 8- or 16-bit serial data words from an external device such as an A/D converter.

## SIEN [Serial Input Enable]

This input enables the shift clock to the serial input register.

## SO [Serial Data Output]

This three-state port outputs 8- or 16-bit data words to an external device such as a D/A converter.

## SOEN [Serial Output Enable]

This input enables the shift clock to the serial output register.

## SORQ [Serial Data Output Request]

This output specifies to an external device that the serial data register has been loaded and is ready for output. SORQ is reset when the entire 8 - or 16 -bit word has been transferred.

## WR [Write Control Signal]

This input writes data from the data port into the data register.

## GND

This is the connection to ground.

## $V_{C c}$ [Power Supply]

This pin is the +5 -volt power supply.

## NC/VPP/VCC

This pin is not internally connected in the 77C25. In the 77 P 25 , this pin inputs the programming voltage ( $\mathrm{V}_{\mathrm{PP}}$ ) when the part is being programmed.

This pin must be connected to $\mathrm{V}_{\mathrm{CC}}$ for proper 77P25 operation.

## Block Diagram



## Functional Description

The primary bus (unshaded in the block diagram) makes a data path between all of the registers (including I/O), memory, and the processing sections. This bus is referred to as the IDB (internal data bus). The multiplier input registers $K$ and $L$ can be loaded not only from the IDB but alternatively via buses (darkened in the block diagram) directly from RAM to the $K$ register and directly from data ROM to the $L$ register. Output from the multiplier in the M and N registers is typically added via buses (shaded in the block diagram) to either accumulator A or B as part of a multi-operation instruction.

## Memory

Memory is divided into three types: instruction ROM, data ROM, and data RAM. The $2048 \times 24$-bit words of instruction ROM are addressed by a 11 -bit program counter that can be modified by an external reset, interrupt, call, jump, or return instruction.
The data ROM is organized in $1024 \times 16$-bit words that are addressed through a 10-bit ROM pointer (RP register). The RP may be modified simultaneously with arithmetic instructions so that the next value is available for the next instruction. The data ROM is ideal for storing the necessary coefficients, conversion tables, and other constants for signal and math processing.

The data RAM is $256 \times 16$-bit words and is addressed through an 8 -bit data pointer (DP register). The DP has extensive addressing features that operate simultaneously with arithmetic instructions, eliminating additional time for addressing or address modification.

## Arithmetic Capabilities

One of the unique features of the SPI+'s architecture is its arithmetic facilities. With a separate multiplier, ALU, and multiple internal data paths, the SPI + is capable of carrying out a multiply, an add or other arithmetic operation, and a data move between internal registers in a single instruction cycle.

## ALU

The ALU is a 16-bit two's complement unit capable of executing 16 distinct operations on data routed via the $P$ and $Q$ ALU inputs.

## Accumulators [ACCA/ACCB]

Associated with the ALU are two 16 -bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction. Table 2 shows the ACC A/B flag registers. In addition to zero result, sign, carry, and overflow flags, the SPI+ incorporates auxiliary overflow and sign flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as three successive additions or subtractions.

Table 2. $A C C$ A/B Flag Registers

| Flag A | SA1 | SA0 | CA | ZA | OVA1 | OVA0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Flag B | SB1 | SB0 | CB | ZB | OVB1 | OVB0 |

## Sign Register [SGN]

When OVA1 is set, the SA1 bit will hold the corrected sign of the overflow. The SGN register will use SA1 to automatically generate saturation constants $7 \mathrm{FFFH}(+)$ or $8000 \mathrm{H}(-)$ to permit efficient limiting of a calculated value. The SGN register is not affected by arithmetic operations on accumulator B, but flags SB1, SB0, CB, ZB, OVB1, and OVB0 are affected.

## Multiplier

Thirty-one bit results are developed by a $16 \times 16$-bit two's complement multiplier in 122 ns . The result is automatically latched to two 16-bit registers, M and N , at the end of each instruction cycle. The sign bit and 15 higher bits are in M and the 15 lower bits are in N ; the LSB in N is zero. A new product is available for use after every instruction cycle, providing significant advantages in maximizing processing speed for real-time signal processing.

## Stack

The SPI+ contains a four-level program stack for efficient program usage and interrupt handling.

## Interrupt

The SPI+ supports a single-level interrupt. Upon sensing a high level on the INT terminal, a subroutine call to location 100 H is executed. The El bit of the status register automatically resets to 0 , disabling the interrupt facility until it is reenabled under program control.

## Input/Output

## General

The SPI+ has three communication ports as shown in figure 1: two serial and one 8-bit parallel, each with its own control lines for interface handshaking. Parallel port operation is software-configurable to be in either polled mode or DMA mode. A general-purpose, twoline output port rounds out a full complement of interface capability.

## Serial I/O

The two shift registers (SI, SO) are software-configurable to single- or double-byte transfers. The shift registers are externally clocked (SCK) to provide a simple interface between the SPI + and serial peripherals such as $A / D$ and $D / A$ converters, codecs, or other $\mathrm{SPI}+\mathrm{s}$. Figure 2 shows serial I/O timing

Figure 1. SPI Communication Ports


Figure 2. Serial I/O Timing


## Parallel I/O

The 8-bit parallel I/O port may be used for transferring data or reading the SPI+ status as shown in table 3. Data transfer is handled through a 16-bit data register (DR) that is software-configurable for double- or single-byte data transfers. The port is ideally suited for operating with 8080,8085 , and 8086 processor buses and may be used with other processors and computer systems.

## DMA Mode Option

Parallel data transfers may be controlled (optionally) via DMA control lines DRQ and DACK. DMA mode allows high-speed transfers and reduced processor overhead. When in DMA mode, DACK input resets DRQ output when data transfer is completed.

Note: The RQM bit of the status register is affected by $\mathrm{read} / \mathrm{write}$ operations in DMA mode the same as non-DMA mode. ( $\operatorname{In} 7720$ operation, RQM is not affected when in DMA mode.)

Table 3. Parallel R/W Operation

| CS | $A_{0}$ | WR | RD | Operation |
| :--- | :--- | :--- | :--- | :--- |
| 1 | $X$ | $X$ | $X$ | No effect on internal operation; $D_{0}-D_{7}$ <br> are at high impedance levels. |
| $X$ | $X$ | 1 | 1 |  |
| 0 | 0 | 0 | 1 | Data from $D_{0}-D_{7}$ is latched to $D R$ (Note 1) |
| 0 | 0 | 1 | 0 | Contents of DR are output to $D_{0}-D_{7}$ (Note 1) |
| 0 | 1 | 0 | 1 | Illegal (SR is read only) |
| 0 | 1 | 1 | 0 | Eight MSBs of SR are output to $D_{0}-D_{7}$ |
| 0 | $X$ | 0 | 0 | Illegal (may not read and write <br> simultaneously) |

## Notes:

(1) Eight MSBs or 8 LSBs of data register (DR) are used, depending on DR status bit (DRS). The condition of $\overline{\mathrm{DACK}}=0$ is equivalent to $A_{0}=C S=0$.

## Status Register

The status register, shown in figure 3, is a 16-bit register in which the 8 most significant bits may be read by the system's microprocessor for the latest parallel data l/O
status. The RQM and DRS bits can only be affected by parallel data moves. The other bits can be written to (or read) by the SPI+ load immediate (LDI) or move (MOV) instructions. The El bit is automatically reset when an interrupt is serviced.

Figure 3. Status Register


49NR-305B

## Table 4. Status Register Flags

| Flag | Description |
| :--- | :--- |
| RQM (Request for <br> master) | A read or write from DR to IDB sets RQM $=1$. <br> An external read (write) resets RQM $=0$. |
| USF1 and USFO <br> (User flags 1 <br> and 0) | General-purpose flags which may be read <br> by an external processor for user-defined <br> signaling |
| DRS (DR status) | For 16-bit DR transfers (DRC $=0$ ). DRS $=1$ <br> after first 8 bits have been transferred. DRS $=0$ <br> after all 16 bits have been transferred. |
| DMA (DMA enable) | DMA $=0$ (Non-DMA transfer mode) <br> DMA $=1$ (DMA transfer mode) |
| DRC (DR control) | DRC $=0$ (16-bit mode) <br> DRC $=1$ (8-bit mode) |
| SOC (SO control) | SOC $=0$ (16-bit mode) <br> SOC $=1$ (8-bit mode) |
| SIC (SI control) | SIC $=0$ (16-bit mode) <br> SIC $=1$ (8-bit mode) |
| EI (Enable | EI $=0$ (interrupts disabled) <br> EI $=1$ (interrupts enabled) |
| Interrupt) | P0 and P1 directly control the <br> state of output pins P $P_{0}$ and $P_{1}$ |

## Instructions

The SPI+ has three types of instructions: Load Immediate, Branch, and the multifunction OP instruction. Each type takes the form of a 24-bit word and executes in 122 ns.

## Temporary Registers

The SPI + has two 16-bit temporary registers.

## Instruction Timing

To control the execution of instructions, the external $8-\mathrm{MHz}$ clock is divided into phases for internal execution. The various elements of the 24-bit instruction word are executed in a set order. Multiplication automatically begins first. Also, data moves from source to destination before other elements of the instruction. Data being moved on the internal data bus (IDB) is available for use in ALU operations (if P-select field of the instruction specifies IDB). However, if the accumulator specified in the ASL field is also specified as the destination of the data move, the ALU operation becomes a NOP, as the data move supersedes the ALU operation.

Pointer modifications occur at the end of the instruction cycle after their values have been used for data moves. The result of multiplication is available at the end of the instruction cycle for possible use in the next instruction. If a return is specified as part of an OP instruction, it is executed last.

An assembly language $O P$ instruction may consist of what looks like one to six lines of assembly code, but all of these lines are assembled together into one 24 -bit instruction word. Therefore, the order of the six lines makes no difference in the order of execution described above. However, for understanding SPI+ operation and to eliminate confusion, assembly code should be written in the order described; that is: data move, ALU operations, data pointer modifications, and then return.

## OP/RT Instruction Field Specification

Figure 4 illustrates the OP/RT instruction field specification. This is really one instruction type which is capable of executing all ALU functions listed in table 6 .

The ALU functions operate on the value specified by the P -select field (see table 5).

The "RT" indicates a 1-bit option in the instruction field which causes a return from subroutine or interrupt service.

Besides the arithmetic functions, this instruction can also (1) modify the RAM data pointer DP, (2) modify the data ROM pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register. The possible source and destination registers are listed in tables 10 and 11 respectively. Tables 6, 7, 8, and 9 show the ASL, DPL, DPH, and RPDCR fields, respectively.

Figure 4. OP/RT Instruction Field


Table 5. P-Select Field

| Mnemonic | $\boldsymbol{D}_{21}$ | $\boldsymbol{D}_{20}$ | ALU Input |
| :--- | :--- | :--- | :--- |
| RAM | 0 | 0 | RAM |
| IDB | 0 | 1 | Internal data bus (Note 1) |
| $M$ | 1 | 0 | $M$ register |
| $N$ | 1 | 1 | $N$ register |

Notes:
(1) Any value on the on-chip data bus. Value may be selected from any of the registers listed in table 6 source register selections.

Table 6. ALU Field

| Mnemonic | $\mathrm{D}_{19}$ | $0_{18}$ | 017 | $D_{16}$ | ALU ${ }^{\text {a }}$ Function | $\begin{aligned} & \text { SA1 } \\ & \text { SB1 } \end{aligned}$ | $\begin{aligned} & \text { SAO } \\ & \text { SBO } \end{aligned}$ | $\begin{aligned} & C A \\ & C B \end{aligned}$ | $\begin{aligned} & Z A \\ & Z B \end{aligned}$ | OVAT <br> OVB1 | OVAO OVBO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | 0 | 0 | 0 | 0 | No operation | - | - | - | - | - | - |
| OR | 0 | 0 | 0 | 1 | OR | X | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| AND | 0 | 0 | 1 | 0 | AND | X | $\Delta$ | 0 | $\triangle$ | 0 | 0 |
| XOR | 0 | 0 | 1 | 1 | Exclusive OR | x | $\Delta$ | 0 | $\Delta$ | 0 | 0 |
| SUB | 0 | 1 | 0 | 0 | Subtract | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ |
| ADD | 0 | 1 | 0 | 1 | Add | $\triangle$ | $\triangle$ | $\Delta$ | $\Delta$ | $\Delta$ | $\triangle$ |
| SBB | 0 | 1 | 1 | 0 | Subtract with borrow | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ |
| ADC | 0 | 1 | 1 | 1 | Add with carry | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ |
| DEC | 1 | 0 | 0 | 0 | Decrement ACC | $\triangle$ | $\triangle$ | $\Delta$ | $\triangle$ | $\Delta$ | $\triangle$ |
| INC | 1 | 0 | 0 | 1 | Increment ACC | $\triangle$ | $\triangle$ | $\triangle$ | $\triangle$ | $\Delta$ | $\triangle$ |
| CMP | 1 | 0 | 1 | 0 | Complement ACC (one's complement) | X | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| SHR1 | 1 | 0 | 1 | 1 | 1-bit right shift | X | $\triangle$ | $\Delta$ | $\triangle$ | 0 | 0 |
| SHL1 | 1 | 1 | 0 | 0 | 1-bit left shift | X | $\triangle$ | $\triangle$ | $\triangle$ | 0 | 0 |
| SHL2 | 1 | 1 | 0 | 1 | 2-bit left shift | X | $\triangle$ | 0 | $\Delta$ | 0 | 0 |
| SHL4 | 1 | 1 | 1 | 0 | 4-bit left shift | X | $\triangle$ | 0 | $\triangle$ | 0 | 0 |
| XCHG | 1 | 1 | 1 | 1 | 8-bit exchange | X | $\triangle$ | 0 | $\Delta$ | 0 | 0 |

Notes:
$\triangle$ May be affected, depending on the results

- Previous status can be held

0 Reset
x Indefinite

Table 7. ASL Field

| Mnemonic | $\mathrm{D}_{15}$ | ACC Selection |
| :--- | :---: | :---: |
| ACCA | 0 | ACCA |
| ACCB | 1 | ACCB |

Table 8. DPL Field

| Mnemonic | $\mathbf{D}_{14}$ | $\mathbf{0}_{13}$ | Low DP Modify [DP 3 -DP $\mathbf{O}_{0}$ ] |
| :--- | :--- | :--- | :--- |
| DPNOP | 0 | 0 | No operation |
| DPINC | 0 | 1 | Increment DPL |
| DPDEC | 1 | 0 | Decrement DPL |
| DPCLR | 1 | 1 | Clear DPL |

Table 9. DPH Field

| Mnemonic | $\mathrm{D}_{12}$ | $\mathrm{D}_{11}$ | $\mathrm{D}_{10}$ | $\mathrm{Dg}_{9}$ | High DP Modify |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M0 | 0 | 0 | 0 | 0 | Exclusive 0 R of DPH ( $\mathrm{DP}_{7}-\mathrm{DP}_{4}$ ) with the mask defined by the 4 bits $\left(D_{12}-D_{9}\right)$ of the DPH field |
| M1 | 0 | 0 | 0 | 1 |  |
| M2 | 0 | 0 | 1 | 0 |  |
| M3 | 0 | 0 | 1 | 1 |  |
| M4 | 0 | 1 | 0 | 0 |  |
| M5 | 0 | 1 | 0 | 1 |  |
| M6 | 0 | 1 | 1 | 0 |  |
| M7 | 0 | 1 | 1 | 1 |  |
| M8 | 1 | 0 | 0 | 0 |  |
| M9 | 1. | 0 | 0 | 1 |  |
| MA | 1 | 0 | 1 | 0 |  |
| MB | 1 | 0 | 1 | 1 |  |
| MC | 1 | 1 | 0 | 0 |  |
| MD | 1 | 1 | 0 | 1 |  |
| ME | 1 | 1 | 1 | 0 |  |
| MF | 1 | 1 | 1 | 1 |  |

Table 10. RPDCR Field

| Mnemonic | $\mathrm{D}_{\mathbf{8}}$ | RP Operation |
| :--- | :---: | :--- |
| RPNOP | 0 | No operation |
| RPDEC | 1 | Decrement RP |

Table 11. SRC Field

| Mnemonic | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | Source Register |
| :--- | :---: | :---: | :---: | :---: | :--- |
| NON/TRB | 0 | 0 | 0 | 0 | TRB (Note 1) |
| A | 0 | 0 | 0 | 1 | ACCA (Accumulator A) |
| B | 0 | 0 | 1 | 0 | ACCB (Accumulator B) |
| TR | 0 | 0 | 1 | 1 | TR temporary register |
| DP | 0 | 1 | 0 | 0 | DP data pointer |
| RP | 0 | 1 | 0 | 1 | RP ROM pointer |
| RO | 0 | 1 | 1 | 0 | RO ROM output data |
| SGN | 0 | 1 | 1 | 1 | SGN sign register |
| DR | 1 | 0 | 0 | 0 | DR data register |
| DRNF | 1 | 0 | 0 | 1 | DR no flag (Note 2) |
| SR | 1 | 0 | 1 | 0 | SR status register |
| SIM | 1 | 0 | 1 | 1 | SI serial in MSB (Note 2) |
| SIL | 1 | 1 | 0 | 0 | SI serial in LSB (Note 3) |
| K | 1 | 1 | 0 | 1 | K register |
| L | 1 | 1 | 1 | 0 | L register |
| MEM | 1 | 1 | 1 | 1 | RAM |

## Notes:

(1) DR to IDB, RQM not set. In DMA, DRQ not set.
(2) First bit in goes to MSB, last bit to LSB.
(3) First bit goes to LSB, last bit to MSB (bit reversed).

## Jump/Call/Branch

Figure 5 shows the JP instruction field specification.
Three types of program counter modifications accommodated by the SPI+ are listed in table 12. All the instructions, if unconditional or if the specified condition is true, take their next program execution address from the next address field (NA); otherwise PC $=P C+1$.

## Table 12. BRCH Field

| $\mathbf{D}_{21}$ | $\mathbf{D}_{20}$ | $\mathbf{D}_{19}$ | Branch Instruction |
| :--- | :---: | :---: | :--- |
| 1 | 0 | 0 | Unconditional jump |
| 1 | 0 | 1 | Subroutine call |
| 0 | 1 | 0 | Conditional jump |

## Load Data [LDI]

Figure 6 shows the LD instruction field specification.
The load data instruction will take the 16 -bit value contained in the immediate data field (ID) and place it in the register specified by the destination field (DST). See table 13.

Figure 5. JP Instruction Field Specification


Figure 6. LD Instruction Field Specification


Table 13. DST Field

| Mnemonic | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | 01 | $\mathrm{D}_{0}$ | Destination Register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| @NON | 0 | 0 | 0 | 0 | No register |
| @A | 0 | 0 | 0 | 1 | ACCA (Accumulator A) |
| @B | 0 | 0 | 1 | 0 | ACCB (Accumulator B) |
| @TR | 0 | 0 | 1 | 1 | TR temporary register |
| @DP | 0 | 1 | 0 | 0 | DP data pointer |
| @RP | 0 | 1 | 0 | 1 | RP ROM pointer |
| @DR | 0 | 1 | 1 | 0 | DR data register |
| @SR | 0 | 1 | 1 | 1 | SR status register |
| @SOL | 1 | 0 | 0 | 0 | S0 serial out LSB (Note 1) |
| @SOM | 1 | 0 | 0 | 1 | S0 serial out MSB (Note 2) |
| @K | 1 | 0 | 1 | 0 | $K$ (Mult) |
| @KLR | 1 | 0 | 1 | 1 | IDB $\rightarrow \mathrm{K}, \mathrm{ROM} \rightarrow \mathrm{L}$ (Note 3) |
| @KLM | 1 | 1 | 0 | 0 | Hi RAM $\rightarrow$ K, IDB $\rightarrow$ L (Note 4) |
| @L | 1 | 1 | 0 | 1 | L register |
| @TRB | 1 | 1 | 1 | 0 | TRB register |
| @MEM | 1 | 1 | 1 | 1 | RAM |

## Notes:

(1) LSB is first bit out.
(2) MSB is first bit out.
(3) Internal data bus to $K$, and ROM to $L$ register.
(4) Contents of RAM address specified by $\mathrm{DP}_{6}=1$, is placed in K register, IDB is placed in $L$ (that is: $1, \mathrm{DP}_{5}, \mathrm{DP}_{4}, \mathrm{DP}_{3}-\mathrm{DP}_{0}$ ).

Table 14. BRCH/CND Fields

| Mnemonic | $\mathrm{D}_{21}$ | $\mathrm{D}_{20}$ | $\mathrm{D}_{19}$ | $\mathrm{O}_{18}$ | $\mathrm{O}_{17}$ | $\mathrm{D}_{16}$ | $\mathrm{D}_{15}$ | $\mathrm{D}_{14}$ | $\mathrm{O}_{13}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JMP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No condition |
| CALL | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | No condition |
| JNCA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $C A=0$ |
| JCA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $C A=1$ |
| JNCB | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $C B=0$ |
| JCB | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $C B=1$ |
| JNZA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $Z A=0$ |
| JZA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $Z A=1$ |
| JNZB | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $Z B=0$ |
| JZB | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $Z B=1$ |
| JNOVAO | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | OVAO $=0$ |
| JOVA0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | OVAO $=1$ |
| JNOVB0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | OVB0 $=0$ |
| JOVB0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | OVBO $=1$ |
| JNOVA1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | OVA1 $=0$ |
| J0VA1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | OVA1 1 |
| JNOVB1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | OVB1 0 |
| JOVB1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | OVB1 $=1$ |
| JNSA0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $\mathrm{SA} 0=0$ |
| JSAO | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | SA0 $=1$ |
| JNSB0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | SB0 $=0$ |
| JSB0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{SBO}=1$ |
| JNSA1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | SA1 $=0$ |
| JSA1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | SA $1=1$ |
| JNSB1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | SB1 $=0$ |
| JSB1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | SB1 $=1$ |
| JDPL0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | DPL $=0$ |
| JDPLN0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | DPL $\neq 0$ |
| JDPLF | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | DPL $=\mathrm{FH}$ |
| JDPLNF | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | DPL $\neq \mathrm{FH}$ |
| JNSIAK | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | SI ACK $=0$ |
| JSIAK | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | SI ACK = 1 |
| JNSOAK | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | SO ACK $=0$ |
| JSOAK | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | SO ACK = 1 |
| JNRQM | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $\mathrm{RQM}=0$ |
| JRQM | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | RQM = 1 |

Absolute Maximum Ratings
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified

| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to +7.0 V |
| :---: | ---: |
| $\mathrm{~V}_{\mathrm{PP}}{ }^{*}$ | -0.5 to 13.5 V |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{RST}}{ }^{*}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+13 \mathrm{~V}$ |
| Output Voltage, $\mathrm{V}_{0}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -65 to $150^{\circ} \mathrm{C}$ |

## *For $\mu$ PD77P25

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

| Parameter | Symbol | Limits. |  |  | Unit Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Supply voitage | $V_{C C}$ | 4.5 | 5.0 | 5.5 | V | For normal operation |
|  |  | 5.75 | 6.0 | 6.25 | $V$ | For writing* |
|  | $\mathrm{V}_{\text {PP* }}$ | 4.5 | 5.0 | 5.5 | V | For reading and normal operation |
|  |  | 12.2 | 12.5 | 12.8 | V | For writing |
| Input voltage, low | VIL | -0.3 |  | 0.8 | V |  |
| Input voltage, high | $\mathrm{V}_{\text {IH }}$ | 2.2 |  | $\begin{gathered} V_{D D} \\ +0.3 \end{gathered}$ | V |  |
| CLK input voltage, low | VILC | -0.3 |  | 0.5 | V |  |
| CL.K input voltage, high | $\mathrm{V}_{\text {IHC }}$ | 3.5 |  | $\begin{gathered} V_{D D} \\ +0.3 \end{gathered}$ | $V$ |  |
| Input voltage for setting Prom Mode | $\mathrm{V}_{\text {RST* }}$ | 11.5 | 12.0 | 12.5 | V | For reading and writing |
| Operating temperature | $\mathrm{T}_{\text {OPT }}$ | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ | Still air ( $\mu$ PD77C25) |
|  |  | -10 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ | Still air ( $\mu$ PD77P25) |
|  |  | 20 | 25 | 30 | ${ }^{\circ} \mathrm{C}$ | For Prom Mode* |

[^10]
## DC Characteristics, Normal

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}(\mu \mathrm{PD} 77 \mathrm{C} 25),-10$ to $+70^{\circ} \mathrm{C}(\mu \mathrm{PD} 77 \mathrm{P} 25)$; $\mathrm{V}_{\mathrm{CC}}=$ 4.5 to 5.5 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Output voltage low | $\mathrm{V}_{0}$ |  |  | 0.45 | V | $10 \mathrm{~L}=2.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $0.7 \mathrm{~V}_{\text {DD }}$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=400 \mu \mathrm{~A}$ |
| Input leakage current, low | ILIL |  |  | -10 | $\mu \mathrm{A}$ | V IN $=0 \mathrm{~V}$ |
| Input leakage current, high | lıIH |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {DD }}$ |
| Output leakage current, low | LoL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0.47 \mathrm{~V}$ |
| Output leakage current, high | L LOH |  |  | 10 | $\mu \mathrm{A}$ | $V_{O U T}=V_{D D}$ |
| Supply current ( $\mu$ PD77C25) | ${ }^{\prime} \mathrm{CC}$ |  | 25 | 50 | mA | $\mathrm{f}_{\text {CLK }}=8.192 \mathrm{MHz}$ |
|  |  |  | 15 | 25 | mA | $\begin{aligned} & \text { fCLK }=8.192 \mathrm{MHz} ; \\ & \text { RST }=" 1 " \end{aligned}$ |
|  |  |  | 6 |  | mA | $\begin{aligned} & \mathrm{f}_{\mathrm{CLK}}=500 \mathrm{KHz} ; \\ & \text { RST }=\text { " } 1 \text { " } \end{aligned}$ |
| Supply current ( $\mu$ PD77P25) | 1 Cc |  | 35 | 60 | mA | $\mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz}$ |
|  |  |  | 20 | 35 | mA | $\begin{aligned} & \mathrm{f}_{\mathrm{CLK}}=8.192 \mathrm{MHz} ; \\ & \mathrm{RST}=" 1 \text { " } \end{aligned}$ |
|  | Ipp |  |  | 1 | mA |  |

## DC Characteristics, Prom Mode

$\mathrm{T}_{\mathrm{A}}=+20$ to $+30^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.75$ to 6.25 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input leakage current | $\mathrm{I}_{\text {RST }}$ |  |  | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{RST}}=12.0 \pm 0.5 \mathrm{~V}$ |
| Supply current | $\mathrm{I}_{\text {c }}$ |  |  | 60 | mA |  |
|  | lpp |  |  | 30 | mA |  |

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$

|  |  | Limits |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| Parameter | Symbol | Min Typ Max | Unit | Test Conditions |  |
| CLK, SCK capacitance | $\mathrm{C}_{\phi}$ | 20 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |  |
| Input capacitance | $\mathrm{C}_{\mathrm{N}}$ | 20 | pF |  |  |
| Output capacitance | $\mathrm{C}_{\text {OUT }}$ | 20 | pF |  |  |

## AC Characteristics

$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}(\mu \mathrm{PD} 77 \mathrm{C} 25),-10$ to $+70^{\circ} \mathrm{C}(\mu \mathrm{PD} 77 \mathrm{P} 25)$; $\mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Clock |  |  |  |  |  |  |
| CLK cycle time | ${ }_{\text {t }}$ | 120 | 122 | 2000 | ns |  |
| CLK pulse width $\mu$ PD77C25 | tcc | 55 |  |  | ns | Measuring at 2 V |
| $\mu$ PD77P25 | $\mathrm{t}_{\mathrm{CC}}$ | 60 |  |  | ns |  |
| CLK rise time | $t_{\text {ch }}$ |  |  | 10 | ns | Measuring at |
| CLK fall time | $\mathrm{t}_{\mathrm{CF}}$ |  |  | 10 | ns |  |
| SCK cycle time | ${ }_{\text {tCYS }}$ | 240 | 244 |  | ns |  |
| SCK high pulse width | ${ }_{\text {tsSH }}$ | 100 |  |  | ns |  |
| SCK low pulse width | ${ }^{\text {tSSL}}$ | 100 |  |  | ns |  |
| SCK rise time | $t_{\text {SR }}$ |  |  | 20 | ns |  |
| SCK fall time | $\mathrm{t}_{\text {SF }}$ |  |  | 20 | ns |  |
| Host Interface Timing |  |  |  |  |  |  |
| AO, $\overline{C S}, \overline{\text { DACK }}$ <br> setup time for $\overline{R D}$ | ${ }^{\text {t }}$ SAR | 0 |  |  | ns |  |
| A0, $\overline{C S}, \overline{D A C K}$ <br> hold time for $\overline{\mathrm{RD}}$ | thra | 0 |  |  | ns |  |
| $\overline{\overline{R D}}$ pulse width | ${ }^{\text {t WRD }}$ | 120 |  |  | ns |  |
| AO, $\overline{C S}, \overline{\text { DACK }}$ setup time for $\overline{W R}$ | ${ }_{\text {t }}^{\text {AW }}$ | 0 |  |  | ns |  |
| AO, $\overline{C S}, \overline{D A C K}$ hold time for $\overline{W R}$ | $t_{\text {HWA }}$ | 0 |  |  | ns |  |
| WR pulse width | twWR | 120 |  |  | ns |  |
| Data setup time for $\overline{W R}$ | $\mathrm{t}_{\text {SDW }}$ | 100 |  |  | ns |  |
| Data hold time for $\overline{W R}$ | $t_{\text {HwD }}$ | 0 |  |  | ns |  |
| $\overline{\overline{R D}, \overline{W R}}$ recovery time | $\mathrm{t}_{\text {RV }}$ | 100 |  |  | ns |  |
| $\overline{\text { DACK hold time }}$ for DRQ | $t_{\text {HRQA }}$ | $0.5 \mathrm{t}_{\mathrm{cyc}}$ |  |  | ns |  |
| $\overline{\overline{R D}, \overline{W R}}$ setup time for CLK | $t_{\text {SRWC }}$ | 50 |  |  | ns | (Note 1) |
| $\overline{\overline{R D}, \overline{W R}}$ hold time for CLK | thCRW | 50 |  |  | ns | (Note 1) |


| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Host Interface Switching |  |  |  |  |  |  |
| $\overline{\overline{\mathrm{RD}} \downarrow} \rightarrow$ data delay time | $\mathrm{t}_{\text {DRD }}$ |  |  | 100 | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ data float time | $\mathrm{t}_{\text {FRD }}$ | 10 |  | 65 | ns |  |
| CLK $\dagger \rightarrow$ DRQ delay time | $\mathrm{t}_{\mathrm{DCRQ}}$ |  |  | 80 | ns |  |
| $\overline{\overline{\text { DACK }} \downarrow \rightarrow \text { DRQ }}$ delay time | $\mathrm{t}_{\text {DARQ }}$ |  |  | 110 | ns |  |
| CLK $\uparrow \rightarrow$ P0, P1 delay time | $\mathrm{t}_{\mathrm{DCP}}$ |  |  | 100 | ns |  |
| Interrupt Reset Timing |  |  |  |  |  |  |
| RST setup time for CLK | ${ }_{\text {tSRSC }}$ | 50 |  |  | ns | (Note 1) |
| RST hold time for CLK | $t_{\text {HCRS }}$ | 50 |  |  | ns | (Note 1) |
| RST pulse width | $t_{\text {RST }}$ | 2 tcyc |  |  | ns | For system reset |
|  |  | 3 tcyc |  |  | ns | For enter power saving state |
| INT setup time for CLK | ${ }_{\text {tsinc }}$ | 50 |  |  | ns | (Note 1) |
| INT hoid time for CLK | ${ }_{\text {HCIN }}$ | 50 |  |  | ns | (Note 1) |
| INT pulse width | tint | 3 terc |  |  | ns |  |
| INT recovery time | $\mathrm{t}_{\text {RINT }}$ | 2 terc |  |  | ns |  |
| Interrupt Reset Switching |  |  |  |  |  |  |
| CLK $\uparrow \rightarrow$ reset state delay time | ${ }^{\text {t }}$ CRS |  |  | 100 | ns |  |
| Serial Interface Timing |  |  |  |  |  |  |
| $\overline{\text { SIEN, }}$ SI setup time for SCK | ${ }_{\text {tSSIS }}$ | 50 |  |  | ns |  |
| SIEN, SI hold time for SCK | ${ }_{\text {thSSI }}$ | 30 |  |  | ns | * |
| $\overline{\overline{\text { SOEN }} \text { setup time }}$ for SCK | tsses | 50 |  |  | ns |  |

## AC Characteristics (cont)

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Serial Interface Timing (cont) |  |  |  |  |  |  |
| SOEN hold time for SCK | $t_{\text {HSSE }}$ | 30 |  |  | ns |  |
| CLK setup time for SCK | ${ }^{\text {tscs }}$ | 50 |  |  | ns | (Note 1) |
| CLK hold time for SCK | $t_{\text {HSC }}$ | 50 |  |  | ns | (Note 1) |
| SCK setup time for CLK | ${ }_{\text {tssc }}$ | 50 |  |  | ns | (Note 1) |
| SCK hold time for CLK | ${ }_{\text {thCS }}$ | 50 |  |  | ns | (Note 1) |
| Serial Interface Switching |  |  |  |  |  |  |
| SCK $\uparrow \rightarrow$ SORQ <br> delay time | t DSSQ | 30 |  | 150 | ns |  |
| $\text { SCK } \downarrow \rightarrow \text { SO }$ <br> delay time | $\mathrm{t}_{\text {DSLS0 }}$ |  |  | 60 | ns |  |
| $\text { SCK } \downarrow \rightarrow \mathrm{SO}$ <br> hold time | $\mathrm{t}_{\text {HSLSO }}$ | 0 |  |  | ns |  |
| $\text { SCK } \downarrow \rightarrow \text { SO }$ <br> float time | $\mathrm{t}_{\text {FSSO }}$ |  |  | 60 | ns |  |

## Notes:

(1) Setup and hold requirement for asynchronous signal only guarantees recognition at next CLK.

UVPROM Programming Timing (Read)
$\mathrm{T}_{\mathrm{A}}=25 \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}} ; \mathrm{V}_{\mathrm{IHR}}=12.0 \pm 0.5 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data Read (Prom Mode) |  |  |  |  |  |  |
| CE setup time for RST | ${ }^{\text {t }}$ SRSCE | 2 |  |  | $\mu \mathrm{S}$ |  |
| OE setup time for RST | ${ }^{\text {t SRSOE }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data Read Switching (Prom Mode) |  |  |  |  |  |  |


| Address to output delay | $\mathrm{t}_{\text {dad }}$ |  | 200 | ns |
| :---: | :---: | :---: | :---: | :---: |
| CE to output delay | ${ }_{\text {t }}$ CD |  | 200 | ns |
| OE to output delay | $\mathrm{t}_{\text {DODR }}$ |  | 75 | ns |
| OE high to output float | ${ }_{\text {t }}^{\text {CD }}$ D | 0 | 60 | ns |
| Address to output hold | ${ }_{\text {thad }}$ | 0 |  | ns |

UVPROM Programming Timing (Write)
$\mathrm{T}_{\mathrm{A}}=25 \pm 5^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=6.0 \pm 0.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{PP}}=12.5 \pm 0.3 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{IHR}}=12.0 \pm 0.5 \mathrm{~V}$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Data Write (Prom Mode) |  |  |  |  |  |  |
| CE setup time for RST | ${ }^{\text {t SRSCE }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| CE setup time for address | ${ }_{\text {t }}^{\text {SAC }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| CE setup time for data | ${ }^{\text {t }}$ SDC | 2 |  |  | $\mu \mathrm{S}$ |  |
| CE setup time for VPP | tsvPC | 2 |  |  | $\mu \mathrm{s}$ |  |
| CE setup time for $V_{D D}$ | $t_{\text {SVDC }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| OE setup time for data | ${ }_{\text {t }}^{\text {SOO }}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Address hold time | $\mathrm{t}_{\mathrm{HCA}}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Data hold time | $\mathrm{t}_{\mathrm{HCD}}$ | 2 |  |  | $\mu \mathrm{S}$ |  |
| Initial program pulse width | ${ }^{\text {twCO }}$ | 0.95 | 1.0 | 1.05 | ms |  |
| Overprogram pulse width | ${ }^{\text {twC1* }}$ | 2.85 |  | 78.75 | ms |  |

## Data Write Switching (Prom Mode)

| OE to output <br> float time | t $_{\text {FOD }}$ | 0 | 130 |
| :--- | :--- | :--- | :--- |
| OE to output <br> delay | t $_{\text {DODW }}$ | 150 ns |  |

## Timing Waveforms

Input/Output Voltage Reference Levels


## Clock Timing



Host Read Operation


Host Write Operation


## Timing Waveforms (cont)

Normal Operation \#1, 8-Bit Mode
Internal Timing

## Normal Operation \#2, 16-Bit Mode



## Port Operation



## DMA Operation \#1, 8-Bit Mode



## External Timing



Notes: [1] Setting RQM flag to "1" [MOV @DR, XXX or MOV XXX, DR] The RQM flag is recognized as " 0 " from this instruction

## Timing Waveforms (cont)

DMA Operation \#2, 16-Bit Mode


[^11]
## Reset Operation



## Timing Waveforms (cont)

## Interrupt Operation



Notes: [1] Setting El bit to "1" [LDI @SR, Imm]
[2] El bit can be set to "1" from this instruction

## On-Chip UVEPROM Read Timing



## On-Chip UVEPROM Write Timing



Figure 7. Serial Input Operation


## Serial Timing

## Serial Output Case 1: $\overline{\text { SOEN }}$ Asserted in Response to SORQ

Figure 8 shows timing for serial output when $\overline{\text { SOEN }}$ is asserted in response to SORQ. If SOEN is held inactive until after SORQ is asserted, and then SOEN is asserted at least tsSES before the falling edge of SCK, SO will become valid tDSLSO after the falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Note that, although figure 8 shows $\overline{\text { SOEN }}$ being asserted during a different SCK pulse than the one in which SORQ is asserted, it is permissible for these to occur during the same pulse of SCK as long as SOEN is still asserted $\mathrm{t}_{\text {SSES }}$ before the falling edge of SCK.

Figure 8. Serial Output Case \#1


## Serial Output Case 2: $\overline{\text { SOEN }}$ Active before SORQ is High

Figure 9 shows output timing when $\overline{\text { SOEN }}$ is active before SORQ is high. If SOEN is held active before SORQ is high, data will be shifted out whenever it becomes available in the serial output register (assuming previous data is already shifted out). In this case, SORQ will rise tDSSQ after a rising edge of SCK. The first SO bit occurs tDSLSO after the next falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Subsequent bits will be shifted out tDSLso after subsequent falling edges of SCK for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern, and will be held valid $\mathrm{t}_{\text {FSSO }}$ after the corresponding falling edge of SCK at which it is to be used. SORQ will be held tDSSQ after this same rising edge of SCK, and then removed.

## Serial Output Case 3: $\overline{\text { SOEN }}$ Released in Middle of a Transfer

If $\overline{\text { SOEN }}$ is released while SCK is in the middle of a transfer, as shown in figure 10, at least $t_{\text {HSSE }}$ after the falling edge of SCK, then the next bit will be shifted out $t_{\text {DSLSO }}$ after the falling edge of SCK for use at the subsequent rising edge of SCK. SO will go inactive $\mathrm{t}_{\text {fSSO }}$ after the falling edge of SCK.
Note: For all its uses, $\overline{\text { SOEN }}$ must not change state within tSSES before or thSSE after the falling edge of SCK; otherwise the results will be indeterminate.

Figure 9. Serial Output Case \#2


Figure 10. Serial Output Case \#3


## Serial Input

Serial input timing, shown in figure 11, is much simpler than serial output timing, shown in figure 12. Data bits are shifted in on the rising edge of SCK if $\overline{\text { SIEN }}$ is asserted. Both $\overline{\text { SIEN }}$ and SI must be stable at least $\mathrm{t}_{\mathrm{SSI}}$ before and $\mathrm{t}_{\mathrm{HSSI}}$ after the rising edge of SCK; otherwise the results will be indeterminate.

Figure 11. Serial Input Timing Example


External Timing


Notes: [1] Setting SIAK flag to "1" [MOV XXX, SI]
The SIAK flag is recognized as " 0 " from thls instruction

Figure 12. Serial Output Timing Example


## $\mu$ PD77P25 UVEPROM Interface

Both the instruction ROM and data ROM of the $\mu$ PD77P25 are an ultraviolet-light erasable UVEPROM. The following describes how to write to and read from the UVEPROM.

## Input/Output Data Format

One word of the instruction ROM consists of 24 bits, while 16 bits make up one data ROM word. Data are written to or read from these UVEPROMs in units of bytes or 8 bits. Therefore, special addresses are assigned to the UVEPROMs.

Figure 13 shows the address assignment. Addresses 0 H through 1FFFH are assigned to the 2 K -word instruction ROM. The addresses 2000H through 27FFH are assigned to the 1 K -word data ROM. Since the instruction ROM is configured on a 1 -word-for-24-bit basis, one dummy byte address is provided per word.

For example, data in word address OH of the instruction ROM is equivalent to three bytes of byte addresses 0 H to 2 H .3 H is a dummy address. Data ROM is shown in figure 14.

Figure 13. Instruction ROM

| Internal word address | $\longrightarrow 24$ bits $\longrightarrow$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | OH | OH | 1H | 2H |
|  | 1 H | 4H | 5 H | 6 H |
|  | - |  |  |  |
|  | 7FEH | 1FF8H | 1FF9H | 1 FFAH |
|  | 7 FFH | 1FFCH | 1 FFDH | 1FFEH |
|  |  |  |  |  |

Note: Numeric values within the boxes are byte addresses of the instruction ROM viewed from an external device

49NR-279A

Figure 14. Data ROM ; 5mberter

|  |  | 5 |  |
| :---: | :---: | :---: | :---: |
| Internal word address | OH | 2000H | 2001H |
|  | 1 H | 2002H | 2003H |
|  | - |  |  |
|  | - |  |  |
|  | - |  |  |
|  | 3FEH | 27FCH | 27FDH |
|  | 3FFH | 27FEH | 27FFH |
|  |  |  |  |

Note: Numeric values within the boxes are byte addressee of the data ROM viewed from an external device

## Erasing

The data in the $\mu$ PD77P25's UVEPROMs can be erased by exposing them to a light with a wavelength shorter than 400 nm . All data in the UVEPROMs are set to " 1 s " after the erasure. If the $\mu$ PD77P25 is exposed to direct sunlight or fluorescent light for a long time, the data might be erased. To prevent this, the UVEPROM window must be masked with a cover or film to shield it from the ultraviolet light. Usually, the UVEPROMs are erased when exposed to ultraviolet light with a wavelength of 254 nm . The total light quantity required to completely erase the written data is $15 \mathrm{WS} / \mathrm{cm}^{2}$ (UV intensity $x$ erase time) that is equivalent to exposure to a UV lamp with a wavelength of $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for about 15 to 20 minutes. However, a longer erasing time may be required due to such factors as the life of the UV lamp and stains on the window of the package. The $\mu$ PD77P25 must be positioned within one inch away from the UV lamp.

## Write Mode

To write data, the $\mu$ PD77P25 UVEPROMs must be first erased as described in the preceding section. Perform the writing operation observing the following procedures. Table 15 shows reassigned pin functions when writing/reading UVEPROMs.
(1) Apply +12.5 V to RST (pin 16), +6 V to $\mathrm{V}_{\mathrm{CC}}$, and +12.5 V to $\mathrm{V}_{\mathrm{PP}}$. This causes the UVEPROMs to enter write mode.
(2) Specify the desired ROM byte address from address input pins $\mathrm{A}_{0}$ to $\mathrm{A}_{13}$.
(3) Write the data on the data bus ( $D_{0}-D_{7}$ ) by applying " 0 " to $\overline{\mathrm{CE}}$ while $\overline{\mathrm{OE}}$ is " 1 " (program mode).
(4) Output the written data to the data bus $\left(D_{0}-D_{7}\right)$ by applying " 0 " to $\overline{O E}$ while $\overline{C E}$ is " 1 " (program verify mode).
(5) Repeat steps 2 through 4, 25 times maximum until the data is properly written to the specified address.
(6) After verifying that the data has been properly written, apply additional pulses by setting $\overline{O E}$ to " 1 " (clear CE to " 0 "). The pulse width is 3 X ms if the number of repetitions in 3 and 4 is $X$.
The above procedure completes writing one byte of data. If the data will not be properly written even after steps 2 to 4 have been repeated more than 25 times, the $\mu$ PD77C25 is defective.

Table 15. Pin Functions for Writing/ Reading UVEPROM

| Pin Name | DIP Pin Number | Pin Name For Normal Operation | Function |
| :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | 27 | $\mathrm{A}_{0}$ | Input address (viewed from external device) for writing/ reading UVEPROM (instruction ROM and data ROM). |
| $\mathrm{A}_{1}$ | 24 | $\overline{\mathrm{WR}}$ |  |
| $\mathrm{A}_{2}$ | 23 | SORQ |  |
| $\mathrm{A}_{3}$ | 22 | SO |  |
| $\mathrm{A}_{4}$ | 21 | SI |  |
| $\mathrm{A}_{5}$ | 20 | $\overline{\text { SOEN }}$ |  |
| $\mathrm{A}_{6}$ | 19 | $\overline{\text { SIEN }}$ |  |
| $\mathrm{A}_{7}$ | 18 | SCl |  |
| $\mathrm{A}_{8}$ | 17 | INT |  |
| $\mathrm{Ag}_{9}$ | 15 | CLK |  |
| $\mathrm{A}_{10}$ | 5 | P1 |  |
| $\mathrm{A}_{11}$ | 4 | PO |  |
| $\mathrm{A}_{12}$ | 3 | DRQ |  |
| $\mathrm{A}_{13}$ | 2 | $\overline{\text { DACK }}$ |  |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | 6-13 | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Inputs/outputs data for UVEPROM (instruction ROM and data ROM) |
| $\overline{\overline{C E}}$ | 26 | $\overline{\overline{C S}}$ | UVEPROM write strobe signal (active low) |
| $\overline{\overline{0 E}}$ | 25 | $\overline{\mathrm{RD}}$ | UVEPROM read strobe signal (active low) |
| $V_{\text {PP }}$ | 1 | $V_{\text {PP }}$ | Power pin for writing UVEPROM; Apply +12.5 V for writing and +5 V for reading. |
| $V_{C C}$ | 28 | $V_{C C}$ | Power pin; Apply +6 V for writing and +5 V for reading. |
| GND | 14 | GND | Ground pin |
| - | 16 | RST | Sets UVEPROM write or read mode. Mode is set when +12.5 V is applied. |

## Read Mode

(1) Apply +12.5 V to RST (pin 16), +5 V to $\mathrm{V}_{\mathrm{CC}}$, and +5.0 V to $\mathrm{V}_{\mathrm{PP}}$. This causes the UVEPROMs to enter read mode.
(2) Specify the desired ROM byte address from the address input pins $A_{0}$ to $A_{13}$.
(3) Data will be output to the data bus $\left(D_{0}-D_{7}\right)$ by clearing $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ to " 0 ".

## Development Tools

For software development and assembly into object code, a relocatable assembler (RA77C25) is available. This software is available to run on MS-DOS ${ }^{\circledR}, C P / M^{\circledR}{ }^{\circledR}, V A X^{\top M} / V M X^{\top M}$, and VAX/UNIX ${ }^{\top M}$ systems. For debugging, a hardware emulator (EVAKIT-77C25) provides in-circuit, real-time emulation of the SPI+. Some of the features of the EVAKIT77 C 25 include: break/step emulation, symbolic debugging, and on-line assembly/disassembly of code. The EVAKIT-77C25 connects via a probe to your target system for test and demonstration of your final system design. The EVAKIT also connects to your host development system via an RS232 port. Using Kermit or NEC's EVA communications program, code can be down-loaded or up-loaded between development system and EVAKIT. By connecting to a PROM programmer, the EVAKIT is also used to prepare $\mu$ PD77P25 UVEPROMs which are intended for prototyping and small volume applications. A program adaptor, PA-77P25, is provided for use with the data I/O programmer. Code submittal for the mask ROM $\mu$ PD77C25 is accomplished by preparing a 27C256A or $\mu$ PD77P25 PROM using the same programming device.

## System Configuration

Figures $15,16,17$, and 18 show typical system applications for the 77C25/77P25.

Figure 15. Spectrum Analysis System


MS-DOS is a registered trademark of Microsoft Corporation. CP/M is a registered trademark of Digital Research, Incorporated. VAX and VMX are trademarks of Digital Equipment Corporation. UNIX is a trademark of AT\&T Bell Laboratories.

Figure 16. Analog-to-Analog Digital Processing System Using a Single SPI+


Figure 17. Signal Processing System Using Cascaded SPIts and Serial Communication


FIgure 18. Signal Processing System Using SPIts as a Complex Computer Peripheral


## $\mu$ PD77220 24-Bit, Fixed-Point Digital Signal Processor

## Description

The $\mu$ PD77220 is a Digital Signal Processor (DSP) developed for digital signal processing requiring high accuracy. This unit processes 24-bit fixed-point data at the rate of $122 \mathrm{~ns} /$ instruction.

The internal circuit consists of a multiplier ( $24 \times 24$ bits), instruction ROM ( 2 K words $\times 32$ bits), data ROM (1K word $\times 24$ bits), and two independent data RAMs ( 256 words $\times 24$ bits each).

The $\mu$ PD77220 has two operation modes: master and slave. These modes can be set using external pins. In master mode, an external 8K-word memory can be added, and 4 K words in the memory can be used as an instruction area. In slave mode, the $\mu$ PD77220 operates as an I/O processor for the host CPU. An external 8 K -byte data memory can be added.

## Features

- Processes 24-bit fixed-point data
- 24-bit fixed-point multiplication circuit

24 bits $\times 24$ bits $\rightarrow 47$ bits

- 47-bit ALU with eight working registers
- 47-bit barrel shifter
$\square$ High-speed operation and efficient data transfer
- Instruction cycle 122 ns
- Three-stage pipeline processing
- Dedicated data buses in the internal RAM, multiplication circuit, and ALU
- Architecture suitable for digital signal processing
- Two built-in independent data RAMs and data RAM pointers
- Each data RAM pointer consists of a base pointer and index register: the base pointer performs a ring count operation in any range
- Data ROM pointer steps forward in two-step increments ( 2 N ) in addition to normal autoincrement/autodecrement addressing
- Flexible external interfaces
- Two modes of operation: master or slave
- In master mode, 4K word by 32-bit instruction area
- High-speed access to external memory Master mode: 4 K words by 24 bits Slave mode: 4K words by 8 bits
$\square$ CMOS process
$\square 5 \mathrm{~V}$ single power supply
- 68-pin grid array and PLCC packages

Ordering Information

| Part Number | Package |
| :--- | :--- |
| $\mu$ PD77220R | 68 -pin ceramic PGA |
| $\mu$ PD77220L | 68 -pin PLCC |

Pin Configuration

## 68-Pin PLCC



## Pin Configuration (cont)

68-Pin Ceramic PGA


## $\mu$ PD77220 and $\mu$ PD77230A Comparison

The $\mu$ PD77220 is a 24 -bit fixed-point signal processor; the $\mu$ PD77230 is a 32-bit floating-point signal processor. The two processors are generally compatible on an object level. However, the following $\mu$ PD77230A instructions are not available on the $\mu$ PD77220.

- ADDF, SUBF, NORM, CVT (OP field)
- TRNORM, RDNORM, FLTFIX, FIXMA (CNT field)
- SPIE, IESP (CNT field)
- WRBEL8, WRBL8E (CNT field)
- JEV0, JEV1 (C field)
- TRE (DST field)

Also, the CMP instruction on the $\mu$ PD77220 treats data as 47-bit fixed-point data at the time of comparison (as opposed to 55 -bit floating-point data on the $\mu$ PD77230A).
Internal memory differences between the two processors are shown in Table 1. Table 2 describes the differences in the data lengths between the $\mu$ PD77220 and the $\mu$ PD77230A.

Table 1. Internal Memory Differences between MPD77220 and $\mu$ PD77230A

| Memory Type | $\mu$ PD77220 | $\mu$ PD77230A |
| :--- | :--- | :--- |
| Instruction ROM | 2 K words $\times 32$ bits | 2 K words $\times 32$ bits |
| Data ROM | 1 K words $\times 24$ bits | 1 K words $\times 32$ bits |
| RAM 0 | $256 \times 24$ bits | $512 \times 32$ bits |
| RAM 1 | $256 \times 24$ bits | $512 \times 32$ bits |

Table 2. Data Length Differences between $\mu$ PD77220 and $\mu$ PD77230A

| Item | $\mu$ PD77220 | $\mu$ PD77230A |
| :---: | :---: | :---: |
| MAIN BUS | 24 bits | 32 bits |
| P, Q | 47. bits | 55 bits |
| PSW0, PSW1 | 4 bits (OVFE not present) | 5 bits |
| RAM0, RAM1 | 24 bits | 32 bits |
| \|XO, IX1 | 9 bits | $\leftarrow$ |
| RP | 10 bits | $\leftarrow$ |
| M | 47 bits | 55 bits |
| DRS | 32 bits | $\leftarrow$ |
| SI, SO | 32 bits | $\leftarrow$ |
| LC | 10 bits | $\leftarrow$ |
| TR | 24 bits | 32 bits |
| PU BUS | 47 bits | 55 bits |
| WR0-WR7 | 47 bits | 55 bits |
| SVR | 7 bits | $\leftarrow$ |
| BPO, BP1 | 9 bits | $\leftarrow$ |
| ROM | 24 bits | 32 bits |
| K, L | 24 bits | 32 bits |
| DR | 32 bits | $\leftarrow$ |
| AR | 13 bits | $\leftarrow$ |
| STK | 13 bits | - |
| SR | 20 bits | $\leftarrow$ |

Master Mode Block Diagram


## Slave Mode Block Diagram



## Master Mode Operation



## Slave Mode Operation



## Pin Functions

| Symbol | PGA <br> Pin Location | PLCC <br> Pin Number | I/O | Function |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |  |
| $V_{D D}$ | B6 | 36 | - | +5 V power supply <br> Be sure to connect these three pins |
|  | K4 | 66 | - |  |
|  | K8 | 6 | - |  |
| GND | B4 | 40 | - | Ground terminals <br> Be sure to ground these three pins |
|  | B8 | 32 | - |  |
|  | K6 | 2 | - |  |
| Setting Modes |  |  |  |  |
| $\bar{M} / \mathrm{S}$ | E2 | 51 | I | Operation mode; mode cannot be changed during operation <br> 0 : Master mode <br> 1: Slave mode |
| Clocks |  |  |  |  |
| X1 | L10 | 9 | 1 | Input pins for crystal oscillator connection <br> If an external clock is used, connect it to the X1 pin and leave X2 open |
| X2 | K9 | 8 | - |  |
| CLKOUT | L9 | 7 | 0 | ${ }_{\mu}$ PD77220 internal system clock output. The output signal frequency is half the frequency of the crystal oscillator connected to the X 1 or X 2 pin |

Pin Functions (cont)

| Symbol | PGA <br> Pin Location | PLCC <br> Pin Number | I/O | Function |
| :---: | :---: | :---: | :---: | :---: |
| Reset and Interrupt |  |  |  |  |
| RESET | L7 | 3 | I | Internal system reset signal input (low-level active) <br> - Requires latitude of more than three system clock (CLKOUT) cycles |
| तला | F2 | 53 | 1 | Non-maskable interrupt input (low-level active) <br> - Requires latitude of more than three system clock (CLKOUT) cycles <br> - Fall edge detection <br> - The interrupt address is 10 H |
| INT | F1 | 52 | I | Maskable Interrupt input (low-level active) <br> - Requires latitude of more than three system clock (CLKOUT) cycles <br> - Fall edge detection <br> - The interrupt address is 100 H |
| Serial Interfaces |  |  |  |  |
| SOCK | L3 | 63 | I/O | Serial output data clock I/O <br> - Serial data is output synchronously when the clock to be input or output at this pin rises <br> - Whether the external clock is to be input or the internal clock to be output depends on the status register |
| SORQ | K2 | 62 | 0 | Serial output request (high-level active) <br> - When output data is In the SO register, set to 1 When output is terminated, set to 0 |
| SOEN | K5 | 68 | I | Serial output enable (low-level active) <br> - Enables serial data output from the SO pin |
| So | L4 | 65 | 0 (3 state) | Serial data output <br> - Serial data output is synchronized with the leading edge of the SOCK signal |
| SICK | K3 | 64 | I/O | Serial input data clock I/O <br> - Serial data is latched internally at the trailing edge of the clock input to or output from this terminal <br> - The status register determines whether to input the external clock or to output the internal clock |
| STEN | L6 | 1 | 1 | Serial input enable (low-level active) - Enables serial data input from the SI pin |
| SI | L5 | 67 | I | Serial data input <br> - Inputs serial data synchronously when SICK falls |

Note: The system clock is an internal clock generated by CLK GEN on the basis of the clock (master clock hereafter) input in X1. Its frequency is half of that of the master clock.
External Memory Interfaces (Master Mode Only)

| WR | K7 | 4 | 0 | Write output (low-level active) <br> - Write control output for external memory. If 0 is set, the output address is valid and data is output to data bus (DO to D31) |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RD }}$ | L8 | 5 | 0 | Read output (low-level active) <br> - Read output control for the external memory. If 0 is set, the output address is valid and data is output to data bus (D0 to D31) |
| AX | A5 | 37 | 0 | Highest-order memory address output <br> - If the external instruction memory is accessed (highest-order bit PC12 of the internal program counter is 1 ), 0 is output <br> - If the external data memory is accessed, the value of the highest-order bit AR12 of the internal address register is output <br> 0 : High-speed access area <br> 1: Low-speed access area |


| Pin Functions (cont) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | PGA <br> Pin Location | PLCC <br> Pin Number | I/O | Function |
| External Memory Interfaces (Master Mode Only) (cont) |  |  |  |  |
| A0-A11 | See PGA pin configuration diagram | See PLCC pin configuration diagram | $0$ <br> (3 state) | Memory address output <br> - Address output when the external memory is accessed <br> - If the external instruction memory is accessed, the value of low-order 12 bits of the internal program counter is output <br> - If the external data memory is accessed, the value of low-order 12 bits of the address register is output |
| D0-D31 | See PGA pin configuration diagram | See PLCC pin configuration diagram | 1/0 <br> (3 <br> state) | 32-bit data bus for the external memory |
| Host CPU Interfaces (Slave Mode On/y) |  |  |  |  |
| CS | H10 | 15 | I | Chip select input (low-level active) <br> - If 0 is set, read/write from host CPU through 16-bit data bus (/OO to I/O15) is enabled |
| $\overline{\text { HWR }}$ | G11 | 16 | I | Host CPU write input (low-level active) <br> - If 0 is set, 16 -bit data bus (/OO to I/O15) is ready for input (also $\mathrm{CS}=0$ ) |
| HRD | G10 | 17 | I | Host CPU read input (low-level active) <br> - If 0 is set, 16 -bit data bus (/OO to I/O15) is ready for output (for $\overline{C S}=0$ ) |
| 1/00 to 1/015 | See PGA pin configuration diagram | See PLCC pin configuration diagram | 1/0 (3 state) | 16-bit data buses for host CPU <br> - Bidirectional buses that input and output data according to control signals CS, HWR, and HRD from the host CPU <br> - 16-bit or 32-bit I/O data transfer format can be set in the internal status register |
| RQM | H11 | 14 | 0 | Host request input <br> - Signal that indicates a read or write request to host CPU |
| External Data Memory Interfaces (Slave Mode Only) |  |  |  |  |
| $\overline{\text { WR }}$ | K7 | 4 | 0 | Write data output (low-level active) <br> - Write control output for the external memory. If set to 0 , the output address is valid and data is output to data buses (DO to D7) |
| $\overline{\mathrm{RD}}$ | L8 | 5 | 0 | Read data output (low-level active) <br> - Read control output for the external memory. If set to 0 , the output address is valid and data is input through data buses (D0 to D7) |
| AX | A5 | 37 | 0 | Highest-order memory address output <br> - If the external memory is accessed, the value of the highest-order bit <br> AR12 of the internal address register is output <br> 0 : High-speed access area <br> 1: Low-speed access area |
| A0-A11 | See PGA pin configuration diagram | See PLCC pin configuration diagram | 0 | Memory address output <br> - Address output when the external memory is accessed. The value of the low-order 12 bits of the internal address resister is output from this address |
| D0-D7 | See PGA pin configuration diagram | See PLCC pin configuration diagram | 1/0 (3 state) | 8-bit data bus for external memory <br> - 1-byte, 2-byte, 3-byte, or 4-byte I/O data transfer format can be set in the internal status register |

Pin Functions (cont)

| Symbol | PGA <br> PIn Location | PLCC <br> Pin Number | I/O | Function |
| :--- | :--- | :--- | :--- | :--- |
| GeneraL-Purpose I/O Ports (Slave Wode On/y) |  |  |  |  |
| P0, P1 | J10, J11 | 13,12 | I | General-purpose input port <br> - The status of these general-purpose input ports can be determined by <br> an instruction |
| P2, P3 | K10, Ki1 | 11,10 | 0 | General-purpose output port <br> - Data to be output from these general-purpose output pins can be set <br> using an instruction; the data is stored unless the set value is changed |

## Internal Functions

| Mnemonic | Multiplier | Description |
| :---: | :---: | :---: |
| Multiplier Peripheral Circuits |  |  |
| MPY | Multiplier | 24-bit fixed-point data multiplier |
|  |  | 24 bits $\times 24$ bits $\rightarrow 47$ bits |
| K | K Register | MPY input data storage register (24 bits) |
| L | L Register | MPY Input data storage register (24 bits) |
| M | M Register | MPY multiplication result storage register (47 bits) |
| ALU Peripheral Circuits |  |  |
| ALU | Arithmetic Logic Unit | 47-bit data logical operation circuit |
| P | $P$ Register | ALU input data storage register (47 bits) |
| Q | Q Register | ALU input data storage register (47 bits) |
| EXCHANGE | Data Exchanger | Selects $P$ or $Q$ from which the fixed-point data is to be input to the barrel shifter |
| BSHIFT | Barrel Shifter | Barrel shifter for fixed-point data in the P or Q register |
| SVR | Shift Value Register | Shift value set register |
| WRIC | Working Register Interface Circult | Specifies the format of data transfer between the working register and PU bus |
| WRO-WR7 | Working Register (0-7) | ALU operation result storage register (47 bits) |
| PSWO | Program Status Word 0 | ALU operation result status register |
| PSW1 | Program Status Word 1 | ALU operation result status register |
| Data Memory Peripheral Circuits |  |  |
| ROM | Data ROM | Fixed-data storage ROM (1 kW $\times 24$ bits) |
| RP | ROM Pointer | Register specifying ROM address (10 bits) |
| RAMO | Data RAMO | Data storage RAMO (256 W $\times 24$ bits) |
| BPO | Base Pointer 0 | Register specifying RAMO base address (9 bits) |
| $1 \times 0$ | Index Register 0 | Register specitying RAMO index address (9 blts) |
| RAM1 | Data RAM1 | Data storage RAM1 (256 W $\times 24$ bits) |
| BP1 | Base Pointer 1 | Register specifying RAM1 base address (9 bits) |
| 1 X 1 | Index Register 1 | Register specifying RAM1 index address (9 bits) |
| Instruction ROM Peripheral Circuits |  |  |
| INSTRUCTION ROM | Instruction ROM | Instruction storage ROM ( $2 \mathrm{~kW} \times 32$ bits) |
| PC | Program Counter | Register specifying instruction ROM address (13 bits) |
| STK | Stack | 8 -level 13-bit stack |

Internal Functions (cont)

| Mnemonic | Multiplier | Description |
| :---: | :---: | :---: |
| Instruction ROM Peripheral Circuits (cont) |  |  |
| SP | Stack Pointer | Pointer Indicating stack address |
| DECODER | Instruction Decoder | Instruction decoding circuit |
| Parallellinterface Buses |  |  |
| DP | Data Port | Master mode: <br> - 32-bit parallel data bus for the external memory |
|  |  | Slave mode: <br> - 8-bit paraliel data bus for the external data memory <br> - 16-bit parallel data bus for host CPU <br> - Read/write control signal for host CPU <br> - General-purpose I/O port |
| AP | Address Port | Master mode: <br> - Address bus for the external memory |
|  |  | Slave mode: <br> - Address bus for the external data memory |
| $\overline{\text { DR }}$ | Data Register | Master mode: <br> - Register for interface between mode DP and internal data bus (main bus) (32 bits) |
|  |  | Slave mode: <br> - Register for interface between mode DP (8-bit parallel data bus for the external data memory) and main bus (32 bits) |
| DRS | Data Register for Slave | Slave mode: <br> - Register for interface between mode DP (16-bit parallel data bus for host CPU) and main bus (32 bits) |
| AR | Address Register | Register specifies external data memory address (13 bits) |
| HOST RW CNT | Host CPU Read/Write Control Circuit | Slave Host CPU interface control mode circuit |
| RW CNT | Read/Write Control Circuit | External memory read/write control circuit |
| Serial Input/Output Interfaces |  |  |
| SO | Serial Output Data Register | Serial output data storage register (32 bits) |
| OSFT | Output Shift Register | Shift register - outputs SO data serially |
| SOCNT | Serial Output Control Circuit | Serial output control circuit |
| SI | Serial Input Data Register | Serial input data storage register (32 bits) |
| ISFT | Input Shift Register | Shift register - inputs serial data |
| SICNT | Serial Input Control Circuit | Serial input control circuit |
| Control Circuits |  |  |
| CLK GEN | Clock Generator | Circuit for generating internal system clock and serial I/O clock |
| INT CNT | Interrupt Controller | Internal interrupt control circuit |
| TR | Temporary Register | General-purpose register (24 bits) |
| LC | Loop Counter | Register which sets program loop count (10 bits) |
| SR | Status Register | Register which specifies or indicates operation mode (20 bits) |

Absolute Maximum Ratings
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| Operating temperature, $\mathrm{T}_{\mathrm{OPT}}$ | -10 to $+70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -65 to $+150^{\circ} \mathrm{C}$ |
| Output voltage, $\mathrm{V}_{\mathrm{O}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +6.5 V |

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Max | Unit | Condltions |
| :--- | :--- | :---: | :---: | :--- |
| Input capacitance | $\mathrm{C}_{\mathbb{N}}$ | 10 | pF | $\mathrm{f}_{\mathrm{c}}=1 \mathrm{MHz}$ |
| Output capacitance | $\mathrm{C}_{\text {OUT }}$ | 20 | pF |  |

Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :--- | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.75 | 5.0 | 5.25 | V |
| Low-level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 |  | 0.8 | V |
| High-level input voltage | $\mathrm{V}_{\mathrm{HH}}$ | 2.2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Low-level X1 input voltage | $\mathrm{V}_{\mathrm{ILX}}$ | -0.3 | 0.5 | V |  |
| High-level X1 input voltage | $\mathrm{V}_{\mathrm{IHX}}$ | 3.9 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{OPT}}$ | -10 | +25 | +70 | ${ }^{\circ} \mathrm{C}$ |

## DC Characteristics

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; V_{D D}=5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| Low-level input current | $\mathrm{I}_{1 / 2}$ |  |  | -400 | $\mu \mathrm{A}$ | $\overline{\text { RESET, }}$ SICK, SOCK VIN $=0 \mathrm{~V}$ |
| High-level input current | ${ }_{\text {IH }}$ |  |  | 400 | $\mu \mathrm{A}$ | $\bar{M} / \mathrm{S} \mathrm{V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{DD}}$ |
| Low-level input leak current | LIL |  |  | -10 | $\mu \mathrm{A}$ | Except RESET, SICK, SOCK, $\mathrm{V}_{1 /}=0 \mathrm{~V}$ |
| High-level input leak current | $\mathrm{ILIH}^{\text {L }}$ |  |  | 10 | $\mu \mathrm{A}$ | Except $\bar{M} / \mathrm{S}, \mathrm{V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{DD}}$ |
| Low-level output leak current | LoL |  |  | -10 | $\mu \mathrm{A}$ | $V_{\text {OUT }}=0 \mathrm{~V}$ |
| High-level output leak current | L LOH |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {OUT }}=V_{\text {DD }}$ |
| X1 input current | ${ }_{1 \times 1}$ |  |  | 400 | $\mu \mathrm{A}$ | X1 pin, external clock input |
| Power supply current | ID |  | 140 | 200 | mA | ${ }^{\mathrm{CrMx}} \times 16.384 \mathrm{MHz}$ |

## Crystal Oscillator Connection Conditions

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; V_{D D}=5 \mathrm{~V} \pm 5 \%$

| Parameter | Mnemonlc | Min | Typ | Max | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency | fCYX | 1.0 | 16.384 | 16.667 | MHz | See figure 1. |
| C1, C2 capacity |  | 15 |  | pF |  |  |

Timing Requirements

| Parameter | Mnemonic | Min | Typ | Max | Unit | Condlitons |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 cycle time | ${ }_{\text {t }}^{\text {CYX }}$ | 60 | 61 | 1000 | ns | See figure 2. See figure 3 ; switching characteristics timing measurement voltage $=$ 1.0 and 3.0 V |
| X1 high pulse width | ${ }_{\text {txXH }}$ | 25 |  |  | ns |  |
| X1 low pulse width | $t_{\text {xXL }}$ | 25 |  |  | ns |  |
| X1 rise time | ${ }^{\text {tXR }}$ |  |  | 5 | ns |  |
| X1 fall time | ${ }^{4} \times$ |  |  | 5 | ns |  |
| SICK, SOCK cycle time | ${ }^{\text {t }}$ CYS | 240 | 244 |  | ns |  |
| SICK, SOCK high pulse width | ${ }_{\text {tSSH }}$ | 100 |  |  | ns |  |
| SICK, SOCK low pulse width | $t_{\text {SSL }}$ | 100 |  |  | ns |  |
| SICK, SOCK rise time | $\mathrm{t}_{\mathrm{SR}}$ |  |  | 20 | ns |  |
| SICK, SOCK fall time | ${ }^{\text {tSF }}$ |  |  | 20 | ns |  |

## Switching Characteristics

| Item | Mnemonic | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X} 1 \uparrow \rightarrow \overline{\mathrm{RD}}$ delay time | toxc |  | 50 | ns |
| X1 $\uparrow \rightarrow$ CLKOUT hold time | $\mathrm{t}_{\mathrm{HXC}}$ | 0 |  | ns |
| SCK cycle time | $\mathrm{t}_{\mathrm{c}} \mathrm{rs}$ | ${ }^{8 t} \mathrm{cyx}$ |  | ns |
| SCK high pulse width | ${ }^{\text {tSSH }}$ | 4tcyx-65 |  | ns |
| SCK low pulse width | ${ }^{\text {tSSL}}$ | 4tcyx-65 |  | ns |
| SCK rise time | ${ }_{\text {tSR }}$ |  | 20 | ns |
| SCK fall time | ${ }_{\text {tSF }}$ |  | 20 | ns |
| X1 $\uparrow \rightarrow$ SCK $\uparrow$ delay time | $\mathrm{t}_{\text {DXS }}$ | 10 | 120 | ns |

Figure 1. Oscillation Circuit Diagram


Figure 2. External Clock Connection Diagram


Figure 3. Switching Characteristics
Input Wave Form

Timing Waveforms

## Clock Input/Output



## External Memory Access Timing

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| Item | Mnemonic | Min | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data set time (for address) | ${ }^{\text {t }}$ SADI |  | ${ }^{24} \mathrm{Cryx}^{-85}$ | ns | When an instruction is read |
| Data set time (for $\overline{\mathrm{RD}} \downarrow$ ) | ${ }^{\text {t }}$ SRDI |  | ${ }_{\text {cryx }}$-25 | ns |  |
| Data hold time (for $\overline{\mathrm{RD}} 1$ ) | $t_{\text {HRDI }}$ | 0 |  | ns |  |
| Data set time (for address) | $t_{\text {SADI }}$ |  | ${ }^{41} \mathrm{cryx}^{-135}$ | ns | Applied to high-speed access area |
|  | $t_{\text {SAD2 }}$ |  | $8_{\text {8 }}^{\text {CYX }}$-135 | ns | Applied to low-speed access area |
| Data set time (for $\overline{\mathrm{DR}} \downarrow$ ) | $t_{\text {SRD1 }}$ |  | $3 \mathrm{Ccyx}^{-75}$ | ns | Applied to high-speed access area |
|  | ${ }^{\text {t }}$ SRD2 |  | ${ }^{7} \mathrm{CHYX}^{-75}$ | ns | Applied to low-speed access area |
| Data hold time (for $\overline{\mathrm{RD}} \uparrow$ ) | $\mathrm{t}_{\text {HRD }}$ | 0 |  | ns |  |

## Switching Characteristics

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| Item | Mnemonic | Min | Max | Unit | Condilions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X} 1 \uparrow \rightarrow \overline{\mathrm{RD}}$ delay time | tDXRD |  | 55 | ns |  |
| $\mathrm{X} 1 \uparrow \rightarrow \overline{\text { WR }}$ delay time | $t_{\text {DXWR }}$ |  | 55 | ns |  |
| Address set time (for $\overline{\mathrm{RD}} \downarrow$ ) | ${ }^{\text {t }}$ SAR | $t_{\text {crex }} 50$ |  | ns |  |
| Address hold time (for $\overline{\mathrm{RD}}$ 1) | $t_{\text {HRA }}$ | 5 |  | ns |  |
| $\overline{\mathrm{RD}}$ low-level width | ${ }^{\text {twR1 }}$ | ${ }^{\text {t }}$ YX- 20 |  | ns | When an instruction is read |
|  | ${ }^{\text {W WR2 }}$ | ${ }^{31} \mathrm{Cryx}^{-30}$ |  | ns | Applied to high-speed access area |
|  | ${ }^{\text {twR3 }}$ | ${ }^{7} \mathrm{tcrax}^{-30}$ |  | ns | Applied to low-speed access area |
| Address set time (For $\overline{\mathrm{WR}} \downarrow$ ) | ${ }^{\text {tsaw }}$ | $\mathrm{t}_{\mathrm{Crx}}{ }^{-45}$ |  | ns |  |
| Address hold time (for WR I) | $t_{\text {HWA }}$ | 5 |  | ns |  |
| WR low-level width | $t_{\text {WW1 }}$ | $3 \mathrm{tcyx}-50$ |  | ns | Applied to high-speed access area |
|  | $t_{\text {ww2 }}$ | $7 \mathrm{tcrax}^{-50}$ |  | ns | Applied to low-speed access area |
| Data set time (for $\overline{\mathrm{WR}} \hat{i}$ ) | $\mathrm{t}_{\text {SDW }}$ | 3 ccrx -100 |  | ns | Applied to high-speed access area |
|  | ${ }^{\text {tsDW2 }}$ | $7{ }_{\text {c }}^{\text {crx }}$ - 100 |  | ns | Applied to low-speed access area |
| $\overline{\mathrm{WR}} \downarrow \rightarrow$ data delay time | $t_{\text {t W D }}$ | 0 |  | ns |  |
| Data float time (for WR $\dagger$ ) | $t_{\text {FWD }}$ | 10 | 50 | ns |  |
| $\overline{\text { RD, WR recovery time }}$ | $t_{\text {RV }}$ | ${ }^{\text {c }} \mathrm{Crx}^{-30}$ |  | ns | At time of continuous operation |

$\mu$ PD77220

## Timing Waveforms (cont)

Instruction Read Operation (Master Mode Only)


## Timing Waveforms (cont)

## Data Read Operation



Timing Waveforms (cont)

## Data Write Operation



## Data Read/Write Operation



Host Interface Timing (Slave Mode)

| Item | Mnemonic | Min | Unit |
| :---: | :---: | :---: | :---: |
| CS set time (for $\overline{\text { HRD }} \downarrow$ ) | $\mathrm{t}_{\text {SCR }}$ | 0 | ns |
| $\overline{\mathrm{CS}}$ hold time (for $\overline{\mathrm{HRD}}$ I) | $\mathrm{t}_{\text {HRC }}$ | 0 | ns |
| HRD low-level width | ${ }^{\text {t }}$ WHRD | 150 | ns |
| CS set time (for HWR $\downarrow$ ) | ${ }^{\text {tsCW }}$ | 0 | ns |
| CS hold time (for AWR 1 ) | $t_{\text {HWC }}$ | 0 | ns |
| HWR low-level width | $\mathbf{t}_{\text {WHWR }}$ | 150 | ns |
| Data set time (for HWR $\downarrow$ ) | ${ }^{\text {t }}$ SIHW | 100 | ns |
| Data hold time (for $\overline{\text { HRR }}$ T) | $\mathrm{t}_{\text {HHWI }}$ | 0 | ns |
| FRD, HWR recovery time | $\mathrm{t}_{\mathrm{HFN}}$ | 100 | ns |
| HRD, AWR hold time (for RQM 1) | ${ }^{\text {thrH }}$ | ${ }^{\text {cterx }}$ | ns |
| P0, P1 set time (for X1 1) | $\mathrm{t}_{\text {SPX }}$ | ${ }^{\text {cher }}$ | ns |
| P0, P1 hold time (for X1 1) | $\mathrm{t}_{\mathrm{HXP}}$ | ${ }^{\text {torx }}$ | ns |

## Timing Waveforms (cont)

## Host Read Operation

## Host Write Operation



Timing Waveforms (cont)
RQM Port


Interrupt Reset Timing

| Item | Mnemonic | Min | Unit |
| :---: | :---: | :---: | :---: |
| RESET low-level width | $t_{\text {RST }}$ | $\mathrm{Atcyx}^{\text {che }}$ | ns |
| NMI, $\sqrt{\text { NT }}$ hold time (for RESET $\uparrow$ ) | $\mathrm{t}_{\mathrm{HRNI}}$ | ${ }_{60}{ }_{\text {cyx }}$ | ns |
| NMI, INT low-level width | $\mathrm{t}_{\text {INT }}$ | 6tcyx | ns |
| $\overline{\mathrm{NM}}$, INT recovery time | $\mathrm{t}_{\text {RINT }}$ | ${ }_{60} \mathrm{ctyx}$ | ns |

## Timing Waveforms (cont)

Interrupt Reset Timing Chart


## Serial Interface Timing

| Item | Mnemonic | Min | Unit |
| :---: | :---: | :---: | :---: |
| SIEN, SI set time (for SCK $\downarrow$ ) | ${ }_{\text {tssis }}$ | 55 | ns |
| SIEN, SI hold time (for SCK $\downarrow$ ) | $t_{\text {HSSI }}$ | 30 | ns |
| SOEN set time (for SCK $\uparrow$ ) | ${ }^{\text {t SSES }}$ | 50 | ns |
| SOEN hold time (for SCK t) | $t_{\text {HSSE }}$ | 30 | ns |
| SIEN, SOEN recovery time | ${ }^{\text {t }}$ SRV | tcys | ns |

## Switching Characteristics

| Item | Mnemonic | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| SCK $\downarrow \rightarrow$ SORQ $\uparrow$ delay time | t DSSQ | 30 | 150 | ns |
| SOEN $\downarrow \rightarrow$ SO delay time | toseso |  | 60 | ns |
| SOEN $\uparrow \rightarrow$ SO float time | $\mathrm{t}_{\text {FSESO }}$ | 10 | 100 | ns |
| SCK $\uparrow \rightarrow$ SO delay time | $\mathrm{t}_{\text {DSHSO }}$ |  | 60 | ns |
| $\underline{\text { SCK } \downarrow \rightarrow \text { SO hold time }}$ | $\mathrm{t}_{\mathrm{HSHSO}}$ | 0 |  | ns |
| SCK $\downarrow \rightarrow$ SO delay time | ${ }^{\text {t }}$ SSLSO |  | 60 | ns |
| Switching Characteristics |  |  |  |  |
| SCK $\downarrow \rightarrow$ SO float time (at time of SORQ $\downarrow$ ) | $\mathrm{t}_{\text {FSSO }}$ | 10 | 100 | ns |

## Timing Waveforms (cont)

## Serial In



## Timing Waveforms (cont)

## Serial OUT 1 (SOEN Interrupt Control)



## Serial OUT 2 (SOEN Control: SOEN Low AT SCK is Low Level)



## Timing Waveforms (cont)

## Serial OUT 3 (SOEN Control: SOEN Low AT SCK is High Level)



## Data Format

The $\mu$ PD77220 can process fixed-point data. Data is represented by a 2's complement, and the highest-order bit of fixed-point data indicates the sign. See figure 4. Table 3 shows the 24 -bit fixed-point data format. Table 4 shows the 47-bit fixed point data.

Numeric data is processed in fixed-point data format, and the decimal point is positioned between the sign bit and the following bit.

Figure 4. Fixed-Point Data Format


Table 3. 24-Bit Fixed-Point Internal Data Format

| Value | Binary Notation | Hexadecimal Notation | Conversion to Decimal Number |
| :---: | :---: | :---: | :---: |
| Maximum Positive Value | $0111 . . . .1111$ | 7FFFFF ${ }_{\text {H }}$ | $1.0-2^{-23} \Rightarrow 1.0$ |
|  | 0111 ..... 1110 | 7FFFFFF $_{\text {H }}$ | $1.0-2^{-22}$ |
|  | : | : | : |
|  | $0100 . . . .0000$ | ${ }^{400000}{ }_{H}$ | $1.0-2^{-1}=0.5$ |
|  | : | : | : |
| Minimum Positive Value | 0000 ..... 0001 | $000001_{H}$ | $2^{-23} \approx 1.2 \times 10^{-7}$ |
| Zero | 0000 ..... 0000 | $000000_{\mathrm{H}}$ | 0.0 |
| Maximum Negative Value | 1111..... 1111 | FFFFFFF $^{\text {H }}$ | $-\left(2^{-23}\right) \approx-1.2 \times 10^{-7}$ |
|  | : | : | : |
|  | 1100 ..... 0000 | $\mathrm{COOOOO}_{\mathrm{H}}$ | $-\left(2^{-1}\right)=-0.5$ |
|  | : | : | : |
|  | $1000 \ldots . . .0001$ | $800001_{H}$ | $-1.0+2^{-23}$ |
| Minimum Negative Value | 1000..... 0000 | $800000_{\mathrm{H}}$ | -1.0 |

Table 4. 47-Bit Fixed-Point Internal Data Format

| Value | Binary Notation | Hexadecimal Notation | Conversion to Decimal Number |
| :---: | :---: | :---: | :---: |
| Maximum Positive Value | 0111 ..... 1111 | 7FFFFFFFFFFFE ${ }_{\mathrm{H}}$ | $1.0-2^{-46} \approx 1.0$ |
|  | 0111 ..... 1110 | 7FFFFFFFFFFCC ${ }_{\text {H }}$ | 1.0-2-45 |
|  | : | : | : |
|  | 0100 ..... 0000 | ${ }^{400000000000 ~}{ }^{\text {H }}$ | $1.0-2^{-1}=0.5$ |
|  | : | : | : |
| Minimum Positive Value | 0000 ..... 0001 | $000000000002^{H}$ | $2^{-46} \approx 1.4 \times 10^{-14}$ |
| Zero | 0000 ..... 0000 | $000000000000_{\mathrm{H}}$ | 0.0 |
| Maximum Negative Value | 1111 ..... 1111 | FFFFFFFFFFFFE ${ }_{\mathrm{H}}$ | $-\left(2^{-46}\right) \approx-1.4 \times 10^{-14}$ |
|  | : | : | : |
|  | $1100 . . . .0000$ | C00000000000 H | $-\left(2^{-1}\right)=-0.5$ |
|  | : | : |  |
|  | 1000..... 0001 | $800000000002_{\mathrm{H}}$ | $-1.0+2^{-46}$ |
| Minimum Negative Value | $1000 . . . .0000$ | $800000000000_{\mathrm{H}}$ | -1.0 |

Conversion of data ( 47 bits) into hexadecimal format ranges from the highest-order bit (sign bit) to the lowest-order bit sequentially.

## Instructions

All $\mu$ PD77220 instructions consist of a 32 -bit word. The instructions fall into three categories:

- Operation instructions
- Branch instructions
- Load instructions


## Operation Instructions

An operation (OP) instruction is an ALU operation instruction where 22 different operations may be specified in the upper five bits. Figure 5 shows the bit format.
Pointer modifications may be specified in the CNT field. Transfers may also be specified within the SRC and DST fields of an OP instruction. When all fields are specified in an OP instruction, several different tasks are performed simultaneously.
OP Field. The 5 -bit OP field specifies the operation type in the ALU. Table 5 lists the 22 types of operations it may contain.

CNT (Control) Field. The CNT field is 12 bits long and specifies a pointer, flag operation, register switch-over, data transfer format, and loop counter decrement.
The control field bit configuration is shown in figure 6. The field has 22 types of subfields. Table 6 describes the subfields.

Figure 5. Operation Instruction Format

| 31 | CNT | 0 |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| OP | $P$ | $Q$ | SRC | DST |
| 1 |  | 0 |  |  |

Table 5. OP Field Specifications

| Mnemonic | OP Fleld <br> (31-27) | Operation |
| :--- | :--- | :--- |
| NOP | 00000 | No operation |
| INC | 00001 | Increment |
| DEC | 00010 | Decrement |
| ABS | 00011 | Absolute |
| NOT | 00100 | Not |
| NEG | 00101 | Negate |
| SHLC | 00110 | Shift left with carry for double <br> precision |
| SHRC | 00111 | Shift right with carry for <br> double precision |
| ROL | 01000 | Rotate left |
| ROR | 01001 | Rotate right |
| SHLM | 01010 | Shift left multiple (see note) |
| SHRM | 01011 | Shift right multiple (see note) |
| SHRAM | 01100 | Shift right arithmetic multiple <br> see note) |
| CLR | 01101 | Clear |
| ADD | 10000 | Add fixed-point data |
| SUB | 10001 | Subtract fixed-point data |
| ADDC | 10010 | Add fixed-point data with <br> carry |
| SUBC | 10011 | Subtract fixed-point data with <br> carry |
| CMP | 10100 | Compare |
| AND | 10101 | AND |
| OR | 10110 | OR |
| XOR | 10111 | Exclusive OR |

Multiple value is in SVR or specification value of SHV bit.

Table 6. Control Field Specifications

| Group | Field | Function | Effective |
| :---: | :---: | :---: | :---: |
| Interrupt | EM | Enables/disables maskable interrupt | $\rightarrow$ |
|  | BM | Sets and clears maskable interrupt input flag | $\rightarrow$ |
| PSW | FIS | PSW control | */ $\rightarrow$ |
|  | FC | Switches over PSW0, PSW1 | * |
| ROM pointer | RP | Rules ROM pointer count operations | $\rightarrow$ |
|  | RPC | Specifies n value in ROM pointer operation | $\rightarrow$ |
|  | RPS | Specifies low-order nine bits of data ROM address | $\rightarrow$ |
| RAM0/RAM1 pointers | Mo | Specifies base pointer 0 and Index register 0 | $\rightarrow$ |
|  | M1 | Specifies base pointer 1 and index register 1 | $\rightarrow$ |
|  | DPO | Rules count operations of base pointer 0 and index register 0 | $\rightarrow$ |
|  | DP1 | Rules count operations of base pointer 1 and index register 1 | $\rightarrow$ |
|  | BASEO | Specifies counter length of modulo counter base pointer 0 | $\rightarrow$ |
|  | BASE1 | Specifies counter length of modulo counter counter base pointer 1 | $\rightarrow$ |
| Data format conversion | W | Specifies transfer format when working register is specified in the DST field | $\rightarrow$ |
|  | WT | Specifies transfer format when working register is specified in the SRC field | $\rightarrow$ |
| Shift specification | SHV | Specifies amount of shift for 47-bit fixed-point data | * |
| Data memory access | RW | Specifies input/output operation for external memory | * |
|  | EA | Address register increment and decrement | */ $\rightarrow$ |
| General-purpose output port | P2 | Controls signal output of pins with the same name | $\rightarrow$ |
|  | P3 | Controls signal output of pins with the same name | $\rightarrow$ |
| Loop counter | L | Loop counter decrement | * |
| Jump | NAL | Specifies unconditional jump address | * |

Figure 6. CNT Field Bit Configuration


P Field. The 2-bit P field (bits 14, 13) specifies the source of input to the register, which is used as an input to the $A L U$ for operations requiring two operands. The internal data bus, MPY output, RAM0, or RAM1 can be specified. Table 7 shows the field specifications.

Table 7. P Field Specifications

| Mnemonic | Bit 14 | BIt 13 | Input of P Register |
| :--- | :--- | :--- | :--- |
| IB | 0 | 0 | PU bus |
| M4 | 0 | 1 | Multiplier output register (MPY output) |
| RAM0 | 1 | 0 | RAM block 0 |
| RAM1 | 1 | 1 | RAM block 1 |

Q Field. The 3-bit Q field (bits 12-10) specifies the source of input to the Q register, which is the second of two ALU input registers.
One of the working registers, WRO to WR7, must be specified in the $Q$ field. The result of the operation is placed in the working register specified in the $Q$ field. Table 8 provides the Q field specifications.

Table 8. Q Field Specifications

| Mnemonic | Blt 12 | Blt 11 | Blt 10 | Register |
| :--- | :--- | :--- | :--- | :--- | :--- |
| WR0 | $\mathbf{0}$ | 0 | 0 | Working register 0 |
| WR1 | 0 | 0 | 1 | Working register 1 |
| WR2 | 0 | 1 | 0 | Working register 2 |
| WR3 | 0 | 1 | 1 | Working register 3 |
| WR4 | $\mathbf{1}$ | 0 | 0 | Working register 4 |
| WR5 | $\mathbf{1}$ | 0 | 1 | Working register 5 |
| WR6 | $\mathbf{1}$ | 1 | 0 | Working register 6 |
| WR7 | $\mathbf{1}$ | 1 | $\mathbf{1}$ | Working register 7 |

SRC (Source) Field. The 5-bit SRC field (bits 9-5) holds the source register for a transfer instruction. Table 9 lists the 32 types of registers that may be specified in this field.

## Table 9. SRC Field Specifications

| Mnemonic | SRC Field (9-5) | Selected Source Register |
| :--- | :--- | :--- |
| NON | 00000 | Non-selection |
| RP | 00001 | ROM pointer |
| PSW0 | 00010 | Program status word 0 |
| PSW1 | 00011 | Program status word 1 |
| SVR | 00100 | SVR (shift value register) |
| SR | 00101 | Status register |
| LC | 00110 | Loop counter |
| STK | 00111 | Stack |
| M | 01000 | M register |
| ML | 01001 | Low 24 bits of M register |
| ROM | 01010 | Data ROM |
| TR | 01011 | Temporary register |
| AR | 01100 | Address register |
| SI | 01101 | Serial input register |
| DR | 01110 | Data register |
| DRS | 01111 | Data register for slave |
| WRO | 10000 | Working register 0 |
| WR1 | 10001 | Working register 1 |
| WR2 | 10010 | Working register 2 |
| WR3 | 10011 | Working register 3 |
| WR4 | 10100 | Working register 4 |
| WR5 | 10101 | Working resister 5 |
| WR6 | 10110 | Working register 6 |
| WR7 | 10111 | Working register 7 |
| RAM0 | 11000 | RAM 0 |
| RAM1 | 11001 | RAM 1 |
| BPO | 11010 | Base pointer 0 |
| IX1 | 11011 | Base pointer 1 |
| Index register 0 |  |  |

DST (Destination) Field. The DST field (bits 4-0) is 5 bits long and specifies the destination register for a transfer instruction. Table 10 lists the 31 destinations that may be specified in the DST field.

Table 10. DST Field Specifications

| Mnemonic | DST Fleld (4-0) | Selected Destination Register |
| :--- | :--- | :--- |
| NON | 00000 | Non-selection |
| RP | 00001 | ROM pointer |
| PSW0 | 00010 | Program status word 0 |
| PSW1 | 00011 | Program status word 1 |
| SVR | 00100 | SVR (shift value register) |
| SR | 00101 | Status register |
| LC | 00110 | Loop counter |
| STK | 00111 | Stack |
| LKRO | 01000 | L register (RAM 0 to K register) |
| KLR1 | 01001 | K register (RAM 1 to L register) |
| TR | 01011 | Temporary register |
| AR | 01100 | Address register |
| SO | 01101 | Serial output register |
| DR | 01110 | Data register |
| DRS | 01111 | Data register for slave |
| WR0 | 10000 | Working register 0 |
| WR1 | 10001 | Working register 1 |
| WR2 | 10010 | Working register 2 |
| WR3 | 10011 | Working register 3 |
| WR4 | 10100 | Working register 4 |
| WR5 | 10101 | Working resister 5 |
| WR6 | 10110 | Working register 6 |
| WR7 | 10111 | Working register 7 |
| RAM0 | 11000 | RAM 0 |
| RAM1 | 11001 | RAM 1 |
| BP0 | 11010 | Base pointer 0 |
| BP1 | 11011 | Base pointer 1 |
| IX0 | 11100 | Index register 0 |
| IX1 | 11101 | Index register 1 |
| K register |  |  |
|  | 11110 | 11111 |

## Branch Instructions

Branch instructions specify a conditional jump, an unconditional jump, subroutine call, or return. The format of the branch instruction, consisting of five fields, is shown in figure 7.

Note that the SRC and DST fields may be included as part of the branch instruction. This data transfer will take place regardless of any condition upon which a jump may be dependent.

Figure 6. CNT Field Bit Configuration


P Field. The 2-bit P field (bits 14, 13) specifies the source of input to the register, which is used as an input to the ALU for operations requiring two operands. The internal data bus, MPY output, RAM0, or RAM1 can be specified. Table 7 shows the field specifications.

Table 7. P Field Specifications

| Mnemonic | Bit 14 | Bit 13 | Input of P Register |
| :--- | :--- | :--- | :--- |
| IB | 0 | 0 | PU bus |
| M4 | 0 | 1 | Multiplier output register (MPY output) |
| RAMO | 1 | 0 | RAM block 0 |
| RAM1 | 1 | 1 | RAM block 1 |

Q Field. The 3-bit Q field (bits 12-10) specifies the source of input to the $Q$ register, which is the second of two ALU input registers.

One of the working registers, WRO to WR7, must be specified in the $Q$ field. The result of the operation is placed in the working register specified in the $Q$ field. Table 8 provides the Q field specifications.

Table 8. Q Field Specifications

| Mnemonic | Bit 12 | Bit 11 | Bit 10 | Reglster |
| :--- | :--- | :--- | :--- | :--- |
| WRO | 0 | 0 | 0 | Working register 0 |
| WR1 | 0 | 0 | 1 | Working register 1 |
| WR2 | 0 | 1 | 0 | Working register 2 |
| WR3 | 0 | 1 | 1 | Working register 3 |
| WR4 | 1 | 0 | 0 | Working register 4 |
| WR5 | 1 | 0 | 1 | Working register 5 |
| WR6 | 1 | 1 | 0 | Working register 6 |
| WR7 | 1 | 1 | 1 | Working register 7 |

SRC (Source) Field. The 5-bit SRC field (bits 9-5) holds the source register for a transfer instruction. Table 9 lists the 32 types of registers that may be specified in this field.

Table 9. SRC Field Specifications

| Mnemonic | SRC Fleld (9-5) | Selected Source Register |
| :--- | :--- | :--- |
| NON | 00000 | Non-selection |
| RP | 00001 | ROM pointer |
| PSW0 | 00010 | Program status word 0 |
| PSW1 | 00011 | Program status word 1 |
| SVR | 00100 | SVR (shift value register) |
| SR | 00101 | Status register |
| LC | 00110 | Loop counter |
| STK | 00111 | Stack |
| M | 01000 | M register |
| ML | 01001 | Low 24 bits of M register |
| ROM | 01010 | Data ROM |
| TR | 01011 | Temporary register |
| AR | 01100 | Address register |
| S! | 01101 | Serial input register |
| DR | 01110 | Data register |
| DRS | 01111 | Data register for slave |
| WRO | 10000 | Working register 0 |
| WR1 | 10001 | Working register 1 |
| WR2 | 10010 | Working register 2 |
| WR3 | 10011 | Working register 3 |
| WR4 | 10100 | Working register 4 |
| WR5 | 10101 | Working resister 5 |
| WR6 | 10110 | Working register 6 |
| WR7 | 10111 | Working register 7 |
| RAM0 | 11000 | RAM 0 |
| RAM1 | 11001 | RAM 1 |
| BP0 | 11010 | Base pointer 0 |
| BP1 | 11011 | Index register 0 |
| IX0 | 11100 | 11101 |

DST (Destination) Field. The DST field (bits 4-0) is 5 bits long and specifies the destination register for a transfer instruction. Table 10 lists the 31 destinations that may be specified in the DST field.

Table 10. DST Field Specifications

| Mnemonic | DST Field (4-0) | Selected Destination Register |
| :--- | :--- | :--- |
| NON | 00000 | Non-selection |
| RP | 00001 | ROM pointer |
| PSW0 | 00010 | Program status word 0 |
| PSW1 | 00011 | Program status word 1 |
| SVR | 00100 | SVR (shift value register) |
| SR | 00101 | Status register |
| LC | 00110 | Loop counter |
| STK | 00111 | Stack |
| LKR0 | 01000 | L register (RAM 0 to K register) |
| KLR1 | 01001 | K register (RAM 1 to L register) |
| TR | 01011 | Temporary register |
| AR | 01100 | Address register |
| SO | 01101 | Serial output register |
| DR | 01110 | Data register |
| DRS | 01111 | Data register for slave |
| WR0 | 10000 | Working register 0 |
| WR1 | 10001 | Working register 1 |
| WR2 | 10010 | Working register 2 |
| WR3 | 10011 | Working register 3 |
| WR4 | 10100 | Working register 4 |
| WR5 | 10101 | Working resister 5 |
| WR6 | 10110 | Working register 6 |
| WR7 | 10111 | Working register 7 |
| RAM0 | 11000 | RAM 0 |
| RAM1 | 11001 | RAM 1 |
| BP0 | 11010 | Base pointer 0 |
| BP1 | 11011 | Base pointer 1 |
| XX0 | 11100 | Index register 0 |
| XX1 | 11101 | Index register 1 |
| K | 11110 | K register |
|  | 11111 |  |

## Branch Instructions

Branch instructions specify a conditional jump, an unconditional jump, subroutine call, or return. The format of the branch instruction, consisting of five fields, is shown in figure 7.
Note that the SRC and DST fields may be included as part of the branch instruction. This data transfer will take place regardless of any condition upon which a jump may be dependent.

Figure 7. Branch Instruction Format


B Field. This field (bits 31-28) indicates a branch instruction. The value of this field is always 1101.
C Field. This 5 -bit field (bits 14-10) indicates the nature of the branch instruction. Table 11 summaries the branch conditions that can be specified.

NA Field. The destination address of the branch is contained in the 13 -bit NA field (bits 27-15). Note that the most significant bit of the NA field is used to determine whether the destination address is in internal or external instruction memory.
SRC Field. The SRC field (bits 9-5) specifies a type of source register for a transfer instruction. There are 32 possible types.

DST Field. The DST field (bits 4-0) indicates the type of destination register to be used for a transfer instruction. There are 31 possible types.

## Load Instructions

The load instruction consists of three fields as shown in figure 8. This instruction loads 24 -bit data specified in the IM field into the register specified in the DST field. The data is input to each register through the main bus.
The value of the LDI field is always 111.
Figure 8. Load Instruction Format

| 31 |  |  | 0 |
| :--- | :---: | :---: | :---: |
| LDI |  | IM | DST |
|  |  | 83ML-5885A |  |

Table 11. Branch Condition Summary

| Mnemonic | C Field (14-10) | Jump with Condition |
| :--- | :--- | :--- |
| JMP | 00000 | Jump with no condition |
| CALL | 00001 | Subroutine call |
| RET | 00010 | Return |
| JNZRP | 00011 | Jump if ROM pointer is not zero |
| JZ0 | 00100 | Jump if zero flag 0 is set |
| JNZ0 | 00101 | Jump if zero flag 0 is reset |
| JZ1 | 00110 | Jump if zero flag 1 is set |
| JNZ1 | 00111 | Jump if zero flag 1 is reset |
| JCO | 01000 | Jump if carry flag 0 is set |
| JNCO | 01001 | Jump if carry flag 0 is reset |
| JC1 | 01010 | Jump if carry flag 1 is set |
| JNC1 | 01011 | Jump if carry flag 1 is reset |
| JSO | 01100 | Jump if sign flag 0 is set |
| JNSO | 01101 | Jump if sign flag 0 is reset |
| JS1 | 01110 | Jump if sign flag 1 is set |
| JNS1 | 01111 | Jump if sign flag 1 is reset |
| JVO | 10000 | Jump if overflow flag 0 is set |
| JNVO | 10001 | Jump if overflow flag 0 is reset |
| JV1 | 10010 | Jump if overflow flag 1 is set |
| JNV1 | 10011 | Jump if overflow flag 1 is reset |
| JNFSI | 10110 | Jump if SI register is not full |
| JNESO | 10111 | Jump if SO register is not empty |
| JIPO* | 11000 | Jump if input port 0 is on |
| JIP1* | 11001 | Jump if input port 1 is on |
| JNZIXO | 11010 | Jump if index register 0 is nonzero |
| JNZIX1 | 11011 | Jump if index register 1 is nonzero |
| JNZBPO | 11100 | Jump if base pointer 0 is nonzero |
| JNZBP1 | 11101 | Jump if base pointer 1 is nonzero |
| JRDY | 11110 | Jump if ready is on |
| JRQM* | 11111 | Jump if request for master is on |
| Vald |  |  |

[^12]
## $\mu$ PD77230/77P230 32-Bit, Floating-Point Advanced Signal Processor

## Description

The $\mu$ PD77230 Advanced Signal Processor (ASP) is the high-end member of a new third-generation family of 32 -bit digital signal processors. This CMOS chip implements 32 -bit full floating-point arithmetic, and is intended for digital signal processing and other applications requiring high speed and high precision.
The $\mu$ PD77230 has on-chip instruction and data ROM. These ROM areas can be mask ROM ( $\mu$ PD77230AR) or EPROM ( $\mu$ PD77P230R). The mask ROM is also available as a standard part with a standard, general-purpose DSP library ( $\mu$ PD77230AR-003).

All instructions execute in one instruction cycle. The $\mu$ PD77230 executes a 32 -bit by 32 -bit floating point multiply with 55 -bit product, sum of products, data move, and multiple data pointer manipulations-all in one 150-ns instruction cycle.

## Features

Fast instruction cycle: 150 ns using $13.3-\mathrm{MHz}$ clockAll instructions execute in one cycle32-x 32-bit floating point arithmeticLarge on-chip memory (32-bit words)- 1K data RAM (two 512-word blocks)
-1 K data coefficient ROM
- 2 K instruction ROM

8 K - $\times 32$-bit external memory; 4 K may be instruction memory$1.5-\mu \mathrm{m}$ CMOS technology32-bit internal bus55-bit ALU busDedicated internal buses for RAM, multiplier, and ALUEight accumulators/working registers ( 55 bits)47-bit bidirectional barrel shifterTwo independent data RAM pointersModulo $2^{n}$ incrementing for circular RAM buffersBase and index addressing of internal RAMData ROM capable of $2^{n}$ incrementingLoop counter for repetitive processingEight-level stack accessible to internal busTwo interrupts: maskable and nonmaskable (NMI)Serial I/O ( 4 MHz )Master/slave mode operationThree-stage instruction pipelineSingle +5 -volt power supplyApproximately 1.2 watts

## Ordering Information

| Part Number | ROM | Package Type |
| :--- | :--- | :--- |
| $\mu$ PD77230AR | Mask R0M | 68-pin ceramic PGA |
| $\mu$ PD77230AR-003 | Mask ROM <br> (Standard library) |  |
| $\mu$ PD77P230R | EPROM |  |

## Applications

General-purpose digital filtering (FIR, IIR, FFT)
High-speed data modems
Adaptive equalization (CCITT)
Echo cancelling
$\square$ High-speed controlsImage processingGraphic transformations
Instrumentation electronics
Numerical processing
Speech processing
$\square$ Sonar/radar signal processing
Waveform generation

## Floating-Point Performance Benchmarks

| Second-order digital filter (biquad) | $0.9 \mu \mathrm{~s}$ |
| :--- | ---: |
| 32-tap finite impulse response filter | $5.25 \mu \mathrm{~s}$ |
| Fast Fourier transform (FFT) |  |
| 32-point complex (radix 2) | 0.15 ms |
| 512-point complex FFT | 4.7 ms |
| 1024-point complex FFT | 11.78 ms |
| 4096 -point complex FFT | 69.51 ms |
| Square root | $6.0 \mu \mathrm{~s}$ |

## Pin Configuration

## 68-Pin Ceramic PGA

|  | K | J | H | G | F | E | D | C | B A |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | - | 0 | 0 | $\bigcirc$ | 0 | 0 | 0 | 0 | 11 |
|  | (0) |  | 0 | 0 | $\bigcirc$ | - | 0 | 0 | (O) 0 | 10 |
|  | 0 |  |  |  |  |  |  |  | 00 | 9 |
|  | 0 |  |  |  |  |  |  |  | $\bigcirc 0$ | 8 |
|  | 0 |  |  |  |  |  |  |  | 00 | 7 |
|  | 0 |  | B | otto | m | View |  |  | $\bigcirc 0$ | 6 |
|  | 0 |  |  |  |  |  |  |  | 00 | 5 |
|  | 0 |  |  |  |  |  |  |  | 00 | 4 |
|  | $\bigcirc$ |  |  |  |  |  |  |  | $\bigcirc 0$ | 3 |
|  | (0) |  | $0$ | 0 | 0 | $\bigcirc$ | 0 | $\bigcirc$ | (0) 0 | 2 |
|  | $\bigcirc$ |  | 0 |  | 0 |  | $\bigcirc$ | $\bigcirc$ |  | 1 |

Pin Identification

| No. | Master | *Slave | No. | Master | *SIave |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | $\mathrm{A}_{7}$ |  | F10 | $\mathrm{D}_{23}$ | $1 / 0_{15}$ |
| A3 | Ag | " | F11 | NC (No connection) |  |
| A4 | $\mathrm{A}_{10}$ |  | G1 | $\mathrm{D}_{7}$ |  |
| A5 | $A_{X}$ |  | G2 | $\mathrm{D}_{6}$ |  |
| A6 | $\mathrm{D}_{8}$ | $1 / 0_{0}$ | G10 | $\mathrm{D}_{24}$ | $\overline{\text { HRD }}$ |
| A7 | $\mathrm{D}_{10}$ | $1 / \mathrm{O}_{2}$ | G11 | $\mathrm{D}_{25}$ | HWR |
| A8 | $\mathrm{D}_{11}$ | $1 / \mathrm{O}_{3}$ | H1 | $\mathrm{D}_{5}$ |  |
| A9 | $\mathrm{D}_{12}$ | $1 / \mathrm{O}_{4}$ | H2 | $\mathrm{D}_{4}$ |  |
| A10 | $\mathrm{D}_{15}$ | $1 / 0_{7}$ | H10 | $\mathrm{D}_{26}$ | $\overline{\text { CS }}$ |
| B1 | $\mathrm{A}_{6}$ |  | H11 | $\mathrm{D}_{27}$ | RQM |
| B2 | $\mathrm{A}_{5}$ |  | J1 | $\mathrm{D}_{3}$ |  |
| B3 | $\mathrm{A}_{8}$ |  | J2 | $\mathrm{D}_{2}$ |  |
| B4 | GND |  | J10 | $\mathrm{D}_{28}$ | P0 |
| B5 | $\mathrm{A}_{11}$ |  | J11 | $\mathrm{D}_{29}$ | P1 |
| B6 | $\mathrm{V}_{\mathrm{DD}}$ |  | K1 | D1 |  |
| B7 | $\mathrm{D}_{9}$ | $1 / 0_{1}$ | K2 | SORQ |  |
| B8 | GND |  | K3 | SICK |  |
| B9 | $\mathrm{D}_{13}$ | $1 / 0_{5}$ | K4 | $V_{\text {DD }}$ |  |
| B10 | $\mathrm{D}_{14}$ | $1 / 0_{6}$ | K5 | $\overline{\text { SOEN }}$ |  |
| B11 | $\mathrm{D}_{16}$ | $1 / 0_{8}$ | K6 | GND |  |
| C1 | $\mathrm{A}_{4}$ |  | K7 | $\overline{W R}$ |  |
| C2 | $A_{3}$ |  | K8 | $V_{D D}$ |  |
| C10 | $\mathrm{D}_{17}$ | $1 / 0_{9}$ | K9 | X2 |  |
| C11 | $\mathrm{D}_{18}$ | $1 / 0_{10}$ | K10 | $\mathrm{D}_{30}$ | P2 |
| D1 | $\mathrm{A}_{2}$ |  | K11 | $\mathrm{D}_{31}$ | P3 |
| D2 | $\mathrm{A}_{1}$ |  | L2 | $\mathrm{D}_{0}$ |  |
| D10 | $\mathrm{D}_{19}$ | $1 / 0_{11}$ | L3 | SOCK |  |
| D11 | $\mathrm{D}_{20}$ | $1 / 0_{12}$ | L4 | S0 |  |
| E1 | $\mathrm{A}_{0}$ |  | L5 | SI |  |
| E2 | M/S |  | L6 | SIEN |  |
| E10 | $\mathrm{D}_{21}$ | $1 / 0_{13}$ | L7 | $\overline{\text { RESET }}$ |  |
| E11 | $\mathrm{D}_{22}$ | $1 / 0_{14}$ | L8 | $\overline{\mathrm{R}}$ |  |
| F1 | $\overline{\text { INT }}$ |  | L9 | CLKOUT |  |
| F2 | $\overline{\mathrm{NMII}}$ |  | L10 | X1 |  |

[^13] master-mode.

## Pin Function Summary

| Symbol | 1/0 | Function |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{11}$ | 0 | Address bus to external memory |
| $\mathrm{A}_{\mathrm{X}}$ | 0 | Highest bit of memory address |
| CLKOUT | 0 | Internal system clock |
| $\overline{\overline{C S}}$ | 1 | Chip select |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | $1 / 0^{*}$ | Data bus for access to external memory in slave mode. |
| $\mathrm{D}_{0}-\mathrm{D}_{31}$ | $110 *$ | Data bus for access to external memory (data or instruction) in master mode. |
| GND |  | Ground (Connect ground to all GND pins.) |
| $\overline{\text { HRD }}$ | 1 | Host CPU read |
| HWR | 1 | Host CPU write |
| $1 / 0_{0-1 / 0}$ | 110* | Port to host CPU data bus |
| $\overline{\overline{\text { NT }}}$ | 1 | Maskable interrupt |
| $\overline{\mathrm{NMII}}$ | 1 | Nonmaskable interrupt |
| M/S | 1 | Operation mode select |
| P0, P1 | 1 | General-purpose input port |
| P2, P3 | 0 | General-purpose output port |
| $\overline{\mathrm{RD}}$ | 0 | Controls data read from external memory |
| $\overline{\overline{\text { RESET }}}$ | 1 | System reset |
| RQM | 0 | Data read/write request |
| SI | 1 | Serial input data |
| SICK | 1/0 | Clock for serial input data |
| SIEN | 1 | Serial input data enable |
| S0 | 0* | Serial output data |
| SOCK | 1/0 | Clock for serial output data |
| $\overline{\text { SOEN }}$ | 1 | Serial output data enable |
| SORQ | 0 | Serial output request |
| $\mathrm{V}_{\mathrm{DD}}$ |  | +5 -volt power (Connect +5 V to all $\mathrm{V}_{\text {D }}$ pins.) |
| $\overline{W R}$ | 0 | Controls data write to external memory |
| X1, X2 | 1 | External clock (X1) or crystal (X1, X2) |

[^14]
## Pin Functions

Paragraphs below supplement the brief descriptions in the preceding table. Pin symbols are in alphabetical order within several master and slave mode categories.

## Master and Slave Modes

CLKOUT [System Clock]. Outputs internal system clock. Output signal frequency is half the oscillation frequency of crystal connected across X1 and X2 pins.
INT [Maskable Interrupt]. Inputs maskable interrupt signal, which is active-low and must be at least three system clock pulses wide. Interrupt signal is detected at falling edge. Interrupt address is 100 H .

M/S [Mode Select]. Selects operation mode. Operation mode must not be switched during operation, however. Master $=0 ;$ slave $=1$.
$\overline{\text { NMI }}$ [Nonmaskable Interrupt]. Inputs nonmaskable interrupt signal, which is active-low and must be a least three system clock pulses wide. Interrupt signal is detected at falling edge. Interrupt address is 10 H .
$\overline{\text { RESET }}$ [System Reset]. Inputs internal system reset signal, which is active-low and must be at least three system clock pulses wide.
SI [Serial Input Data]. Inputs serial data synchronized with falling edge of SICK.

SICK [Serial Input Clock]. Inputs or outputs clock for serial input data. Serial data is internally latched at the falling edge of the clock that is input to or output from this pin. Whether the clock is to be input from an external source or the internal clock is to be output is determined by the status register setting.
$\overline{\text { SIEN }}$ [Serial Input Enable]. Enables SI pin to input serial data. This pin is active-low.
SO [Serial Output Data]. Outputs serial data synchronized with rising edge of SOCK pin. When inactive, this pin becomes high impedance.

SOCK [Serial Output Clock]. Inputs or outputs clock for serial output data. The serial output data is synchronized with the clock that is input to or output from this pin. Whether the clock is to be input from an external source or the internal clock is to be output is determined by the status register setting.

SOEN [Serial Output Enable]. Enables SO pin to output serial data. This pin is active-low.
SORQ [Serial Output Request]. Outputs serial output request signal, which is active-high. When data is ready in the serial output register, this signal becomes 1 . It will become 0 after data has been output.

X1, X2 [External Clock]. Connection to external oscillator crystal (X1, X2) or external clock (X1).

## Master Mode, External Memory Interface

$\mathbf{A}_{0}-\mathbf{A}_{11}$ [Address Bus]. Address bus for access to external memory. When accessing external instruction memory, the lower 12 bits of the program counter are output to these pins. When accessing external data memory, the lower 12 bits of the external address register are output to these pins.
$A_{X}$ [Highest Address Bit]. Outputs the highest bit of the memory address. When accessing external instruction memory, the highest bit of the program counter $\left(\mathrm{PC}_{12}\right)$ is output to this pin. When accessing external data memory, the highest bit of the external address register is output to this pin. High-speed memory area $=0$; low-speed memory area $=1$.
$\mathrm{D}_{0}-\mathrm{D}_{31}$ [Data Bus]. These pins form a 32-bit, three-state data bus for external memory (data or instruction).
$\overline{\text { RD }}$ [Data Read]. Controls data read from external memory. This signal becomes 0 after the output address is valid, and data is input at the rising edge to the data port formed by pins $D_{0}$ to $D_{31}$.
$\overline{\mathbf{W R}}$ [Data Write]. Controls data write to external memory. This signal becomes 0 after the output address is valid and data is output to the data port formed by pins $D_{0}$ to $D_{31}$.

## Slave Mode, External Memory Interface

$\mathbf{A}_{0}-\mathbf{A}_{11}$ [Address Bus]. Address bus for accessing external memory. When accessing external data memory, the lower 12 bits of the external address register are output to these pins.
$A_{X}$ [Highest Address Bit]. When accessing external data memory, the highest bit of the external address register is output to this pin. High-speed memory area $=0$; low-speed memory area $=1$.
$D_{0}-D_{7}$ [Data Bus]. These pins form an 8 -bit, three-state data bus for external data memory access. Data may be transferred in one of four formats ( 1 -, 2-, 3-, or 4-byte words), depending on the status register setting.
$\overline{\mathbf{R D}}$ [Data Read]. Controls data read from external memory. This signal becomes 0 after the output address is valid, and data is input at the rising edge to the data port formed by pins $D_{0}$ to $D_{7}$.
$\overline{W R}$ [Data Write]. Controls data write to external memory. This signal becomes 0 after the output address is valid and data is output to the data port formed by pins $D_{0}$ to $D_{7}$.

## Slave Mode, Host CPU Interface

$\overline{\mathbf{C S}}$ [Chip Select]. Active-low chip select input signal. When this pin becomes 0 , the host CPU may perform read/write operations on the 16 -bit port formed by pins $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{15}$.
HRD [Host CPU Read]. Active-low host read input signal. In conjunction with CS, this signal allows the host CPU to read data from the DRS register via the 16-bit port formed by pins $\mathrm{I} / \mathrm{O}_{0}$ to $\mathrm{I} / \mathrm{O}_{15}$.
HWR [Host CPU Write]. Active-low host write input signal. In conjunction with CS, this signal allows the host CPU to write data into the DRS register via the 16-bit port formed by pins $\mathrm{I} / \mathrm{O}_{0}$ to $\mathrm{I} / \mathrm{O}_{15}$.
I/ $O_{0}-1 / O_{15}$ [Data Port]. These pins form an I/O port to the host CPU bidirectional data bus. It is used for input to or output from the DRS register under control of host CPU signals $\overline{C S}, \overline{H W R}$, and HRD. Data transfer format can be specified in the status register as either a 16-bit or a 32-bit transfer.
RQM [Read/Write Request]. Requests host CPU to read or write data via the host CPU data bus.

## Slave Mode, I/O Port

P0, P1 [Input Port]. These pins form a general-purpose input port. Status of either of these pins may be tested by a conditional branch instruction.
P2, P3 [Output Port]. These pins form a generalpurpose output port. Data output by these pins can be set directly by an instruction and will be retained until explicitly changed.

## Functional Description

Figure 1 is the functional block diagram of the $\mu$ PD77230 in its master mode configuration. The main internal bus ( 32 bits) ties together all the functional blocks of the $\mu$ PD77230, including the ALU area. The 55 -bit processing unit (PU) bus links the ALU input to the 55 -bit multiplier output register and the eight 55 -bit working registers. Thus, the full 55 bits of precision can be maintained during extensive calculations.
In addition to the main bus and the PU bus, there is a sub-bus linking each of the two RAM areas to both the ALU input and the multiplier input registers. This allows simultaneous loading of the multiplier input registers in parallel with ALU operations and in parallel with data transfer operations, which make use of the main bus. There is a sub-bus connecting the ALU input to the 55-bit multiplier output and another sub-bus that can route the working registers' contents back to the ALU input.

## Architecture

The $\mu$ PD77230 has a Harvard-type architecture, with structions are executed in a single cycle, even if the instruction is stored in the external instruction memory expansion area.

## Instruction Memory

The $\mu$ PD77230 has an internal instruction ROM that holds 2 K 32 -bit instruction words. An additional 4 K word external memory expansion is also available. A 13-bit program counter (PC) contains the current instruction address; the most significant bit of the PC determines whether on-chip or external instructions are to be fetched. An eight-level stack holds subroutine and interrupt return addresses, and it is accessible to/from the main internal bus.

## Data Memory

The data ROM area on the $\mu$ PD77230 holds 1 K 32 -bit words. The ROM pointer (RP) contains the current ROM address, which can also be specified within an instruction field. The ROM pointer has auto-increment and auto-decrement features and an add $2^{n}$ to the RP option.
There are two separate and independently addressable data RAM areas, each 512 words by 32 bits. Each RAM area can be addressed by a base register, an index register, or the sum of the two. The base register and/or the index register may be incremented, decremented, or cleared. In addition, the base pointer can operate in a modulo count mode, and the index register contents may be replaced by the sum of the index and base registers.
Data memory may be expanded by the addition of 8 K words of external memory. External data memory is divided into a high-speed half, which is accessed in two instruction cycles, and a low-speed half, which is accessed in four instruction cycles. Both high-speed and low-speed memory accesses occur in parallel with normal program execution.

## Multiplier and ALU

The floating point multiplier has two 32-bit input registers, called the K and L registers, which are accessible both to and from the main bus. The multiplier produces the 55 -bit product of the K and L register contents automatically in a single instruction cycle (there is no multiply instruction). The 55 -bit result is stored in the M register in 8 -bit exponent, 47 -bit mantissa format. The contents of the $M$ register can be transferred to the main bus ( 32 bits) or to the ALU via the processing unit bus ( 55 bits). The multiplier consists of a 24- by 24 -bit fixed-point multiplier and an
$\mu$ PD77230/77P230
exponent adder, so that it can also be used for fixedpoint multiplications.
The 55-bit floating-point ALU is capable of a full set of arithmetic and logical operations (see Instruction Set section). There is a 47 -bit bidirectional barrel shifter, which can perform general-purpose shifting in addition to the mantissa alignments required for floating-point arithmetic. A separate exponent ALU (EALU) determines shift values in floating-point work. The ALU status is reflected in one of two identical processor status words (PSW) that contain carry, zero, sign, and overflow flags. The results of the ALU operation are stored in one of eight 55-bit accumulators or "working registers."
There are two 55 -bit input registers to the ALU called the $P$ register and the $Q$ register. The $Q$ register input is selected from one of the eight working registers, while the P register input is selected from among the 32-bit main bus, data RAM 0 , data RAM 1, and the 55 -bit $M$ register.
A loop counter is included in the design of the $\mu$ PD77230. This loop counter is a 10 -bit register, attached to the main bus, which can be decremented by a control bit built into an ordinary ALU instruction. When the loop counter is decremented to zero, the instruction following the one that decremented it will be skipped.

## System Control

The master system clock may be provided to the $\mu$ PD77230 via either an external crystal or an already available clock signal. The internal clock of the $\mu$ PD77230 contains two phases, and is obtained by dividing the master clock frequency by 2 . If desired, the serial input and output clocks can be derived from the master clock by dividing it by 8 .
Both a maskable and nonmaskable interrupt are available in the $\mu$ PD77230. The maskable interrupt can be "memorized," so that if an interrupt occurs while it is in the interrupt disabled condition, then it may be acted upon (or disregarded) at a later time. The status of the interrupts and other aspects of the $\mu$ PD77230 are determined by or reflected in the 20-bit status register.

## Serial I/O

The serial input and output circuitry in the $\mu$ PD77230 is designed for easy interfacing to codecs and other $\mu$ PD77230s. The input and output circuits are independently clocked by either an internal clock or an external clock up to 4 MHz . The length of the serial input and output data words can be independently programmed to be $8,16,24$, or 32 bits.
The parallel I/O capabilities in the $\mu$ PD77230 can be used for external instruction and data memory expansion and for interaction with a host processor. The difference between master mode and slave mode operation must be defined to further discuss the nature of the parallel interface in the $\mu$ PD77230.

## Master/Slave Modes

The master mode parallel interface is shown in figure 1. In this mode, the $\mu$ PD77230 is intended to act as a standalone processor with the parallel interface allowing access to external memory, memory-mapped I/O devices, and/or a system-level bus. Master mode operation allows for external instruction memory expansion and external data memory expansion. There is an 8 K external memory space. The lower 4 K can be shared between instructions and data, while the upper 4 K can be used for data only.
The slave mode parallel interface is shown in figure 2. In this mode, the $\mu$ PD77230 is a "peripheral" to a host processor. The full 8 K external memory space is available for data memory expansion, but instruction memory expansion is not allowed in slave mode. The 8 -bit external data bus is used to assemble words in the data register (DR), which can be 8, 16, 24 or 32 bits wide. Communication with the host occurs across the 16-bit host data bus. Word lengths of 16 or 32 bits can be transferred between the $\mu$ PD77230 and the host. Four pins can be used in slave mode as generalpurpose I/O ports: two input pins and two output pins.
Figure 3 shows the functional pin groups in master mode and slave mode.

Figure 1. Master Mode Block Diagram


Figure 2. Slave Mode Block Diagram


Figure 3. Functional Pin Groups


## Instruction Set

All $\mu$ PD77230 instructions consist of a single 32-bit word. Figure 4 shows the bit format for the three basic types of instructions.

## OP Type Instruction

This is an ALU operation instruction where 26 different operations may be specified in the upper five bits (figure 4). Pointer modifications may be specified in the CNT field. Transfers may also be specified within an OP instruction by use of the SRC and DST fields. When all fields are specified in an OP instruction, several different tasks are performed at once. The high five bits make up the OP field, summarized in table 1.
Table 2 summarizes the effect on bits in the PSW resulting from ALU operations.

## Control Field [CNT]

This 12-bit field contains specifications for control modes and pointer modifications. Figure 5 summarizes the bit field format, table 3 summarizes the function of CNT field groups, and table 4 summarizes the function of each mnemonic within the 23 groups. Table 5 shows the possible combinations of control field instructions.

## P Field

The two-bit P field specifies the source of input to the $P$ register, which is used as an input to the ALU for operations requiring two operands. See table 6.

Figure 4. Instruction Type Formats
A. OP Type Instruction

B. Branch Type Instruction

C. Load Type Instruction


Table 1. OP Field Specifications

| Mnemonic | OP Field (31-27) | Operation |
| :--- | :--- | :--- |
| NOP | 00000 | No operation |
| INC | 00001 | Increment |
| DEC | 00010 | Decrement |
| ABS | 00011 | Absolute value |
| NOT | 00100 | Not-one's complement |
| NEG | 00101 | Negate-two's complement |
| SHLC | 00110 | Shift left with carry |
| SHRC | 00111 | Shift right with carry |
| ROL | 01000 | Rotate left |
| ROR | 01001 | Rotate right |
| SHLM | 01010 | Shift left multiple |
| SHRM | 01011 | Shift right multiple |
| SHRAM | 01100 | Shift right arithmetic multiple |
| CLR | 01101 | Clear |
| NORM | 01110 | Normalize |
| CVT | 01111 | Convert floating point format |
| ADD | 10000 | Fixed-point add |
| SUB | 10001 | Fixed-point subtract |
| ADDC | 10010 | Fixed-point add with carry |
| SUBC | 10011 | Fixed-point subtract with borrow |
| CMP | 10100 | Compare (floating point) |
| AND | 10101 | Logical AND |
| OR | 10110 | Logical OR |
| XOR | 10111 | Logical exclusive OR |
| ADDF | 11000 | Floating-point add |
| SUBF | 11001 | Floating-point subtract |

Table 2. Effects of ALU Operations on PSW Flags

| ALU <br> Operation | Contents of PSW |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| NOP | OVFE | C | Z | $\mathbf{S}$ | OVFM |
| INC | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ |
| DEC | ${ }^{*}$ | $\$$ | $\$$ | $\$$ | $\$$ |
| ABS | ${ }^{*}$ | $\$$ | $\$$ | $\$$ | $\$$ |
| NOT | ${ }^{*}$ | $\$$ | $\$$ | 0 | $\$+$ |
| NEG | ${ }^{*}$ | 0 | $\$$ | $\$$ | 0 |
| SHLC | ${ }^{*}$ | $\$$ | $\$$ | $\$$ | $\$+$ |
| SHRC | ${ }^{*}$ | $\$$ | $\$$ | $\$$ | 0 |
| ROL | ${ }^{*}$ | 0 | ${ }^{*}$ | $\$$ | 0 |
| ROR | ${ }^{*}$ | 0 | ${ }^{*}$ | $\$$ | 0 |
| SHLM | ${ }^{*}$ | 0 | $\$$ | $\$$ | 0 |
| SHRM | ${ }^{*}$ | 0 | $\$$ | $\$$ | 0 |


| ALU | Contents of PSW |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Operation | OVFE | C | $\mathbf{z}$ | $\mathbf{S}$ | OVFM |
| SHRAM | ${ }^{*}$ | 0 | $\$$ | $\$$ | 0 |
| CLR | 0 | 0 | 1 | 0 | 0 |
| NORM (NORM.) | $\$$ | 0 | $\$$ | $\$$ | 0 |
| (ROUNDING) | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| (FLT-FIX) | ${ }^{*}$ | 0 | $\$$ | $\$$ | $\$$ |
| (FIX M.A.) | ${ }^{*}$ | 0 | $\$$ | $\$$ | $\$$ |
| CVT | $X$ | 0 | $\$$ | $\$$ | 0 |
| ADD | ${ }^{*}$ | $\$$ | $\$$ | $\$$ | $\$$ |
| SUB | ${ }^{*}$ | $\$$ | $\$$ | $\$$ | $\$$ |
| ADDC | ${ }^{*}$ | $\$$ | $\$$ | $\$$ | $\$$ |
| SUBC | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| CMP | ${ }^{*}$ | 0 | $\$$ | $\$$ | 0 |
| AND | ${ }^{*}$ | 0 | $\$$ | $\$$ | 0 |
| OR | ${ }^{*}$ | 0 | $\$$ | $\$$ | 0 |
| XOR | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| ADDF | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| SUBF | $\$$ | $\$$ | $\$$ | $\$$ |  |

\$ Flag will be affected by result of operation.
0 Flag will be reset to 0 .
1 Flag will be reset to 1 .

* Previous condition of flag will be preserved.
+ If the original data in the mantissa was $80--0 \mathrm{OH}, \mathrm{OVFM}=1$ after operation.

Figure 5. Control Field Bit Format


Table 3. Control Field Function Summary

| Group | Field | Function | Effective |
| :---: | :---: | :---: | :---: |
| Interrupt | EM, BM | Enable and disable maskable interrupt, and control interrupt memorization. | $\rightarrow$ |
| $\overline{\text { PSW }}$ | FIS | PSW control (select and clear) | * |
|  | FC | Select other PSW | * |
| Data ROM pointer | RP | Controls ROM pointer operation | $\rightarrow$ |
|  | RPC | Specifies $n$ value for special manipulation of ROM pointer | $\rightarrow$ |
|  | RPS | Specifies 9 lower bits of data ROM address | $\rightarrow$ |
| Data RAMO and RAM1 pointers | M0 | Specifies RAM0 addressing mode | $\rightarrow$ |
|  | M1 | Specifies RAM1 addressing mode | $\rightarrow$ |
|  | DP0 | Controls modification of base pointer 0 and index register 0 | $\rightarrow$ |
|  | DP1 | Controls modification of base pointer 1 and index register 1 | $\rightarrow$ |
|  | BASEO | Specifies counter length of modulo count operation of base pointer 0 | $\rightarrow$ |
|  | BASE1 | Specifies counter length of modulo count operation of base pointer 1 | $\rightarrow$ |
| Data format conversion | FD | Controls conversion mode for floating point CVT. | * |
|  | WI | Controls transfer format when working register is specified in DST field. | $\rightarrow$ |
|  | WT | Controls transfer format when working register is specified in SRC field. | $\rightarrow$ |
| Normalization specification | NF | Specifies normalization, normalization with rounding, floating-point to fixed-point conversion, or digit alignment. | * |
| Shift specification | SHV | Controls amount of shift for 47-bit mantissa | * |
| Data memory access | RW | Specifies read/write operation for external memory. | * |
|  | EA | Increments or decrements external address register | * |
| Generalpurpose output port | P2 | Controls state of P2 pin | $\rightarrow$ |
|  | P3 | Controls state of P3 pin | $\rightarrow$ |
| Loop counter | L | Decrements loop counter | $\rightarrow$ |
| Jump | NAL | Specifies unconditional local jump address | * |

[^15]Table 4. Control Field Mnemonic Summary

| Operation | Mnemonic | Code |  |
| :--- | :--- | :--- | :--- |
| EM, BM Field (19-17) |  |  |  |
| Maskable interrupt | EM | BM |  |
| No operation | (NOP) | (NOP) | 000 |
| Clear booking flag | (NOP) | CLRBM | 001 |
| Set booking flag | (NOP) | SETBM | 010 |
| Interrupt disabled | DI | (NOP) | 011 |
| Interrupt enabled | EI | (NOP) | 100 |
| Interrupt enabled and clear booking flag | EI | CLRM | 101 |
| Interrupt enabled and set booking flag | EI | SETBM | 110 |
| Use prohibited | - | - | 111 |

* Default: interrupt disabled and clear booking flag.
* Writing (NOP) is not necessary, just useful for remembering the available combinations and their effects.


## FIS Field (21-19)

Flag initialize and select

| No operation | (NOP) | 000 |
| :--- | :--- | :--- |
| Specify PSW 0 for operation (default) | SPCPSW0 | 001 |
| Specify PSW 1 for operation | SPCPSW1 | 010 |
| Clear PSW 0 | CLRPSW0 | 100 |
| Clear PSW 1 | CLRPSW1 | 101 |
| Clear PSW 0 and PSW 1 | CLRPSW | 110 |
| FC Bit (15) |  |  |


| Flag change operation |  |  |
| :--- | :--- | :--- |
| No operation | (NOP) | 0 |
| Exchange PSW for operation | XCHPSW | 1 |
| $\boldsymbol{R P}$ Fleld (22, 21) |  |  |
| ROM pointer modification | (NOP) | 00 |
| No operation | INCRP | 01 |
| Increment ROM pointer | DECRP | 10 |
| Decrement ROM pointer | INCBRP | 11 |
| Increment specified bit of ROM pointer <br> (that is, add 2N) |  |  |

## RPC Field (21-18)

Specify $N$ for adding $2 N$ to ROM pointer BITRP imm (imm)B
*imm $(=n)$ is 0 through 9
RPS Field (23-15)
Specify immediate ROM address $\quad$ SPCRA imm (imm)B

* $0 \leq i m m \leq 511$
$\mu$ PD77230/77P230

Table 4. Control Field Mnemonic Summary (cont)

| Operation | Mnemonic | Code |
| :---: | :---: | :---: |
| MO Field |  |  |
| Specify RAM pointer |  |  |
| No change in specification | (NON) | 00 |
| Base pointer 0 | SPCBP0 | 01 |
| Index register 0 | SPCIX0 | 10 |
| Base pointer $0+$ index register 0 (default) | SPCBIO | 11 |
| M1 Field |  |  |
| Specify RAM pointer |  |  |
| No change in specification | (NON) | 00 |
| Base pointer 1 | SPCBP1 | 01 |
| Index register 1 | SPCIX1 | 10 |
| Base pointer $1+$ index register 1 (default) | SPCBI1 | 11 |
| DPO Field |  |  |
| Pointer modification operation |  |  |
| No operation | (NOP) | 000 |
| Increment base pointer 0 | INCBPO | 001 |
| Decrement base pointer 0 | DECBPO | 010 |
| Clear base pointer 0 | CLRBPO | 011 |
| Store base + index to index register 0 | STIX0 | 100 |
| Increment index register 0 | INCIX0 | 101 |
| Decrement index register 0 | DECIX0 | 110 |
| Clear index register 0 | CLRIXO | 111 |
| DP1 Field |  |  |
| Pointer modification operation |  |  |
| No operation | (NOP) | 000 |
| Increment base pointer 1 | INCBP1 | 001 |
| Decrement base pointer 1 | DECBP1 | 010 |
| Clear base pointer 1 | CLRBP1 | 011 |
| Store base + index to index register 1 | STIX1 | 100 |
| Increment index register 1 | INCIX1 | 101 |
| Decrement index register 1 | DECIX1 | 110 |
| Clear index register 1 | CLRIX1 | 111 |


| Operation | Mnemonic | Code |
| :--- | :--- | :---: |
| BASE0 Field (21-19) |  |  |
| Specify modulo count number (2N) for <br> incrementing base pointer 0 | MCNBP0 imm | (imm)B |
| *imm $^{(=n)}$ is 1 through $7 ; 0$ specifies ordinary count |  |  |

## BASE1 Field (18-16)

Specify modulo count number ( $2^{N}$ ) for MCNBP1 imm (imm)B incrementing base pointer 1
*imm (=n) is 1 through 7; 0 specifies ordinary count

## FD Field

| Data conversion format specification |  |  |
| :--- | :--- | :---: |
| No change of specification | (NON) | 00 |
| Conversion of ASP format to IEEE <br> format (default) | SPIE | 01 |
| Conversion of IEEE format to ASP <br> format | IESP | 10 |
| Use prohibited |  | 11 |
| WI Field (18, 17) |  |  |

Specification of transfer format when data is moved from IB to WR

| No change of specification | (NON) | 00 |
| :--- | :--- | :--- |
| Transfer low 24 bits of mantissa to high BWRL24 | 01 |  |
| 24 bits |  | 10 |
| Ordinary transfer (default) | BWRORD | 11 |
| Use prohibited |  | 11 |

## WT Field (21-19)

Specification of transfer format when data is moved from WR to IB

| No change of specification | (NON) | 000 |
| :--- | :--- | :---: |
| Ordinary transfer (default) | WRBORD | 001 |
| Low 24 bits of mantissa to high 24 | WRBL24 | 010 |
| Low 23 bits (bit 23 $=0$ ) to high 24 | WRBL.23 | 011 |
| Exponent part to mantissa low 8 bits | WRBEL8 | 100 |
| Mantissa low 8 bits to exponent part | WRBL8E | 101 |
| Exchange high 8 bits of mantissa with <br> low 8 bits of mantissa | WRBXCH | 110 |
| Bit reverse entire mantissa | WRBBRV | 111 |

Table 4. Control Field Mnemonic Summary (cont)

| Operation | Mnemonic | Code |
| :--- | :--- | :---: |
| NF Field (21-19) |  |  |
| Normalization format specification |  |  |
| No change of specification | (NON) | 000 |
| Truncating normalization (default) | TRNORM | 010 |
| Rounding normalization | RDNORM | 100 |
| Convert floating to fixed point FLTFIX 110 <br> Fixed point multiple alignment <br> (multiple value is in SVR) FIXMA 111\begin{tabular}{lll}
\hline
\end{tabular} |  |  |

SHV Field (21-15)

| Set shift value to SVR |  |  |
| :--- | :--- | :--- |
| imm bits left shift (defauit) | SETSVL imm | 0 (imm)B |
| imm bits right shift | SETSVR imm | 1 (imm)B |

${ }^{*} 0 \leq \mathrm{imm} \leq 46$
RW Field (21, 20)

| Operation for external data memory |  |  |
| :--- | :--- | :--- |
| No operation | (NOP) | 00 |
| Read | RD | 01 |
| Write | WR | 10 |
| Use prohibited |  | 11 |

## EA Field (22, 21)

| Operation for external address register |  |  |
| :--- | :--- | :--- |
| No operation | (NOP) | 00 |
| Increment external address register | INCAR | 01 |
| Decrement external address register | DECAR | 10 |
| Use prohibited |  | 11 |


| Operation | Mnemonic | Code |
| :---: | :---: | :---: |
| P2 Bit (20) |  |  |
| P2 pin control (slave mode only) |  |  |
| Clear output port pin 2 | CLRP2 | 0 |
| Set output port pin 2 | SETP2 | 1 |
| P3 Bit (21) |  |  |
| P3 pin control (slave mode only) |  |  |
| Clear output port pin 3 | CLRP3 | 0 |
| Set output port pin 3 | SETP3 | 1 |
| $L$ Bit (16) |  |  |
| Loop counter operation |  |  |
| No operation | (NOP) | 0 |
| Decrement loop counter | DECLC | 1 |
| NAL Bit (23-15) |  |  |
| Local branch; jump to imm address in local block ${ }^{*} 0 \leq \mathrm{imm} \leq 511$ | JBLK imm | (imm) B |

Table 5. Control Field Instruction Combinations

| Case 1 | $\begin{aligned} & \text { SPCBPO } \\ & \text { SPCIXO } \\ & \text { SPCBIO } \end{aligned}$ | SPCBP1 SPCIX1 SPCB11 | INCBPO DECBPO CLRBPO STIXO INCIXO DECIXO CLRIXO | INCBP1 DECBP1 CLRBP1 STIX1 INCIX1 DECIX1 CLRIX1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Case 2 | INCAR DECAR | INCBPO DECBPO CLRBPO STIXO INCIXO DECIXO CLRIXO | $\begin{aligned} & \text { INCBP1 } \\ & \text { DECBP1 } \\ & \text { CLRBP1 } \\ & \text { STIX1 } \\ & \text { INCIX1 } \\ & \text { DECIX1 } \\ & \text { CLRIX1 } \end{aligned}$ |  |  |  |
| Case 3 | $\begin{aligned} & \hline \text { INCRP } \\ & \text { DECRP } \\ & \text { INCBRP } \end{aligned}$ | $\begin{aligned} & \text { SPCBPO } \\ & \text { SPCIXO } \\ & \text { SPCBIO } \end{aligned}$ | $\begin{aligned} & \text { INCBPO } \\ & \text { DECBPO } \\ & \text { CLRBPO } \\ & \text { STIXO } \\ & \text { INCIXO } \\ & \text { DECIXO } \\ & \text { CLRIXO } \end{aligned}$ | XCHPSW |  |  |
| Case 4 | $\begin{aligned} & \text { INCRP } \\ & \text { DECRP } \\ & \text { INCBRP } \end{aligned}$ | $\begin{aligned} & \text { SPCBP1 } \\ & \text { SPCIX1 } \\ & \text { SPCBI1 } \end{aligned}$ | $\begin{aligned} & \hline \text { INCBP1 } \\ & \text { DECBP1 } \\ & \text { CLRBP1 } \\ & \text { STIX1 } \\ & \text { INCIX1 } \\ & \text { DECIX1 } \\ & \text { CLRIX1 } \end{aligned}$ | XCHPSW |  |  |
| Case 5 | $\begin{aligned} & \text { INCRP } \\ & \text { DECRP } \\ & \text { INCBRP } \end{aligned}$ | $\begin{aligned} & \hline \text { SPCBPO } \\ & \text { SPCIXD } \\ & \text { SPCBIO } \end{aligned}$ | $\begin{aligned} & \text { SPCBP1 } \\ & \text { SPCIX1 } \\ & \text { SPCBI1 } \end{aligned}$ | DECLC | XCHPSW |  |
| Case 6 | MCNBPO imm | MCNBP1 imm | XCHPSW |  |  |  |
| Case 7 | BITRP imm | DECLC | XCHPSW |  |  |  |
| Case 8 | $\begin{aligned} & \hline \text { CLRP2 } \\ & \text { SETP2 } \end{aligned}$ | $\begin{aligned} & \hline \text { CLRP3 } \\ & \text { SETP3 } \end{aligned}$ | $\begin{aligned} & \mathrm{EI} \\ & \mathrm{DI} \end{aligned}$ | $\begin{aligned} & \text { CLRBM } \\ & \text { SETBM } \end{aligned}$ | DECLC | XCHPSW |
| Case 9 | $\begin{aligned} & \text { RD } \\ & \text { SR } \end{aligned}$ | DECLC | XCHPSW |  |  |  |
| Case 10 | $\begin{aligned} & \text { WRBORD } \\ & \text { WRBL24 } \\ & \text { WRBL23 } \\ & \text { WRBEL8 } \\ & \text { WRBL8E } \\ & \text { WRBXCH } \\ & \text { WRBBRV } \end{aligned}$ | DECLC | XCHPSW |  |  |  |
| Case 11 | TRNORM RDNORM FLTFIX FIXMA | BWRL24 <br> BWRORD | DECLC | XCHPSW |  |  |
| Case 12 | SPCPSWO SPCPSW1 CLRPSWO CLRPSW1 CLRPSW | $\begin{aligned} & \text { SPIE } \\ & \text { IESP } \end{aligned}$ | DECLC |  |  |  |
| Case 13 | SETSVL imm SETSVR imm |  |  |  |  |  |
| Case 14 | SPCRA imm |  |  |  |  |  |
| Case 15 | JBLK imm |  |  |  |  |  |

## Table 6. P Field Specifications

| Mnemonic | P Field (14, 13) | Input of $\mathbf{P}$ Register |
| :--- | :--- | :--- |
| IB | 00 | Internal bus |
| M | 01 | Multiplier output register |
| RAM0 | 10 | RAM block 0 |
| RAM1 | 11 | RAM block 1 |

## Q Field

The three-bit $Q$ field specifies the source of input to the $Q$ register, which is the other of two ALU input registers. See table 7.

Table 7. Q Field Specifications

| Mnemonic | Q Field (12-10) | Register |
| :--- | :--- | :--- |
| WR0 | 000 | Working register 0 |
| WR1 | 001 | Working register 1 |
| WR2 | 010 | Working register 2 |
| WR3 | 011 | Working register 3 |
| WR4 | 100 | Working register 4 |
| WR5 | 101 | Working register 5 |
| WR6 | 110 | Working register 6 |
| WR7 | 111 | Working register 7 |

## Source Field

Table 8 lists 32 source registers that may be specified in the source field.

## Destination Field

Table 9 lists 32 destinations that may be specified in the DST field. Note that the LKR0 and KLR1 specifications will simultaneously load, as destinations, both the K and L registers.

## Branch Instruction

The branch instruction type is used for a jump, conditional jump, call, or return. The format of the branch instruction is shown in figure 4. The destination address of the branch is contained in the 13-bit NA field. Note that the most significant bit of the NA field is used to determine whether the destination address is in internal or external instruction memory. The five-bit $C$ field summarized in table 10 determines the nature of the branch.

Note also that an SRC and DST may be included as part of the branch instruction. This data transfer will take place regardless of any condition upon which a jump may be dependent.

## LDI Instruction

Figure 4 shows the format of the LDI instruction type. The 24-bit IM (immediate) field contains the data that will be loaded into the register specified by the DST field. It is also possible to load a 32 -bit floating-point number using this instruction in conjunction with the TRE destination field specification.

Table 8. SRC Field Specifications

| Mnemonic | SRC Field [9-5) | Selected Source Register |
| :--- | :--- | :--- |
| NON | 00000 | No source selected |
| RP | 00001 | ROM pointer |
| PSW0 | 00010 | Program status word 0 |
| PSW1 | 00011 | Program status word 1 |
| SVR | 00100 | SVR (shift value register) |
| SR | 00101 | Status register |
| LC | 00110 | Loop counter |
| STK | 00111 | Top of stack |
| M | 01000 | M register (multiplier output) |
| ML | 01001 | Low 24 bits of M register |
| ROM | 01010 | Data ROM output |
| TR | 01011 | Temporary register |
| AR | 01100 | External address register |
| SI | 01101 | Serial input register |
| DR | 01110 | Data register |
| DRS | 01111 | Data register for slave |
| WR0 | 10000 | Working register 0 |
| WR1 | 10001 | Working register 1 |
| WR2 | 10010 | Working register 2 |
| WR3 | 10011 | Working register 3 |
| WR4 | 10100 | Working register 4 |
| WR5 | 10101 | Working register 5 |
| WR6 | 10110 | Working register 6 |
| WR7 | 10111 | Working register 7 |
| RAM0 | 11000 | RAM block 0 |
| RAM1 | 11001 | RAM block 1 |
| BP0 | 11010 | Base pointer 0 |
| BP1 | 11011 | Base pointer 1 |
| IX0 | 11100 | Index register 0 |
| IX1 | 11101 | Index register 1 |
| K 11110 <br> K register  |  |  |

Table 9. DST Field Specifications

| Mnemonic | DST Field [4-0) | Selected Destination Register |
| :--- | :--- | :--- |
| NON | 00000 | No destination selected |
| RP | 00001 | ROM pointer |
| PSW0 | 00010 | Program status word 0 |
| PSW1 | 00011 | Program status word 1 |
| SVR | 00100 | SVR (shift value register) |
| SR | 00101 | Status register |
| LC | 00110 | Loop counter |
| STK | 00111 | Top of stack |
| LKR0 | 01000 | L register (RAM 0 to K register) |
| KLR1 | 01001 | K register (RAM 1 to L register) |
| TRE | 01010 | Exponent part of temporary register |
| TR | 01011 | Temporary register |
| AR | 01100 | External address register |
| S0 | 01101 | Serial output register |
| DR | 01110 | Data register |
| DRS | 01111 | Data register for slave |
| WR0 | 10000 | Working register 0 |
| WR1 | 10001 | Working register 1 |
| WR2 | 10010 | Working register 2 |
| WR3 | 10011 | Working register 3 |
| WR4 | 10100 | Working register 4 |
| WR5 | 10101 | Working register 5 |
| WR6 | 10110 | Working register 6 |
| WR7 | 10111 | Working register 7 |
| RAM0 | 11000 | RAM block 0 |
| RAM1 | 11001 | RAM block 1 |
| BP0 | 11010 | Base pointer 0 |
| BP1 | 11011 | Base pointer 1 |
| IX0 | 11100 | Index register 0 |
| XX1 | 11101 | Index register 1 |
| K 11110 <br> K register  |  |  |

Table 10. Branch Condition Summary (C Field)

| Mnemonic | C Field (14-10) | Jump with Condition |
| :---: | :---: | :---: |
| JMP | 00000 | Jump unconditionally |
| CALL | 00001 | Subroutine call |
| RET | 00010 | Return from interrupt or subroutine |
| JNZRP | 00011 | Jump if ROM pointer not zero |
| JZO | 00100 | Jump if zero flag 0 is set |
| JNZO | 00101 | Jump if zero flag 0 is reset |
| JZ1 | 00110 | Jump if zero flag 1 is set |
| JNZ1 | 00111 | Jump if zero flag 1 is reset |
| JC0 | 01000 | Jump if carry flag 0 is set |
| JNCO | 01001 | Jump if carry flag 0 is reset |
| JC1 | 01010 | Jump if carry flag 1 is set |
| JNC1 | 01011 | Jump if carry flag 1 is reset |
| JSO | 01100 | Jump if sign flag 0 is set |
| JNS0 | 01101 | Jump if sign flag 0 is reset |
| JS1 | 01110 | Jump if sign flag 1 is set |
| JNS1 | 01111 | Jump if sign flag 1 is reset |
| JV0 | 10000 | Jump if overflow flag 0 is set |
| JNVO | 10001 | Jump if overflow flag 0 is reset |
| JV1 | 10010 | Jump if overflow flag 1 is set |
| JNV1 | 10011 | Jump if overflow flag 1 is reset |
| JEV0 | 10100 | Jump if exponent overflow flag 0 is set |
| JEV1 | 10101 | Jump if exponent overflow flag 1 is set |
| JNFSI | 10110 | Jump if SI register is not full |
| JNESO | 10111 | Jump if S 0 register is not empty |
| JIP0 | 11000 | Jump if input port 0 is on |
| JIP1 | 11001 | Jump if input port 1 is on |
| JNZIX0 | 11010 | Jump if index register 0 nonzero |
| JNZIX1 | 11011 | Jump if index register 1 nonzero |
| JNZBPO | 11100 | Jump if base pointer 0 nonzero |
| JNZBP1 | 11101 | Jump if base pointer 1 nonzero |
| JRDY | 11110 | Jump if ready is on |
| JROM | 11111 | Jump if request for master is on |

## System Configurations

The $\mu$ PD77230 may be configured in a variety of ways, from simple systems to complex. Figure 6 is the simplest example showing the $\mu$ PD77230 as a standalone processor performing a preset filtering function. The only other devices needed are $A / D$ and $D / A$ converters, which can be a single-chip combo device as shown in the figure plus necessary clock and timing circuitry. Figure 7 shows the same stand-alone operation with external memory and memory-mapped I/O to implement various control functions along with processing the signal itself.

Figure 6. Stand-Alone $\mu$ PD77230 with Codec


Figure 7. Stand-Alone $\mu$ PD77230 with Codec, External Memory, and I/O


Figure 8 shows a $\mu$ PD77230 in a slave mode as a peripheral to a host processor. Note that in slave mode, the $\mu$ PD77230 can still be the "master" of its local bus with the four general-purpose I/O pins available for use.

Figure 9 shows how to cascade multiple $\mu$ PD77230s to increase system throughput. The cascading is done by using only the serial ports so that the $\mu$ PD77230s themselves can be in any mode of operation desired. For example, they may all be in master mode, they may all be slaves to the same host processor, they may all be slaves to different hosts, or one may be the master with the others as slaves to it.

Figure 8. Slave $\mu$ PD77230 as Peripheral to Host Processor


Figure 9. $\mu$ PD77230s Cascaded Through Serial I/O Ports


Figure 10. Large System with Many Options


Figure 10 shows an arbitrarily large system with cascading master mode and slave mode $\mu$ PD77230s. In this example, the master $\mu$ PD77230 might do little actual signal processing. Instead, it will be an overall system controller gathering information from inputs in the I/O block, from the slave $\mu$ PD77230 I/O ports, and from its own processing of the signal. It will then control the other $\mu$ PD77230s and the system outputs of the I/O block.

## Support Tools

The $\mu$ PD77230 has a wide variety of development and software support tools. Both absolute and relocatable assemblers, with powerful pre-assembler options are available. In addition, a software simulator and incircuit emulator will aid the designer in performance evaluation and hardware integration. The software tools options are as follows:

- Assembler: MS-DOS, CP/M-86, VAX VMS, VAX UNIX
- Simulator: VAX VMS, VAX UNIX


## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +6.5 V |
| :--- | ---: |
| Voltage on any input pin, $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Voltage on any output pin, $\mathrm{V}_{0}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ | -65 to $+150^{\circ} \mathrm{C}$ |

Note: Voltages are with respect to ground.

## Recommended Operating Conditions

|  |  | Limits |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min | Typ | Max | Unit |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.75 | 5.0 | 5.25 | V |
| Low-level input <br> voltage | $\mathrm{V}_{\mathrm{IL}}$ | -0.3 |  | 0.8 | V |
| High-level input <br> voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |  |
| Low-level X1 <br> input voltage | $\mathrm{V}_{\mathrm{ILX}}$ | -0.3 | 0.5 | V |  |
| High-level X1 <br> input voltage | $\mathrm{V}_{\mathrm{IHX}}$ | 3.9 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |  |
| Operating free-air <br> temperature | $\mathrm{T}_{\text {OPT }}$ | -10 | 25 | 70 | ${ }^{\circ} \mathrm{C}$ |

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Low-level output voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=2.0 \mathrm{~mA}$ |
| High-level output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| Low-level input current | IIL |  |  | -400 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=O V ; \overline{\text { RESET }} \\ & \text { SICK, SOCK } \end{aligned}$ |
| High-level input current | ${ }_{\mathrm{IH}}$ |  |  | 400 | $\mu \mathrm{A}$ | $V_{I N}=V_{D D} ; \bar{M} / S$ |
| Low-level input leak current | ILIL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, except RESET, SICK, SOCK |
| High-level input leak current | ILIH |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{I N}=V_{D D}, \\ & \text { except } \bar{M} / S \end{aligned}$ |
| Low-level output leak current | ILOL |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| High-level output leak current | ${ }^{\mathrm{LOH}}$ |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {OUT }}=V_{\text {DD }}$ |
| X1 input current | lix1 |  |  | 400 | $\mu \mathrm{A}$ | External clock input |
| Supply current | $I_{\text {D }}$ |  | 200 | 300 | mA | $\begin{aligned} & \mathrm{f}_{\mathrm{CYx}}=13.3333 \\ & \mathrm{MHz} \end{aligned}$ |

Capacitance

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 10 | pF | $\mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ |
| Output capacitance | Cout |  |  | 20 | pF |  |

## Clock Timing

## Internal Clock

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input clock frequency | ${ }^{\text {f CYx }}$ | 1 | 13.3333 | 13.513 | MHz | See diagram below |
| $\begin{aligned} & \hline \mathrm{C1}, \mathrm{C} 2 \\ & \text { capacitance } \end{aligned}$ |  |  | 15 |  | pF |  |



## External Clock

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| X1 cycle time | ${ }_{\text {t }}^{\text {CYX }}$ | 74 | 75 | 1000 | ns | See diagram |
| X1 high pulse width | ${ }^{\text {txXH }}$ | 27 |  |  | ns | below; meas- <br> ured at 1.0 V <br> and 3.0 V |
| X1 low pulse width | txxL | 27 |  |  | ns |  |
| X 1 rise time | ${ }_{\text {tXR }}$ |  |  | 10 | ns |  |
| X1 fall time | $\mathrm{t}_{\mathrm{XF}}$ |  |  | 10 | ns |  |
| SICK, SOCK cycle time | $\mathrm{t}_{\mathrm{CYS}}$ | 242 | 244 |  | ns |  |
| SICK, SOCK high pulse width | tsSH | 101 |  |  | ns |  |
| SICK, SOCK low pulse width | ${ }^{\text {S SSL }}$ | 101 |  |  | ns |  |
| SICK, SOCK rise time | $\mathrm{t}_{\text {SR }}$ |  |  | 20 | ns |  |
| SICK, SOCK fall time | $\mathrm{t}_{\text {SF }}$ |  |  | 20 | ns |  |



## Clock Timing (cont)

## Switching

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| Parameter | Symbol | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| X1 $\dagger \rightarrow$ CLKOUT delay time | ${ }^{\text {D DXC }}$ |  | 50 | ns |
| X1 $\dagger \rightarrow$ CLKOUT hold time | $\mathrm{thxC}^{\text {c }}$ | 0 |  | ns |
| SCK cycle time | ${ }^{\text {t }}$ CYS | ${ }^{81} \mathrm{CYX}$ |  | ns |
| SCK high pulse width | ${ }^{\text {tSSH}}$ | $4{ }^{4} \mathrm{CyX}-65$ |  | ns |
| SCK Iow pulse width | ${ }^{\text {tSSL}}$ | ${ }^{4 t} \mathrm{CHX}^{-65}$ |  | ns |
| SCK rise time | ${ }_{\text {t }}^{\text {SR }}$ |  | 20 | ns |
| SCK fall time | $\mathrm{t}_{\text {SF }}$ |  | 20 | ns |
| S1 $\rightarrow$ SCK $\uparrow$ delay time | tbxS | 10 | 120 | ns |

## External Memory Access Timing

Setup and Hold
$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Limits |  | Unit Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Data setup time for address | tsadi |  | ${ }^{21} \mathrm{CYX}-95$ | ns | Instruction read |
| Data setup time for RD | $\mathrm{t}_{\text {SRDI }}$ |  | $2 \mathrm{t}_{\mathrm{CYX}}-35$ | ns |  |
| Data hold time for $\overline{R D}$ | $t_{\text {HRDI }}$ | 0 |  | ns |  |
| Data setup time for Address | $\mathrm{t}_{\text {SAD1 }}$ |  | ${ }^{4 t} \mathrm{CYX}-135$ | ns | High-speed |
|  | $\mathrm{t}_{\text {SAD2 }}$ |  | $8 \mathrm{Ct} \mathrm{CX}-135$ | ns | Low-speed |
| Data setup time for $\overline{R D}$ | tSRD1 |  | $3 \mathrm{t}_{\mathrm{CYX}}-75$ | ns | High-speed |
|  | ${ }_{\text {tSRD2 }}$ |  | $8{ }_{\text {ctyx }}-75$ | ns | Low-speed |
| Data hold time for $\overline{R D}$ | thRD | 0 |  | ns |  |

## Switching

| Parameter | Symbol | Limits |  | Unit Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\begin{aligned} & \overline{X 1 \uparrow \rightarrow \overline{\mathrm{RD}}} \\ & \text { delay time } \end{aligned}$ | ${ }_{\text {t DXRD }}$ |  | 70 | ns |  |
| $\overline{\mathrm{X} 1 \dagger \rightarrow \overline{W R}}$ <br> delay time | tDXWR |  | 70 | ns |  |
| Address setup time for RD | ${ }^{\text {t SAR }}$ | ${ }_{\text {tcyx }} \mathbf{6 0}$ |  | ns |  |
| Address hold time for $\overline{\mathrm{RD}}$ | ${ }^{\text {thra }}$ | 5 |  | ns |  |
| $\overline{\overline{R D}}$ pulse width | $t_{\text {WRI }}$ | tcyx -30 |  | ns | Instruction read |
|  | twR1 | $3 \mathrm{t}_{\mathrm{CYX}}-30$ |  | ns | High-speed |
|  | $t_{\text {WR2 }}$ | $7 \mathrm{t}_{\text {CYX }}-30$ |  | ns | Low-speed |
| Address setup time for WR | ${ }_{\text {t }}^{\text {SAW }}$ | $t_{\text {cryx - } 55}$ |  | ns |  |
| Address hold time for WR | thwa | 5 |  | ns |  |
| $\overline{\overline{\text { WR }} \text { pulse width }}$ | twW1 | $3 \mathrm{t}_{\mathrm{C} Y \mathrm{X}}-50$ |  | ns | High-speed |
|  | $t_{\text {ww2 }}$ | $7 \mathrm{t} \mathrm{CYX}-50$ |  | ns | Low-speed |
| Data setup time for $\overline{W R}$ | tsDW1 | $3 \mathrm{t}_{\mathrm{CYX}}-100$ |  | ns | High-speed |
|  | tSDW2 | 7 t CYx-100 |  | ns | Low-speed |
| $\overline{\text { WR }} \downarrow \rightarrow$ Data delay time | $t_{\text {DW }}$ | 0 |  | ns |  |
| $\overline{\text { WR }} \dagger \rightarrow$ Data float time | $t_{\text {f W }}$ | 10 | 50 | ns |  |
| $\overline{\overline{\mathrm{RD}}, \overline{\mathrm{WR}}}$ recovery time | $\mathrm{t}_{\mathrm{RV}}$ | $\operatorname{tcyx}^{\text {- }} 35$ |  | ns |  |

## Host Interface Timing, Slave Mode

## Setup and Hold

$\underline{T_{A}=-10 \text { to }+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%}$

| Parameter | Symbol | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
|  | tSCR | 0 |  | ns |
| $\overline{\mathrm{CS}}$ hold time for $\overline{\mathrm{HRD}}$ | thRC | 0 |  | ns |
| $\overline{\text { HRD pulse width }}$ | ${ }^{\text {twHRD }}$ | 150 |  | ns |
| $\overline{\mathrm{CS}}$ setup time for $\overline{\mathrm{HWR}}$ | tscw | 0 |  | ns |
| $\overline{\mathrm{CS}}$ hold time for $\overline{\text { HWR }}$ | thwC | 0 |  | ns |
| HWR pulse width | tWHWR | 150 |  | ns |
| Data setup time for HWR | $\mathrm{t}_{\text {SIHW }}$ | 100 |  | ns |
| Data hold time for HWR | $\mathrm{thHWI}^{\text {H }}$ | 0 |  | ns |
| $\overline{\text { HRD, }} \overline{\text { HWR recovery time }}$ | thRV | 100 |  | ns |
| $\overline{\text { HRD, }}$ HWR hold time for RQM | thri | tcyx |  | ns |
| P0, P1 setup time for X1 | ${ }_{\text {tspX }}$ | tcyx |  | ns |
| P0, P1 hold time for X1 | thxp | tcyx |  | ns |

## Host Interface Timing, Slave Mode (cont)

Switching


## Interrupt Reset Timing

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

|  |  | Limits |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Sarameter |  |  |  |

## Serial Interface Timing

Setup and Hold
$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| SIEN, SI setup time for SCK $\downarrow$ | $\mathrm{t}_{\text {SSIS }}$ | 55 |  | ns |
| SIEN, SI hold time for SCK $\downarrow$ | thSSI | 30 |  | ns |
| SOEN setup time for SCK $\dagger$ | tSSES | 50 |  | ns |
| SOEN hold time for SCK | $t_{\text {HSSE }}$ | 30 |  | ns |
| SIEN, SOEN recovery time | $\mathrm{t}_{\text {SRV }}$ | tcrs |  | ns |

## Switching

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \% ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| Parameter | Symbol | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| SCK $\downarrow \rightarrow$ SORQ delay time | tosso | 30 | 150 | ns |
| $\overline{\text { SOEN }} \downarrow \rightarrow$ S0 delay time | t DSESO |  | 60 | ns |
| $\overline{\text { SOEN }} \dagger \rightarrow$ SO float time | $t_{\text {t }}$ SESO | 10 | 100 | ns |
| SCK $\dagger \rightarrow$ S0 delay time | tosLSO |  | 60 | ns |
| SCK $\dagger \rightarrow$ S0 hold time | thSHSO | 0 |  | ns |
| SCK $\dagger \rightarrow$ S0 delay time | toshS0 |  | 60 | ns |
| $\begin{aligned} & \hline \text { SCK } \mid \rightarrow \text { SO float } \\ & \text { time (SORQ }) \end{aligned}$ | $\mathrm{t}_{\text {FSSO}}$ | 10 | 100 | ns |

## Timing Measurement Points



## Clock Timing Waveforms

## Master Clock



## Clock Output



## Clock Timing Waveforms (cont)

## Switching



## External Memory Access Timing Waveforms <br> Instruction Read (Master)



## External Memory Access Timing Waveforms (cont)

Data Read


Notes: [1] Master mode
2] Slave mode

## External Memory Access Timing Waveforms (cont)

Data Write


Notes: [1] Master mode
[2] Slave mode

## Read $\rightarrow$ Write



Write $\rightarrow$ Read


## Host Interface Timing Waveforms, Slave Mode

RQM Port


## Host Read



Host Write


## Interrupt Reset Timing Waveform



## Serial Interface Timing Waveforms

## Serial In



Serial Out, Case $1(\overline{\text { SOEN }}$ interrupt control)


## Serial Interface Timing Waveforms (cont)

Serial Out, Case 2 ( $\overline{\text { SOEN }}$ control: $\overline{\text { SOEN }}$ Iow at SCK low)


Serial Out, Case 3 (SOEN control: $\overline{\text { SOEN }}$ low at SCK high)


## Description

The $\mu$ PD77810 is a CMOS 16 -bit signal processor designed for modem applications. It provides a compact digital signal processing system for modulation and demodulation and features low power consumption and high reliability at low cost. The $\mu$ PD77810 consists of a dual processor and a modem function block. The dual processor comprises a $\mu$ PD77C25 digital signal processor (DSP) and $\mu$ COM $78 \mathrm{~K} / /$ general purpose processor (GPP).

The $\mu$ PD77810 is software compatible with both the $\mu$ PD77C25 and $\mu$ COM $78 \mathrm{~K} / \mathrm{l}$ families.

## Features

## - Dual Processor <br> —DSP ( $\mu$ PD77C25)

Minimum instruction execution time
( 181 ns with 5.5296 MHz clock) Dedicated built-in 16-bit multiplier (31 bits) Instruction ROM ( 2048 words $\times 24$ bits) Data ROM (1024 words $\times 16$ bits) Data RAM ( 256 words $\times 16$ bits)

- GPP ( $\mu$ COM $78 \mathrm{~K} / \mathrm{I}$ )

Minimum instruction execution time
( 362 ns with 5.5296 MHz clock)
Memory mapped built-in peripheral hardware (special function register)
Powerful interrupt functions
Non-maskable interrupt ( 1 type)
Maskable interrupt (9 types) Internal ROM ( 16,384 words $\times 8$ bits) Internal RAM (192 words $\times 8$ bits) Control RAM ( 16 words $\times 8$ bits)

- Modem Function Block
- Built-in scrambler and descrambler

CCITT V Series Recommendations
Built-in hardware for the V.22, V.22bis, V.26,
V.27, V.27bis, V.27ter, V. 29 and V. 32

- Built-in transmit and receive PLLs
(TxPLL and RxPLL)
- Built-in synchronous/asynchronous serial communication interfaces (ASC, SAC, and UART)
- Built-in A/D and D/A converter serial interfaces
( 8 or 16 bits)
- Software Compatibility
- DSP ( $\mu$ PD77C25)

Compatible at assembler source program level
Upward compatible with the $\mu$ PD7720 at
assembler source program level

- GPP ( $\mu$ СОМ78K/l)

Compatible at assembler source program level

- Built-in clock generator ( 11.0592 MHz )
- CMOS
- Single +5 V power supply
- 68-pin PLCC
- 68 -pin PGA

Ordering Information

| Part Number | Package Type |
| :--- | :--- |
| $\mu$ PD77810L | 68 -pin PLCC |
| $\mu$ PD77810R | 68 -pin PGA |

## Pin Configurations

## 68-Pin PLCC


[1] In normal operation connect the Pull Up (PU) pin to the $\mathrm{V}_{\text {DD }}$ pin through a pull up resistor.
[2] In normal operation the Internal Connection (IC) pin must be open.
83ML-5819B

## 68-Pin PGA



| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | PE | B9 | SBAUD | F10 | $\mathrm{PA}_{7}$ | K4 | $\mathrm{PD}_{3}$ |
| A3 | SO2 | B10 | STEXT | F11 | GND | K5 | $\mathrm{PD}_{1}$ |
| A4 | SO1EN | B11 | PAO | G1 | X 1 | K6 | $\mathrm{PD}_{0}$ |
| A5 | SICK | C1 | PFo | G2 | X 2 | K7 | PC5/ $\overline{\mathrm{RD}}$ |
| A6 | VDD | C2 | $\stackrel{\text { DACK }}{ }$ | G10 | PB 0 | K8 | $\mathrm{PC}_{3} / \mathrm{A}_{3}$ |
| A7 | RBAUD | C10 | PA 1 | G11 | PB 1 | K9 | $P C_{1} / A_{1}$ |
| A8 | RxD | C11 | PA 2 | H1 | CLKO | K10 | PB6 |
| A9 | STINT | D1 | DALD | H2 | INT | K11 | PB7 |
| A10 | TxD | D2 | DAOT | H10 | $\mathrm{PB}_{2}$ | L2 | IC [Note 2] |
| B1 | PF 1 | D10 | $\mathrm{PA}_{3}$ | H11 | $\mathrm{PB}_{3}$ | L3 | $\mathrm{PD}_{6}$ |
| B2 | PF2 | D11 | PA4 | J1 | $\overline{\text { RST }}$ | L4 | $\mathrm{PD}_{4}$ |
| B3 | SO2ST | E1 | ADST | J2 | PU [Note 1] | L5 | $\mathrm{PD}_{2}$ |
| B4 | SO1RQ | E2 | $\overline{\text { ADCK }}$ | 110 | PB4 | L6 | VDD |
| B5 | SO1 | E10 | PA5 | J11 | PB 5 | L7 | $\mathrm{PC}_{6} \overline{\mathrm{WR}}$ |
| B6 | SI1EN | E11 | PA6 | K1 | IC [Note 2] | L8 | $\mathrm{PC}_{4} / \overline{\mathrm{CS}}$ |
| B7 | $\mathrm{Sl1}$ | F1 | ADIN | K2 | $\mathrm{PD}_{7}$ | L9 | $\mathrm{PC}_{2} / \mathrm{A}_{2}$ |
| B8 | RT | F2 | GND | K3 | $\mathrm{PD}_{5}$ | L10 | $\mathrm{PCO}_{0} / \mathrm{A}_{0}$ |

Notes:
[1] In normal operation connect the Pull Up (PU) pin to the $V_{D D}$ Pin through a pull up resistor.
[2] In normal operation the Internal Connection (IC) pin must be open.

## Pin Identification

| Symbol | I/O | Function |
| :--- | :--- | :--- |
| General-Purpose Parallel Port |  |  |


| Symbol | I/O | Function |
| :--- | :--- | :--- |
| Genera/-Purpose Serial Port (cont) |  |  |
| SO1EN | In | Serial Output 1 Enable: Enable pin for SO1 serial <br> input. When this pin is 0, SO1 serial output is <br> enabled. |
| SO1RQ | Out | Serial Output 1 Request: Request pin for SO1 <br> serial output. This pin is set to 1 when a serial <br> output instruction to SO1 is executed. When <br> inverted, SO1RQ can be input to SO1EN. |
| SO2 | Out | Serial Output 2: DSP serial output pin (16 bits). <br> This pin outputs serial data with an instruction in <br> synchronization with the falling edge of the ADCK <br> serial clock when SO2ST is 1. |
| SO2ST | OutSerial Output 2 Strobe: Request pin for SO2 serial <br> output. This pin is set to 1 when a serial output <br> instruction to SO2 is executed. |  |

## A/D and D/A Serial Interface

| $\overline{\text { ADCK }}$ | Out | A/D Serial Clock: A/D conversion serial clock. <br> Data is input to the ADIN pin in synchronization <br> with the falling edge of the ADCK. |
| :--- | :--- | :--- |
| $\overline{\text { ADIN }}$ | In | A/D Data Input: Input pin for A/D conversion data. <br> Data input to this ADIN pin is input from MSB in <br> synchronization with the rising edge of the <br> serial clock when ADST is 1. <br> The ADIN pin is serial input of the DSP portion. |
| $\overline{\text { ADST }}$ | Out | A/D Start Strobe: Output pin for A/D conversion <br> start strobe. This ADST pin is enable signal for <br> the ADIN serial input. It can combine receive PLL <br> with ADCK. |
| $\overline{\text { DACK }}$ | Out | D/A Serial Clock: D/A conversion serial clock. <br> Data is output from the DAOT pin in <br> synchronization with the falling edge of $\overline{\text { DACK, }}$ |
| DALD | Out | D/A Data Load Strobe: Output pin for D/A <br> conversion load strobe. This pin can combine <br> transmit PLL together with $\overline{\text { DACK. }}$ |
| DAOT | OutD/A Data Output: Output pin for D/A conversion <br> data. The pin outputs D/A conversion data from <br> MSB in synchronization with the falling edge of <br> the DACK serial clock when DALD pin outputis 1. |  |


| Serial Control |  |  |
| :--- | :--- | :--- |
| RBAUD <br> $\left(\mathrm{PG}_{0}\right)$ | I/O | RX Baud Rate Clock: Received data baud rate <br> clock output. This pin is also used as an input port <br> ( $\mathrm{PG}_{0}$ ) depending on the PLLMR1 mode setting. |
| RT | Out | RX Clock: Received data bit rate clock output. |
| RXD | Out | Received Data: Received data serial output or <br> output port. The received data is output from LSB <br> using the bit string synchronous to the RT <br> received clock as a start-stop signal. |

## Pin Identification (cont)

| Symbol | I/O | Function |
| :--- | :--- | :--- |
| Serial Control | (cont) |  |
| SBAUD <br> (PG1) | $1 / O$ | TX Baud Rate Clock: Transmitted data baud rate <br> clock output. This pin is also used as an input port <br> (PG $)$ depending on the PLLMR1 mode setting. |
| STEXT | In | TXClock External: Transmitted data bit rate clock <br> input. |
| STINT | Out | TX Clock Internal: Transmitted data bit rate clock <br> output. |
| TXD | In | Transmitted Data: Transmitted data serial inputor <br> input port. The transmitted data is input from LSB |
| using the start-stop signal Input to the TxD pin as |  |  |
| a transmit clock or in synchronization with STINT |  |  |
| or STEXT. |  |  |

## Absolute Maximum Ratings

$T_{A}=25^{\circ} \mathrm{C}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +7.0 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{\mathrm{O}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Operating temperature, $\mathrm{T}_{\mathrm{OPT}}$ | -10 to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | -65 to $+150^{\circ} \mathrm{C}$ |

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

## Capacitance

$T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$

| Parameter | Symbol | Min | Max | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- |
| X1, SCK <br> capacitance | $\mathrm{C}_{\boldsymbol{\phi}}$ |  | 20 | pF | $\mathrm{f} \mathrm{C}=1 \mathrm{MHz}$. All pins <br> are grounded except <br> measuring pins. |
| Input <br> capacitance | $\mathrm{C}_{\mathrm{l}}$ | 20 | pF |  |  |
| Output <br> capacitance | $\mathrm{C}_{0}$ | 20 | pF |  |  |

DC Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| input voltage, low | VIL | -0.3 |  | 0.8 | V |  |
| Input voltage, high | $\mathrm{V}_{\mathrm{IH}}$ | 2.2 |  | $\begin{aligned} & V_{D D} \\ & +0.3 \end{aligned}$ | V |  |
| X1 input voltage low | VILC | -0.3 |  | 0.8 | V |  |
| X1 input voltage high | $\mathrm{V}_{\mathrm{IHC}}$ | 2.2 |  | $\begin{aligned} & V_{D D} \\ & +0.3 \end{aligned}$ | V |  |
| Output voltage low | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.45 | V | $\mathrm{IOL}=2.0 \mathrm{~mA}$ |
| Output voltage, high | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 0.7 \\ & V_{D D} \end{aligned}$ |  |  | V | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |
| Input leak current, low | LLIL |  |  | - 10 | $\mu \mathrm{A}$ | $V_{1}=0 \mathrm{~V}$ |
| Input leak current, high | $\mathrm{ILIH}^{\text {L }}$ |  |  | 10 | $\mu \mathrm{A}$ | $V_{1}=V_{D D}$ |
| Output leak current,low | lol |  |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0.47 \mathrm{~V}$ |
| Output leak current, high | ${ }^{\text {LOOH}}$ |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ |
| Supply current | IDD |  | 80 |  | mA |  |

## AC Characteristics

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 cycle time | ${ }^{\text {t }}$ CYC |  | 90 |  | ns | $11.0592 \mathrm{MHz} \pm 100 \mathrm{ppm}$ |
| X1 pulse width, high | ${ }^{\text {t }}$ CCH |  | 35 |  | ns |  |
| X1 pulse width, low | ${ }^{\text {t CCL }}$ |  | 35 |  | ns |  |
| X1 rise time | $t_{\text {cr }}$ |  |  | 10 | ns | (Note 4) |
| X1 fall time | $\mathrm{t}_{\mathrm{CF}}$ |  |  | 10 | ns |  |
| CLKO cycle time | ${ }^{\text {t }}$ COCY |  | 271 |  | ns |  |
| CLKO width, high | ${ }^{\text {t }} \mathrm{COCH}$ |  | 115 |  | ns |  |
| CLKO width, low | $\mathrm{t}_{\mathrm{COCL}}$ |  | 115 |  | ns |  |
| Address set time for $\overline{\text { RD }}$ | $t_{\text {AR }}$ | 0 |  |  | ns |  |
| Address hold time for $\overline{\mathrm{RD}}$ | $t_{\text {RA }}$ | 0 |  |  | ns |  |
| $\overline{\mathrm{RD}}$ width | $t_{\text {RR }}$ | 170 |  |  | ns |  |
| Data access time $\overline{\mathrm{RD}}$ | $t_{\text {RD }}$ |  | 110 |  | ns | $C_{L}=100 \mathrm{pF}$ |
| Data float time for $\overline{R D}$ | $t_{\text {DF }}$ | 0 |  | 50 | ns | $C_{L}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |
| Access set time for WR | $t_{\text {AW }}$ | 0 |  |  | ns |  |
| Address hold time for WR | ${ }^{\text {twa }}$ | 0 |  |  | ns |  |
| $\overline{\text { WR pulse width }}$ | ${ }_{\text {t }}$ w | 150 |  |  | ns |  |
| Data set time WR | $t_{\text {dw }}$ | 100 |  |  | ns |  |
| Data hold time $\overline{\mathrm{WR}}$ | ${ }^{\text {tw }}$ | 0 |  |  | ns |  |
| $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WF}}$ recovery time | $t_{\text {fiV }}$ | 180 |  |  | ns |  |
| $\overline{\text { ADCK cycle time }}$ | $t_{\text {ADCY }}$ |  | 1065 |  | ns |  |
| $\overline{\text { ADCK pulse width, high }}$ | $t_{\text {ADCH }}$ |  | 532 |  | ns |  |
| ADCK pulse width, low | $t_{\text {ADCL }}$ |  | 532 |  | ns |  |
| DACK cycle time | $t_{\text {DACY }}$ |  | 1085 |  | ns |  |
| DACK pulse width, high | $t_{\text {DACH }}$ |  | 532 |  | ns |  |
| DACK pulse width, low | $t_{\text {DACL }}$ |  | 532 |  | ns |  |
| Serial I/O request delay time | $t_{\text {DRQ }}$ | 50 |  | 150 | ns |  |
| Serial input set time for SCK | $t_{D C}$ | 50 |  |  | ns |  |
| Serial input hold time for SCK | ${ }_{t} \mathrm{CD}$ | 30 |  |  | ns |  |
| SO1EN set time for SCK | tsoc | 50 |  |  | ns |  |
| SO1EN hold time for SCK | ${ }^{\text {t cso }}$ | 30 |  |  | ns |  |
| Serial output delay time for SCK | $t_{\text {DCK }}$ |  |  | 60 | ns |  |
| Serial output hold time for SCK | $\mathrm{t}_{\mathrm{HCK}}$ | 0 |  |  | ns |  |
| Serial output float time for SCK | $\mathrm{t}_{\mathrm{HZCK}}$ |  |  | 60 | ns |  |
| Reset pulse width | $t_{\text {RST }}$ | 10 |  |  | $\mu \mathrm{s}$ |  |
| INT pulse width | $\mathrm{t}_{\text {INT }}$ | 8 |  | ${ }_{\text {tarc }}$ |  |  |

## Notes:

(1) $\overline{\text { SCK }}$ includes $\overline{S 1 C K}, \overline{A D C K}$, and $\overline{D A C K}$.
(2) Serial input includes ADIN and SI1.
(3) Serial output includes DAOT, SO1, and SO2.
(4) Voltage at timing measuring point: 1.0 V and 3.0 V .

## Timing Waveforms

## Clock


$\overline{A D C K}$


83ML-5837A

Reset


Interrupt

INT


## Read Operation



Write Operation


## Timing Waveforms (cont)

## Read/Write Cycle Timing



A/D Serial Input


## D/A Serial Output



## Timing Waveforms (cont)

## Serial Input S/1



Serial Output $S 01$


## Serial Output SO2



## Block Diagram



## $\mu$ PD77810 Functional Units

The $\mu$ PD77810 contains the following functional units:

- DSP ( $\mu$ PD77C25)
- GPP ( $\mu$ COM78KI)
- Modem Function Block
- Timers: WDTMR and TMR
- Control RAM
- Scrambler and Descrambler
- UART, SAC, and ASC
- Phase-Locked Loops: TxPLL and RxPLL
- Interface to A/D and D/A
- Serial I/O
- Parallel I/O

Figure 1 shows an overview of the $\mu$ PD77810. Figure 2 shows the functional pin groups of the $\mu$ PD77810.

## DSP FUNCTIONAL DESCRIPTION

Figure 3 is the block diagram of the DSP. The DSP consists of the following:

- Multiplier
- ALU Peripheral
- Data Memory with Data ROM and RAM
- Instruction ROM
- Parallel Interface
- Serial Interface
- G-bus Interface

Figure 1. Overview of the $\mu$ PD77810


Figure 2. Functional Pin Groups of the $\mu$ PD77810


## Differences Between the $\mu$ PD77810 and $\mu$ PD7720 and $\mu$ PD77C25 Families.

The DSP was designed on the basis of the $\mu$ PD7720 and $\mu$ PD77C25 16-bit signal processor families, allowing the $\mu$ PD77810 to be compatible with these families at the assembler source program level. Table 1 lists the differences between the $\mu$ PD77810 and the $\mu$ PD7720 and $\mu$ PD77C25 families.

## DSP Internal Functions

Instruction ROM. The instruction ROM is a 2048 word $x$ 24 bit mask programmable ROM that stores programs. Its addressing is generated by the Program Counter (PC).
Program Counter [PC]. The program counter is an 11-bit binary counter that addresses the instruction ROM. The PC is incremented during every instruction fetch cycle and instructions are read from the ROM sequentially. When a jump or subroutine call instruction is executed, the contents of the address field (NA field) of the instruction are transferred to the PC. When a return instruction is executed, the contents of the stack register are transferred to the PC and when a interrupt is issued, the fixed address 100 H is transferred.During a reset, the PC is set to the start address 000 H .

Stack. The $4 \times 11$ bit stack memory stores the return address when a subroutine call instruction is executed or an interrupt is issued. It has a four-level last-in first-out (LIFO) memory. When a return instruction is executed, the return address is read from the stack memory to the PC.

RAM. The 256 word $\times 16$ bit RAM stores data. Its address is set by the data pointer (DP). Data is transferred between the RAM and internal data bus and also to the ALU $P$ input. Data at the RAM address specified as $\mathrm{DP}_{6}$ $=1$ can be directly output to the K register.
Data Pointer [DP]. The 8-bit data pointer specifies the RAM address. The DP is connected to the low-order eight bits of the internal data bus and is transferred to and from other registers via the bus.

Figure 3. DSP Block Diagram


Table 1. Differences Between the $\mu$ PD77810 and the $\mu$ PD7720 and $\mu$ PD77C25 Families

| Member |  | ${ }_{\mu} \mathrm{PDD7720}^{\text {a }}$ | [PPD77C25 | $\mu$ PD77810 DSP |
| :---: | :---: | :---: | :---: | :---: |
| Memory | Instruction ROM | $512 \times 23$ bits | $2048 \times 24$ bits | $2048 \times 24$ bits |
|  | Data ROM | $510 \times 13$ bits | $1024 \times 16$ bits | $1024 \times 16$ bits |
|  | RAM | $128 \times 16$ bits | $256 \times 16$ bits | $256 \times 16$ bits |
| Registers | PC | 9 bits | 11 bits | 11 bits |
|  | STACK | 9 bits $\times 4$ levels | 11 bits $\times 4$ levels | 11 bits $\times 4$ levels |
|  | RP | 9 bits | 10 bits | 10 bits |
|  | RO | 13 bits | 16 bits | 16 bits |
|  | DP | 7 bits | 8 bits | 8 bits |
|  | Additional register |  | TRB | TRB |
| Instruction length |  | $\begin{aligned} & 23 \text { bits } \\ & (\mathrm{DP} / \mathrm{M} \text { field, } 3 \text { bits) } \end{aligned}$ | $\begin{aligned} & 24 \text { bits } \\ & \text { (DP } / \mathrm{M} \text { field, } 4 \text { bits) } \end{aligned}$ | $\begin{aligned} & 24 \text { bits } \\ & \left(\mathrm{DP} P_{H} / \mathrm{M} \text { field, } 4\right. \text { bits) } \end{aligned}$ |
| Additional instruction |  |  | JDPLNO <br> JDPLNF <br> M8-MF <br> (DP modified) | JDPLNO <br> JDPLNF <br> M8-MF <br> (DP modified) |

Table 1. Differences Between the $\mu$ PD77810 and the $\mu$ PD7720 and $\mu$ PD77C25 Families (cont)

| Member | $\mu$ PD7720 | $\mu$ PD77C25 | $\mu$ PD77810 DSP |
| :--- | :--- | :--- | :--- |
| DMA mode | Available | Available | Unavailable |
| Operation clock | 8.192 MHz | 8.192 MHz | 5.5296 MHz |
| (instruction cycle) | $(244 \mathrm{~ns})$ | (122 ns) | (181 ns) |

Other

- SR (status register) bits 0 and 1 have been changed to $\mathrm{R}_{\mathrm{X}}$ PLL decremental data setting port output.
- SR (status register) bit 11 has been changed to USFO.

The high-order four bits ( $\mathrm{DP}_{\mathrm{H}}$ ) of DP can be modified by exclusive $O R$ of four bits of the $D P_{H} / M$ field in an instruction.

The low-order four bits ( $\mathrm{DP}_{\mathrm{L}}$ ) of DP are assigned to an increment/decrement counter. The DP increments, decrements, or clears $D P_{L}$ field of an instruction.
Data ROM. The 1024 word $\times 16$ bits mask ROM stores fixed data; for example, digital filter coefficients and data used to decode $\mu$-law or A-law compressed nonlinear data. The data ROM address is set by the RP register. ROM data is output to the internal data bus via the RO register.
Addresses 0 and 1 that were not accessible to the $\mu$ PD7720 family user are available for the $\mu$ PD77810.

ROM Pointer [RP]. The ROM pointer specifies the data ROM address. RP consists of a 10 -bit decrement counter. It can transfer data to and from the low-order ten bits of the internal data. The RP register can be decremented by the RPDCR bit of an instruction.

ROM Output Buffer [RO]. The ROM output buffer (RO) is a 16 -bit register that stores the ROM output data. RO data is output to the internal data bus or directly output to the $L$ register.
Multiplier. The parallel multiplier using the Second Order Booth algorithms multiplies 16 -bit data of two's compliments notation. The result is a sign bit plus 30 bits of data. The sign bit plus the low-order 15 bits are output to the M register and the lower-order 15 bits without the sign bit are output to the high-order of the N register. Bit 0 of the N register is set to 0 . The multiplier inputs data from the K and L registers.
$K$ and $L$ Registers. The $K$ and $L$ registers are 16-bit registers that store the multiplier and multiplicand that are to be input to the multiplier. The K register also inputs RAM output data and the $L$ register inputs data ROM output data. Immediately after input data is set in the K and $L$ registers, it is input to the multiplier for processing.
$\mathbf{M}$ and $\mathbf{N}$ Registers. The M and N registers are multiplier output registers. Of the multiplier result , the signed bit and the high-order 15 bits are output to the M register and the low-order 15 bits are output to the high-order of the N register. Bit 0 of the N register is set to 0 . The M and $N$ register output is connected to the ALU $P$ input.
$\mathrm{ALU}, \mathrm{A}_{\mathrm{CC}} \mathrm{A}$ and $\mathrm{Acc}_{\mathrm{C}} \mathrm{B}$. The ALU is a 16 -bit arithmetic and logical unit, which performs the following operations for its P and Q data inputs:

- OR
- AND
- XOR (Exclusive OR)
- SUB
- ADD
- Shift [ $A_{C C} A, A_{C C} B$ only]
- 1's complement [ $A_{C C A}, A_{C C} B$ only]
$P$ input: RAM, internal data bus, $M$ register, $N$ register, shift register, 0000 H
$Q$ input: $A_{c c} A, A_{c c} B$
$A_{C C} A$ and $A_{C C} B$ are 16-bit registers that store the result of the ALU operation. It can also input data from the internal data bus. The ASL bit of an instruction specifies whether the ALU output is input to $A_{C C} A$ or $A_{C C} B$. Register data can be output to the internal data bus or to the shift register together with the ALU Q input.

Shift. The shift register shifts 16 -bits of data that is input from $A_{C C} A$ and $A_{C C} B$. One-bit right shifting, left shifting on one-, two, and four bit basis, and 8 -bit replacement are available.
Flag A and Flag B Registers. Flag A is a register used to store flags generated when $A_{C C} A$ is selected. Similarly, flag $B$ is the register which stores flags when $A_{C C} B$ is selected. Table 2 shows the flags changed by the results of ALU operations. The flag A and flag B register contain flag bits as shown below.

FLAG A | SA1 | SAO | CA | ZA | OVA1 | OVAO |
| :--- | :--- | :--- | :--- | :--- | :--- |

FLAG B | SB1 | SBO | CB | ZB | OVB1 | OVB0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

$C A$ and CB [Carry]: $C A$ and CB are flags that store the carries that occur from the results of an operation. The operations are SUB, ADD, SBB, ADC, DEC, and INC.
ZA and ZB [Zero]: When data to be stored in the $A_{C C}$ is 0 after an operation, excluding NOP, a 1 is set in the ZA or ZB flag.
SAO and SBO [Sign 0]: SAO and SBO store the MSB of the data to be stored in $A_{C C}$, when an operation excluding NOP is executed.
OVAO and OVBO [Overflow 0]: OVAO and OVBO store the exclusive ORed results of carries that occur in ALU bits 15 and 14 when SUB, ADD, SBB, ADC, DEC, or INC is executed.
OVA1 and OVB1 [Overflow 1]: OVA1 and OVB1 flags are designed for effective overflow processing from the results of up to three operations. The operations are SUB, ADD, SBB, ADC, DEC, and INC.
SA1 and SB1 [Signt]: SA1 and SB1 are used in conjunction with OVA1 and OVB1 flags. The flags are designed for effective overflow processing and indicate the direction in which the overflow occurred.

Table 2. Flags Changed by Results of ALW Operations

| Mnemonic | SA1/ <br> SB1 | SA0/ <br> SBO | CA/ <br> CB | ZA/ <br> ZB | OVA1/ <br> OVB1 | OVAO/ <br> OVB0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| OR | $X$ | $\$$ | 0 | $\$$ | 0 | 0 |
| AND | $\times$ | $\$$ | 0 | $\$$ | 0 | 0 |
| XOR | $X$ | $\$$ | 0 | $\$$ | 0 | 0 |
| SUB | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| ADD | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| SBB | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| ADC | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| DEC | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| INC | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ | $\$$ |
| CMP | $X$ | $\$$ | 0 | $\$$ | 0 | 0 |
| SHR1 | $X$ | $\$$ | $\$$ | $\$$ | 0 | 0 |
| SHL1 | $X$ | $\$$ | $\$$ | $\$$ | 0 | 0 |
| SHL2 | $X$ | $\$$ | 0 | $\$$ | 0 | 0 |
| SHL4 | $X$ | $\$$ | 0 | $\$$ | 0 | 0 |
| $X C H G$ | $X$ | $\$$ | 0 | $\$$ | 0 | 0 |

Symbols:
\$ = The flag is changed by the result of operation.

- = The flag remains unchanged.
$0=$ Flag is reset.
$X=$ Undetined
Temporary Register [TR and TRB].TR and TRB are 16 -bit general-purpose registers that can be used to latch data temporarily.

Sign Register [SGN].The SGN register stores 8000H when the SA1 flag is 0 and 7FFFH when it is 1 . If an overflow occurs, overflow correction can be performed with only one instruction.
Status Register [SR].The SR register stores interface information for the GPP. Internally, it is handled as a 16-bit register. Of the 16 bits of data, eight bits can be read by the GPP by specifying the SFR address FF62H or FF6H.

The SR register consists of 16-bits as shown below.
MSB

| RQM | USF2 | USF 1 | DRS | USFO | DRC | SOC | SIC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| MSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

RFO and RF1: RFO and RF1 correspond to output ports RFO and RF1. The values set in the bits are output directly to the ports.
Bits RF0 and RF1 specify the value to be set in the decrementer in RxPLL of the modem function block.

El [Enable Interrupt]: The El bit specifies whether an interrupt request input to the INT pin is enabled.
$0=$ Disabled
1 = Enabled
SIC [SI Control]: The SIC bit specifies the length of serial data to be input to the ADIN A/D conversion input pin.
$0=$ Serial input data is 16 bits
$1=$ Serial input data is 8 bits
SOC [SO Control]: The SOC bit specifies the length of serial data to be output to the SO serial output pin.
$0=$ Serial output data is 16 bits
$1=$ Serial output data is 8 bits
DRC [DR Control]: The DRC bit sets the DR register configuration for GPP as eight or 16 bits.
$0=$ The DR register is treated as a 16 -bit register
$1=$ The DR register is treated as a 8 -bit register.
DRS [DR Status]: The DRS bit indicates the DR register transfer status.
$0=$ End of data transfer
1 = Data is being transferred
When $\operatorname{DRC}=1$, the DRS bit is always set to 0 .
USFO, USF 1, and USF2 [User's Flag]: USFO, USF 1, and USF2 are flag bits which can be used freely. They are used as a status bit in an interface with an external unit.
Request for Master [RQM]: RQM is a flag bit used to transfer data between the DR register and GPP.
Data Register [DR]. DR is a 16 -bit register used to transfer data to and from the GPP. One of its sides is connected to the 8 -bit bus and reads or writes data from an external unit in two operations. Internally, it transfers data in one operation ( 16 bits). When the DR register is defined as an 8 -bit register by the DRC bit, only the low-order eight bits of DR can be transferred.
Serial Input Register [SI]. The SI register inputs serial data from an external unit. Serial data is input to DSP ADSI from the ADIN pin at the rising edge of the ADCK serial clock, converted to parallel data by SI , and output
to the internal data bus with an instruction. Serial data can be handled from either the LSB or MSB.
Serial Output Register [SO]. The SO register loads parallel data to be output from the internal data bus, converts to serial data, and outputs to an external unit. Serial data can be handled from the either the LSB or MSB. It is output at the rising edge of the ADCK serial clock.
Interrupt. An interrupt is accepted with an instruction from the GPP, when interrupt is enabled (EI bit of SR register $=1$ ). Program control jumps to the interrupt address 100 H and executes an interrupt process.
Reset [RST]. $\overline{\text { RST initializes the following by SFR }}$ INTDSPO (0) of the GPP:

- PC
- Flags $A$ and $B$
- SR register
- ADSI ASK flag and SO ACK flag


## DSP Instructions

All DSP instructions consist of a single 24-bit word. Four types of instructions are available and are distinguished by the OP code which are the highest two bits of an instruction.

- OP instruction: Normal operations and transfer
- RT instruction: Return instruction
- JP instruction: Jump instructions including unconditional jump, conditional jump, and subroutine call
- LD instruction: Immediate data load instruction See table 3 for DSP instruction codes.
OP Instruction. The OP instruction has the following functions:
- Performs operations specified by six fields and two bits.
- Increments the current address set in the program counter by one.


P-SELECT Field: The P-SELECT field selects ALU P input. See table 4 for P-SELECT field specifications.

ALU Field: The ALU field specifies an ALU operation. See table 5 for ALU field specifications.

ASL [ $A_{C C}$ Selection] Bit: The ASL bit specifies whether $A_{c c} A$ or $A_{c C} B$ is selected to the ALU input/output. See table 6 for ASL bit specifications.
$D P_{L}$ Field: The $D P_{L}$ field specifies the operation of the loworder four bits of the data pointer. The changed $D P_{L}$ is valid from the next instruction. See table 7 for $\mathrm{DP}_{\mathrm{L}}$ field specifications.
$D P_{H} /$ MP [ $\mathrm{DP}_{\mathrm{H}}$ Modify] Field: The $\mathrm{DP}_{\mathrm{H}} / \mathrm{M}$ field modifies the high-order four bits of the data pointer. The OP instruction performs exclusive $O R$ of $D P_{H}$ four bits with the value in the field for each bit. The modified $D P_{H}$ value is valid from the next instruction. See table 8 for $\mathrm{DP}_{\mathrm{H}} / \mathrm{M}$ field specifications.

RPDCR [RP Decrement] Bit: The RPDCR bit specifies whether RP data is decremented or not decremented. The decremented value is valid from the next instruction. See table 9 for RPDCR bit specifications.

SRC [Source] Field: The SCR field specifies the register that outputs data to the internal data bus. See table 10 for SCR field specifications.
DST [Destination] Field: The DST field specifies the register that inputs data from the internal data bus. This is source data from the register specified in the SRC field. See table 11 for DST field specifications.

RT Instruction. The RT instruction has the following functions:

- Performs operations specified by six fields and two bits, similar to the OP instruction. Therefore, RT has the same function as that of the OP instruction.
- Sets the program counter as the stacked return address. See table 4 through table 11 for RT instruction specifications.


JP Instruction. The JP instruction includes three functions, such as unconditional jump, conditional jump, and subroutine call.

| $23 \quad 22$ | 1211 |  | 21 |  |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 10 | $\cdots$ | BRCH | NA |  |

BRCH (Branch) Field: The BRCH field selects the instruction to be executed from unconditional jump, conditional jump, and subroutine call. See table 12 for BRCH field specifications.
NA (Next Address) Field: The NA field specifies the address of the jump destination. See table 13 for NA field specifications.
LD Instruction. The LD instruction transfers imediate data to the specified register.

| $23 \quad 2221$ | 65 | 43 | 0 |
| :---: | :--- | :--- | :--- | :--- |
| 11 | ID |  | DST |

ID (Immediate Data) Field: The 16 -bit ID field sets immediate data. Immediate data is transferred to the register specified in the DST field. See table 14 for ID field specifications.

DST (Destination) Field: The DST field specifies the register where data in the ID field is transferred. The DST field is the same as that of the OP instruction. See table 11 for DST field specifications.

Table 3. DSP Instruction Codes

|  | OP Field |  |  |
| :--- | :---: | :---: | :--- |
| Instruction | $\mathbf{2 3}$ | $\mathbf{2 2}$ |  |
| OP | 0 | 0 | Meaning |
| RT | 0 | 1 | Operation and transfer |
| JP | 1 | 0 | Return |
| LD | 1 | 1 | Jump |

Table 4. P-Select Field Specifications

|  | P-Select Field |  |  |
| :--- | :---: | :---: | :--- |
| Mnemonic | $\mathbf{2 1}$ | $\mathbf{2 0}$ |  |
| AAM | 0 | 0 | ALU-P Input ${ }^{*}$ |
| IDB | 0 | 1 | RAM |
| M | 1 | 0 | Internal data bus |
| N | 1 | 1 | M register |
|  |  |  | N register |

## Note:

* The input is valid when the ALU field specifies an instruction other than Shift, INC A ${ }_{C C}$, DEC A ${ }_{C C}$, and Complement $A_{C C}$.

Table 5. ALU Field Specifications

| Mnemonic | ALU Field |  |  |  | Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 19 | 18 | 17 | 16 |  |  |
| NOP | 0 | 0 | 0 | 0 | No operation |  |
| OR | 0 | 0 | 0 | 1 | OR | $\left(A_{c c}\right)-\left(A_{C C}\right) \vee(P)$ |
| AND | 0 | 0 | 1 | 0 | AND | $\left(A_{C C}\right)-\left(A_{C C}\right) \vee(P)$ |
| XOR | 0 | 0 | 1 | 1 | Exclusive OR | $\left(A_{C C}\right)-\left(A_{C C}\right) \forall(P)$ |
| SUB | 0 | 1 | 0 | 0 | Subtract | $\left(A_{C C}\right) \leftarrow\left(A_{C C}\right)-(P)$ |
| ADD | 0 | 1 | 0 | 1 | Add | $\left(A_{C C}\right)<\left(A_{C C}\right)+(P)$ |
| SBB | 0 | 1 | 1 | 0 | Subtract with borrow | $\left(A_{C C}\right)-\left(A_{C C}\right)-(P)-(C)$ |
| ADC | 0 | 1 | 1 | 1 | Add with carry | $\left(A_{C C}\right)-\left(A_{C C}\right)+(P)+(C)$ |
| DEC | 1 | 0 | 0 | 0 | Decrement $A_{C C}$ | $\left(A_{C C}\right)<\left(A_{C C}\right)-1$ |
| INC | 1 | 0 | 0 | 1 | Increment $A_{C C}$ | $\left(A_{C C}\right)-\left(A_{C C}\right)+1$ |
| CMP | 1 | 0 | 1 | 0 | Complement $A_{\text {cC }}$ (1's complement) | $\left(A_{C C}\right)-\left(\overline{A_{C C}}\right)$ |
| SHR1 | 1 | 0 | 1 | 1 | 1-bit R-shift |  |
| SHL1 | 1 | 1 | 0 | 0 | 1-bitL-shift |  |
| SHL2 | 1 | 1 | 0 | 1 | 2-bit L-shift |  |
| SHL4 | 1 | 1 | 1 | 0 | 4-bitL-shift |  |
| XCHG | 1 | 1 | 1 | 1 | 8-bitexchange |  |

Symbols:
$P=$ Input selected in the $P$-Select field; C = Carry flag not selected by the ASL bit.

Table 6. ASL Bit Specifications

| Mnemonic | ASL Bit 15 | A $_{C C}$ Selection |
| :--- | :---: | :--- |
| ACCA | 0 | $A_{C C} A$ |
| $A C C B$ | 1 | $A_{C C} B$ |

Table 7. DP Field Specifications

|  | DP $_{\mathbf{L}}$ Field |  |  |
| :--- | :---: | :---: | :--- |
| Mnemonic | $\mathbf{1 4}$ | $\mathbf{1 3}$ |  |
| DPNOP | 0 | 0 | Operation |
| DPINC | 0 | 1 | No operation |
| DPDEC | $\mathbf{1}$ | 0 | Increment DP |
| DPCLR | 1 | 1 | Decrement DP |

Table 8. $D P_{H} / M$ Field Specifications

| Mnemonic | $\mathrm{DP}_{\mathbf{H}} / \mathrm{M}$ Field |  |  |  | Exclusive OR |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | 11 | 10 | 9 |  |
| M0 | 0 | 0 | 0 | 0 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall(00000)$ |
| M1 | 0 | 0 | 0 | 1 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{lllll}0 & 0 & 1\end{array}\right)$ |
| M2 | 0 | 0 | 1 | 0 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{llll}0 & 1 & 0\end{array}\right)$ |
| M3 | 0 | 0 | 1 | 1 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{lllll}0 & 0 & 1 & 1\end{array}\right)$ |
| M4 | 0 | 1 | 0 | 0 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{llll}0 & 0 & 0\end{array}\right)$ |
| M5 | 0 | 1 | 0 | 1 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{lllll}0 & 1 & 1\end{array}\right)$ |
| M6 | 0 | 1 | 1 | 0 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{llll}0 & 1 & 0\end{array}\right)$ |
| M7 | 0 | 1 | 1 | 1 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{lllll}0 & 1 & 1 & 1\end{array}\right)$ |
| M8 | 1 | 0 | 0 | 0 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{l}1 \\ 0\end{array} 000\right)$ |
| M9 | 1 | 0 | 0 | 1 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{lllll}1 & 0 & 0 & 1\end{array}\right)$ |
| MA | 1 | 0 | 1 | 0 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{llll}1 & 0 & 1 & 0\end{array}\right)$ |
| MB | 1 | 0 | 1 | 1 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{lllll}1 & 0 & 1 & 1\end{array}\right)$ |
| MC | 1 | 1 | 0 | 0 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall\left(\begin{array}{llll}1 & 0 & 0\end{array}\right)$ |
| MD | 1 | 1 | 0 | 1 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP} 4\right) \forall\left(\begin{array}{lllll}1 & 1 & 0 & 1\end{array}\right)$ |
| ME | 1 | 1 | 1 | 0 | $\left.\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP}_{4}\right) \forall \begin{array}{llll}1 & 1 & 1 & 0\end{array}\right)$ |
| MF | 1 | 1 | 1 | 1 | $\left(\mathrm{DP}_{7} \mathrm{DP}_{6} \mathrm{DP}_{5} \mathrm{DP} 4\right) \forall\left(\begin{array}{lllll}1 & 1 & 1\end{array}\right)$ |

## Table 9. RPDCR Bit Specifications

| Mnemonic | RPDCR Bit 8 | Operation |
| :--- | :---: | :--- |
| RPNOP | 0 | No operation |
| RPDEC | 1 | Decrement RP |

## Table 10. SCR Field Specifications

|  | SRC Field |  |  |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- |
| Mnemonic | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | Source Register |
| NON, TRB(Note 1) | 0 | 0 | 0 | 0 | TRB |
| A | 0 | 0 | 0 | 1 | A CCA $^{\prime}$ |
| B | 0 | 0 | 1 | 0 | A CC $^{\prime}$ B |
| TR | 0 | 0 | 1 | 1 | TR |
| DP | 0 | 1 | 0 | 0 | DP |
| RP | 0 | 1 | 0 | 1 | RP register |
| RO | 0 | 1 | 1 | 0 | RO register |
| SGN | 0 | 1 | 1 | 1 | SGN register |
| DR | 1 | 0 | 0 | 0 | DR register |
| DRNF | 1 | 0 | 0 | 1 | DR register (Note2) |
| SR | 1 | 0 | 1 | 0 | SR register |
| SIM | 1 | 0 | 1 | 1 | ADSI register (Note3) |
| SIL | 1 | 1 | 0 | 0 | ADSI register (Note 4) |
| K | 1 | 1 | 0 | 1 | Kregister |
| L | 1 | 1 | 1 | 0 | Lregister |
| MEM | 1 | 1 | 1 | 1 | RAM |

## Notes:

(1) TRB register data is output to the internal data bus even when NON is specified.
(2) DR register data is output to the internal data bus but the ROM flag is not set.
(3) For 16-bit data, the first serial input data is output to the highest bit (MSB) and the last is output to the lowest bit (LSB).
(4) For 16 -bit data, the first serial input data is output to the LSB of the internal data bus and the last is output to the MSB.

Table 11. DST Field Specifications

| Mnemonic | DST Field |  |  |  | Destination Register |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 3 | 2 | 1 | 0 |  |
| @ NON | 0 | 0 | 0 | 0 | No register |
| @ A | 0 | 0 | 0 | 1 | $\mathrm{A}_{C C} \mathrm{~A}$ (accumulator A$)$ |
| @ B | 0 | 0 | 1 | 0 | $\mathrm{A}_{C C} \mathrm{~B}$ (accumulator B ) |
| @ TR | 0 | 0 | 1 | 1 | TR (temporary register) |
| @ DP | 0 | 1 | 0 | 0 | DP (data pointer) |
| @ RP | 0 | 1 | 0 | 1 | RP register |
| @ DR | 0 | 1 | 1 | 0 | DR register |
| @ SR | 0 | 1 | 1 | 1 | SR register |
| @ SOL | 1 | 0 | 0 | 0 | SO register serial out LSB (Note 1) |
| @ SOM | 1 | 0 | 0 | 1 | SO register serial out MSB (Note 2) |
| @ K | 1 | 0 | 1 | 0 | K register |
| @ KLR | 1 | 0 | 1 | 1 | KLR (Note 3) |
| @ KLM | 1 | 1 | 0 | 0 | KLM (Note 4) |
| @ L | 1 | 1 | 0 | 1 | L register |
| @ TRB | 1 | 1 | 1 | 0 | TRB register |
| @ MEM | 1 | 1 | 1 | 1 | RAM |

## Notes:

(1) For 16-bit serial data, serial data is output from the LSB of the internal data bus sequentially.
(2) For 16-bit data, serial data is output from the MSB of the internal data bus sequentially.
(3) The K register stores data on the internal data bus and the $L$ register stores the RO register (ROM) output.
(4) The $L$ register stores data on the internal data bus and the $K$ register stores RAM data specified by $\mathrm{DP}_{6}=1\left(\mathrm{DP}_{7}, 1, \mathrm{DP}_{5}, \mathrm{DP}_{4}, \mathrm{DP}_{3}, \mathrm{DP}_{2}\right.$, $D P_{1}$, and $\mathrm{DP}_{0}$ ).

Table 12. BRCH Field Specifications

| Mnemonic | BRCH Field* |  |  |  |  |  |  |  |  | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 |  |
| JMP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Unconditional |
| CALL | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Unconditional |
| JNCA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $C A=0$ |
| JCA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $C A=1$ |
| JNCB | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | $C B=0$ |
| JCB | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | $C B=1$ |
| JNZA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{ZA}=0$ |
| JZA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{ZA}=1$ |
| JNZB | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{ZB}=0$ |
| JZB | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{ZB}=1$ |
| JNOVAO | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | OVAO $=0$ |
| JoVAO | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | OVAO $=1$ |
| JNOVB0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | OVBO $=0$ |
| JOVB0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | OVB0 $=1$ |
| JNOVA1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | OVA1 $=0$ |
| JoVA1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | OVA1 $=1$ |
| JNOVB1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | OVB1 $=0$ |
| JOVB1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | OVB1 $=1$ |
| JNSAO | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | SAO $=0$ |
| JSAO | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | SAO $=1$ |
| JNSB0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | $\mathrm{SB} 0=0$ |
| JSBO | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $\mathrm{SBO}=1$ |
| JNSA1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{SA} 1=0$ |
| JSA1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | $\mathrm{SA} 1=1$ |
| JNSB1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | $\mathrm{SB} 1=0$ |
| JSB1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{SB} 1=1$ |
| JDPLO | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $\mathrm{DP}_{\mathrm{L}}=0$ |
| JDPLNO | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{DP}_{\mathrm{L}} \neq 0$ |
| JDPLF | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | $\mathrm{DP}_{\mathrm{L}}=\mathrm{F}(\mathrm{HEX})$ |
| JDPLNF | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $\mathrm{DP}_{\mathrm{L}} \neq \mathrm{F}$ ( HEX ) |
| JNSIAK | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | SIACK $=0$ |
| JSIAK | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | SIACK = 1 |
| JNSOAK | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | SOACK $=0$ |
| JSOAK | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | SOACK $=1$ |
| JNRQM | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | RQM $=0$ |
| JRQM | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | RQM $=1$ |

## Note:

* The BRCH field values not listed in this table are prohibited.

Table 13. NA Field Specifications

| NA Field |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | Jump Address |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Address 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Address 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Address 2 |
|  |  |  |  |  | 1 |  |  |  |  |  | l |
| 1 | $\mathbf{1}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | Address 2047 |

## Table 14. ID Field Specifications

| ID Field |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0001 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0002 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | FFFF |

## GPP FUNCTIONAL DESCRIPTION

Figure 4 is the block diagram of the GPP.
Figure 4. GPP Block Diagram


## Memory Map

The general purpose processor (GPP) has a 64 K byte address space ( 16 -bit address). Figure 5 shows memory mapping of the GPP.

The GPP address space consists of the following:

- 16,384 byte internal program memory (INT-ROM) space.
- 192 byte internal data memory (INT-RAM) space.
- 256 byte special function register (SFR) space.

Internal Program Memory Space [INT-ROM]. A 16,384 word $\times 8$-bit mask programmable ROM occupies an area of addresses from 0000 H to 3FFFH. The ROM can be used for storing programs and data. The internal program memory space is allocated as follows:

Vector Table Area: The 22 bytes from 0000 H to 0015 H holds vectors for reset and interrupts. The low-order eight bits of a 14-bit address are stored in an even-numbered address and the high order six bits are stored in an oddnumbered address. See table 15 for the interrupt-vector address.

Figure 5. GPP Memory Mapping


Table 15. Interrupt Vector Address

|  |  | Interrupt Source |
| :--- | :--- | :--- |
| Interrupt Vector Address | Flag Name | Condition |
| 0000 H |  | Reset $(\overline{\text { RESET }}$ ) input |
| 0002 H | NMIWD | Watch dog timer |
| 0004 H | IST | STINT rising edge |
| 0006 H | IRT | RT rising edge |
| 0008 H | IU | Data was input to URTI, or a break signal was detected. |
| 000 AH | IOU | Data was input to URTO |
| 000 CH | IFIFO | Data was read from FIFO, or four levels of FIFO data were output. |
| 000 EH | IAT | TMRA is 0 |
| 0010 H | IBT | TMRB is 0 |
| 0012 H | IS | Data is input to SIT |
| 0014 H | INT | Interrupt (INT) input |

CALLT Instruction Table Area: A 64 -byte area from 0040H to 007FH stores a one-byte call instruction (CALLT) subroutine entry address.
CALLF Instruction Entry Area: An area from 0800 H to OFFFH stores a two-byte call instruction (CALLF) which calls a subroutine directly.

Internal Data Memory Space (INT-RAM). A memory area from FE40H to FEFFH is allocated to a 192-byte RAM.
In the RAM's 32-byte area from FEEOH to FEFFH a fourbank general-purpose register group is mapped. Data memory is also used as stack memory.

Special Function Register (SFR) Space. A 61-byte area within a 256 -byte area from FFOOH to FFFFH stores a special function register (SFR) of on-chip peripheral hardware. The addresses not mapped with SFR are not accessible. C-RAM is also mapped within the SFR space. Note that it is possible for C-RAM to be externally accessible. See I/O port and C-RAM.
C-RAM which is able to write externally in the slave mode, is also allocated in the SFR space.

## Registers

Program Counter [PC]. The program counter is a 14 -bit binary counter containing address information of the next program to be executed. It is incremented automatically depending on the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data or the contents of a register is set in the counter.

When the RESET signal is input, the PC is initialized with the data at addresses 0000 H and 0001 H in INT-ROM; the data at address 0000 H are placed in the low-order eight bits of the PC, and the low-order six bits of the data at 0001 H are placed in the high-order six bits of the PC. See Figure 6.

Figure 6. Program Counter Configuration


Program Status Word [PSW]. The program status word is an 8 -bit register consisting of flags. See Figure 7. It can be read or written on an eight-bit basis. The flags area is operated by bit operation instructions. The PSW data is saved into a stack area when an interrupt request is issued or a PUSH instruction is executed and is restored with a RETI or POP instruction.
When $\overline{\text { RESET }}$ is input, all flags are cleared and PSW is set to 02 H .

Figure 7. Program Status Word Configuration

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSW | IE | Z | RBS 1 | AC | RBSO | 0 | 1 | CY |

Note: Bit 2 and Bit 1 must be set as follows:
Bit $2=0$
Bit $1=1$

Carry Flag [CY]: The carry flag (CY) stores overflow or underflow when arithmetic instructions are executed. The flag stores the value shifted out when a shift rotate instruction is executed and performs as a bit accumulator when a bit operation instruction is executed.

Register Bank Select Flags [ RBS $_{0}$ and RBS $_{1}$ ]: RBS $_{0}$ and $\mathrm{RBS}_{1}$ are used to select one of the four register banks. See table 16.

Table 16. Register Bank Selection

| RBS $_{\mathbf{1}}$ | RBS $_{\mathbf{0}}$ | Register Bank |
| :--- | :---: | :---: |
| 0 | 0 | Register bank0 |
| 0 | 1 | Register bank 1 |
| 1 | 0 | Register bank 2 |
| 1 | 1 | Register bank 3 |

Figure 8. Stack Pointer Configuration


Auxiliary Carry Flag [AC]: The auxiliary carry flag is set to 1 when a bit 3 carry occurs at the end of an operation or when a bit 3 borrow occurs. Otherwise it is reset to 0 . The AC flag is used when a $B C D$ correct instruction is executed.

Zero Flag [Z]: The zero flag is set to 1 when the result of an operation is 0 . If the result of an operation is not 0 , the $Z$ flag is reset to 0 . The Z flag can be tested with a conditional branch instruction.
Interrupt Request Enable Flag [IE]: The interrupt request enable flag controls whether a CPU interrupt request (maskable vector interrupt) is accepted. When the flag is set to 0 , the processor is set to the DI state and all interrupts except a non-maskable interrupt (watch dog timer interrupt) are disabled. When the flag is set to 1 , the processor is set to the El state and interrupt requests are controlled by the interrupt mask flag for each interrupt request. The El flag is set to 1 when an El instruction is executed and reset to 0 when a Dl instruction is executed or an interrupt is accepted.

Stack Pointer [SP]. The stack pointer is an 8 -bit register used to retain the low-order eight bits of the return address in a stack area (LIFO form). The high-order eight bits of an address in this area are always FEH. The stack memory is allocated to any area in data memory (FE40H to FEFFH). When the SP value is set SP data is not stored from 00 H to 3FH. SP data is decremented when a write (save) operation is performed to stack memory and incremented when data is read (restored) from stack memory. SP is accessible with a dedicated instruction. SP data is not acted upon when RESET is input. RESET must initialize the SP before a subroutine call. See Figures 8, 9, and 10.

Figure 9. Data Saved to the Stack Memory


Figure 10. Data Restored From the Stack Memory

|  | POP Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: |

General-Purpose Registers. General-purpose registers are mapped to special addresses in the INT-RAM (FEEOH to FEFFH). The registers consist of four bank registers; each having eight 8 -bit registers (X, A, C, B, E, D, L, and H). The actual register bank in operation is determined by RBS0 and RBS1 of PSW.

Normally, general-purpose registers are operated on an eight-bit basis. These can also be operated on a 16 -bit basis as a pair of 8 -bit registers ( $A X, B C, D E$, and $H L$ ). See Figure 11.
Registers have functional names ( $\mathrm{X}, \mathrm{A}, \mathrm{C}, \mathrm{B}, \mathrm{E}, \mathrm{D}, \mathrm{L}, \mathrm{H}, \mathrm{AX}$, $B C, D E$, and HL ) as well as absolute names (R0 to R7 and RP0 to RP3). See table 17 for the relationship between functional names and absolute names.
The general-purpose register area is accessible by specifying a normal data memory address. It does not have to be used as a register area.
The GPP has four register banks and the user can use different register banks for efficient programming of normal and interrupt operations.

Table 17. Relationship Between Functional Names and Absolute Names

| Functional Name | Absolute Name |
| :--- | :--- |
| $X$ | R0 |
| $A$ | R1 |
| C | R2 |
| B | R3 |
| $E$ | R4 |
| $D$ | R5 |
| L | R6 |
| $H$ | R7 |
| AX | RP0 |
| BC | RP1 |
| DE | RP2 |
| $H L$ | RP3 |

Figure 11. General-Purpose Register Configuration


## Special Function Register [SFR]

The special function registers are assigned to special functions like the built-in peripheral hardware mode register and control registers. They are mapped to 61 bytes in the 256-byte area from FFOOH to FFFFH.

SFRs are instruction operands which can be used for transfer instructions, bit operation instructions, and arithmetic instructions.

Note that only addresses assigned for the SFR are accessible. If an address not assigned for the SFR is accessed, the processor may malfunction.

Table 18 lists the SFRs.

## Table 18. Special Function Register (SFR) List

| Functional Area | SFR Name | Mnemonic | R/W | Status at Reset | Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Port | Port mode register (PTMR) | PTMR | R/W | 3FH | FF28H (8-bits) |
|  | Port C mode register (PCMR) | PCMR |  | 7FH | FF29H (8-bits) |
|  | Port D mode register (PDMR) | PDMR |  | FFH | FF2AH (8-bits) |
|  | Port A (PORTA) (Note 1) | PA |  | 00 H | FF2CH (8-bits) |
|  | Port B (PORTB) (Note 1) | PB |  | 00 H | FF2DH (8-bits) |
|  | Port C (PORTC) (Note 1) | PC |  | 00 H | FF2EH (low-order 7-bits) |
|  | Port D (PORTD) (Note 1) | PD |  | 00 H | FF2FH (8-bits) |
|  | Port E (PORTE) | PE | R | OH | FF57H (low-order 1-bit) |
|  | Port F (PORTF) | PF | R/W | OH | FF5CH (low-order 3-bits) |
| Interrupt | Interrupt request flag register (IFO) | IFO | R/W | $\begin{aligned} & 00 \mathrm{H} \\ & 00 \mathrm{H} \end{aligned}$ | FFEOH (16-bits) FFE1H |
|  | Interrupt mask register (MK0) | MKO |  | $\begin{aligned} & \text { FFH } \\ & \text { FFH } \end{aligned}$ | $\begin{aligned} & \text { FFE4H (16-bits) } \\ & \text { FFE5H } \end{aligned}$ |
|  | DSP interrupt register (INTDSP) (Note 8) | INTDSP |  | OH | FF64H (low-order 2-bits) |
| Scrambler/descrambler | Mode register (SCRMR) | SCRMR | R/W | 00 H | FF40H (8-bits) |
|  | Scrambler port (SCR) (Note 3) | SCR |  | Undefined | FF41H (low-order 1-bit) |
|  | Descrambler port (DSC) (Note 3) | DSC |  |  | FF42H (low-order 1-bit) |
|  | Scrambler control register (SCRM) | SCRM |  | OH | FF65H (low-order 4-bits) |
|  | Descrambler control register (DSCM) | DSCM |  | OH | FF66H (low-order 3-bits) |
| Transmit PLL/receive PLL | PPL mode register 1 (PLLMR1) | PLLMR1 | R/W | 00 H | FF44H (8-bits) |
|  | PPL mode register 2 (PLLMR2) | PLLMR2 |  | 33H | FF7EH (8-bits) |
|  | SBAUD, RBAUD status register (BAUDSR) | BAUDSR | R | OH | FF45H (low-order 2-bits) |
| Serial communication interface ASC, SAC, UART | Synchronous/asynchronous mode register (ASMR) | ASMR | R/W | OOH | FF49H (8-bits) |
|  | UART mode register (URTMR) | URTMR |  | 00 H | FF4AH (low-order 7-bits) |
|  | UART status register (URTSR) (Note 4) | URTSR | R | OH | FF4BH (low-order 4-bits) |
|  | ASC register (ASCR) | ASCR |  | Undefined | FF4CH (8-bits) |
|  | SAC register (SACR) | SACR | R/W |  | FF4DH (8-bits) |
|  | URO register (URO) | URO |  |  | FF3EH (8-bits) |
|  | URI register (URI) | URI | R |  | FF3FH (8-bits) |
| A/D, D/Ainterface | D/A mode register (DAMR) | DAMR | R/W | 00H | FF4EH (low-order 6-bits) |
|  | FIFO read address (FFRA) | FFRW |  | OH | FF4FH (high-order 3-bits) |
|  | FIFO write address (FFWA) | FFRW |  | OH | FF4FH (low-order 3-bits) |
|  | FIFO (FIFO) (Note 5) | FIFO |  | Undefined | $\begin{aligned} & \text { FF54H (16-bits) } \\ & \text { FF55H } \end{aligned}$ |
| Seriall/O | Status register (S1SR) | S1SR | R | OH | FF56H (2-bits) |
|  | Serial input port 1 (SI1) | SI1 | R/W | 0000H | $\begin{aligned} & \text { FF58H (16-bits) } \\ & \text { FF59H } \end{aligned}$ |
|  | Serial output port 1 (SO1) | SO1 |  | 0000H | $\begin{aligned} & \text { FF5AH (16-bits) } \\ & \text { FF5BH } \end{aligned}$ |
| Timer | Timer mode register (TMMR) (Note 6) | TMMR | R/W | 00H | FF5DH (8-bits) |
|  | Timer A (TMRA) | TMRA |  | FFH | FF5EH (8-bits) |
|  | Watch dog timer control register (WDMSR) (Note 7) | WDMSR |  | 00 H | FF6DH (8-bits) |

Table 18. Special Function Register (SFR) List (cont)

| Functional Area | SFR Name | Mnemonic | R/W | Status at Reset | Address |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DSP interface | Data register (DR) (Note2) | DR | R/W | Undefined | $\begin{aligned} & \text { FF60H (16-bits) } \\ & \text { FF61H } \end{aligned}$ |
|  | Status register (SR) | SR | R | OOH | $\begin{aligned} & \text { FF62H (8-bits) } \\ & \text { FF63H } \end{aligned}$ |
| C-RAM | Control RAM (C-RAM) |  | R/W | Undefined | FF90H (8-bits) <br> FF9FH (8-bits) |

## Notes:

(1) Write operation is invalid when the register is used as an input port.
(2) The DSP status (RQM flag) is changed by a Read/Write signal.
(3) The shift register of the scrambler/descrambler is shifted one bit by a Write signal to the SCR and DSC.
(4) URTSR is reset after it is read.
(5) The FFWA write address is incremented by a Write signal to the FIFO.
(6) This register is reset to 0 by TMRA.
(7) The write operation is performed with special instructions (MOV WDMSR, \# byte).
(8) INTDSP is reset six clocks after it is set to 1.
(9) The 16 -bit SFR registers must be accessed one byte at a time. For high byte access the symbol H is appended to the SFR mnemonic and for the low byte access the symbol L is used.

## Interrupt Functions

The GPP has one non-maskable interrupt and nine maskable vector interrupts.

The vector interrupt saves status information (PC and PSW information) of the program being executed. The status information is stored in memory specified by the stack pointer when an interrupt request is accepted. Then data is stored at the address of the interrupt request (vector table address) in the PC as vector address information and starts the interrupt service program. Control is returned from the interrupt service program by transferring the program counter value and status information from stack memory to the PC and PSW with the RETI instruction.

Maskable Vector Interrupt. Maskable vector interrupt processing indicates when an interrupt is enabled by the
interrupt mask register [MKO]. The interrupt source state can be checked by the interrupt request flag register [IFO]. Maskable vector interrupt operations are explained below. The interrupt enable state indicates that the IE bit of PSW is 1 and the corresponding bit of the interrupt mask register MKO is 0 .

- When an interrupt source is detected, the corresponding bit of IFO is set.
- When interrupt processing starts, the corresponding bit of IFO is reset.
- When an interrupt source is detected while interrupt is enabled, interrupt processing starts.
- If two or more interrupt sources are detected, priority is given to the lowest interrupt vector address.
- If an interrupt request is detected during interrupt processing, it is nested when interrupt is enabled.

The GPP has a total of ten interrupt request sources; nine maskable interrupts and one non-maskable interrupt. Of the ten sources the maskable interrupt request sources are listed in table 19.

Table 20 lists the interrupt vector table addresses. Table 21 lists the IFO and MKO SFR addresses.

Table 19. Maskable Interrupt Request Sources

| Interrupt Source | Interrupt Signal | Condition |
| :--- | :--- | :--- |
| $T_{X} P L L$ | IST | STINT rising edge |
| P $_{X} P L L$ | IRT | RT rising edge |
| TIMRA | IAT | Timer TMRA is set to 0 |
| TIMRB | IBT | Timer TMRB is set to 0 |
| FIFO | IFIFO | Data was read from FIFO. Or, four levels of FIFO data were output from FIFO. |
| SI1 | IS1 | Data was input to SI1 |
| UART | IIU | Data was input to URTI. Or, a break signal was detected. |
| External | IOU | URTO data was output |

Table 20. Interrupt Vector Table Address

| Interrupt <br> Request Type | Vector <br> Table Address | Default <br> Priorities | IFO <br> Interrupt Request Signal | MK0 <br> Corresponding Bit | Corresponding Bit |
| :--- | :---: | :---: | :---: | :---: | :---: |

Table 21. IFO and MKO, SFR Addresses

| Mnemonic | SFR Address | Function |
| :--- | :--- | :--- |
| IF0 | FFE0, FFE1H | Interrupt request flag register (16-bits) |
| MK0 | FFE4, FFE5H | Interrupt mask register (16-bits) |

Interrupt Request Flag Register [F0]: The interrupt request flag register is a 16-bit register. It consists of the interrupt source flags listed in table 20. The flags in the interrupt request flag register are set when a corresponding interrupt source is detected and reset when it is processed. Flags are reset to 0 when $\overline{\mathrm{RST}}$ is input. The low-order seven bits are always 0 .

Interrupt Mask Register [MKO]: The interrupt mask register is a 16-bit register. It sets even if interrupt is enabled when an interrupt source flag is set. See table 20 for interrupt source flags. The flags of the MK0 are set to 0 to enable interrupt and set to 1 to disable interrupt.

The low-order seven bits are always 1. Flags are initialized to 1 when RST is input.
Vector Interrupt Processing: The vector interrupt processing sequence is shown in Figure 12. It is automatically executed internally. The latency in the interrupt process routine gaining control is 18 clocks (approximately $3.3 \mu \mathrm{~s}$ ).

Figure 12. Vector Interrupt Operation


Non-Maskable Interrupt. The processor has a watch dog timer interrupt function as a non-maskable interrupt. This interrupt is executed immediately when a source is detected. Interrupt execution does not affect the IE flag of PSW.
Interrupt to the DSP. The GPP has reset and interrupt functions to the DSP. These functions are specified by the 2-bit INTDSP register. INTDSP is initialized to 0 when Reset is input. See table 22 and table 23.

Table 22. INTDSP Function

| INTDSP | Function |
| :--- | :--- |
| INTDSP When INTDSP is set to 1 an interrupt request is issued to <br> (bit 1) the DSP. After being issued INTDSP resets automatically. <br> INTDSO When INTDSO is a 1, DSP is reset <br> (bit 0)   |  |

Table 23. INTDSP SFR Address

| Mnemonic | SFR Address | Function |
| :--- | :---: | :--- |
| INTDSP | FF64H | DSP reset/interrupt request register |

## Addressing

GPP addressing includes the following:

- Data memory addressing
- Instruction addressing

Data Memory Addressing. Figure 13 shows the data memory map, SFR memory map, and applicable addressing.

Register Addressing: Addresses a general-purpose register mapped at a specific address in data memory. The general-purpose register in the register bank specified by RBS0 and RBS1 flags in the PSW is registered.

## Coding example follows:

XCH A, r
To specify the $C$ register as $r$, code as follows:
$\mathrm{XCH} A, C$
Short and Direct Addressing: Addresses an area from FE40H to FEFFH in the internal data memory and an area from FF00H to FF1FH in the SFR. To access 16-bit data, 2-byte data specified by continuous even-numbered and odd-numbered addresses is specified.

Coding example follows:
ADDC saddr, A
To specify address FE50H as saddr, code as follows:
ADDC OFE50H, A
SFR Addressing: Addresses a special function register (SFR) mapped to the SFR area (FF00H to FFFH).
Coding example follows:
MOV A, sfr
To specify the PTMR register as sfr, code as follows:
MOV A, PTMR

Figure 13. Data Memory Map and Addressing


Note:
Register indirect addressing (HL) and indexed addressing, addresses the built-in ROM. These are applicable to the read table data.

Register Indirect Addressing: Addresses data memory indirectly by the contents of the register stored in the operand. The register in the register bank specified by the RBS0 and RBS1 flags in the PSW is specified. Only when the E register is specified with the MOV instruction are the contents of the register automatically incremented by one after the instruction is executed. In this case, the operand is coded as $[\mathrm{E}+]$. Register indirect addressing using the HL register pair can address the overall space including the internal ROM.

Coding example follows:

## SUB A, [r4]

To specify the E register a r4, code as follows:

$$
\text { SUB } A,[E]
$$

Indexed Addressing: Addresses data as the result of an addition of 16-bit immediate data and 8-bit register data. The 8-bit register is in the register bank specified by the RBS0 and RBS1 flags of the PSW. This technique can address the overall space including the internal ROM.
Coding example follows:
MOV A, word [r1]
To specify FEAOH as word and the $B$ register as r1, code as follows:

MOV A, OFEAOH [B]
Stack Indirect Addressing: Addresses internal memory data (FE40H to FEFFH) indirectly by the contents of the stack pointer (SP).

This technique is applicable when executing PUSH and POP instructions, save or restore operations by interrupt processing, and subroutine call and return.
Coding example follows:
PUSH rp
To specify the DE register pair as rp , code as follows:

## PUSH DE

Instruction Addressing. The instruction address is determined by the program counter (PC) value. Normally, the PC is automatically incremented by one (for one byte) depending on the number of bytes to be fetched every time an instruction is executed. If a branch instruction is executed, branch destination information is set in the PC by distinct addressing, as shown below:

Relative Addressing: The first address of a subsequent instruction is added by 8-bit immediate data (displacement value: jdisp) of an instruction code and transferred to the PC. Then program control branches to the address set in the PC. The displacement value is handled as signed two's complements $(-128$ to +128$)$ and bit 7 is used as a sign bit.

Relative addressing is applicable for the BR S addr 14 instruction and a branch instruction.

Immediate Addressing: Immediate data in an instruction word is transferred to the PC and program control branches to the address set in the PC.

Immediate addressing is applicable for the CALL laddr14, BR laddr14, and CALLF laddr11 instructions. For the CALLF laddr11 instruction, program control branches to the fixed area of the low-order 2-bit address.

Table Indirect Addressing: The contents of a specific location table (branch destination address) addressed by immediate data of the low-order five bits of an instruction code are transferred to the PC and program control branches to the address set in PC.

Table indirect addressing is applicable for the CALLT [addr5] instruction.

Register Addressing: The contents of a register pair (RP3 to RP0) specified by an instruction word is transferred to the PC and program control branches to the address set in PC. Register addressing is applicable for the BR rp instruction.

## INSTRUCTION SET

Tables 24 through 27 and figure 14 define the operands, symbols, and codes that appear in table 28. Table 28 lists the instruction encodings and shows all the legitimate combinations of operands. The instruction set terminology is as follows:
Operands and Coding Requirements: In the operand field of an instruction, operands are accepted according to their value. An operand having two or more values can have only one selected. Uppercase letters and symbols like +, \#, !, \$, /, and [ ] are keywords and must be written as they are presented. The symbols have the following meanings:

$$
\begin{array}{ll}
+ & =\text { Automatic increment } \\
\# & =\text { Immediate data } \\
! & =\text { Absolute address } \\
\$ & =\text { Relative address } \\
/ & =\text { Bit reverse } \\
{[]} & = \\
\text { Indirect addressing }
\end{array}
$$

For immediate data, write an appropriate numeric value or label. When a label is used, it must be defined elsewhere.

The clock column symbols are as follows:

- n in the clock column of a shift rotate instruction indicates the number of bits to be shifted.
- The value enclosed in ( ) in the clock column of a conditional branch instruction indicates the number of clocks when program control does not branch.
- When accessing SFR by register indirect addressing ([HL]) and indexed addressing (word [r1]), the number of clocks is set to the one shown after a slash (/) in the column.
- If the result of word +r1 overflows in indexed addressing, the number of clocks is increased to the value enclosed in ().


## Table 24. Operand Values

| Operand | Value |
| :---: | :---: |
| r | $X(R 0), A(R 1), C(R 2), B(R 3), E(R 4), D(R 5), L(R 6), H(R 7)$ |
| r1 | A, B |
| r2 | B, C |
| r3 | D, E, E+ |
| r4 | D, E |
| rp | AX (RP0), BC (RP1), DE (RP2), HL (RP3) |
| sfr | Special function register abbreviation (see table 16) |
| sfrp | Special function register abbreviation (16-bit operable register, see table 16) |
| saddr | FE40H to FE1FH immediate data or label |
| saddrp | FE40H to FE1FH immediate data (bit $0=0$ ) or label (for 16-bit data) |
| laddr14 | 0000 H to 3 FFFH immediate data or label: immediate addressing |
| \$addr13 | 0000 H to 1 FFFH immediate data or label: relative addressing |
| addr11 | 800 H to FFFH immediate data or label |
| addr5 | 40 H to 7EH immediate data (bit $0=0$ ) or label |
| word | 16-bit immediate data or label |
| byte | 8-bit immediate data or label |
| bit | 3-bit immediate data or label |
| n | 3-bit immediate data (0 to 7) |
| RBn | RB0 to RB3 |
| Note: |  |

$r$ and $r p$ can be coded with a functional name ( $X, A, C, B, E, D, L, H, A X$, $B C, D E$, and $H L$ ) as well as an absolute name ( $R 0$ to R7 and RP0 to RP3).

Table 25. Abbreviations

| Identifier | Description |
| :--- | :--- |
| A | A register (8-bit accumulator) |
| X | Xregister |
| B | B register |
| C | Cregister |
| D | Dregister |
| E | Eregister |
| H | Hregister |
| L | Lregister |
| ROto R7 | Register 0to register 7 (absolute names) |
| AX | Register pair AX(16-bit accumulator) |
| BC | Register pair BC |
| DE | Register pair DE |
| HL | Register pair HL. |

Table 25. Abbreviations (cont)

| Identifier | Description |
| :--- | :--- |
| RPO to RP3 | Register pair 0 to register pair 3 (absolute names) |
| PC | Program counter |
| SP | Stack pointer |
| PSW | Program status word |
| CY | Carry flag |
| AC | Auxiliary carry flag |
| Z | Reroflag |
| RBSO to RBS1 | Register bank select flag |
| IE | Interrupt request enable flag |
| WDMSR | Watch dog timer control register <br> () <br> Memory data indicated by the address in ( ) or register <br> data |
| Hexadecimal number |  |
| $X_{H}, X_{L}$ | High-order and low-order 8-bits of 16-bit register pair |

## Table 26. Flag Symbols

| Symbol | Description |
| :--- | :--- |
| (Blank) | Flag not affected |
| 0 | Data was cleared to 0 |
| 1 | Data was set to 1 |
| X | Data was set or cleared according to the result of operation |
| R | The previous saved value was restored |

## Table 27. Instruction Code Field Identifiers

| Identifier | Description |
| :--- | :--- |
| Bn | Immediate data corresponding to bits |
| Nn | Immediate data corresponding to n |
| Data | 8 -bit immediate data corresponding to bytes |
| Low/high/byte | 16-bit immediate data corresponding to words |
| Saddr-offset | Low-order 8-bit offset data of 16-bit address cor- <br> responding to saddr |
| Sfr-offset | Low-order 8-bit offset data of 16-bit address of <br> special function register (sfr) |
| Low/high offset | 16-bit offset data corresponding to words in <br> indexed addressing |
| Low/high addr | 16-bit immediate data corresponding to addr 14 <br> dispSigned two's complements of the difference be- <br> tween the first address of the following instruction <br> and the branch destination address (8-bits) |
| fa | Low-order 11-bits of immediate data correspond- <br> ing to addr 11 |
| ta | Low-order 5-bits of immediate data corresponding <br> to (addr5 $\times$ 1/2) |

Figure 14. Operand Register Selection Codes
$r$

| $R_{2}$ | $R_{1}$ | $R_{0}$ | Register |  |
| :--- | :--- | :--- | :--- | :--- |
| $R_{6}$ | $R_{5}$ | $R_{4}$ |  |  |
| 0 | 0 | 0 | $R$ | $X$ |
| 0 | 0 | 1 | $R 1$ | $A$ |
| 0 | 1 | 0 | $R 2$ | $C$ |
| 0 | 1 | 1 | $R 3$ | $B$ |
| 1 | 0 | 0 | $R 4$ | $E$ |
| 1 | 0 | 1 | $R 5$ | $D$ |
| 1 | 1 | 0 | $R 6$ | $L$ |
| 1 | 1 | 1 | $R 7$ | $H$ |


r3

| $R_{1}$ | $R_{0}$ | Register |
| :---: | :---: | :---: |
| 0 | 0 | $E$ |
| 0 | 1 | $E_{+}$ |
| 1 | 0 | $D$ |

r2

| $R_{0}$ | Register |
| :---: | :---: |
| 0 | $C$ |
| 1 | $B$ |

$r 4$

| $R_{1}$ |  |
| :---: | :---: |
| $R_{2}$ | Register |
| $R_{4}$ |  |
| 0 | $E$ |
| 1 | $D$ |

$r p$

| $P_{1}$ | $P_{0}$ |  |  |
| :--- | :--- | :--- | :--- |
| $P_{2}$ | $P_{1}$ | Register-Pair |  |
| $P_{6}$ | $P_{5}$ |  |  |
| 0 | 0 | $R P 0$ | $A X$ |
| 0 | 1 | $R P 1$ | $B C$ |
| 1 | 0 | $R P 2$ | $D E$ |
| 1 | 1 | $R P 3$ | $H L$ |

Example of Machine Code and Operands: When both the first and second operands are arranged as registers or register pairs in the operand field, the instruction code is structured as follows:

Of a register byte, the high-order four bits are used to specify the second operand and the low-order four bits are used to specify the first operand.

MOV r, r


To specify the first operand as A register and the second operand as $L$ register, code as follows:

```
MOV A,L
```

In this case, the instruction code is set as shown below.


Table 28. Instruction Encodings

| Mnemonic | Operand | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { ZACCY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1/B3 | B2/B4 |  |  |  |  |
| 8-Bit Data Transfer Instructions |  |  |  |  |  |  |  |
| MOV | r, \#byte | $10111 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | Data | 2 | 2 | $r \leftarrow$ byte |  |
|  | saddr, \#byte | 00111010 | Saddr-offset | 3 | 3 | (saddr) $\leftarrow$ byte |  |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte (Note 1) | 00101011 | Sfr-offset | 3 | 5 | sfr $\leftarrow$ byte |  |
|  |  | Data |  |  |  |  |  |
|  | $r$ r $r$ | 00100100 | $0 R_{6} R_{5} \mathrm{R}_{4} 0 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 2 | $r \leftarrow r$ |  |
|  | A, r | $11010 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ |  | 1 | 2 | $A \leftarrow r$ |  |
|  | A, saddr | 00100000 | Saddr-offset | 2 | 2 | $A \leftarrow($ saddr $)$ |  |
|  | saddr, A | 00100010 | Saddr-offset | 2 | 3 | (saddr) $\leftarrow$ A |  |
|  | A, str | 00010000 | Sfr-offset | 2 | 4 | $A \leftarrow s f r$ |  |
|  | sfr, A | 00010010 | Sfr-offset | 2 | 5 | $\mathrm{sfr} \leftarrow \mathrm{A}$ |  |
|  | A, [r3] (Note 2) | $011111 \mathrm{R}_{1} \mathrm{R}_{0}$ |  | 1 | 5/6 | $\mathrm{A} \leftarrow(\mathrm{FEOOH}+\mathrm{r} 3) \quad \mathrm{r} 3=40 \mathrm{H}-\mathrm{FFH}$ |  |
|  | [r3], A (Note 2) | $011110 \mathrm{R}_{1} \mathrm{R}_{0}$ |  | 1 | 5/6 | $(\mathrm{FEOOH}+\mathrm{r} 3) \leftarrow \mathrm{A} \quad \mathrm{r} 3=40 \mathrm{H}-\mathrm{FFH}$ |  |
|  | A, [HL] | 01011101 |  | 1 | 5/7 | $A \leftarrow(H L)$ |  |
|  | [HL], A | 01010101 |  | 1 | 5/7 | $(\mathrm{HL}) \leftarrow \mathrm{A}$ |  |
|  | A, word [r1] | $\underline{00001010}$ | $00 \mathrm{R}_{5} 10000$ | 4 | 7(8)/ | $A \leftarrow($ word $+r 1)$ |  |
|  |  | Low offset | High offset |  | 9(10) |  |  |
|  | word [r1], A | 00001010 | $10 \mathrm{R}_{5} 10000$ | 4 | 7(8)/ | (word +r 1 ) $\leftarrow \mathrm{A}$ |  |
|  |  | Low offset |  |  | $9(10)$ |  |  |
|  | PSW, \#byte | 00101011 | 11111110 | 3 | 5 | PSW $\leftarrow$ byte | X X X |
|  |  | Data |  |  |  |  |  |
|  | PSW, A | 00010010 | 11111110 | 2 | 5 | $\mathrm{PSW} \leftarrow \mathrm{A}$ | $\times \times \mathrm{X}$ |
|  | A, PSW | 00010000 | 11111110 | 2 | 4 | $A \leftarrow P S W$ |  |
| XCH | A, r | $11011 R_{2} R_{1} R_{0}$ |  | 1 | 4 | $A \longleftrightarrow r$ |  |
|  | A, saddr | 00100001 | Saddr-offset | 2 | 4 | $A \longleftrightarrow$ (saddr) |  |
|  | A, sfr | 00000001 | 00100001 | 3 | 10 | $A \longleftrightarrow \mathrm{sfr}$ |  |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A, [r4] | $01111 R_{2} 11$ |  | 1 | 8 | $\mathrm{A} \longleftrightarrow(\mathrm{FEOOH}+\mathrm{r} 4) \quad \mathrm{r} 4=40 \mathrm{H}-\mathrm{FFH}$ |  |

## Notes:

(1) When sfr is coded as WDMSR, MOV is used as another dedicated instruction. In this case, the numbers of bytes and clocks are different from MOV (see CPU control instruction).
(2) When $r 3$ is coded as $E+$, the $E$ register is automatically incremented by one after the instruction is executed and the number of clocks is set to 6.

Table 28. Instruction Encodings (cont)

| Mnemonic | Operand | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { ZACCY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1/B3 | B2/B4 |  |  |  |  |
| 16-Bit Data Transfer Instructions |  |  |  |  |  |  |  |
| MOVW | rp, \#word | $0110 \mathrm{OP}_{2} \mathrm{P}_{1} \mathrm{O}$ | Low byte | 3 | 3 | pp ¢ word |  |
|  |  | High byte |  |  |  |  |  |
|  | saddrp, \#word | 00001100 | Saddr-offset | 4 | 4 | (saddrp + 1) (saddrp) ヶ word |  |
|  |  | Low byte | High byte |  |  |  |  |
|  | sfrp, \#word | 00001011 | Sfr-offset | 4 | 8 | sfrp $\leftarrow$ word |  |
|  |  | Low byte | High byte |  |  |  |  |
|  | rp, rp | 00100100 | $\mathrm{OP}_{6} \mathrm{P}_{5} \mathrm{O} \quad 1 \mathrm{P}_{2} \mathrm{P}_{1} 0$ | 2 | 4 | $\mathrm{rp} \leftarrow \mathrm{r}$ |  |
|  | AX, saddrp | 00011100 | Saddr-offset | 2 | 6 | $A X \leftarrow$ (saddrp +1) (saddrp) |  |
|  | saddrp, AX | 00011010 | Saddr-offset | 2 | 5 | (saddrp +1) (saddrp) $\leftarrow A X$ |  |
|  | AX, sfrp | 00010001 | Sfr-offset | 2 | 10 | $A X \leftarrow \operatorname{sfrp}$ |  |
|  | sfrp, AX | 00010011 | Sir-offset | 2 | 9 | $\operatorname{sfrp} \leftarrow A X$ |  |
| 8-Bit Operation Instructions |  |  |  |  |  |  |  |
| ADD | A, \#byte | 10101000 | Data | 2 | 2 | A, CY + A + byte | $\underline{x} \times$ |
|  | saddr, \#byte | $\underline{01101000}$ | Saddr-offset | 3 | 3 | (saddr), $\mathrm{CY} \leftarrow$ (saddr) + byte | $\times \mathrm{x} \times$ |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte | 00000001 | 01101000 | 4 | 9 | $\mathrm{sfr}, \mathrm{CY} \leftarrow \mathrm{sfr}+$ byte | $x \times x$ |
|  |  | Sfr-offset | Data |  |  |  |  |
|  | $\underline{r, r}$ | 10001000 | $0 \mathrm{R}_{6} \mathrm{R}_{5} \mathrm{R}_{4} 0 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 3 | $r, \mathrm{CY} \leftarrow \mathrm{r}+\mathrm{r}$ | X XX |
|  | A, saddr | 10011000 | Saddr-offset | 2 | 3 | $A, C Y \leftarrow A+($ saddr $)$ | X $\mathrm{x} \times$ |
|  | A, sfr | $\underline{0000} 0001$ | 10011000 | 3 | 7 | A, $\mathrm{CY} \leftarrow \mathrm{A}+\mathrm{sfr}$ | $\mathrm{x} \times \mathrm{x}$ |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A, [r4] | 00010110 | $011 \mathrm{R}_{4} 1000$ | 2 | 7 | $\begin{aligned} & \mathrm{A}, \mathrm{CY} \leftarrow \mathrm{~A}+(\mathrm{FEOOH}+\mathrm{r} 4) \\ & \mathrm{r} 4=40 \mathrm{H}-\mathrm{FFH} \end{aligned}$ | X X X |
|  | A, [HL] | 00010110 | 01011000 | 2 | 8/10 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{HL})$ | $\underline{x} \times$ |
| ADDC | A, \#byte | 10101001 | Data | 2 | 2 | A, CY $\leftarrow A+$ byte + CY | $\underline{x} \times$ |
|  | saddr, \#byte | 01101001 | Saddr-offset | 3 | 3 | (saddr), $\mathrm{CY} \leftarrow$ (saddr) + byte +CY | $\mathrm{X} \times \mathrm{x}$ |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte | 00000001 | 01101001 | 4 | 9 | sfr, CY ¢ sfr + byte + CY | $\mathrm{X} \times \mathrm{X}$ |
|  |  | Str-offset | Data |  |  |  |  |
|  | $\underline{r, r}$ | 10001001 | $0 \mathrm{R}_{6} \mathrm{R}_{5} \mathrm{R}_{4} 0 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 3 | $r, C Y \leftarrow r+r+C Y$ | X XX |
|  | A, saddr | 10011001 | Saddr-offset | 2 | 3 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+($ saddr $)+\mathrm{CY}$ | $\times \times \mathrm{x}$ |
|  | A, sfr | 00000001 | 10011001 | 3 | 7 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+\mathrm{sfr}+\mathrm{CY}$ | $x \times x$ |
|  |  | Str-offset |  |  |  |  |  |
|  | A, [r4] | 00010110 | $011 \mathrm{R}_{4} 1001$ | 2 | 7 | $\begin{aligned} & \mathrm{A}, \mathrm{CY} \leftarrow \mathrm{~A}+(\mathrm{FEOOH}+\mathrm{r} 4)+\mathrm{CY} \\ & \mathrm{r} 4=40 \mathrm{H}-\mathrm{FFH} \end{aligned}$ | X X X |
|  | A, [HL] | 00010110 | 01011001 | 2 | 8/10 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{HL})+\mathrm{CY}$ | x $\times$ x |

Table 28. Instruction Encodings (cont)

|  |  | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { ZACCY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operand | B1/B3 | B2/B4 |  |  |  |  |
| 8-Bit Operation Instructions (cont) |  |  |  |  |  |  |  |
| SUB | A, \#byte | 10101010 | Data | 2 | 2 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}$-byte | $x \times \mathrm{x}$ |
|  | saddr, \#byte | 01101010 | Saddr-offset | 3 | 3 | (saddr), CY $\leftarrow$ (saddr) - byte | $\times \times \mathrm{x}$ |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte | 00000001 | 01101010 | 4 | 9 | sfr, $\mathrm{CY} \leftarrow$ sfr-byte | $\times \times \times$ |
|  |  | Sfr-offset | Data |  |  |  |  |
|  | r, r | 10001010 | $0 R_{6} R_{5} R_{4} 0 R_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 3 | $r, C Y \leftarrow r-r$ | $x \times x$ |
|  | A, saddr | 10011010 | Saddr-offset | 2 | 3 | $A, C Y \leftarrow A-$ (saddr) | $x \times \mathrm{x}$ |
|  | A, sfr | 00000001 | 10011010 | 3 | 7 | $A, C Y \leftarrow A-s f r$ | $\times \times \times$ |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A, [r4] | 00010110 | $011 R_{4} 1010$ | 2 | 7 | $\begin{aligned} & \mathrm{A}, \mathrm{CY} \leftarrow \mathrm{~A}-(\mathrm{FEOOH}+\mathrm{r} 4) \\ & \mathrm{r} 4=40 \mathrm{H}-\mathrm{FFH} \end{aligned}$ | $x \times 8$ |
|  | A, [HL] | 00010110 | 01011010 | 2 | 8/10 | $A, C Y \leftarrow A-(H L)$ | $x \times x$ |
| SUBC | A, \#byte | 10101011 | Data | 2 | 2 | $A, C Y \leftarrow A$-byte - CY | $x \times \mathrm{x}$ |
|  | saddr, \#byte | 01101011 | Saddr-offset | 3 | 3 | (saddr), $\mathrm{CY} \leftarrow$ (saddr)-byte-CY | $x \times \mathrm{x}$ |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte | 00000001 | 01101011 | 4 | 9 | sfr, $\mathrm{CY} \leftarrow$ sfr-byte - CY | $\mathrm{x} \times \mathrm{X}$ |
|  |  | Sfr-offset | Data |  |  |  |  |
|  | $\underline{r}, \mathbf{r}$ | 10001011 | $0 \mathrm{R}_{6} \mathrm{R}_{5} \mathrm{R}_{4} 0 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 3 | $r, C Y \leftarrow r-r-C Y$ | $x \times \mathrm{X}$ |
|  | A, saddr | 10011011 | Saddr-offset | 2 | 3 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-$ (saddr)-CY | $x \times 1$ |
|  | A, sfr | $\underline{00000001}$ | 10011011 | 3 | 7 | $A, C Y \leftarrow A-s f r-C Y$ | $\mathrm{X} \times \mathrm{X}$ |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A, [r4] | 00010110 | $011 \mathrm{R}_{4} 1011$ | 2 | 7 | $\begin{aligned} & \mathrm{A}, \mathrm{CY} \leftarrow \mathrm{~A}-(\mathrm{FEOOOH}+\mathrm{r} 4)-\mathrm{CY} \\ & \mathrm{r}=40 \mathrm{H}-\mathrm{FFH} \end{aligned}$ | X X X |
|  | A, [HL] | 00010110 | 01011011 | 2 | 8/10 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-(\mathrm{HL})-\mathrm{CY}$ | $\times \times \mathrm{x}$ |
| AND | A, \#byte | 10101100 | Data | 2 | 2 | $A \leftarrow A \wedge$ byte | X |
|  | saddr, \#byte | $\underline{01101100}$ | Saddr-offset | 3 | 3 | (saddr) $\leftarrow$ (saddr) $\wedge$ byte | X |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte | $\underline{00000001}$ | 01101110 | 4 | 9 | $s f r \leftarrow \operatorname{sfr}$ A byte | X |
|  |  | Sfr-offset | Data |  |  |  |  |
|  | $r, r$ | 10001100 | $0 R_{6} R_{5} R_{4} 0 R_{2} R_{1} R_{0}$ | 2 | 3 | $r \leftarrow r \wedge r$ | X |
|  | A, saddr | 10011100 | Saddr-offset | 2 | 3 | $A \leftarrow A \wedge$ (saddr) | X |
|  | A, sfr | 00000001 | 10011100 | 3 | 7 | $A \leftarrow A \wedge s f r$ | X |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A, [r4] | 00010110 | 011R4 1100 | 2 | 7 | $A \leftarrow A \wedge(F E 00 H+r 4) r 4=40 H-F F H$ | X |
|  | A, [HL] | 00010110 | 01011100 | 2 | 8/10 | $A \leftarrow A \wedge(H L)$ |  |

Table 28. Instruction Encodings (cont)

| Mnemonic | Operand | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { ZAC CY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1/B3 | B2/B4 |  |  |  |  |
| 8-Bit Operation Instructions (cont) |  |  |  |  |  |  |  |
| OR | A, \#byte | 10101110 | Data | 2 | 2 | $A \leftarrow A V$ byte | X |
|  | saddr, \#byte | $\underline{01101110}$ | Saddr-ofiset | 3 | 3 | (saddr) $\leftarrow$ (saddr) V byte | X |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte | 00000001 | 01101110 | 4 | 9 | sfr $\leftarrow$ sfr V byte | X |
|  |  | Sfr-offiset | Data |  |  |  |  |
|  | $r, r$ | 10001110 | $0 \mathrm{R}_{6} \mathrm{R}_{5} \mathrm{R}_{4} 0 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 3 | $r \leftarrow r V r$ | X |
|  | A, saddr | 10011110 | Saddr-offset | 2 | 3 | $A \leftarrow A V$ (saddr) | X |
|  | A, sfr | 00000001 | 10011110 | 3 | 7 | $A \leftarrow A V s f r$ | x |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A, [ $[4]$ | 00010110 | $011 \mathrm{R}_{4} 1110$ | 2 | 7 | $\mathrm{A} \leftarrow \mathrm{AV}(\mathrm{FEOOH}+\mathrm{r} 4) \quad \mathrm{r} 4=40 \mathrm{H}-\mathrm{FFH}$ | X |
|  | A, [HL] | 00010110 | 01011110 | 2 | 8/10 | $A \leftarrow A V(H L)$ | X |
| XOR | A, \#byte | 10101101 | Data | 2 | 2 | $A \leftarrow A \forall$ byte | X |
|  | saddr, \#byte | 01101101 | Saddr-offset | 3 | 3 | (saddr) $\leftarrow$ (saddr) $\forall$ byte | X |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte | 00000001 | 01101101 | 4 | 9 | sfr $\leftarrow$ sfr $\forall$ byte | V |
|  |  | Str-offiset | Data |  |  |  |  |
|  | $r$ r, r | 10001101 | $0 \mathrm{R}_{6} \mathrm{R}_{5} \mathrm{R}_{4} 0 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 3 | $r \leftarrow r \forall r$ | X |
|  | A, saddr | 10011101 | Saddr-offset | 2 | 3 | $A \leftarrow A \forall(\mathrm{saddr})$ | X |
|  | A, sfr | 00000001 | 10011101 | 3 | 7 | $A \leftarrow A \forall s f r$ | X |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A, [r4] | 00010110 | $011 \mathrm{R}_{4} 1101$ | 2 | 7 | $A \leftarrow A \forall(\mathrm{FEOOH}+\mathrm{r} 4) \mathrm{r} 4=40 \mathrm{H}-\mathrm{FFH}$ | X |
|  | A, [HL] | 00010110 | 01011101 | 2 | 8/10 | $A \leftarrow A \forall(H L)$ | X |
| CMP | A, \#byte | 10101111 | Data | 2 | 2 | A-byte | $\underline{x} \times$ |
|  | saddr, \#byte | 01101111 | Saddr-offset | 3 | 3 | (saddr)-byte | $x \times \mathrm{x}$ |
|  |  | Data |  |  |  |  |  |
|  | sfr, \#byte | 00000001 | 01101111 | 4 | 7 | sfr-byte | $x \times x$ |
|  |  | Str-offset | Data |  |  |  |  |
|  | $\underline{r, r}$ | 10001111 | $0 \mathrm{R}_{6} \mathrm{R}_{5} \mathrm{R}_{4} 0 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 3 | $r-r$ | $\mathrm{x} \times \mathrm{x}$ |
|  | A, saddr | 10011111 | Saddr-offset | 2 | 3 | A-(saddr) | $\mathrm{x} \times \mathrm{x}$ |
|  | A, sfr | 00000001 | 10011111 | 3 | 7 | A-sfr | $\mathrm{x} \times \mathrm{x}$ |
|  |  | Str-offset |  |  |  |  |  |
|  | A, [r4] | 00010110 | $011 \mathrm{R}_{4} 1111$ | 2 | 7 | $\mathrm{A}-(\mathrm{FEOOH}+\mathrm{r} 4) \mathrm{r} 4=40 \mathrm{H}-\mathrm{FFH}$ | $\underline{x} \times$ |
|  | A, [HL] | 00010110 | 01011111 | 2 | 8/10 | A - (HL) | $x \times \mathrm{x}$ |


| 16-Bit Operation Instructions |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDW | AX, \#word | 00101101 | Low byte | 3 | 4 | $\mathrm{AX}, \mathrm{CY} \leftarrow \mathrm{AX}+$ word | X | X X |
|  | High byte |  |  |  |  |  |  |  |
|  | AX, rp | 10001000 | $00001 \mathrm{P}_{2} \mathrm{P}_{1} 0$ | 2 | 6 | $A X, C Y \leftarrow A X+r p$ | X | X x |
|  | AX, saddrp | 00011101 | Saddr-offset | 2 | 7 | $A X, C Y \leftarrow A X+$ (saddrp + 1) (saddrp) | X | $x \times$ |
|  | AX, sfrp | 00000001 | 00011101 | 3 | 13 | $A X, C Y \leftarrow A X+\operatorname{sfr}$ | X | $\mathrm{x} \times$ |
|  | Sfr-offset |  |  |  |  |  |  |  |

$\mu$ PD77810

Table 28. Instruction Encodings (cont)

| Mnemonic | Operand | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { ZACCY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1/B3 | B2/B4 |  |  |  |  |
| 16-Bit Operation Instructions (cont) |  |  |  |  |  |  |  |
| SUBW | AX, \#word | 00101110 | Low byte | 3 | 4 | $A X, C Y \leftarrow A X$-word | $\times \times \times$ |
|  |  | High byte |  |  |  |  |  |
|  | AX, rp | 10001010 | $00001 \mathrm{P}_{2} \mathrm{P}_{1} 0$ | 2 | 6 | $A X, C Y \leftarrow A X-r p$ | $\mathrm{X} \times \mathrm{X}$ |
|  | AX, saddrp | 00011110 | Saddr-offset | 2 | 7 | $A X, C Y \leftarrow A X-$ (saddrp +1$)$ (saddrp) | $\times \times \mathrm{x}$ |
|  | AX, sfrp | 00000001 | 00011110 | 3 | 13 | $A X, C Y \leftarrow A X-s f r p$ | $\mathrm{X} \times \mathrm{X}$ |
|  |  | Sfr-offset |  |  |  |  |  |
| CMPW | AX, \#word | 00101111 | Low byte | 3 | 3 | AX-word | $\mathrm{X} \times \mathrm{x}$ |
|  |  | High byte |  |  |  |  |  |
|  | AX, rp | 10001111 | $00001 \mathrm{P}_{2} \mathrm{P}_{1} 0$ | 2 | 5 | AX-rp | $x \times \mathrm{x}$ |
|  | AX, saddrp | 00011111 | Saddr-offset | 2 | 6 | AX-(saddrp + 1) (saddrp) | $\times \times \mathrm{x}$ |
|  | AX, sfrp | 00000001 | 00011111 | 3 | 12 | AX-sirp | $\mathrm{X} \times \mathrm{X}$ |
|  |  | Sfr-offset |  |  |  |  |  |
| Multiplication/Division Instructions |  |  |  |  |  |  |  |
| MULUW | r | 00000101 | 0000 OR $\mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 43 | AX (high-order 16 bits), $r$ (low-order 8 bits) $\leftarrow \mathrm{AXxr}$ |  |
| DIVUW | r | 00000101 | $00011 \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | 71 | $A X$ (dividend), $r$ (remainder) $\leftarrow A X \div r$ |  |
| Increment and Decrement Instructions |  |  |  |  |  |  |  |
| INC | $r$ | $11000 R_{2} R_{1} \mathrm{R}_{0}$ |  | 1 | 2 | $r \leftarrow r+1$ | $x \times$ |
|  | saddr | 00100110 | Saddr-offset | 2 | 2 | (saddr) $\leftarrow($ saddr $)+1$ | $\mathrm{X} \times$ |
| DEC | r | $11001 R_{2} R_{1} R_{0}$ |  | 1 | 2 | $r \leftarrow r-1$ | $\mathrm{X} \times$ |
|  | saddr | 00100111 | Saddr-offset | 2 | 2 | (saddr) $\leftarrow$ (saddr) -1 | $\times \times$ |
| INCW | rp | 0100 01P $\mathrm{P}_{1} \mathrm{P}_{0}$ |  | 1 | 3 | $\mathrm{rp} \leftarrow \mathrm{rp}+1$ |  |
| DECW | rp | $010011 \mathrm{P}_{1} \mathrm{P}_{0}$ |  | 1 | 3 | $\mathrm{rp} \leftarrow \mathrm{rp}-1$ |  |
| Shift Rotate Instructions |  |  |  |  |  |  |  |
| ROR | $r, n$ | 00110000 | $01 N_{2} N_{1} N_{0} R_{2} R_{1} R_{0}$ | 2 | $3+2 n$ | $\begin{aligned} & \left(\mathrm{CY}, \mathrm{r}_{7} \leftarrow r_{0}, r_{m-1} \leftarrow r_{m}\right) \times n \text { times } \\ & n=0-7 \end{aligned}$ | X |
| ROL | $r, n$ | 00110001 | $01 N_{2} N_{1} N_{0} R_{2} R_{1} R_{0}$ | 2 | $3+2 n$ | $\begin{aligned} & \left(C Y, r_{0} \leftarrow r_{7}, r_{m+1} \leftarrow r_{m}\right) \times n \text { times } \\ & n=0-7 \end{aligned}$ | X |
| RORC | r, n | 00110000 | $00 \mathrm{~N}_{2} \mathrm{~N}_{1} \quad \mathrm{~N}_{0} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | $3+2 n$ | $\begin{aligned} & \left(C Y \leftarrow r_{0}, r_{7} \leftarrow C Y, r_{m-1} \leftarrow r_{m}\right) \\ & x n \text { times } n=0-7 \end{aligned}$ | $x$ |
| ROLC | r, n | 00110001 | $00 N_{2} N_{1} \quad N_{0} R_{2} R_{1} R_{0}$ | 2 | $3+2 n$ | $\begin{aligned} & \left(C Y \leftarrow r_{7}, r_{0} \leftarrow C Y, r_{m+1} \leftarrow r_{m}\right) \\ & x n \text { times } n=0-7 \end{aligned}$ | X |
| SHR | r, n | 00110000 | $10 \mathrm{~N}_{2} \mathrm{~N}_{1} \mathrm{~N}_{0} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | $3+2 n$ | $\begin{aligned} & \left(C Y \leftarrow r_{0}, r_{7} \leftarrow 0, r_{m-1} \leftarrow r_{m}\right) \\ & \text { xntimes } n=0-7 \end{aligned}$ | x 0 x |
| SHL | $\mathrm{r}, \mathrm{n}$ | 00110001 | $10 \mathrm{~N}_{2} \mathrm{~N}_{1} \mathrm{~N}_{0} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$ | 2 | $3+2 n$ | $\begin{aligned} & \left(C Y \leftarrow r_{7}, r_{0} \leftarrow 0, r_{m+1} \leftarrow r_{m}\right) \\ & \text { xntimes } n=0-7 \end{aligned}$ | XOX |
| SHRW | $\mathrm{rp}, \mathrm{n}$ | 00110000 | $11 \mathrm{~N}_{2} \mathrm{~N}_{1} \mathrm{~N}_{0} \mathrm{P}_{2} \mathrm{P}_{1} 0$ | 2 | $3+3 n$ | $\begin{aligned} & \left(C Y \leftarrow r p_{0}, r p_{15} \leftarrow 0, r p_{m-1} \leftarrow r p_{m}\right) \\ & \text { xntimes } n=0-7 \end{aligned}$ | $x 0 \times$ |
| SHLW | rp, n | 00110001 | $11 \mathrm{~N}_{2} \mathrm{~N}_{1} \mathrm{~N}_{0} \mathrm{P}_{2} \mathrm{P}_{1} 0$ | 2 | $3+3 n$ | $\begin{aligned} & \left(C Y \leftarrow r p_{15}, r p \leftarrow 0, r p_{m+1} \leftarrow r p_{m}\right) \\ & \text { xntimes } n=0-7 \end{aligned}$ | $\mathrm{X} 0 \times$ |
| ROR4 | [r4] | 00000101 | $1000 \mathrm{10R}_{1} 0$ | 2 | 22 | $\begin{aligned} & \mathrm{A}_{3-0} \leftarrow(\text { FEOO }+\mathrm{r} 4)_{3-0},(\text { FEOO }+\mathrm{r} 4)_{7-4} \leftarrow \\ & \mathrm{~A}_{3-0},(\text { FEOO }+\mathrm{r} 4)_{3-0} \leftarrow(\text { FEOO }+\mathrm{r} 4)_{7-4} \end{aligned}$ |  |
| ROL4 | [r4] | 00000101 | $1001 \mathrm{tOR}_{1} 1$ | 2 | 23 | $\begin{aligned} & \mathrm{A}_{3-0} \leftarrow(\text { FEOO }+\mathrm{r} 4)_{7-4},(\text { FEOO }+\mathrm{r} 4)_{3-0} \leftarrow \\ & \mathrm{~A}_{3-0},(\text { FEOO }+\mathrm{r} 4)_{7-4} \leftarrow(\text { FEOO }+\mathrm{r} 4)_{3-0} \end{aligned}$ |  |

Table 28. Instruction Encodings (cont)

| Mnemonic | Operand | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { Z ACCY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1/B3 | B2/B4 |  |  |  |  |
| BCD Correct Instructions |  |  |  |  |  |  |  |
| ADJBA |  | 00001110 |  | 1 | 3 | Decimal adjust accumulator after addition | $x \times x$ |
| ADJBS |  | 00001111 |  | 1 | 3 | Decimal adjust accumulator after subtract | $\times \times \times$ |
| Bit Operation Instructions |  |  |  |  |  |  |  |
| MOV1 | CY, saddr. bit | 00001000 | $00000 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 5 | $\mathrm{CY} \leftarrow$ (saddr. bit) | $x$ |
|  |  | Saddr-offset |  |  |  |  |  |
|  | CY, sfr. bit | 00001000 | $00001 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7 | $\mathrm{CY} \leftarrow \mathrm{sfr}$.bit | X |
|  |  | Sfr-offset |  |  |  |  |  |
|  | CY, A. bit | 00000011 | $00001 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $C Y \leftarrow A$. bit | X |
|  | CY, X. bit | 00000011 | $0000 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $C Y \leftarrow X$. bit | X |
|  | CY, PSW. bit | 00000010 | $00000 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $\mathrm{CY} \leftarrow \mathrm{PSW}$. bit | X |
|  | saddr. bit, CY | 00001000 | $0001 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 8 | (saddr. bit) $\leftarrow \mathrm{CY}$ |  |
|  |  | Saddr-offset |  |  |  |  |  |
|  | sfr. bit, CY | 00001000 | 0001 1 $\mathrm{B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 12 | sfr. bit $\leftarrow C \mathrm{CY}$ |  |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A. bit, CY | 00000011 | $00011 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 8 | A. bit $\leftarrow C \mathrm{CY}$ |  |
|  | X, bit, CY | 00000011 | $0001 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 8 | $X$. bit $\leftarrow C \mathrm{CY}$ |  |
|  | PSW. bit, CY | 00000010 | $0001 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 7 | PSW. bit $\leftarrow C Y$ | $\times \times$ |
| AND1 | CY, saddr. bit | 00001000 | 0010 OB2 $\mathrm{B}_{1} \mathrm{~B}_{0}$ | 3 | 5 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ (saddr. bit) | $x$ |
|  |  | Saddr-offset |  |  |  |  |  |
|  | CY, /saddr. bit | 00001000 | $0011 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 5 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ (saddr. bit) | $x$ |
|  |  | Saddr-offset |  |  |  |  |  |
|  | CY, str. bit | 00001000 | $00101 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7 | $C Y \leftarrow C Y \wedge$ sfr. bit | X |
|  |  | Sfr-offset |  |  |  |  |  |
|  | CY, /sfr. bit | 00001000 | 0011 1 $\mathrm{B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge \overline{\text { sfr. bit }}$ | X |
|  |  | Sfr-offset |  |  |  |  |  |
|  | CY, A. bit | 00000011 | $00101 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $C Y \leftarrow C Y \wedge A$. bit | $x$ |
|  | CY, /A. bit | 00000011 | 0011 1B2 $\mathrm{B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge \overline{\mathrm{A} . \text { bit }}$ | $x$ |
|  | CY, X. bit | 00000011 | $0010 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $C Y \leftarrow C Y \wedge X$ bit | X |
|  | CY,/X. bit | 00000011 | $00110 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $C Y \leftarrow C Y \wedge \bar{X}$. bit | $x$ |
|  | CY, PSW. bit | 00000010 | 0010 0B2 $\mathrm{B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $C Y \leftarrow C Y \wedge P S W$. bit | $\underline{x}$ |
|  | CY, /PSW. bit | 00000010 | $0011 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge \overline{\text { PSW. bit }}$ | X |

Table 28. Instruction Encodings (cont)

| Mnemonic | Operand | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { ZACCY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1/B3 | B2/B4 |  |  |  |  |
| Bit Operation Instructions (cont) |  |  |  |  |  |  |  |
| OR1 | CY, saddr. bit | 00001000 | $01000 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 5 | $\mathrm{CY} \leftarrow \mathrm{CYV}$ (saddr. bit) | x |
|  |  | Saddr-offset |  |  |  |  |  |
|  | CY, /saddr. bit | 00001000 | $0101 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 5 | $\mathrm{CY} \leftarrow \mathrm{CYV}$ (saddr. bit) | x |
|  |  | Saddr-offset |  |  |  |  |  |
|  | CY, sfr. bit | 00001000 | $0100 \mathrm{H}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7 | $C Y \leftarrow C Y V$ sfr. bit | x |
|  |  | Sfr-offset |  |  |  |  |  |
|  | CY, /sfr. bit | 00001000 | $01011 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7 | $\mathrm{CY} \leftarrow \mathrm{CYV} \overline{\text { sfr. bit }}$ | X |
|  |  | Saddr-offiset |  |  |  |  |  |
|  | CY, A.bit | 00000011 | $01001 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | CY + CYV A. bit | $x$ |
|  | CY,/A. bit | 00000011 | $01011 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $C Y \leftarrow C Y \vee \overline{A . b i t}$ | X |
|  | CY, X. bit | 00000011 | $01000 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $\mathrm{CY} \leftarrow \mathrm{CYVX}$. bit | X |
|  | CY, X . bit | 00000011 | $0101 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $C Y+C Y V \overline{X . b i t}$ | x |
|  | CY, PSW. bit | 00000010 | $0100 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | CY + CYVPSW. bit | X |
|  | CY,/PSW. bit | 00000010 | $01010 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $\mathrm{CY} \leftarrow \mathrm{CYV}$ PSW. bit | X |
| XOR1 | CY, saddr. bit | 00001000 | $0110 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 5 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall$ (saddr, bit) | X |
|  |  | Saddr-offset |  |  |  |  |  |
|  | CY, sfr. bit | 00001000 | $0110 \mathrm{1B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall$ sfr. bit | x |
|  |  | Sfr-offset |  |  |  |  |  |
|  | CY, A. bit | 00000011 | $01101_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall \mathrm{A}$. bit | X |
|  | CY, X. bit | 00000011 | $0110 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall \mathrm{X}$. bit | X |
|  | CY, PSW.bit | 00000010 | $0110 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | CY $\leftarrow$ CY $\forall$ PSW. bit | X |
| SET1 | saddr. bit | $1011 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | Saddr-offset | 2 | 3 | (saddr. bit) $\leftarrow 1$ |  |
|  | str. bit | 00001000 | $1000 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 10 | sfr. bit $\leftarrow 1$ |  |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A. bit | 00000011 | $1000{1 B_{2} B_{1} B_{0}}$ | 2 | 6 | A. bit $\leftarrow 1$ |  |
|  | X. bit | 00000011 | $10000 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 6 | X. bit $\leftarrow 1$ |  |
|  | PSW. bit | 00000010 | $1000 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | PSW. bit $\leftarrow 1$ | $\mathrm{X} \times \mathrm{X}$ |
| CLR1 | saddr. bit | $1010 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | Saddr-offset | 2 | 3 | (saddr. bit) $\leftarrow 0$ |  |
|  | sfr. bit | 00001000 | $1001 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 10 | sfr. bit $\leftarrow 0$ |  |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A. bit | 00000011 | $1001 \mathrm{BB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 6 | A. bit $\leftarrow 0$ |  |
|  | X. bit | 00000011 | $1001 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 6 | X. bit $\leftarrow 0$ |  |
|  | PSW. bit | 00000010 | $1001 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | PSW. bit $\leftarrow 0$ | X $\times \mathrm{X}$ |
| NOT1 | saddr. bit | 00001000 | $01111_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 6 | (saddr. bit) $\leftarrow(\overline{\text { saddr. bit) }}$ |  |
|  |  | Saddr-offset |  |  |  |  |  |
|  | sfr. bit | 00001000 | $01111 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 10 | sfr. bit $\leftarrow \overline{\text { sfr. bit }}$ |  |
|  |  | Sfr-offset |  |  |  |  |  |
|  | A. bit | 00000011 | $0111 \mathrm{Br}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 6 | A. bit $\leftarrow \overline{\text { A. bit }}$ |  |
|  | X. bit | 00000011 | $01110 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 6 | X. bit $+\overline{\mathrm{X} . \mathrm{bit}}$ |  |
|  | PSW. bit | 00000010 | $01110 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 2 | 5 | PSW. bit $\leftarrow \overline{\text { PSW. bit }}$ | $\mathrm{x} \times \mathrm{X}$ |

Table 28. Instruction Encodings (cont)

| Mnemonic | Operand | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { Z ACCY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1/B3 | B2/B4 |  |  |  |  |
| Bit Operation Instructions (cont) |  |  |  |  |  |  |  |
| SET1 | CY | 01000001 |  | 1 | 2 | $C Y \leftarrow 1$ | 1 |
| CLR1 | CY | 01000000 |  | 1 | 2 | $C Y \leftarrow 0$ | 0 |
| NOT1 | CY | 01000010 |  | 1 | 2 | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ | X |
| Call Return Instructions |  |  |  |  |  |  |  |
| CALL | laddr14 | 00101000 | Low addr | 3 | 9 | $(S P-1)(S P-2) \leftarrow P C+3$, |  |
|  |  | High addr |  |  |  | $\mathrm{PC} \leftarrow$ addr $14, \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  |
| CALLF | laddr11 | $10010 \leftarrow$ |  | 2 | 9 | $\begin{aligned} & (\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}+2, \mathrm{PC}_{12-11} \\ & \leftarrow 01, \mathrm{PC}_{10-0} \leftarrow \text { laddr11 }, \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |
| CALLT | [addr5] | $111 \leftarrow$ ta $\rightarrow$ |  | 1 | 12 | $\begin{aligned} & (\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}+1, \mathrm{PC}_{\mathrm{H}} \leftarrow \\ & (\text { addr5 }+1), \mathrm{PC} \mathrm{~L}_{\mathrm{L}} \leftarrow(\text { addr5 }), \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |
| RET |  | 01010110 |  | 1 | 8 | $\begin{aligned} & \mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP}), \mathrm{PC}_{H} \leftarrow(\mathrm{SP}+1), \\ & \mathrm{SP} \leftarrow \mathrm{SP}+2 \end{aligned}$ |  |
| RETI |  | 01010111 |  | 1 | 10 | $\begin{aligned} & \mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP}), \mathrm{PC}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1), \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+2), \mathrm{SP} \leftarrow \mathrm{SP}+3 \end{aligned}$ | $R \mathrm{R}$ |
| Stack Operation Instructions |  |  |  |  |  |  |  |
| PUSH | rp | 0011 11P1 $P_{0}$ |  | 1 | 7 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow \mathrm{rp},(\mathrm{SP}-2) \leftarrow \mathrm{rP}, \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |
|  | PSW | 01001001 |  | 1 | 3 | $(\mathrm{SP}-1) \leftarrow \mathrm{PSW}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |  |
| POP | rp | 0011 01P1 ${ }_{1} \mathrm{P}_{0}$ |  | 1 | 8 | $r \mathrm{p}_{\mathrm{L}} \leftarrow(\mathrm{SP}), \mathrm{rp} \mathrm{H} \leftarrow(\mathrm{SP}+1), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |
|  | PSW | 01001000 |  | 1 | 4 | $\mathrm{PSW} \leftarrow(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+1$ | $R \mathrm{R} R$ |
| MOV | SP. \#byte | 00101011 | 11111100 | 3 | 5 | SP $\leftarrow$ byte |  |
|  |  | Data |  |  |  |  |  |
|  | SP. A | 00010010 | 11111100 | 2 | 5 | $S P \leftarrow A$ |  |
|  | A. SP | 00010000 | 11111100 | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{SP}$ |  |
| Unconditional Branch Instructions |  |  |  |  |  |  |  |
| BR | laddr14 | 00101100 | Low addr | 3 | 5 | $\mathrm{PC} \leftarrow$ laddr14 |  |
|  |  | High addr |  |  |  |  |  |
|  | rp | 00000101 | $01001 \mathrm{P}_{2} \mathrm{P}_{1} 0$ | 2 | 5 | $\mathrm{PC}_{\mathrm{H}} \leftarrow r \mathrm{p}_{\mathrm{H}}, \mathrm{PC}_{\mathrm{L}} \leftarrow \mathrm{r} \mathrm{p}_{\mathrm{L}}$ |  |
|  | \$addr14 | 00010100 | jdisp | 2 | 4 | $\mathrm{PC} \leftarrow$ \$addr 14 |  |
| Conditional Branch Instructions |  |  |  |  |  |  |  |
| BC | \$addr14 | 10000011 | jdisp | 2 | 4(2) | $\mathrm{PC} \leftarrow$ \$addr 14 if $\mathrm{CY}=1$ |  |
| BL. |  |  |  |  |  |  |  |
| BNC | \$addr14 | 10000010 | jdisp | 2 | 4(2) | $\mathrm{PC} \leftarrow$ \$addr 14 if $\mathrm{CY}=0$ |  |
| BNL |  |  |  |  |  |  |  |
| BZ | \$addr14 | 10000001 | jdisp | 2 | 4(2) | $\mathrm{PC} \leftarrow$ \$addr14 if $\mathrm{Z}=1$ |  |
| BE |  |  |  |  |  |  |  |
| BNZ | \$addr14 | 10000000 | jdisp | 2 | 4(2) | $\mathrm{PC} \leftarrow \$$ addr 14 if $\mathrm{Z}=0$ |  |
| BNE |  |  |  |  |  |  |  |

Table 28. Instruction Encodings (cont)

| Mnemonic | Operand | Instruction Code |  | Bytes | Clocks | Operation | $\frac{\text { Flags }}{\text { ZACCY }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B1/B3 | B2/B4 |  |  |  |  |
| Conditional Branch Instructions (cont) |  |  |  |  |  |  |  |
| BT | saddr. bit, \$addr14 | $0111{ }^{0} \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | Saddr-offset | 3 | 6(4) | $\mathrm{PC} \leftarrow$ \$addr 14 if (saddr. bit) $=1$ |  |
|  |  | jdisp |  |  |  |  |  |
|  | sfr. bit, \$addr14 | 00001000 | $10111 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 4 | 9(7) | $\mathrm{PC} \leftarrow$ \$addr 14 if sfr. bit $=1$ |  |
|  |  | Sfr-offset | jdisp |  |  |  |  |
|  | A. bit, \$addr 14 | 00000011 | 1011 1B2 $\mathrm{B}_{1} \mathrm{~B}_{0}$ | 3 | 7(5) | $\mathrm{PC} \leftarrow \$$ addr 14 if A. bit $=1$ |  |
|  |  | jdisp |  |  |  |  |  |
|  | X. bit, \$addr14 | 00000011 | $10110 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7(5) | $\mathrm{PC} \leftarrow$ Saddr 14 if X. bit $=1$ |  |
|  |  | jdisp |  |  |  |  |  |
|  | PSW, bit, \$addr14 | 00000010 | $1011 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7(5) | $\mathrm{PC} \leftarrow$ \$ addr 14 if PSW. bit $=1$ |  |
|  |  | jdisp |  |  |  |  |  |
| BF | saddr. bit, \$addr14 | 00001000 | $1010 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 4 | 7(5) | $\mathrm{PC} \leftarrow$ \$addr14 if (saddr. bit ) $=0$ |  |
|  |  | Saddr-offset | jdisp |  |  |  |  |
|  | sfr. bit, \$addr14 | 00001000 | $10101 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 4 | 9(7) | $\mathrm{PC} \leftarrow$ \$ addr 14 if sfr. bit $=0$ |  |
|  |  | Sfr-offset | jdisp |  |  |  |  |
|  | A. bit, \$addr14 | 00000011 | 1010 1 $\mathrm{B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7(5) | $\mathrm{PC} \leftarrow$ \$addr 14 if A . bit $=0$ |  |
|  |  | jdisp |  |  |  |  |  |
|  | X. bit, \$addr 14 | 00000011 | $1010 \mathrm{OB}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7(5) | $\mathrm{PC} \leftarrow$ \$addr 14 if X. bit $=0$ |  |
|  |  | jdisp |  |  |  |  |  |
|  | PSW. bit, \$addr14 | $\underline{00000010}$ | $10100 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 7(5) | $\mathrm{PC} \leftarrow$ \$ addr14 if PSW. bit $=0$ |  |
|  |  | jdisp |  |  |  |  |  |
| BTCLR | saddr. bit, \$addr14 | 00000011 | $11010 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 4 | 9(5) | $\mathrm{PC} \leftarrow \$ \text { addr14 if (saddr. bit) }=1$ |  |
|  |  | Saddr-offset | jdisp |  |  | then reset (saddr. bit) |  |
|  | sfr. bit, \$addr14 | 00001000 | $11011 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 4 | 13(7) | $\mathrm{PC} \leftarrow \text { \$addr14 if sfr. bit }=1$ |  |
|  |  | Sfr-offset | jdisp |  |  | then reset sfr. bit |  |
|  | A. bit, \$addr14 | $00000011$ | $11011 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 9(5) | $\begin{aligned} & \mathrm{PC} \leftarrow \text { \$addr14 if } \mathrm{A} . \text { bit }=1 \\ & \text { then reset } \mathrm{A} \text {. bit } \end{aligned}$ |  |
|  |  | jdisp |  |  |  |  |  |
|  | X. bit, \$addr14 | 00000011 | $11010 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 9(5) | $\mathrm{PC} \leftarrow \text { \$addr14 if } \mathrm{X} . \text { bit }=1$ |  |
|  |  | jdisp |  |  |  | then reset X . bit |  |
|  | PSW. bit, Saddr14 | $\underline{00000010}$ | $11010 \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ | 3 | 8(5) | PC $\leftarrow$ \$ ${ }^{\text {addr14 }}$ if PSW. bit $=1$ | $\mathrm{X} \times \mathrm{x}$ |
|  |  | jdisp |  |  |  | then reset PSW. bit |  |
| DBNZ | r2, \$addr 14 | $0011{001 R_{0}}^{0}$ | jdisp | 2 | 5(3) | $\mathrm{r} 2 \leftarrow \mathrm{r} 2-1$, then $\mathrm{PC} \leftarrow \operatorname{addr} 14$ if $\mathrm{r} 2=0$ |  |
|  | saddr, \$addr 14 | 00111011 | Saddr-offset | 3 | 6(4) | saddr $\leftarrow$ saddr -1 , then $\mathrm{PC} \leftarrow$ \$addr 14 |  |
|  |  | jdisp |  |  |  | $\text { if saddr } \neq 0$ |  |

## CPU Control Instructions

| MOV | WDMSR, \#byte | $\frac{00001001}{\text { Data }}$ | $\frac{01101101}{\text { Data }}$ | 4 | 12 | WDMSR $\leftarrow$ byte |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
|  | RBn | 00000101 | $101010 N_{1} N_{0}$ | 2 | 2 | RBS $1-0 \leftarrow n$ |
| SEL | $n=0-3$ |  |  |  |  |  |
| NOP | 00000000 |  | 1 | 2 | Nooperation |  |
| El | 01001011 | 1 | 2 | IE $\leftarrow 1$ (enable interrupt) |  |  |
| DI | 01001010 |  | 1 | 2 | IE $\leftarrow 0$ (disable interrupt) |  |

## MODEM FUNCTION BLOCK FUNCTIONAL DESCRIPTION

For a general overview of the modem function block units, see Figure 1.

## Parallel I/O Port and C-RAM

General. The modem function block, ports $A, B$, and $D$ are 8-bit general-purpose I/O ports. Port C is a 7-bit generalpurpose I/O port. These ports are selectively set to be used as an input or output port by the internal program using three mode registers PTMR, PCMR, and PDMR.

Port D has a data bus function for transferring data to and from an external unit. The processor has an internal C-RAM used as a 16-byte buffer to transfer data to and from an external unit.

Port $E$ is a one-bit input port and port $F$ is a 3-bit output port. See table 29.

Table 29. Parallel I/O Ports and C-RAM SFR Addresses and Descriptions

| Unit | SFR Address | Description |
| :--- | :--- | :--- |
| PTMR | FF28H | Ports A, B, TxD, and Rxd mode registers |
| PCMR | FF29H | Port C mode register |
| PDMR | FF2AH | Port D mode register |
| Port A | FF2CH | 8-bit general-purpose I/O port |
| Port B | FF2DH | 8-bit general-purpose I/O port |
| Port C | FF2EH | 7-bit general-purpose I/O port |
| PortD | FF2FH | 8-bit general-purpose I/O port |
| Port E | FF57H | 1-bit general-purpose input port |
| Port F | FF5CH | 3-bit general-purpose output port |
| C-RAM | FF90H <br> to FF9FH | Memory used to transfer data to and from an <br> external unit |

Functions. Port $\mathrm{A}\left(\mathrm{PA}_{0}\right.$ to $\left.\mathrm{PA}_{7}\right)$ : Port A is a generalpurpose I/O port consisting of an 8-bit register. Its SFR address is FF2CH. It is used as an input port when the processor is reset and 00 H is the initial value of the internal buffer. Bits 4 and 5 of the PTMR (PTMR 4 and $\mathrm{PTMR}_{5}$ ) determines whether each of two 4-bit groups are input or output.

Port $\mathrm{B}\left(\mathrm{PB}_{0}\right.$ to $\left.\mathrm{PB}_{7}\right)$ : Port B is a general-purpose $\mathrm{I} / \mathrm{O}$ port consisting of an 8-bit register. Its SFR address is FF2DH. It is used as an input port when the processor is reset and 00 H is the initial value of the internal buffer. Bits 0 through 3 of the PTMR (PTMR ${ }_{0}$ through PTMR ${ }_{3}$ ) determines whether each of three 2-bit groups are input or output.

Port C ( $\mathrm{PC}_{0}$ to $\mathrm{PC}_{6}$ ): Port C is a general-purpose $\mathrm{I} / \mathrm{O}$ port when PCMR bit $7=0$ and consists of a 7-bit register. Its SFR address is FF2EH. It is used as an input port when the processor is reset and 00 H is the initial value of the internal buffer. I/O is selectable on a bit basis as a general-purpose I/O port. It is determined by the seven bits in the PCMR register (bits 0 through 6).
Port $C$ functions as bus control when PCMR bit $7=1$. In this mode, the port inputs C-RAM addresses and Read/ Write signals from the host computer. See table 30.

Table 30. Port C Functions

| Pin Symbol <br> as a Port | Pin Symbol <br> as a Bus | Function as a Bus |
| :--- | :---: | :--- |
| $\mathrm{PC}_{0}-\mathrm{PC}_{3}$ | $\mathrm{~A}_{0}-\mathrm{A}_{3}$ | C-RAM address input |
| $\mathrm{PC}_{4}$ | $\overline{\mathrm{CS}}$ | Chip select input |
| $\mathrm{PC}_{5}$ | $\overline{\mathrm{RD}}$ | Read strobe input from host computer |
| $\mathrm{PC}_{6}$ | $\overline{\mathrm{WR}}$ | Write strobe input from host computer |

Port $\mathrm{D}\left(\mathrm{PD}_{0}\right.$ to $\left.\mathrm{PD}_{7}\right)$ : Port D is a general-purpose $\mathrm{I} / \mathrm{O}$ when PCMR bit $7=0$ and consists of an 8-bit register. Its SFR address is FF2FH. It is used as an input port when the processor is reset and 00 H is the initial value of the internal buffer. I/O is selectable on a bit basis as a general-purpose I/O port. It is determined by eight bits (PDMR bit 0 through PDMR bit 7) in the PDMR register. See table 33.

Port $D$ functions as a data bus when PCMR bit $7=1$. In this mode, port $C$ is used as an address and control bus for an 16-byte data bus of C-RAM and its address is specified by $A_{0}$ through $A_{3}$ of port $C$.
Ports A through D are all selected as input ports when the processor is initialized or reset. The ports when selected as input or output ports, can be either written or read. When used as an output port, the following applies:

- Write - GPP data will be written to the external port.
- Read - the most recent data written to the port from the GPP will be read back to the GPP.

When used as an input port, the following applies:

- Write - GPP data will be written to the external port.
- Read - the external data that is input to the port is read into the GPP.

Port E (PE): Port $E$ is a general-purpose input port consisting of a 1-bit register. Its SFR address is FF57H. The input value can be read from bit 0 of the G-bus. The remaining bits 1 through 7, contain 0's. No data can be written to port $E$.

Port $\mathrm{F}\left(\mathrm{PF}_{0}\right.$ to $\left.\mathrm{PF}_{2}\right)$ : Port F is a general-purpose output port consisting of a 3-bit register. Its SFR address is FF5CH. The internal register is set as OH when the processor is reset.
Bits 0 through 2 of the G-bus are output bits. The port can also be read. Bits 3 through 7 contain 0's.

Port Mode Register (PTMR): The PTMR consists of an 8 -bit register. It selects the mode of ports $A$ and $B$ and the RxD and TxD pins. Its address is FF28H and is 3FH when the processor is initialized and reset. See table 31.

Table 31. PTMR Functions

| PTMR | Value | Function |
| :--- | :---: | :--- |
| Bit 7 | 0 | RxD is an output port and TxD is an input port |
|  | 1 | RxD and TxD are not used as a port |
| Bit 6 |  | Not used |
| Bit 5 | 0 | $\mathrm{PA}_{4}$ to $\mathrm{PA}_{7}$ (high-order four bits) are output ports |
|  | 1 | $\mathrm{PA}_{4}$ to $\mathrm{PA}_{7}$ (high-order four bits) are input ports |
| Bit 4 | 0 | $\mathrm{PA}_{0}$ to $\mathrm{PA}_{3}$ (low-order four bits) are output ports |
|  | 1 | $\mathrm{PA}_{0}$ to $\mathrm{PA}_{3}$ (low-order four bits) are input ports |
| Bit 3 | 0 | $\mathrm{~PB}_{7}$ and $\mathrm{PB}_{6}$ are output ports |
| Bit 2 | 0 | $\mathrm{~PB}_{7}$ and $\mathrm{PB}_{6}$ are input ports |
|  | 1 | $\mathrm{~PB}_{5}$ and $\mathrm{PB}_{4}$ are output ports |
| Bit 1 | 0 | $\mathrm{~PB}_{5}$ and $\mathrm{PB}_{4}$ are input ports |
|  | 1 | $\mathrm{~PB}_{3}$ and $\mathrm{PB}_{2}$ are output ports |
| Bit 0 | 0 | $\mathrm{~PB}_{3}$ and $\mathrm{PB}_{2}$ are input ports $\mathrm{PB}_{0}$ are output ports |

Port C Mode Register (PCMR): The PCMR consists of an 8 -bit register. Its address is F 29 H and is 7 FH when the processor is reset. See table 32.

Table 32. PCMR Functions

| PCMR | Value | Function |
| :--- | :---: | :--- |
| Bit 7 | 0 | Ports $C$ and $D$ are set as a port |
| Bit n <br> $n=0-6$ | 1 | Ports $C$ and $D$ are set as a bus |
|  | 0 | PCn is an output port (valid when PCMR <br> bit $7=0$ |

Port D Mode Register (PDMR): The PDMR consists of an 8 -bit register. It selects port $D$ in the input or output mode. Its SFR address is FF29H and is FFH when the processor is reset. See table 33.

Table 33. PDMR Functions

| PDMR | Value | Function |
| :--- | :---: | :--- |
| Bit $n$ <br> $n=0-7$ | 0 | PDn is an output port (valid when PCMR <br> bit $7=0$ ) |
|  | 1 | PDn is an input port (valid when PCMR <br> bit $7=0$ |

Control RAM (C-RAM): C-RAM is a 16 -byte by 8 -bit memory. It is mapped as SFR addresses FF 90 H through FF9FH. Table 34 shows the relationship between C-RAM and SFR addresses, when $\mathrm{PC}_{0}$ to $\mathrm{PC}_{3}$ of port C are used as an address bus.

Table 34. C-RAM SFR Address Mapping

| External Address $\left(\mathrm{PC}_{3}-\mathrm{PC}_{\mathbf{0}}\right)$ |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
| A3 | A2 | A1 | A0 | (HEX) |  |
| 0 | 0 | 0 | 0 | SFR Address |  |
| 0 | 0 | 0 | 1 | (1H) | FF90H |
|  | 2 |  |  |  | FF91H |
| $\mathbf{1}$ | $\mathbf{1}$ | 1 | 0 | (EH) | FF9EH |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | 1 | (FH) | FF9FH |

Addresses 7H and FH (C-RAM memory external addresses) store information indicating the C-RAM status. 7 H indicates the status of OH to 6 H and FH indicates the status of 8 H to EH . See table 35 .

## Table 35. C-RAM Status Functions

| 7H Memory Bit | Function | FH Memory Bit | Function |
| :--- | :---: | :---: | :---: |
| Bit 0 | OH memory status | Bit0 | 8H memory status |
| Bit 1 | 1H memory status | Bit 1 | 9H memory status |
| 2 | 2 | 2 | $?$ |
| Bit 6 | $6 H$ memory status | Bit 6 | EH memory status |
| Bit 7 | 0 | Bit 7 | 0 |

The state of a memory status bit, indicates the following:
$0=$ No write or read request is issued by the $\mu$ PD77810.
$1=$ A write or read request is issued by the $\mu$ PD77810.
Each status bit is set to 1 by a GPP transfer instruction, but cannot be set to 0 by a GPP transfer instruction. When an external host computer accesses OH to 6 H and 8 H to EH , the corresponding status bit is set to 0 . All bits are set to 0 when the processor is reset.

A read access to the C-RAM can be performed by the GPP and an external host computer simultaneously, but simultaneous write access is denied.

## Scrambler (SCR) and Descrambler (DSC)

Both the scrambler (SCR) and descrambler (DSC) consist of a polynomial counter, a protection circuit, and an SCRMR used to set the mode. Registers SCR and DSC are one-bit registers corresponding to the LSB of the data bus. They also have a 4 -bit SCRM register and 3 -bit DSCM register as a control register. See table 36.

Table 36. Scrambler and Descrambler SFR Addesses and Descriptions

| Unit | SFR Address | Description |
| :--- | :--- | :--- |
| SCRMR | FF40H | Mode register |
| SCR | FF41H | Scrambler port |
| DSC | FF42H | Descrambler port |
| SCRM | FF65H | Scrambler control register |
| DSCM | FF66H | Descrambler control register |

Mode Register (SCRMR). The SCRMR is an 8 -bit register. Each bit (bit $7=$ MSB and bit $0=$ LSB) specifies the multiplexer mode as shown in Figures 15 and 16. Bits 7 through 2 are shared by the SCR and DSC. Bit 1 is used only by DSC and bit 0 is used only by the SCR. Table 37 shows the relationship between the SCRMR bit patterns and CCITT V series recommendations.

Table 37. SCRMR Functions

| CCITT <br> Recommendation | Bits |  |  |  |  |  |  | Generating Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7654321 |  |  |  |  |  |  |  |  |
| V.22, V.22bis | 0 | 0 | 0 | 0 | 0 | - |  | $1+x^{-14}+x^{-17}$ | (Note 1) |
| V. 27 | 1 | 1 | 10 | 1 | 0 |  |  | $1+\mathrm{X}^{-6}+\mathrm{X}^{-7}$ | Note 2) |
| V.27bis, V.27ter | 1 | 1 | 11 | 11 | 0 | - |  | $1+\mathrm{X}^{-6}+\mathrm{X}$ | 3) |
| V. 29 | 1 | - | - - | 1 | 1 | 0 | 0 | $1+x^{-18}+x^{-2}$ |  |
| V.26/V. 32 call | 1 | - | - | - 1 | 1 | 1 | 0 | $\begin{aligned} & 1+X^{-18}+X^{-2} \\ & 1+X^{-5}+X^{-23} \end{aligned}$ | $\begin{aligned} & : \text { SCR } \\ & : \text { DSC } \end{aligned}$ |
| V.26/V. 32 answer | 1 | - | - - | - 1 | 1 | 0 | 1 | $\begin{aligned} & 1+X^{-5}+X^{-23} \\ & 1+X^{-18}+X^{-28} \end{aligned}$ | $\begin{aligned} & \text { : SCR } \\ & \text { : DSC } \end{aligned}$ |

## Notes:

(1) The processor has a protection circuit (conforming to Recommendation V.22) that reverses the next scrambler input, when 1 is output continuously to the scrambler 64 times.
(2) The processor has a protection circuit (conforming to Recommendation V.27) that protects repeated patterns of 1, 2, 3, 4, 6, 9, and 12 in bits 2 through 6 . Example of 45 bits of transmitted bit strings follows:

$$
P(x)=\sum_{(i=0)}^{2} a(i) x^{i}
$$

Where, a (i) $=0$ or 1
$a(i)=a(i+9)$ or $a(i+12)$
Bit data is inverted before transmission.
(3) The processor has a protection circuit (conforming to V.27bis and V.27ter Recommendations) that protects repeat patterns of 1,2,3,4, $6,8,9$, and 12 in bits 2 through 6 .

Control Registers (SCRM and DSCM). Table 38 shows the functions of the 4 -bit SCRM and the 3 -bit DSCM.

Table 38. SCRM and DSCM Functions

| Bit | Name | Function |
| :--- | :--- | :--- |
| 4-Bit SCRM Functions |  |  |
| $\mathbf{3}$ | SCRM.INT | Initial data loading (when the bit changes from <br> 0to 1) |
| 2 | SCRM.CLR | Scrambler clear (when the bit is 1) |
| $\mathbf{1}$ | SCRM.STT | Scrambler protection circuit start (when the bit <br> changes from 0 to 1) |
| $\mathbf{0}$ | SCRM.RST | Scrambler protection circuit reset (when the <br> bit is 1) |

## 3-Bit DSCM Functions

| 2 | DSCM.CLR | Descrambler clear (when the bit is 1 ) |
| :--- | :--- | :--- |
| 1 | DSCM.STT | Descrambler protection circuit start (when the bit <br> changes from 0 to 1) |
| $\mathbf{0}$ | DSCM.RST | Descrambler protection circuit reset (when the <br> bit is 1) |

## TXPLL and RXPLL

The transmitting phase-locked loop ( $T_{X} P L L$ ) and the receiving phase-locked loop ( $\mathrm{R}_{\mathrm{x}} \mathrm{PLL}$ ) consist of a group of counters, including some that are only partially resettable, a preset controller, and a PLL mode register (PLLMR) to set the mode. See Figure 17. The $T_{x}$ PLL adjusts the phase to the external bit rate clock. RxPLL adjusts it to the phase detected internally. The A/D and D/A precisions (bit length) are set by the SR register (see DSP internal functions) and DAMR register (see A/D and D/A interface) in DSP.

Table 39 lists the clocks used by $\mathrm{T}_{\mathrm{x}}$ PLL and $\mathrm{R}_{\mathrm{x}}$ PLL.
Table 39. $T_{X} P L L$ and $R_{X} P L L$ Clocks

| Pin Symbol | Clock Function |
| :--- | :--- |
| ADST | A/D sampling clock |
| $\overline{\text { ADCK }}$ | A/D data serial clock |
| RT | Received data bit rate clock (1 in asynchronous mode) |
| RBAUD | Received data baud rate clock |
| DALD | D/A data load strobe clock |
| $\overline{\text { DACK }}$ | D/A data serial clock |
| STINT | Transmited data bit rate clock (1 in asynchronous mode) |
| SBAUD | Transmitted data baud rate clock |
| ST16 | 16-time clock of transmitted bit rate used in ASC block |
| RT16 | 16-time clock of received bit rate used in SAC block |

Figure 15. SCR Block Diagram

$\mathbf{T}_{\mathbf{X}}$ PLL. $\mathrm{T}_{\mathbf{X}}$ PLL is a PLL whose theory of operation is based on a frequency divider with an adjustable ratio. The incrementer (INCR) shown in Figure 18 is incremented by one at an input clock rate of 5.5296 MHz . When INCR reaches the number 6 it inputs either 0,1 , or 2 as determined by the 2 -bit FLIP/FLOP (TF0 and TF1). Table 40 shows the TF0 and TF1 values.

Table 40. TF0/RF0 and TF1/RF1 Values

| TF0/RF0 | TF1/RF1 | Data to be Loaded in INCR |
| :--- | :---: | :---: |
| 0 | 0 | $1(1 / 6)$ |
| 1 | 0 | $2(1 / 5)$ |
| 0 | 1 | $0(1 / 7)$ |
| 1 | 1 | Inhibited |

In Figure 18, CMP is a phase comparator that outputs the phase of STEXT or RT at the rising edge of SBAUD. CNT is an incremental/decremental counter. It is incremented or decremented by one according to the CMP output. When CMP reaches +3 or more, it issues a TFO set signal; when -3 or less, it issues a TF1 set signal. TF0 and TF1 are updated every time an SBAUD is generated. TFO and TF1 select the multiplexer output and change the timing for the INCR division ratio to $2400 \mathrm{~Hz} / 9600 \mathrm{~Hz}$, selectable by PLLMR.

At the rising edge of STINT, an interrupt signal IST is output.
$\mathbf{R}_{\mathbf{X}}$ PLL. $\mathrm{R}_{\mathbf{X}}$ PLL is a PLL whose theory of operation is based on a frequency divider with an adjustable ratio.

Figure 16. DSC Block Diagram

*V.27 = V.27N.27bis $N .27$ ter
83ML-5826B

In Figure 19, INCR is an incrementer that is incremented by an input clock rate of 5.5296 MHz . When INCR reaches the number 6, it inputs 0,1 , or 2 at the next increment. Data to be loaded is determined by the 2 -bit FLIP/FLOP (RF0 and RF1). Table 40 shows the RF0 and RF1 values.
RFO and RF1 are set or reset with a DSP instruction (write instruction to the SR register). These bits select the multiplexer output and change the timing for the INCR division ratio to $2400 \mathrm{~Hz} / 9600 \mathrm{~Hz}$, selectable by PLLMR. At the rising edge of RTINT, an interrupt signal IRT is output.

Mode Registers. Table 41 shows the PLLMR1, PLLMR2, and BAUDSR register SFR addresses.

Table 41. PLLMR1, PLLMR2, and BAUDSR Register SFR Addresses

| Unit | SFR Address | Description |
| :--- | :---: | :--- |
| PLLMR1 | FF44H | PLL mode register 1 (8 bits) |
| PLLMR2 | FF7EH | PLL mode register 2 (8 bits) |
| BAUDSR | FF45H <br> (low-order 2bits) | SBAUD and RBAUD status register (2 bits) |

Mode Register PLLMR1: The PLLMR1 mode register is an 8 -bit register. Each bit (bit $0=L S B$ ) specifies the multiplexer mode. PLLMR1 specifies whether the SBAUD and RBAUD pins are used as a baud rate clock output pin or input port ( $\mathrm{PG}_{0}$ and $\mathrm{PG}_{1}$ ). PLLMR1 also performs as an input register when the pins are used as input ports.
Bit 7 (MSB) of the PLLMR1 controls TF0 and TF1 of Tx PLL and bit 6 controls RFO and RF1 of RxPLL. Bits 5 and 4 specify the clock source of the transmitting PLL and bit 3 specifies the mode of the SBAUD and RBAUD pins. Bits 1 and 0 enables the SBAUD and RBAUD pins, when the pins are used as input ports. Figure 17 shows the PLLMR1 functions.

The PLLMR1 register uses the SFR address of FF44H. PLLMR1 bits 2 through 7 are set to 0 , and bits 0 and 1 are set to an undefined value when the processor is reset.
When PLLMR1 is read immediately after it is written an incorrect value may occur in bits 6 and 7 .

Figure 17. PLLMR1 Functions

| PLLMR1 |  | PLLMR1 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit 7 | TFO and TF1 Update Cycle | Bit |  | Transmitter Clock |
| 0 | 2400 Hz | 5 | 4 |  |
| 1 | 9600 Hz | 0 | 0 | Internal Clock (STINT) (Self Run) |
|  |  | 0 | 1 | External Clock (STEXT) |
| PLLMR1 |  | 1 | 0 | Slave Clock (RT) |
| Bit 6 | RF0 and RF1 Update Cycle | 1 | 1 | Inhibited |


| PLLMR1 |  |
| :---: | :---: |
| Bit 3 | SBAUD and RBAUD Pin Mode |
| 0 | Input Port |
| 1 | Baud Rate Clock Output |


| PLLMR1 |  |
| :---: | :---: |
| Bit | Function |
| 1 | SBAUD Pin Input Bit |
| 0 | RBAUD Pin Input Bit |

## Note:

(1) A Frequency Rate of 2400 Hz cannot be used for the update cycle clock in phase control of the Tx PLL.

Mode Register PLLMR2: The PLLMR2 mode register is an 8 -bit register. Each bit selects a multiplexer mode. The high-order four bits of PLLMR2 select the transmit ( $\mathrm{T}_{\mathrm{x}} \mathrm{PLL}$ ) clock rate and the low-order four bits select the receive ( $\mathrm{R}_{\mathrm{X}} \mathrm{PLL}$ ) clock rate.
Table 42 lists the PLLMR2 functions. The PLLMR2 register has an SFR address of FF7EH. The SFR address is 33H when the processor is reset.

SBAUD and RBAUD Status Register BAUDSR: The BAUDSR is a 2 -bit read-only register that indicates the SBAUD and RBAUD status. Bit 1 indicates the SBAUD status and bit 0 indicates the RBAUD status 1 or 0.
The BAUDSR register has an SFR address of FF45H. The SFR address is set as 0 H when the processor is reset. In read mode, bits 2 through 7 output Os.

Table 42. PLLMR2 Functions

| Bits |  |  |  | SBAUD (Hz) | STINT (Hz) | ST 16 (Hz) | Bits |  |  |  | RBAUD (Hz) | RT(Hz) | RT 16 (Hz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 |  |  |  | 3 | 2 | 1 | 0 |  |  |  |
| 0 | 0 | 0 | 0 | 300 | 300 | 4800 | 0 | 0 | 0 | 0 | 300 | 300 | 4800 |
| 0 | 1 | 0 | 0 | 600 | 600 | 9600 | 0 | 1 | 0 | 0 | 600 | 600 | 9600 |
| 0 | 0 | 0 | 1 | 600 | 1200 | 19200 | 0 | 0 | 0 | 1 | 600 | 1200 | 19200 |
| 0 | 0 | 1 | 1 | 600 | 2400 | 38400 | 0 | 0 | 1 | 1 | 600 | 2400 | 38400 |
| 0 | 0 | 1 | 0 | 1200 | 1200 | 19200 | 0 | 0 | 1 | 0 | 1200 | 1200 | 19200 |
| 0 | 1 | 1 | 0 | 1200 | 2400 | 38400 | 0 | 1 | 1 | 0 | 1200 | 2400 | 38400 |
| 0 | 1 | 1 | 1 | 1600 | 4800 | 76800 | 0 | 1 | 1 | 1 | 1600 | 4800 | 76800 |
| 1 | 0 | 0 | 0 | 2400 | 2400 | 38400 | 1 | 0 | 0 | 0 | 2400 | 2400 | 38400 |
| 1 | 0 | 0 | 1 | 2400 | 4800 | 76800 | 1 | 0 | 0 | 1 | 2400 | 4800 | 76800 |
| 1 | 0 | 1 | 1 | 2400 | 9600 | 153600 | 1 | 0 | 1 | 1 | 2400 | 9600 | 153600 |
| 1 | 0 | 1 | 0 | 2400 | 7200 | 115200 | 1 | 0 | 1 | 0 | 2400 | 7200 | 115200 |
| 1 | 1 | 1 | 0 | 2400 | 14400 | 230400 | 1 | 1 | 1 | 0 | 2400 | 14400 | 230400 |
| 1 | 1 | 1 | 1 | 2400 | 19200 | 307200 | 1 | 1 | 1 | 1 | 2400 | 19200 | 307200 |

Note:
(1) There is a possibility that erroneous data could occur if the GPP is allowed to write and read data to the PLLMR2 simultaneously.

## ASC, SAC, and UART

This circuit provides a serial interface asynchronously with the DTE. The circuit consists of an asynchronous-tosynchronous converter (ASC), and synchronous-toasynchronous converter (SAC), and a universal asynchronous receiver transmitter (UART) (URTI for input and URTO for output).
The mode of the ASC and SAC is selected by the ASMR mode register. In synchronous mode, the serial clock is RT and ST. The mode and control of UART is selected by the URTMR mode register and its status is retained in the URTSR register.
This circuit is invalid when PTMR bit $7=0$. The $R_{X} D$ pin is used a an output port and the $T_{X} D$ pin is used a an input port. The LSB of SACR is input to $R_{X} D$ and $T_{X} D$ outputs data to the MSB of ASCR.

Table 43 lists the SFR addresses of the ASC, SAC, and UART register. Figure 20 shows the block diagram of the ASC, SAC, and UART.

Table 43. ASC, SAC, UART Register SFR Addresses

| Unit | SFR Address | Description |
| :--- | :---: | :--- |
| ASMR | FF49H | Asynchronous/synchronous mode register |
| URTMR | FF4AH <br> (low-order7 bits) | UART mode register |
| URTSR | FF4BH <br> (low-order 4 bits) | UART status register |
| ASCR | FF4CH | ASC register |
| SACR | FF4DH | SAC register |
| URO | FF3EH | URO register |
| URI | FF3FH | URI register |

The asynchronous/synchronous mode register (ASMR) is an 8 -bit register. It inputs ASC serial data and URTI serial data, selects the $R_{X} D$ pin output signal, selects the character length and signaling rate range, sets a loop from $R_{X} D$ to $\mathrm{T}_{\mathrm{X}} \mathrm{D}$, and selects aynchronous or synchronous mode. The register contains 00 H when the processor is reset. Figure 21 lists the ASMR functions.

Figure 18. $T_{X} P L L$ Block Diagram


Figure 19. RXPLL Block Diagram


Figure 20. ASC, SAC, UART Block Diagram


ASC. The asynchronous-to-synchronous converter (ASC) converts a start-stop signal that is being input to the $T_{X} D$ pin to a bit string, which is synchronous to the transmit clock ST of the modem. If the rate of the input signal is high ( $1 \%$ or $2.3 \%$ ), it deletes the stop bit. ASC also has a break character detection function. When a break character is
detected, it generates break signals for 2M +3 bits ( $M$ indicates the character length including the start and stop bits). ASC has an 8-bit ASCR output register that can output data to the G-bus. ASCR inputs data converted from asynchronous to synchronous from the MSB. When data is processed bit by bit, the ASCR MSB has valid data. Figure 22 provides a diagram of the ASC break signal.

Figure 21. ASMR Functions

| ASMR |  |
| :---: | :--- |
| Bit 7 | ASC Serial Input |
| 0 | $T_{X} D$ pin |
| 1 | URTO output |


| ASMR |  |
| :---: | :--- |
| Bit 5 | $R_{\mathrm{X}}$ D Pin Output |
| 0 | SAC output |
| 1 | URTO output |


| ASMR |  |  |
| :---: | :---: | :---: |
| Bit 4 | Bit 3 |  |
| 0 | 0 | Character Length M (1) |
| 0 | 1 | 8 |
| 1 | 0 | 9 |
| 1 | 1 | 10 |


| ASMR |  |
| :---: | :--- |
| Bit 2 | Signaling Rate Range |
| 0 | Basic |
| 1 | Expanded |


| ASMR |  |
| :---: | :---: |
| Bit 0 | Asynchronous/Synchronous |
| 0 | Asynchronous (2) |
| 1 | Synchronous (2) |

## Notes:

(1) Includes Start and Stop Bits
(2) RT and STINT Pins = 1
(3) $R_{X} D$ Outputs all is

Figure 22. ASC Break Signal Diagram

## Break Signal from TxD $=\mathbf{2 M + 3}$ or Less



Break Signal from TxD $=\mathbf{2 M}+3$ or More


SAC. The synchronous-to-asynchronous converter (SAC) inserts a stop bit if it is deleted in a circuit that outputs a bit string, which is synchronous to the RT receive clock from the $R_{X} D$ pin as a start-stop signal. The width of the stop bit to be inserted is shorter than the original stop bit by $1 / 8$ (1/4 in extension mode) and is retained until conversion ends.

If two null codes with a deleted stop bit are continuous (start bit length $=2 \mathrm{M}-2$ bits), they must be distinguished from a break signal (start bit length $=2 M+3$ bits or more). SAC has an 8-bit input register than can input data from the G-bus. SAC converts data from the LSB of SACR. Figure 23 shows a diagram of the SAC stop bit insertion.

Figure 23. SAC Stop Bit Insertion


Note:
[1] The stop bit is never a $7 / 8$ bit after conversion ends.

UART. The universal asynchronous receiver transmitter (UART) consists of a URTI serial input and URTO output. URTI extracts a character from the start-stop data, deletes the start, stop, and parity bits, and inputs only data to the 8 -bit URI register. URTI also performs parity checking if specified. URTO adds the start, stop, and parity bits to URO data and outputs it serially.

The UART mode register (URTMR) is an 8 -bit register. The UART functions are shown in Figure 24. ASC and SAC are independent of the UART.

The UART status register (URTSR) is a 4 -bit register. All the UART bits are cleared when its status is output to the G-bus. The URTSR functions are shown in Figure 25.

Figure 24. URTMR Functions

| URTMR  <br> Bit 7 URTI Serial Input <br> 0 $T_{\mathbf{x}}$ D pin <br> 1 SAC output |
| :--- |
| URTMR   URTMR  <br> Bit 6 Break Signal  Bit 5 URTO Control <br> 0 Not sent 0 Serial output disable  <br> 1 Sent (continuously)    |


| URTMR |  |
| :---: | :--- |
| Bit4 | URTI Control |
| 0 | Serial input disable |
| 1 | Serial input enable |


| URTMR |  |
| :---: | :---: |
| Bit1 | Data Length (1) |
| 0 | 7 |
| 1 | 8 |


| URTMR |  |
| :---: | :---: |
| Bit 0 | Stop Bit Length |
| 0 | 1 |
| 1 | 2 |

## Note:

(1) The data length does not include the start, stop, and parity bits.

Figure 25. URTSR Functions

| URTSR |  |
| :---: | :--- |
| Bit 3 | Parity Error |
| 0 | No parity error |
| 1 | Parity error |


| URTSR |  |
| :---: | :--- |
| Bit 2 | Framing Error |
| 0 | No framing error |
| 1 | Framing error |


| URTSR |  |
| :---: | :--- |
| Bit 1 | Overrun Error |
| 0 | No overrun error |
| 1 | Overrun error |


| URTSR |  |
| :---: | :--- |
| Bit0 | Break Signal |
| 0 | No break signal |
| 1 | Break signal (2) |

## Notes:

(1) If data is input to the URTI serially or a break signal is detected, an interrupt request (IIU) is issued. URTSR data must be checked every time an IIU is issued. If data is output to the URTO serially, an interrupt signal IOU is issued.
(2) The URTSR determines that a break signal is issued when two or more continous characters (excluding the start, stop, and parity bits) are 0.

## $A / D$ and $D / A$ Interface

This circuit interfaces the $A / D$ and $D / A$ converters. It consists of a variable-length serial I/O and FIFO, a mode register used to reset the mode, and a DAMR. The A/D serial input signal ADIN inputs DSP ADSI.

The circuit uses the ADST pin to output the A/D conversion start strobe and uses the ADIN pin to input A/D data serially. The circuit also uses the $\overline{\mathrm{ADCK}}$ pin for the A/D conversion serial clock. The circuit inputs data from the ADIN pin in synchronization with the rising edge of $\overline{A D C K}$. The DALD pin is used to output a D/A conversion load strobe signal. The circuit outputs data from the DAOT pin in synchronization with the DACK D/A conversion serial clock.

Serial data is input or output from the MSB. The data length is selectable between 8 or 16 bits. Table 44 lists the A/D and D/A SFR addresses

Table 44. A/D and D/A SFR Addresses

| Unit | SFR Address | Description |
| :--- | :--- | :--- |
| DAMR | FF4EH (low-order 6 bits) | A/D and D/A mode register |
| FFRA | FF4FH (high-order 3 bits) | FIFO read address |
| FFWA | FF4FH (low-order 3 bits) | FIFO write address |
| FIFO | FF54, FF55H | FIFO |

D/A Mode Register (DAMR). The DAMR is a 6-bit register. It controls the FIFO read address and selects the A/D and D/A previous bit length and sampling cycle. Its SFR address is FF4EH which corresponds to the low-order six bits of the G-bus. DAMR changes the width of the serial enable signal ADST or DALD, depending on the A/D bit length and the duty of the ADST signal. However, the data width for actual processing is selected by the SR register (SIC bit) of the DSP. DAMR bit 4 and SIC bits must be identical. Figure 26 shows the DAMR functions.

Figure 26. DAMR Functions

| DAMR Bit 5 | FFRA Control |
| :---: | :---: |
| 0 | Data is not output from FIFO |
| 1 | FFRA changes depending on FIFO read |


| DAMR Bit 4 | A/D Precision |
| :---: | :---: |
| 0 | 16 |
| 1 | 8 |


| DAMR Bit 3 | ADD Precision |
| :---: | :---: |
| 0 | 16 |
| 1 | 8 |


| DAMR Bit |  |  | A/D, D/A Sampling Frequency |
| :---: | :---: | :---: | :---: |
| 2 | 1 | 0 |  |
| 0 | 0 | 0 | 19.2 kHz |
| 0 | 0 | 1 | 38.4 kHz |
| 0 | 1 | 0 | Inhibited |
| 0 | 1 | 1 | 14.4 kHz |
| 1 | 0 | 0 | 28.8 kHz |
| 1 | 0 | 1 | 7.2 kHz |
| 1 | 1 | 0 | Inhibited |
| 1 | 1 | 1 |  |

## Notes:

(1) There is a possibility that erroneous data could be read in bits 0,1 , and 2 if the GPP reads DMAR immediately after it is written.
(2) The DAOT pin outputs on F when DAMR bit 5 is 0 .
(3) Writes to the FFRA are inhibited when DAMR bit 5 is 1 .

FIFO. FIFO is an eight-level stack memory. When data is read from the FIFO and output to an external unit by the DASO, the next data is read. If data is read from the level 4 of the FIFO or all the data is read from the FIFO (write address $=$ read address), an interrupt request from the FIFO is issued. The write address is selected by FFWA and the read address by FFRA. Both FFWA and FFRA are three-bit registers.

The FIFO SFR address is FF54H (low-order eight bits) and FF55H (high-order eight bits). FFRA and FFWA have the same address of FF4FH. FFRA corresponds to bits 6, 5 , and 4 of the G-bus and FFWA corresponds to bits 2, 1 , and 0.

When the D/A precision is eight bits, data is written into the FIFO by an instruction to write in the low-order eight bits (MOV FIFO, $x x$ ). When it is 16 bits, data is written into the FIFO by an instruction to write in the high-order 8 bits (MOV FIFO $+1, \mathrm{xx}$ ). When a 16-bit transfer instruction (MOVW FIFO, $x x$ ) is executed, data is written in the loworder eight bits and then in the high-order eight bits. When FIFO data ( $\mathrm{FF} 54 \mathrm{H}, \mathrm{FF} 55 \mathrm{H}$ ) is read to the G-bus, the data is also immediately read from the G-bus. The operation does not affect FFWA and FFRA. Note that data is stored in a buffer before it is written into FIFO and data in the buffer is read when the G-bus is read. Also, at FIFO levels 2 and 3 immediately after DAMR bit 5 is changed from 0 to 1 , a 1 is read from the FIFO.

Refer to timing waveforms for the A/D serial input and D/A serial output timing.

## Serial Interface [S11, SO1, S1SR]

General. The serial input port 1 (SI1) and serial output port 1 (SO1) are 16-bit serial I/O interfaces. The serial interface has an internal status register (S1SR) used to indicate the status of the SI1 and SO1 interfaces.

Both the SI1 and SO1 consist of a four-bit counter, a 16-bit shift register, and a 16-bit register buffer. The S1SR consists of a two-bit register.

Table 45 lists the serial interface SFR addresses.
Table 45. Serial Interface SFR Addresses

| Unit | SFR Address | Description |
| :--- | :--- | :--- |
| S1SR | FF56H, (2 bits) | Status register |
| SI1 | FF58, FF59H | Serial input port 1 |
| SO1 | FF5A, FF5BH | Serial output port 1 |

Interface Functions. The S1SR indicates the SI1 and SO serial interface status. It consists of two bits, and is set to OH when the processor is reset.

Table 46 lists the S1SR functions. The SFR address is FF56H.

Table 46. S1SR

| StSR | Value | Functions |
| :--- | :---: | :--- |
| Bit 0 | 1 | Data was input to SI1 |
| Bit 1 | 1 | SO1 buffer is full |

SI1: SI1 is a 16-bit serial input interface. It is comprised of a 16-bit shift register, an $\mathrm{Sl}_{1}$ register (buffer), and a 4-bit counter. The SFR address of the SI 1 register is FF58H (low-order eight bits) and FF59H (high-order eight bits). The SFR address is undefined when the processor is reset. Sl1 counts 16 bits of serial input data at the rising edge of S1CK and inputs them to the shift register when the SIIEN pin goes active. After the 16 bits of serial data are input, the register resets the counter with a carry and transfers the contents of the shift register to the SII register.

This sets S1SR bit 0 to 1 and issues an SI1 interrupt. A read signal then allows the contents of the SI1 register to be output to the G-bus. At this instant of time, data at FF59H (high-order eight bits) is read and S1SR bit 0 goes to 0. This completes the execution of the serial input.

To read SI1 data, the SFR address FF58H (low-order eight bits) must be read first and then SFR address FF59H (high-order eight bits). When S1SR0 is 0, serial input is disabled, so the same data will be read repeatedly from SI1.
SO1: SO1 is a 16-bit serial output interface. It consists of a 16-bit shift register, an SO1 register (buffer), and a 4-bit counter. The SFR address of the SO1 register is FF5AH (low-order eight bits) and FF5BH (high-order eight bits). The SFR address is undefined when the processor is reset. SO1 writes serial output data from the G-bus (SO1 register) by a Write signal generated from the G-bus interface. When data is written in the high-order eight bits (FF5BH), S1SR bit 1 (SO1 buffer full) is set to 1 . SO1 register data is transferred to the shift register when it is not in the output mode and S1SR bit 1 (SO1 buffer full) is set to 0 . When data is input to the shift register, SO1 automatically outputs serial output request signal SO1RQ from the SO1RQ pin, using S1CK as a serial clock. When the SO1EN pin goes active, SO1 outputs 16 bits of serial data from the SO1 pin at the falling edge of the S1CK serial clock. SO1 stores output data in the buffer before transferring it to the shift register. It stores the next data in the buffer when the buffer becomes free. The buffer status is checked by the S1SR register and SO1 can output bytes of serial data continuously.

To write serial output data to the SO1 register, the low-order eight bits must be written first and then the high-order eight bits. Data is then transferred to the shift register.

When S1SR bit 1 is a 1 , the write operation is disabled. Consequently, in this type of occurrence, the address is rewritten. Figure 27 shows the SI1 timing diagram and Figure 28 shows the SO1 timing diagram.

Figure 27. SI1 Timing Diagram


Figure 28. SO1 Timing Diagram


## General-Purpose Timer and Watch Dog Timer [TMMR, TMRA, TMRB, WDMSR, WDTMR]

General. TMRA is a general-purpose timer consisting of an 8 -bit decrement counter. TMRB is an interval timer consisting of an 8 -bit decrement counter. TMMR is a control register for TMRA and TMRB.
WDTMR is an 8 -bit watch dog timer that monitors software hangup. If the specified time is expired, it issues a nonmaskable interrupt (MNIWD) to GPP. WDMSR is a register used to specify the mode of WDTMR. Table 47 lists the timer SFR addresses.

Table 47. Timer SFR Addresses

| Unit | SFR Address | Description |
| :--- | :---: | :--- |
| TMMR | FF5DH | General-purpose timer control register |
| TMRA | FF5EH | 8-bit general-purpose timer |

Functions. General-Purpose Timer Control Register (TMMR): TMMR is a 5 -bit register used to control the TMRA general-purpose timer and the TMRB interval timer. TMMR bit 0 specifies the TMRA operation; bits 4 through 6 specify the TMRB interval clock; and bit 7 specifies the TMRB initialization.

When TMMR bit 0 is changed from 0 to 1 , TMMR loads the data stored in the buffer into TMRA and decrements it at the rising edge of the timer clock ( 230.4 kHz ). When the counter value reaches 0 , TMMR sets bit 0 to 0 and issues an interrupt signal to stop the counter.
When bit 7 is changed from 0 to 1 , TMMR clears TMRB and increments the counter at the rising edge of the timer clock ( $921.6 \mathrm{kHz}, 460.8 \mathrm{kHz}, 230.4 \mathrm{kHz}$, or 115.2 kHz ). If the counter overflows, TMMR issues an interrupt signal. Bit 7 is cleared to 0 at the same time the timer starts operation. The TMMR initial value and reset value is 00 H .

The TMMR SFR address is FF5DH. In TMMR read mode, a 0 is output to $G$-bus unassigned bits 3 through 7. Table 48 shows the TMMR functions.

Table 48. TMMR Functions

| TMMR | Name |  |  |  | ntents | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | TBI | When bit 7 is 1 , TMRB is initialized |  |  |  | 0 |
| Bits 6-4 | TBS | TMRB interval timer clock selection |  |  |  | 000 |
|  |  | Bits |  |  |  |  |
|  |  | 6 | 5 | 4 | Clock Frequency |  |
|  |  |  | 0 | 0 | 921.6 kHz |  |
|  |  |  | 1 | 1 | 460.8 kHz |  |
|  |  |  | 0 | 1 | 230.4 kHz |  |
|  |  |  | 1 | 1 | 115.2 kHz |  |
| Bits 3-1 | - |  | used | 0 is | utput if read) | - |
| Bit0 | TAE |  | n bi | is | TMRA is enabled | 0 |

General-Purpose Timer (TMRA): TMRA consists of a buffer register and a counter. The TMRA SFR address is FF5EH. Buffer register TMRA is set to FFH when reset, however other values can be written to the buffer. A value of 0 may cause the TMRA to malfunction.
When TMRA is enabled by the TAE $=1$, data from the buffer register is loaded to the counter, which decrements at a $230.4 \mathrm{kHz}(4.34 \mu \mathrm{~s})$ frequency rate generated by $\mathrm{T}_{\mathrm{x}} \mathrm{PLL}$. When the counter is decremented to 0 , TMRA issues a timer interrupt signal IAT, sets the TAE bit to 0 , and stops the counter. When TMRA is read by the GPP, the counter value is output if the counter is in the operation mode. If the counter is not in the operation mode, the buffer register value is output.

Interval Timer (TMRB): TMRB consists of an interval timer clock selector and a counter. The counter is reset to 00 H . When TMMR bit 7 (initialization signal TBI) is 1, TMRB clears the counter and decrements it at the frequency selected by the TBS (interval timer clock selection bit) of TMMR bits 6 through 4. Four interval times are available: $0.28 \mathrm{~ms}, 0.55 \mathrm{~ms}, 1.1 \mathrm{~ms}$, and 2.2 ms .

If the counter overflows, TMRB issues a timer interrupt signal IBT. The TMRB counter value cannot be read by the GPP.
Watch Dog Timer Control Register (WDMSR): The WDMSR is an 8-bit register used to control the watch dog timer (WDTMR). Its SFR address is FF6DH. It is set to 00 H when reset and the watch dog timer stops. WDMSR bit 0 and WDMSR bit 1 specify the WDTMR interval time (ITV0 and ITV1). WDMSR bit 7 enables the WDTMR and WDMSR bit 2 through WDMSR bit 6 (five bits) are not defined, but when read 0 is output to the G-bus.

Table 49 shows the WDMSR SFR address. Figure 29 shows the WDMSR functions.

Table 49. WDMSR SFR Address

| Unit | SFR Address | Description |
| :--- | :---: | :--- |
| WDMSR | FF6DH | Watch dog timer control register |

Watch Dog Timer Counter Register (WDTMR): The WDTMR monitors software hangup. If the time, specified by WDMSR expires, WDTMR issues a non-maskable interrupt signal (MNIWD). WDTMR consists of an 8 -bit increment counter and a decoder. WDTMR is set to 00 H when
initialized or reset. WDTMR is enabled by WDR $=1$ (operation enable signal) of WDMSR, and starts incrementing at the clock rate of 75 Hz . The decoder decodes a carry from bits 6 through 8 of the counter. The internal signal ITV bit $0 /$ ITV bit 1 which is output from WDMSR, selects the interval time, and issues a non-maskable signal (NMIWD). Next, the increment counter is reset by NMIWD and starts incrementing again at 75 Hz . The watch dog timer has no address and cannot be read and written.

WDTMR is reset and starts counting every time data is written into the WDMSR. Figure 30 shows the 8 -bit increment counter and decoder.

Figure 29. WDMSR Functions


Figure 30. WDTMR 8-Bit Increment Counter and Decoder


## DSP Interface

General. The DSP interface consists of an INTDSP register that issues an interrupt and reset to the DSP, a data register (DR) that inputs and outputs data to and from the DSP, and a status register (SR). The INTDSP register, DR, and SR are all mapped in memory as SFR of the GPP.

## DSP Functions

DSP Reset and Interrupt: The INTDSP register issues reset and interrupt requests to the DSP. The INTDSP register is a 2-bit register, which is set to 00 H when initialized or reset. Its address is SFR FF64H, which corresponds to the low-order 2 bits of the G-bus. 0 is output from the G-bus bits 2 through 7 when the interface is read.

Table 50 shows the INTDSP SFR address and table 51 shows the INTDSP functions.

Table 50. INTDSP SFR Address

| Unit | SFR Address | Description |
| :--- | :---: | :--- |
| INTDSP | FF64H | DSP reset and interrupt request register |

Table 51. INTDSP Functions

| INTDSP | Function |
| :--- | :--- |
| Bit 0 | When this bit $=1$, INTDSP resets DSP |
| Bit 1 | When this bit is changed from 0 to 1, INTDSP issues an inter- <br> rupt request to DSP. After the interrupt request is issued, the <br> bit is automatically reset. |

Data Input/Output Between the GPP and DSP: The SR register stores the DSP status. The SR register consists of an 11-bit status register. Internally, it is handled as a 16 -bit register. The high-order eight bits can be read by the GPP by specifying the SFR address FF62H or FF 63 H .
The SR register is set to 00 H when the processor is reset. Table 52 shows the SR register SFR address and Figure 31 shows the status register configuration. See DSP Status Register (SR) for functional details.

Table 52. SR Register SFR Address

| Unit | SFR Address | Description |
| :--- | :---: | :--- |
| SR | FF62H or FF63H | DSP SR register |

Figure 31. Status Register Configuration


The DR register is a 16 -bit register. It can be used as a data transfer register to and from the DSP. Since the GPP is eight bits, DR transfers 16-bit data in two operations. Internally, 16 -bit data is transferred in one operation. For 16-bit transfer, DR first transfers the low-order eight bits then the high-order eight bits. When the DR register is defined as an 8 -bit register by the DRC bit of the status register (SR), only the low-order eight bits of DR are transferred. The high-order eight bits are not defined (or their value is the one previous to being changed). The DR register can be read and written by the GPP by specifying the SFR address FF60H or FF61H. Table 53 shows the DR register SFR address. See DSP Data Register (DR) for the functional details.

Table 53. DR Register SFR Address

| Unit | SFR Address | Description |
| :--- | :---: | :--- |
| DR | FF60H or FF61H | DSP DR register |

## SYSTEM CONFIGURATION

Figure 32 shows a typical V.22bis system application for the $\mu$ PD77810.

Figure 32. V.22bis System Application Example


Note:

- Under development


## Description

The NEC $\mu$ PD7281 Image Pipelined Processor is a high-speed digital signal processor specifically designed for digital image processing such as restoration, enhancement, compression, and pattern recognition. The $\mu$ PD7281 employs token-based dataflow and pipelined architecture to achieve a very high throughput rate. A high-speed on-chip multiplier speeds calculations. More than one $\mu$ PD7281 can easily be cascaded with a minimum amount of interface hardware to increase the throughput rate even further. The $\mu$ PD7281 is designed to be used as a peripheral processor for minicomputers or microcomputers, thereby relieving the host processor from the burden of time-intensive computations. The $\mu$ PD7281 has a very powerful instruction set designed specifically for digital image processing algorithms. The Image Pipelined Processor can also be used as either a general purpose digital signal processor or a numeric processor.

## Features

Token-based data-flow architectureInternal pipelined ring architecturePowerful instruction set for image processing$17 \times 17$-bit (including sign bits) fast multiplier:200 nsHigh-speed data I/O handling

- Asynchronous two-wire handshaking protocols
- Separate data input and output pinsEasy multiple-processor configurationRewritable program storesOn-chip memories:
-Link Table (LT): $128 \times 16$ bits
- Function Table (FT): $64 \times 40$ bits
- Data Memory (DM): $512 \times 18$ bits
- Data Queue (DQ): $32 \times 60$ bits
- Generator Queue (GQ): $16 \times 60$ bits
- Output Queue (OQ): $8 \times 32$ bitsNMOS technologySingle +5 V power supply40-pin DIP


## Applications

Digital image restorationDigital image enhancementPattern recognitionDigital image data compressionRadar and sonar processingFast Fourier Transforms (FFT)Digital filteringSpeech processingNumeric processing
## Pin Configuration



| Operation | $\mathbf{1} \mu \mathbf{P D 7 2 8 1} \mathbf{3} \mu \mathbf{P D 7 2 8 1 s}$ | Note |  |
| :--- | :---: | :---: | :--- |
| Rotation | 1.5 sec | 0.6 sec | $512 \times 512$ binary image |
| $1 / 2$ Shrinking | 80 ms | 30 ms | $512 \times 512$ binary image |
| Smoothing | 1.1 sec | 0.4 sec | $512 \times 512$ binary image |
| 3x3 Convolution | 3.0 sec | 1.1 sec | $512 \times 512$ grey scale image |
| 64-stage FIR <br> Filter | $50 \mu \mathrm{~s}$ | $18 \mu \mathrm{~S}$ | 17-bit fixed point |
| $\cos (\mathbf{x})$ | $40 \mu \mathrm{~s}$ | $15 \mu \mathrm{~s}$ | 33-bit fixed point |

## Ordering Information

| Part Number | Package Type |
| :--- | :--- |
| $\mu$ PD7281D | 40 -pin ceramic DIP |

## Pin Identification

| No. | Signal | I/O | At <br> RESET | Description |
| :--- | :--- | :--- | :--- | :--- |

## Architecture

The $\mu$ PD7281 utilizes a token-based, data-flow architecture. This novel architecture not only provides multiprocessing capability without complex external hardware, but also offers high computational efficiency within each processor. Taking advantage of the multiprocessing capability of data-flow architecture, almost any processing speed requirements can be satisfied by using as many $\mu$ PD7281s as needed in the system. Within each $\mu$ PD7281, the data-flow architecture provides high computational efficiency through concurrent operations. For example, while the Processing Unit (or ALU) spends its time for actual computations only, the internal memory address calculations, internal memory read and write operations and input/output operations are all being done concurrently. Furthermore, in contrast to conventional von Neumann processors, a data-flow processor doesn't fetch instructions, perform subroutine stack operations or do data transfers between registers. Therefore, it does not spend the time required for these operations.
The $\mu$ PD7281 also utilizes an internally pipelined architecture. As shown in the block diagram, a circular pipeline is formed by five functional blocks: the Link Table (LT), the Function Table (FT), the Data Memory (DM), the Queue (Q), and the Processing Unit (PU). A token entered through the Input Controller (IC) is passed on to the Link Table to be processed around the pipelined ring as many times as needed. When a token is finished being processed, it is queued into Output Queue (OQ) and then output via the Output Controller (OC).

## Block Diagram



IC: Input Controller. Controls input data tokens and determines whether or not an input data token should be sent to the circular pipeline for processing.
OC: Output Controller. Controls output data tokens.
LT: Link Table [ 128 words $\times 16$ bits]. Stores instruction parameters.
FT: Function Table $\{64$ words $\times 40$ bits $\rfloor$. Stores instruction parameters
DM: Data Memory $\sqrt{512}$ words $\times 18$ bits ]. Stores constants or temporary data.
Q: Queue $\{48$ words $\times 60$ bits $\mid$ FIFO queue. Data Queue: 32 words $\times 60$ bits.
Generator Queue: 16 words $\times 60$ bits
PU: Processing Unit. Executes logical, arithmetic and bit operations
OQ: Output Queue [ 8 words $\times 32$ bils]. FIFO queue for the output tokens
AG/FC: Address Generator and Flow Controller. Generates addresses for DM and controls the flow of tokens.

RC: Retresh Controller. Generates refresh tokens for internal DRAMs

## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{1}$ | -0.5 V to +7.0 V |
| Output voltage, $\mathrm{V}_{0}$ | -0.5 V to +7.0 V |
| Operating temperature, $\mathrm{T}_{0 \mathrm{OT} 1}(2 \mathrm{~m} / \mathrm{s}$ air flow) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Operating temperature, $\mathrm{T}_{0 \mathrm{PT} 2}$ (No air flow) | $0^{\circ} \mathrm{C}$ to $+45^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| CL.K capacitance | $C_{K}$ |  | 20 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |
| Input capacitance | $\mathrm{C}_{1}$ |  | 10 | pF | (All other pins |
| Output capacitance | $\mathrm{C}_{0}$ |  | 20 | pF |  |

## DC Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input low <br> voltage 1 <br> (RESET, IDB ${ }_{15-0}$ ) | $V_{\text {IL1 }}$ | -0.5 |  | 0.7 | V |  |
| Input high <br> voltage 1 <br> (RESET, IDB $15-0$ ) | $\mathrm{V}_{\mathrm{H} 1}$ | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |  |
| Input low voltage 2 (IREQ, OACK, CLK | $\mathrm{V}_{\text {IL2 }}$ | -0.5 |  | 0.45 | V |  |
| Input high <br> voltage? <br> (IREQ, $\overline{\text { ACKK }}, ~ C L K)$ | $\mathrm{V}_{\text {IH2 }}$ | 3.5 |  | $V_{D D}+0.5$ | V |  |
| Output low voltage | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.45 | V | $\mathrm{I}_{0 \mathrm{~L}}=2.0 \mathrm{~mA}$ |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  |  | V | $\mathrm{IOH}^{\text {a }}=-400 \mu \mathrm{~A}$ |
| Input leakage current | lı |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current | 'Lo |  | $\pm 10$ |  | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{0} \leq \mathrm{V}_{\mathrm{DD}}$ |
| Supply current | IDD |  | 320 | 500 | mA |  |

## AC Characteristics

| Parameter | Symbol | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| CLK cycle time | ${ }^{\text {t CLK }}$ | 100 |  | 500 | ns | Measured at 2 V |
| CLK pulse width high | $t_{\text {WKH }}$ | 40 |  |  | ns |  |
| CLK pulse width low | ${ }^{\text {twKL }}$ | 40 |  |  | ns |  |
| CLK rise time | ${ }_{\text {t KR }}$ |  |  | 10 | ns |  |
| CLK fall time | $\mathrm{t}_{\mathrm{KF}}$ |  |  | 10 | ns |  |
| $\overline{\text { ACK }}$ delay time 1 (from $\overline{\mathrm{REQ}}$ down) (Note 1) | $t_{\text {DIAL1 }}$ | 20 |  | 50 | ns |  |
| $\overline{\text { IACK }}$ delay time 1 (from IREQ up) (Note 2) | $\mathrm{t}_{\text {DIAH1 }}$ | 20 |  | 55 | ns |  |
| IACK delay time 2 (from $\overline{R E Q}$ down) | $\mathrm{t}_{\text {DIAL2 }}$ | 20 |  | 70 | ns |  |
| $\overline{\text { IACK }}$ delay time 2 (from $\overline{R E Q}$ up) | $\mathrm{t}_{\text {DIAH2 }}$ | 20 |  | 70 | ns |  |
| Min time between transitions on $\overline{\text { REQ }}$ and $\overline{\text { IACK }}$ | ${ }_{\text {thia }}$ | 15 |  |  | ns |  |
| $\overline{\mathrm{REQ}}$ rise time | $\mathrm{t}_{\text {lor }}$ |  |  | 10 | ns |  |

AC Characteristics (cont)

| Parameter | Symbol | Limits |  |  | Unit | Test <br> Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| TREQ fall time | tiof |  |  | 10 | ns |  |
| Data set up time (before $\overline{R E Q}$ up) | ${ }^{\text {t }}$ ID | 40 |  |  | ns |  |
| Data hold time (after $\overline{\mathrm{REQ}}$ up) | $\mathrm{t}_{\text {HID }}$ | 0 |  |  | ns |  |
| $\overline{\text { OREQ }}$ delay time 1 (from OACK down) | ${ }^{\text {DOOH }}$ | 15 |  | 35 | ns |  |
| $\overline{\text { OREQ }}$ delay time 1 (from $\overline{0 A C K}$ up) | $\mathrm{t}_{\mathrm{DOQL}}$ | 15 |  | 45 | ns |  |
| Min time between transitions on $\overline{\text { OREQ }}$ and $\overline{\text { OACK }}$ | $t_{\text {DOA }}$ | 15 |  |  | ns |  |
| $\overline{\text { OACK }}$ rise time | $\mathrm{t}_{0 \text { AR }}$ |  |  | 10 | ns |  |
| $\overline{\text { OACK fall time }}$ | $\mathrm{t}_{0 \text { AF }}$ |  |  | 10 | ns |  |
| Data access time (after $\overline{\text { RREQ }}$ down) | $\mathrm{t}_{\text {DOD }}$ |  |  | 25 | ns |  |
| Data float time (after $\overline{0 R E Q} u p$ ) | $\mathrm{t}_{\mathrm{FOD}}$ | 10 |  | 35 | ns |  |
| Pre $\overline{\text { RESET }}$ high time | $\mathrm{t}_{\text {RVRST }}$ | ${ }_{\text {t CLK }}$ |  |  | ns |  |
| RESET low time | ${ }^{\text {W WRST }}$ | $6 \mathrm{C}_{\text {CLK }}$ |  |  | ns |  |
| Module number data setup time (after $\overline{\text { RESET }}$ down) | ${ }_{\text {DM }}$ |  |  | 2 CLLK | ns |  |
| Module number data hold time (after RESET up) | thmi $^{\text {d }}$ | 0 |  |  | ns |  |
| Reset delay from CLK down | $t_{\text {DRST }}$ |  |  | (1/2) $\mathrm{t}_{\text {cl. }}$ | ns |  |

## Notes:

(1) "Down" = on falling edge
(2) "Up" = on rising edge
(3) Output load capacitance: $\overline{\mathrm{IACK}}, \overline{\mathrm{OREQ}}=50 \mathrm{pF}$; $\mathrm{ODB}_{15-0}=$ 100 pF

## Timing Waveforms

## AC Test Input Voltage

$\overline{\operatorname{RESET}, \mathrm{IDB}}$

## Clock Timing

cLK


83-001867A

AC Test Output Voltage
$\overline{O R E Q}, \overline{I A C K}, O D B+\underbrace{}_{83-001866 \mathrm{~A}}$

Module Number and $\overline{\text { RESET }}$ Timing


## Input Handshake Timing



83-001869A

## Output Handshake Timing



## Functional Description

As shown in the block diagram, the $\mu$ PD7281 consists of 10 functional blocks. Before any processing occurs, the host processor down-loads the object code into the Link Table and the Function Table of the $\mu$ PD7281 by using specially formatted input tokens. At this time, constants may also be sent to the Data Memory to be stored. The contents of the Link Table and the Function Table are closely related to a computational graph. When a computational process is represented graphically, it usually forms a directed data-flow graph. In such a graph, the arcs (or edges, links, etc.) represent the entries in the Link Table and the nodes represent the entries in the Function Table. An arc between any two nodes has a data value, called a "token", and is identified by a corresponding entry in the Link Table. A node in the directed data-flow graph signifies an operation, and the type of operation is logged into the Function Table along with the identification information about the outgoing arc.

A minimal amount of interface hardware is required to configure $\mu$ PD7281s in a multiprocessor system. As many as $14 \mu$ PD7281s can be cascaded together, as
shown in figure 1. Each $\mu$ PD7281 must be assigned a Module Number (MN) during reset. Figure 2 shows the timing diagram for assigning the module number.
When any token enters a $\mu$ PD7281, regardless of the total number of $\mu$ PD7281s used in the system, the Input Controller of that $\mu$ PD7281 discerns whether or not the entering token is to be processed by checking the Module Number (MN) field of the token. If the Module Number is not the same as the Module Number assigned during reset, the token is passed to the Output Controller so that it can be sent out via the Output Data Bus. However, if the token has the same Module Number, then the Input Controller strips off the MN field and sends the remaining part of the token to the Link Table for processing.
Once a token enters the circular pipeline by accessing the Link Table, it requires seven pipeline clock cycles for the token to fully circulate around the ring. One pipeline clock cycle is needed for the Link Table, the Function Table, or the Data Memory to process an incoming token, and two pipeline clock cycles are needed for the Queue or the Processing Unit to process a token. The Queue requires one pipeline

Figure 1. Connecting Multiple $\mu$ PD7281s


Figure 2. Timing Diagram for Assigning Module Numbers During RESET

clock cycle to write and one cycle to read. Similarly, the Processing Unit requires one pipeline clock cycle to execute and one clock cycle to output the result. In other words, both the Processing Unit and the Queue are made of two-stage pipelines. Therefore, when seven tokens exist simultaneously in the circular pipeline, the pipeline is full and full parallel processing is achieved.
When a data token flows through each functional block in a given $\mu$ PD7281, the format of the token changes significantly. The actual transitions of a token format through different functional blocks are shown
in figure 3. A data token flowing within the circular pipeline must have at least a 7-bit Identifier (ID) field and an 18-bit data field. The ID field is used as an address to access the Link Table memory. When a token accesses the LT memory, the ID field of the token is replaced by a new ID (shown as ID' in figure 3) previously stored in the LT memory. As a result, every time a data token accesses LT memory, its ID field is renewed. The data field of a token consists of a control bit, a sign bit and a 16-bit data. A token may have up to two data fields, as well as other fields (OP code, control, etc.) if necessary.

Figure 3. Token Formats and Transitions


## Input Controller [IC]

A 32-bit token is entered into a $\mu$ PD7281 in two 16 -bit halves using a two-signal request/acknowledge handshake method, as shown in figure 4. The input/output token format is shown in figure 7. After a token is accepted by the IC, the MN field of the token is compared to the Module Number of $\mu$ PD7281 which was assigned at reset. If the Module Number of the accepted token is not the same, the IC passes the token directly to the Output Controller. If the MN field of the accepted token is the same, then the IC strips off the Module Number and sends the remaining part of the token to the Link Table. The IC also monitors the status of the Processing Unit. If it is busy, the IC delays accepting another token until it is no longer busy. The IC also accepts the refresh tokens from the Refresh Controller (RC) and sends them to the Link Table.

Figure 4. Handshake Timing Waveforms


## Output Controller [OC]

The OC outputs 32 -bit tokens in two 16 -bit halves using a two-signal request/acknowledge handshake method, as shown in figure 4. The types of tokens output by the OC are as follows: output data tokens from the Output Queue, error status data tokens generated internally by OC, DUMP tokens, and passing data tokens from the Input Controller.

## Link Table [LT]

The LT is a $128 \times 16$-bit dynamic RAM. The ID field of an incoming LT token is used to access the LT memory. The contents of an LT memory location
consist of a 6-bit Function Table Address (FTA), a 7 -bit ID, a 1-bit Function Table Right Field Control (FTRC), and a 2-bit Selection (SEL) field. When a token accesses LT memory, its ID field is replaced by the new ID field contained in the memory location being accessed. Therefore, every time a token accesses LT memory, it is given a new ID. The FTA field is used to access FT memory locations. The FTRC bit and the SEL field are used to specify the type of instruction. By using specially formatted tokens, the contents of the LT can either be set during a program download or be read during a diagnosis.

## Function Table [FT]

The FT is a $64 \times 40$-bit dynamic RAM. As for the case of the Link Table, the contents can either be set during a program download or be read during a diagnosis by using specially formatted tokens.
Each FT memory location consists of a 14-bit Function Table Left field (FTL), a 16-bit Function Table Right field (FTR), and a 10-bit Function Table Temporary field (FTT). These fields contain control information for different types of instructions.

## Address Generator and Flow Controller [AG/FC]

The AG/FC generates the addresses to access the Data Memory (DM) and controls the writing of data to and the reading of data from the Data Memory. AG/FC determines whether the incoming token contains a one-operand instruction or a two-operand instruction. One-operand instruction tokens can be sent directly to the Queue. However, if the token contains a twooperand instruction, then both operands must be available before they can be sent to the Queue. For a two-operand instruction, the token which arrives at the Data Memory first is temporarily stored until the second operand token arrives. When the second operand token exits the Function Table, the AG/FC generates the Data Memory address which contains the first operand. Then, the second operand token and the first operand data read out from the Data Memory are sent to the Queue together.

## Data Memory [DM]

The DM is a $512 \times 18$-bit dynamic RAM which is used to queue the first operand for a two-operand instruction until the second operand arrives. DM can also be used as a temporary memory or as a buffer memory for I/O data.

## Queue [Q]

The $Q$ is a FIFO memory configured with a $48 \times 60$-bit dynamic RAM. The $Q$ is used to temporarily store the Processing Unit-bound and the Output Queue-bound tokens. The $Q$ is further divided into two different FIFO memories: a $32 \times 60$-bit Data Queue (DQ) and a $16 \times$ 60 -bit Generator Queue (GQ). The DQ is used for the

PU, OUT and AG/FC instructions. The DQ temporarily stores the PU and AG/FC tokens before they are sent to the Processing Unit for processing. The DQ also temporarily stores the Output Queue tokens before they are sent to the Output Queue. The GQ is used for Generate (GE) instructions only. The DQ will not output tokens to the Output Queue if it is full, and the DQ or GQ will not output tokens to the Processing Unit if the Processing Unit is busy.
In order to control the number of tokens in the circular pipeline to prevent $Q$ overflow, the $Q$ is further restricted by the following two situation rules: when the DQ has eight or more tokens stored, the read from the GQ is inhibited, and when the DQ has fewer than eight tokens stored, the read from the GQ has a higher priority than the read from the DQ. Since instructions stored in the GQ generate tokens, restricting the number of $G Q$ tokens is important in order to keep the $Q$ from overflowing. In case the internal processing speed is slower than the rate of incoming data tokens, the DQ posseses a potential overflow condition. To prevent overflow, the processor is put into restrict/inhibit mode when the DQ reaches a level greater than 23.

## Output Queue [OQ]

The OQ is a first-in first-out (FIFO) memory configured in an $8 \times 32$-bit static RAM. The OQ is used to temporarily store the output data tokens from the Data Queue so that they can be output by the Output Controller via the output data bus. When OQ is full, it sends a signal to the Data Queue to delay accepting further tokens.

## Processing Unit [PU]

The PU executes two types of instructions: PU and GE. PU instructions include logical, arithmetic (add, subtract and multiply), barrel-shift, compare, data-exchange, bit-manipulation, bit-checking, data-conversion, doubleprecision adjust, and other operations. The control information for a PU instruction is contained in the Function Table Left field of the PU token. The GE instructions are used to generate a new token, multiple copies of a token, or block copies of a token. They can also be used to set the Control field (CTLF) of a token and to generate external memory addresses. If the current PU operation cannot be completed within a pipeline clock cycle, the PU sends a signal to the

Queue and the Input Controller to prevent them from releasing any more tokens.

## Refresh Controller [RC]

The RC automatically generates refresh tokens for the dynamic RAMs used in the circular pipeline, i.e. the LT, FT, DM, and Q. Each RC token, generated periodically, is sent to the Input Controller and is propagated through the LT, FT, DM and Q, in that order. The RC tokens are deleted after reaching the $\mathbf{Q}$.

## Operation Modes

There are three different modes in which the $\mu$ PD7281 can operate: Normal, Test, and Break (see figure 5). After an external hardware reset, the $\mu$ PD7281 is in the Normal mode of operation. The $\mu$ PD7281 can enter the Test mode for program debugging by inputting a SETBRK token (see figure 6) while the processor is in the Normal mode. If an overflow occurs in the Data Queue or the Generator Queue, the processor enters into the Break mode so that the internal contents of the processor can be examined; see table 1. Table 2 describes the effects of software and hardware resets.
Table 1. DUMPD Output Token Format

| MN | $z$ | ID | CTLF DA | TA (16-bit field) |
| :---: | :---: | :---: | :---: | :---: |
| 0000 | 0 | 0000000 | 0111 xxxxx(5) GQ Size(5 bits) DQ Size(6 bits) |  |
| 0000 | 0 | 0000001 | 0111 xxxx(4) $u(1)$ | ID(7) CTLF(4) |
| 0000 | 0 | 0000010 | 0111 | DATA(16) |
| 0000 | 0 | 0000011 | $0111 \mathrm{xxx} \mathrm{(3)} \mathrm{u}(1) \mathrm{ID}$ | (7) $\times$ (1) $C_{B}, S_{B}, C_{A}, S_{A}$ |
| 0000 | 0 | 0000100 | 0111 xx(2) FTL (Low | wer 12 bits) $\mathrm{xx}(2)$ |
| 0000 | 0 | 0000101 | 0111 | $\mathrm{DATA}_{A}(16)$ |
| 0000 | 0 | 0000110 | 0111 | DATA $_{B}(16)$ |
| 0000 | 0 | 0000111 | 0111 xxxxxxxxx(9) | ID(7) |

x : Don't care u: Unused
Table 2. Effects of Reset Operation

|  | Hardware Reset | Software Reset |
| :--- | :--- | :--- |
| MN | $\mu$ PD7281 reads in MN | No Change |
| High/Low Word Flip-flop | Reset | No Change |
| Input Inhibit Control | Reset (No constraint) | No Change |
| LT Break State | Reset | Reset |
| Internal Operation | Stopped | Stopped |
| DQ, GQ, and 0Q Pointers | Set to 0 | Set to 0 |

Figure 5. $\mu$ PD7281 Operation Modes

| Normal Mode |
| :---: |
| Run and PRGM <br> DOWNLOAD${ }^{2}$ |



| Test Mode |
| :---: |
| Program Debugging Mode <br> Sets Break Condition |
| Queue Overilow <br> CBRK Token <br> Break Condition | | Outputs Error Token |
| :---: |
| May Use DUMP |
| to Examine Contents |

Figure 6. SETBRK (Set Break Condition) and SETMD (Set Mode) Token Formats

## SETBRK Token Format



Event Count: Breaks after the ID Link Table entry has been accessed a specified number of times.
Timer Count: Breaks after a specified number of internal pipeline clock cycles.

SETMD [Set Mode] Token Format


## Input/Output Tokens

The only way any external device can communicate with the $\mu$ PD7281 is by using the I/O tokens (see figure 7). Both the input and the output tokens have the same format so that a token may flow through a series of multiple processors without a format change. A 32-bit I/O token is divided into upper and lower 16-bit words and input to or output from the $\mu$ PD7281 a 16-bit word at a time. Object code is down-loaded into the Link

Table and the Function Table using SETLT, SETFTR, SETFTL and SETFTT input tokens. The contents of the Function Table and the Link Table can also be read using RDLT, RDFTR, RDFTL and RDFTT tokens. In order to write or read a value to and from the Data Memory, a program must be down-loaded and executed. Once object code is down-loaded into the $\mu$ PD7281, data tokens are input to the processor, thereby initiating the processing. For a description of the input and output tokens, see tables 3 and 4.

Figure 7. Input/Output Token Format


MN: Module Number
ID: Identifier

Z: Always Zero
CTLF: Control Field

Table 3. Input Token Format

| Input Token | High Word (16) |  |  | Low Word (16) |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MN (4) | Z (1) | ID (7) | CTLF (4) | DATA (16) |  |
|  | $15 \quad 12$ | 11 | 10 4 | 30 | 150 |  |
| SETLT | MN | 0 | LT address | 1100 | Data to be set in LT | Set LT |
| SETFTR | MN | 0 | FT address | 1101 | Data to be set in FTR | Set FT Right Field |
| SETFTL | MN | 0 | FT address | 1110 | Data to be set in FTL | Set FT Left Field |
| SETFTT | MN | 0 | FT address | 1111 | Data to be set in FTT | Set FT Temporary Field |
| RDLT | MN | 0 | LT address | 1000 |  | Read LT |
| RDFTR | MN | 0 | FT address | 1001 |  | Read FT Right Field |
| RDFTL | MN | 0 | FT address | 1010 |  | Read FT Left Field |
| RDFTT | MN | 0 | FT address | 1011 |  | Read FT Temporary Field |
| CRESET | MN | 0 |  | 0100 |  | Command Reset |
| SETMD | MN | 0 |  | 0101 | Mode set data | Set Operation Mode |
| SETBRK | MN | 0 | ID | 0110 | M (1) Count (15) | Set Break Condition |
| DUMP | MN | 0 | xxxx(4) DUMP (3) | 0111 |  | Dump |
| CBRK | 0000 | 0 |  | 0100 |  | Command Break |
| VAN | 1111 | 0 |  |  |  | Vanish Data |
| PASS | M ${ }^{*}$ | 0 |  |  |  | Pass Data |
| EXEC | MN | 0 | ID | 00 CS | Data | Normal Execution Data |

[^16]Table 4. Output Token Format


## Instruction Set Summary

Tables 5 through 8 summarize the instruction set.

Table 5. AG/FC Instructions

| Mnemonic | Instruction |
| :--- | :--- |
| QUEUE | Queue |
| RDCYCS | Read cyclic short |
| RDCYCL | Read cyclic long |
| WRCYCS | Write cyclic short |
| WRCYCL | Write cyclic long |
| RDWR | Read/Write Data Memory |
| RDIDX | Read Data Memory with index |
| PICKUP | Pickup data stream |
| COUNT | Count data stream |
| CONVO | Convolve |
| CNTGE | Count generation |
| DIVCYC | Divide cyclic |
| DIV | Divide |
| DIST | Distribute |
| SAVE | Save ID |
| CUT | Cut data stream |

Table 6. PU Instructions

| Mnemonic | Instruction |
| :--- | :--- |
| OR | Logical OR |
| AND | Logical AND |
| XOR | Logical EXCLUSIVE-OR |
| ANDNOT | Logical INVERT an operand then AND: ( $\bar{A} \bullet B)$ |
| NOT | Invert |
| ADD | Add |
| SUB | Subtract |

Table 6. PU Instructions (cont)

| Mnemonic | Instruction |
| :--- | :--- |
| MUL | Multiply |
| NOP | No operation |
| ADDSC | Add and shift count |
| SUBSC | Subtract and shift count |
| MULSC | Multiply and shift count |
| NOPSC | NOP and shift count |
| INC | Increment |
| DEC | Decrement |
| SHR | Shift right |
| SHL | Shift left |
| SHRBRV | Shift right with bit reverse |
| SHLBRV | Shift left with bit reverse |
| CMPNOM | Compare and normalize |
| CMP | Compare |
| CMPXCH | Compare and exchange |
| GET1 | Get one bit |
| SET1 | Set one bit |
| CLR1 | Clear one bit |
| ANDMSK | Mask a word with logical AND |
| ORMSK | Mask a word with logical OR |
| CVT2AB | Convert 2's complement to sign-magnitude |
| CVTAB2 | Convert sign-magnitude to 2's complement |
| ADJL | Adjust long (for double precision numbers) |
| ACC | Accumulate |
| COPYC | Copy control bit |

Table 7. GE Instructions

| Mnemonic | Instruction |
| :--- | :--- |
| COPYBK | Copy block |
| COPYM | Copy multiple |
| SETCTL | Set control field |

Table 8. OUT Instructions

| Mnemonic | Instruction |
| :--- | :--- |
| OUT1 | Output 1 token |
| OUT2 | Output 2 tokens |

There are four different types of instructions which can be specified by the SEL field of an FT token. See table 9.
Table 9. SEL Field of an FT Token

| SEL Type | Description |  |
| :--- | :--- | :--- |
| 11 | AG/FC | Executes instructions specified by the Function Table <br> Right field while monitoring the Function Table <br> Temporary field. |
| 01 | PU | Performs arithmetic, logical, barrel-shift, bit- <br> manipulation, data-conversion, etc. |
| 10 | GE | Generates a block or multiple new tokens froma token. <br> Sets the control field of a token. Increments or <br> decrements the data field of a token. |
| 00 | OUT | Outputs data tokens from the circular pipeline to the <br> Output Queue after the tokens are finished being <br> processed. |

## AG/FC Instructions

There are 16 AG/FC instructions (see table 10). They can be grouped into three types: Address Generator (AG), Flow Controller (FC), and AG/FC type.
AG type: RDCYCS, RDCYCL, WRCYCS, WRCYCL, RDWR, RDIDX
FC type: PICKUP, COUNT, CUT, DIVCYC, DIV, DIST, CONVO, SAVE, CNTGE
AG/FC type: QUEUE
A 4-bit OP code in the Function Table right field specifies the instruction to be executed.


## QUEUE

For a two-operand instruction, a QUEUE instruction is used to temporarily store the first operand token in the Data Memory until the second operand token arrives. The maximum Queue size is 16 . See figure 8.

Figure 8. QUEUE Instruction


Note: See Data-flow Graph Explanation [figure 27] for the explanation of figures.

## RDCYCS [Read Cyclic Short]

RDCYCS reads 18 -bit data words from the Data Memory cyclically (see figure 9). The first data to be read is specified by the DM Base address. The last data to be read is specified by the buffer size. The Read Counter (RC) contains the offset address from Data Memory Base (DMB) address. It is incremented each time the Data Memory is accessed. The maximum buffer size is 16 .

Figure 9. RDCYCS Instruction Operation



## RDCYCL [Read Cyclic Long]

RDCYCL reads 18 -bit data words from the Data Memory in a cyclic manner like RDCYCS but has a longer cyclic
range. The first data to be read is specified by the DM Base address. The last data to be read is specified by the buffer size. The maximum buffer size is 256 .

RDCYCL Instruction Field Format


## WRCYCS [Write Cyclic Short]

WRCYCS writes 18 -bit data words into the Data Memory cyclically. The first the Data Memory address
is specified by the DM Base address. The last address is specified by the buffer size. The maximum buffer size is 16 .


## WRCYCL [Write Cyclic Long]

WRCYCL writes 18 -bit data words into the data memory in a cyclic manner similar to WRCYCS but has a longer
cyclic range. The first DM address is specified by the DM Base address. The last address is specified by the buffer size. The maximum buffer size is 256 .


## RDWR [Read/Write Data Memory]

RDWR is used to write or read data to and from the Data Memory. This instruction reads/modifies/writes the Data Memory with the Address Register as index.
If a token arriving at the instruction has FTRC bit $=0$, then the instruction performs a DM read operation. If it has FTRC bit $=1$, then the instruction performs a DM write operation.
For a token with the FTRC bit $=0$, the actual DM address location to be read is determined by the sum of the following three values: 8-bit Address Register (AR),
$\boldsymbol{F T R C}=0$

the lower eight bits of the data field of the token, and the DM Base address. After the read operation, the lower eight bits of the token's data field is added to the value of AR. Additionally, the data field of the token is replaced by the contents read from the Data Memory location.

If a token with FTRC bit = 1 is used along with RDWR, a write operation is performed. The Data Memory address location is determined by the sum of 8-bit AR and DM Base address. The 18-bit data from the token is written into the DM address calculated. After the write operation, AR is reset to 00 H .
FTRC $=1$


## RDIDX [Read Data Memory with Index]

RDIDX is used to read the contents of the Data Memory. This instruction is most useful when a part of the Data Memory is used as a look-up table. The RDIDX instruction performs different operations depending upon the FTRC bit of the token using the instruction. If the FTRC bit $=0$, then the instruction reads a Data Memory location. The DM address location to be read is determined by the sum of the following three values: the 8-bit AR, the lower eight bits

FTRC $=0$

of the token's data field, and the DM Base address. After the read operation, the data field of the token is replaced by the contents of the Data Memory location read. The value of AR is reset to zero after the operation.
If the FTRC bit $=1$, no operation is performed on the Data Memory. However, the token's AR contents are replaced by the modulo- 256 sum of the lower eight bits of data field and the current contents of AR.

FTRC $=1$



## PICKUP [Pickup Data Stream]

This instruction picks up every $(\mathrm{n}+1)^{\text {th }}$ token from a stream of incoming tokens and increments the $(\mathrm{n}+1)^{\text {th }}$ token's ID field by one. The number $n$ is specified by the Count

Size (CS) of the Function Table Right field.
Figure 10 illustrates the PICKUP instruction with $C S=3$.
Note: These figures use the data-flow graph convention. See figure 27, Data-flow Graph Explanation for the explanation of figures.


Figure 10. Pickup Instruction


## COUNT [Count Data Stream]

COUNT copies every $(n+1)^{\text {th }}$ token from a stream of incoming tokens and increments the copied token's ID
field by one. The number $n$ is specified by CS of the Function Table Right field. Figure 11 illustrates the COUNT instruction with $C S=3$.


Figure 11. COUNT Instruction


## CONVO [Convolve]

CONVO instruction is used to perform cumulative operations such as $\Sigma A_{i}$ or $\Pi A_{i}$. The CONVO instruction is best suited for convolving two sequences of the same length. Figure 12 illustrates the CONVO instruction by computing

$$
\text { SUM }=\sum_{i=1}^{n} A_{i} B_{i} .
$$

The $A_{i}$ sequence is input to $I N 1$ while the $B_{i}$ sequence is input to IN2. Together they are queued and multiplied to form the $\mathrm{C}_{i}$ sequence. The $\mathrm{C}_{i}$ 's arriving at CONVO instruction are queued and added together to form the final answer SUM. The length of the summation, $n$, is specified by the CS.

Figure 12. CONVO Instruction
$C S=2 n-1$



## CNTGE [Count Generation]

CNTGE is normally used with COPYBK (Copy Block) to generate more than 16 copies of a single token (see figure 13). This instruction has both the dead (inactive) state and the wait (active) state. The instruction starts in the dead state. The FTRC bit $=0$ tokens that arrive during the dead state of instruction are output to the ID +2 token stream. It enters the wait state when a token with FTRC bit $=1$ arrives and the token is output to ID token stream. Once the instruction is in the wait state, it counts the number of tokens arriving with FTRC bit = 0 , outputting them to the ID token stream, until the number exceeds the number specified by CS. If Counter (C) reaches the number specified by Count Size (CS), the instruction automatically enters the dead state. Tokens with the FTRC bit $=1$ arriving at CNTGE while the instruction is in the wait state are deleted by the instruction. Once the instruction enters the dead state, it can be reactivated by the arrival of a token with FTRC bit $=1$.

Figure 13. CNTGE Instruction



## DIVCYC [Divide Cyclic]

DIVCYC divides an incoming stream of tokens into two streams of tokens: an ID token stream and an ID + 1 token stream. The pattern in which the incoming tokens are divided is specified by the Divide Size (DS) and Count Size (CS). The DS specifies cycle size whereas CS specifies the number of consecutive tokens to be in the ID stream. The first CS +1 tokens are output to the ID token stream. The following consecutive (DS - CS) tokens are output to the ID + 1 token stream.

Figure 14 illustrates the DIVCYC instruction with $D S=7$ and $C S=2$. Note that an incoming stream of tokens is divided into a stream of ID tokens and a stream of ID +1 tokens with a cycle of 8 tokens. Since $C S=2$, the number of ID tokens in one cycle is 3 , the number of ID +1 tokens in a cycle is 5 .

Figure 14. DIVCYC Instruction


49-000093A


## DIV [Divide]

DIV with CS $=n$ divides an incoming stream of tokens with FTRC bit $=0$ into two streams of tokens: ID tokens and ID +1 tokens. The first ( $n+1$ ) incoming tokens with FTRC bit $=0$ are output as the ID tokens, and the rest of the incoming tokens with FTRC bit $=0$ are output as $I D+1$ tokens. An incoming token with FTRC bit $=1$ is used to reinitialize the DIV instruction. The stream of input tokens with FTRC bit $=0$ after the reinitialization is again divided into a stream of $(n+1)$ ID tokens followed by ID +1 tokens. A token with FTRC bit $=1$ which reinitializes the DIV instruction is deleted from the output token stream. A DIV instruction with CS $=3$ is illustrated in figure 15. The 10th and 16th input tokens have FTRC bit $=1$, so they reinitialize the DIV instruction.

Figure 15. DIV Instruction


Note: Tokens [10] and [16] are deleted


## DIST [Distribute]

DIST is used to divide a stream of incoming tokens with the same ID into more than one stream of tokens with different IDs (see figure 16). The $\Delta I D$ size determines the maximum number of output token streams the instruction can have. $\Delta I D$ is the value added to an incoming token's ID field to form the ID field of the output token. The $\Delta I D$ field is initially set to zero, and it is incremented by one after a token with FTRC bit $=1$ passes through the instruction. However, a token with FTRC bit $=0$ has no effect on the value of $\Delta I D$ field. If the value of $\Delta I D$ before being incremented by a token with the FTRC bit $=1$ is equal to the contents of the $\Delta I D$ size field, the $\Delta I D$ field will be reset to zero.

Figure 16. DIST Instruction
Initial state: $\triangle I D=0$
When $\triangle$ ID Size $=3$


49-000104A


## SAVE [Save ID]

SAVE is used to set the value of the ID field of a token. The instruction performs two different operations depending on whether the token's FTRC bit is 1 or 0 . If the token's FTRC bit $=0$, the instruction copies the lower eight bits of the data field into the Identifier Stack Register (IDSR) field. However, if the token's FTRC bit is 1 , the instruction replaces the token's ID field with the contents of IDSR.
Figure 17 illustrates the use of the SAVE instruction. Token 1 assigns an ID field value of 10 H to tokens 2,3 , 4 and 5 , token 6 assigns an ID field value of 20 H to tokens 7 and 8 , and token 9 assigns an ID field value of 30 H to tokens 10, 11 and 12. In this example, tokens 1,6 and 9 are deleted after SAVE instruction.

Figure 17. SAVE Instruction



## CUT [Cut Data Stream]

CUT is used to delete unnecessary tokens from a series of incoming tokens. The first $n$ tokens arriving at the instruction are deleted, where n is the value contained in the CS field of the instruction. Initially the S/F bit and the Counter (C) are set to zero. When a token with its FTRC bit $=0$ enters the instruction while S/F bit is zero, the token increments the Counter by one and the token itself is deleted. As the first $(\mathrm{n}+1)$ tokens are deleted by the instruction, the Counter has the same value as $n$, the contents of CS field. This condition sets the $S / F$ bit to 1 . When the $S / F$ bit is 1 , a token with its FTRC bit $=0$ can pass through the instruction without being deleted. However, if a token with its FTRC bit = 1 passes through the instruction, it resets the $S / F$ bit to 0 , thereby reinitializing the instruction. The token with its FTRC bit $=1$ is also deleted after reinitializing the instruction. Figure 18 illustrates the use of CUT to delete tokens 7 and 12 and the three tokens following them.

Figure 18. CUT Instruction



Table 10. AG and FC Instructions


## PU Instructions



F/L: Full/Left
XCH: Exchange
OUT:Output
BRC: Branch Control
CNOP: C-Bit NOP
PNZ: Positive, Negative, or Zero
OP: Op code

PU instructions (see table 20) are stored in the Function Table Left field of the Function Table memory. The bits 0 through 11 are used as control information for the Processing Unit. The bits 12 and 13 are deleted before the token arrives at the Processing Unit. Two operands from the $A$ and $B$ sides are operated on by the Processing Unit and the result is output to the $X$ and $Y$ sides (see figure 19).

Figure 19. The Processing Unit


## Bit Assignments

F/L [Full/Left]: F/L bit $=0$ indicates that the PU instruction is a one-operand instruction, and only the Function Table Left field is meaningful. F/L bit $=1$ indicates that the PU instruction is a two-operand instruction, and both the Function Table Left field and the Function Table Right field are meaningful. Therefore, when $F / L$ bit $=1$, the PU instruction is used in conjunction with an $A G / F C$ instruction.

XCH [Exchange]: This bit controls the exchange operation. Operands will be exchanged just before the two tokens enter the QUEUE when XCH = 1 .
OUT [Output]: There are four different PU output token formats. The two OUT bits specify the output token format. See table 11.
Table 11. OUT Bits

| OUT Bits | No. of Outputs | First Output ID DATA, C, S |  | Second Output ID DATA, C, S |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | ID | X ${ }^{1}$ |  |  |
| 01 | 1 | ID | $Y^{2}$ |  |  |
| 10 | 2 | ID | X | ID + 1 | X |
| 11 | 2 | ID | $X$ | $1 \mathrm{D}+1$ | $Y$ |

Notes: 1 . This is the 18 -bit result of the operation output to the $X$ side. It includes the $\mathrm{C}_{X}$ and $\mathrm{S}_{\mathrm{X}}$ bits.
2. This is the 18-bit result of the operation output to the $Y$ side. It includes the $\mathrm{C}_{Y}$ and $\mathrm{S}_{Y}$ bits.
BRC [Branch Control]: The BRC bit controls the flow of the PU output data token. The output data token may be output to either the ID token stream or the ID +1 token stream. When the BRC bit is set to 1 and the $C$ bit of the PU output data token is also 1 , the output data token is sent to the ID + 1 token stream. But when the BRC bit is set to 1 and the C bit of the output data token is 0 , the token is sent to the ID token stream. Therefore, using the BRC bit implements a conditional branch on C.

CNOP Bit: This bit informs the Processing Unit whether or not the incoming token should be processed. If the CNOP bit is set, and the $C_{A}$ bit is not equal to the $C_{B}$ bit, then the token passes through the Processing Unit with no operation performed. See table 12.
Table 12. CNOP Bit

| $\mathbf{C}_{\mathbf{A}}$ | $\mathbf{C}_{\mathbf{B}}$ | PU Operation |
| :--- | :--- | :--- |
| 0 | 0 | Processing specified by the OP code is <br> performed. |
| 0 | 1 | Token passes through the Processing Unit as <br> NOP. |
| 1 | 0 | Token passes through the Processing Unit as <br> NOP. |
| 1 | 1 | Processing specified by the OP code is <br> performed. |

PNZ [Positive, Negative, Zero] Field: The PNZ field is used to test the resulting condition of the PU operation. If the resulting condition matches the condition set by the PNZ field, then the C bit of the output data token is set to 1 . See table 13.

Table 13. PNZ Field
$\left.\begin{array}{ccccccc}\hline \mathbf{P} & \mathbf{N} & \mathbf{Z} & \text { Condition } & \mathbf{C}_{\mathbf{X}} & \mathbf{C}_{\mathbf{Y}} & \\ \hline 0 & 0 & 0 & \text { No condition set } & \mathrm{C}_{\mathrm{A}} & \mathrm{C}_{\mathrm{B}} \\ \text { Assembler } \\ \text { Description }\end{array}\right]$

OP Code Field: This 5-bit OP code field specifies the PU operations to be performed. See table 14

Table 14. OP Code Field

| Instruction | Mnemonic | Opcode |
| :---: | :---: | :---: |
| Logical | OR | 00000 |
|  | AND | 00001 |
|  | XOR | 00010 |
|  | ANDNOT | 00011 |
|  | NOT | 01100 |
| Arithmetic | ADD | 11000 |
|  | ADDSC | 11100 |
|  | SUB | 11001 |
|  | SUBSC | 11101 |
|  | MUL | 11010 |
|  | MULSC | 11110 |
|  | NOP | 11011 |
|  | NOPSC | 11111 |
|  | INC | 01010 |
|  | DEC | 01011 |
| Shift | SHL | 00100 |
|  | SHLBRV | 00101 |
|  | SHR | 00110 |
|  | SHRBRV | 00111 |
| Compare | CMPNOM | 01000 |
|  | CMP | 01001 |
|  | CMPXCH | 10001 |
| Bit manipulation | GET 1 | 10101 |
|  | SET1 | 10110 |
|  | CLR1 | 10111 |
| Bit check | ANDMSK | 01101 |
|  | ORMSK | 10000 |
| Data conversion | CVT2AB | 01110 |
|  | CVTAB2 | 01111 |
| Double precision adjust | ADJL | 10100 |
| Accumulative addition | ACC | 10010 |
| C bit copy | COPYC | 10011 |

## Logical Instructions

These instructions perform 16-bit logical operations on DATA $_{A}$ and DATA D. Usually there are no changes $^{\text {D }}$ in $C$ and $S$ bits between the input token and the output token, however C bits can be affected by PNZ condition when specified.
OR, AND, XOR: These instructions perform 16-bit logical OR, AND, and XOR operations using input data tokens from the $A$ and $B$ sides of the Processing Unit. The 16 bit result is output to the $X$ side.
ANDNOT: This instruction first complements DATA $_{A}$ and then performs logical AND operation with DATA DA $_{B}$. The 16 -bit result is output to the $X$ side.
NOT: This is a one-operand instruction which requires 16-bit data input from the $A$ side only. The $B$ side input is ignored. This instruction complements the 16-bit input data from the A side. The 16-bit result is output to the $X$ side.

## Arithmetic Instructions

These instructions perform 17-bit (including the sign bit) arithmetic operations on DATA $A$ and DATA D. When $^{\text {D }}$ a PNZ condition is specified, the $C$ bits of output data, $C_{X}$ and $C_{Y}$, reflect the setting. However, if no PNZ condition is specified (i.e., $P N Z=000$ ), then $C_{X} \leftarrow C_{A}$ and $\mathrm{C}_{Y} \leftarrow \mathrm{C}_{\mathrm{B}}$.
ADD, SUB: These instructions perform addition or subtraction on DATA $A$ and DATA $B$ along with the sign bits, $S_{A}$ and $S_{B}$. The result is output to the $X$ side. DATAY is normally 0000 H . However, if an overflow occurs, then DATA is equal to $+0001 \mathrm{H}\left(\mathrm{S}_{Y}=0\right)$. If an underflow occcurs, then the DATA ${ }_{Y}$ is equal to -0001 H ( $S_{Y}=1$ ).
MUL: This instruction multiplies DATA $_{A}$ and DATA $_{B}$. The correct sign bit for the product is determined from $S_{A}$ and $S_{B}$. The 33-bit result including a sign bit is output as two 17-bit words, $S_{X}$ and DATAX, followed by $S_{Y}$ and DATAY. DATAX is the upper 16-bit word and DATAY is the lower 16-bit word. $S_{X}$ holds the resulting sign bit, and $S_{Y}$ is a mere duplicate of $S_{X}$.
NOP: This instruction performs no operation on the input token. The input data from $A$ and $B$ sides are output to the X and Y sides, respectively, without any change in their contents. If any control other than the OP code (such as PNZ control, BRC control, etc.) has been specified, the output complies with the control.

## Shift Count Instructions

These four Shift Count (SC) instructions first perform the normal operations, then count the number of leading zeros in DATA ${ }_{X}$ of the result, and finally output
the number of zeros as DATAY (see table 15). These instructions are provided for easy floating point processing.
ADDSC, SUBSC, NOPSC: These instructions perform addition, subtraction, or no operation. The number of preceding zeros in DATAX of the result is output as DATAY. If an overflow or an underflow occurs as a result of an operation, DATA contains $+0001 \mathrm{H}\left(\mathrm{S}_{Y}=0\right)$ or $-0001 \mathrm{H}\left(S_{Y}=1\right)$, respectively.
MULSC: This instruction performs a normal multiplication operation using the two 17-bit data. The upper order 16-bit data and its sign bit are output as DATA $A_{X}$ and $S_{X}$, but the lower 16-bit data is not output as DATA $_{Y}$. Instead, the number of preceding zeros in DATAX are counted and output as DATAY. The $S_{Y}$ bit is always zero.
Table 15. Shift Count Operation

| DATA $_{X}$ After Operation |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | SC Output (Y) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 514 | 131 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $S_{Y}$ | Y |  | ata |  |  |
| 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | O | 1 | 0 | H |
| 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | F | H |
| 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | x | 0 | 0 | 0 | 0 | E | H |
| 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $x$ | $x$ | 0 | 0 | 0 | 0 | D | H |
| 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | x | $\times \times$ | $x$ | $x$ | 0 | 0 | 0 | 0 | C | H |
| 0 | 00 | 0 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 1 | x | , | $x$ | $x$ | $x$ | 0 | 0 | 0 | 0 | B | H |
| 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $x$ | $x$ | X | $x$ | $x$ | $x$ | 0 | 0 | 0 | 0 | A |  |
| 0 | 00 | 0 | 0 | 0 | 00 | 0 | 0 | 1 | $x$ | $x$ | $x$ | X | $x \times$ | $x$ | $x$ | 0 | 0 | 0 | 0 | 9 | H |
| 0 | 00 | 0 | 0 | 0 | 00 | 0 | 1 | $x$ | $x$ | $x$ | $x$ | X | $x \times$ | $x$ | $x$ | 0 | 0 | 0 | 0 | 8 | H |
| 0 | 00 | 0 | 0 | 0 | 01 | 1 | x | $x$ | $x$ | $x$ | X | X | $x$ | $x$ | $x$ | 0 |  | 0 | 0 | 7 | H |
| 0 | 00 | 0 | 0 | 0 | $1 \times$ | x | $x$ | $x$ | $x$ | $x$ | $x$ | X | $x \times$ | $x$ | x | 0 | 0 | 0 | 0 | 6 | H |
| 0 | 00 | 0 | 0 | 1 | x | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x \times$ | $x$ | $x$ | 0 | 0 | 0 | 0 | 5 | H |
| 0 | 00 | 0 | 1 | $x$ | $x \times$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | x | $x \times$ | $x$ | $x$ | 0 |  | 0 | 0 | 4 |  |
| 0 | 00 | 1 | $x$ | $x$ | X | X | X | $x$ | $x$ | $x$ | $x \times$ | $x \quad x$ | X | $x$ | x | 0 | 0 | 0 | 0 | 3 |  |
| 0 | 01 | $x$ | $x$ | $x$ | X | X | $x$ | $x$ | $x$ | $x$ | X | X | X | $x$ | $x$ | 0 |  | 0 | 0 | 2 |  |
| 0 | 1 x | $x$ | X | $x$ | X | X | X | X | $x$ | $x$ | x | X | X | $x$ | x | 0 |  | 0 | 0 |  |  |
|  | $x \times$ | $\times \times$ | X | x | x | X |  | X | X |  |  |  |  |  |  | 0 |  |  |  | 0 |  |

Notes: * When an overflow or underflow has occurred $x$ don't care

## Increment and Decrement Instructions

INC, DEC: These instructions increment or decrement the 17-bit data from the $A$ side ( $S_{A}$ and DATA $_{A}$ ), and outputs the result to $X$ side as $S_{X}$ and DATA $A_{X}$. The $S_{Y}$ and DATA $y$ are normally zero. However, if an overflow or an underflow occurs, then the $Y$ side outputs +0001 H $\left(S_{Y}=0\right)$ or $-0001 \mathrm{H}\left(S_{Y}=1\right)$, respectively.

## Shift Instructions

SHR [Shift Right], SHL [Shift Left]: SHR or SHL instructions perform a barrel-shifting operation on the 16 -bit data, DATA $_{A}$. The actual number of shifts and the direction is further specified by the lower five bits of DATA $_{B}$ and $S_{B}$, respectively. See figure 20 for detailed operation explanations.

Figure 20. SHR and SHL

| $\mathrm{S}_{\mathrm{B}}$ | Lower 5 bits of DATA [No. of shifts] | DATAX | DATAY |
| :---: | :---: | :---: | :---: |
| 0 | 00000 | $\mathrm{A}_{15} \mathrm{~A}_{14 \ldots} \ldots \mathrm{~A}_{1} \mathrm{~A}_{0}$ | $0 . .0$ |
| 0 | 00001 |  |  |
| 0 | 00010 |  | $A A$  <br> 10  |
| 0 | 00011 | 0...0 $0 \quad \mathrm{~A}_{15} \ldots \mathrm{~A}_{3}$ | $A_{2} \not A_{0}$ - $0 \ldots 0$ |
| 0 | 00100 | $0 \ldots 0$ $\mathbf{A l F}_{15} \mathrm{~A}_{4}$ | $A_{3} \ldots A_{0}$ $0 \ldots 0$ |
| 0 | 00101 |  | $\mathrm{A}_{4} \ldots \mathrm{~A}_{0}$ $0 \ldots 0$ |
| 0 | 00110 | $0 \ldots 0$ | $\mathrm{A}_{5} \ldots \mathrm{~A}_{0} \quad 0 \ldots 0$ |
| 0 | 00111 | $0 . . .0$ $A_{15} \ldots A_{7}$ | $\mathrm{A}_{6} \ldots \mathrm{~A}_{0}$ 0... 0 |
| 0 | 01000 | 0... $0 \quad A_{55} \ldots A_{8}$ | $A_{7} \ldots A_{0}$ $0 \ldots 0$ |
| 0 | 01001 |  | $A_{8} \ldots A_{0} \quad 0 \ldots 0$ |
| 0 | 01010 | $0 . . .0$ $A_{15} \ldots A_{10}$ | $A_{9} \ldots A_{0}$ $0 . . .0$ |
| 0 | 01011 | $0 . . .0$ $A_{15} \ldots A_{11}$ | $A_{10} \ldots A_{0}$ $0 . .0$ |
| 0 | 01100 | $0 . .0$ $A_{15} \cdot A_{12}$ | $A_{1+} \ldots A_{0}$ $0 . . .0$ |
| 0 | 01101 |  | $A_{12} \ldots A_{0}$ $0 \ldots 0$ |
| 0 | 01110 | 0... $0 \times \|$A <br> 1514 | $\mathrm{A}_{13} \ldots \mathrm{~A}_{0}$ 00 |
| 0 | 01111 | $0 . .0$ <br> 15 <br> 15 | $\mathrm{A}_{14} \ldots \mathrm{~A}_{0}$ |
| 0 | $1 \times \times x$ | $0 . .0$ | $\mathrm{A}_{15} \ldots \mathrm{~A}_{1} \mathrm{~A}_{0}$ |
| 1 | 00000 | $A_{15} A_{14} \ldots A_{1} A_{0}$ | $0 . .0$ |
| 1 | 00001 | $\mathrm{A}_{14 \ldots} \ldots \mathrm{~A}_{0}$ 0 | $0 \ldots 0$ |
| 1 | 00010 | $A_{13} \ldots A_{0}$ 00 | 0... 0 [ ${ }^{\text {a }}$ |
| 1 | 00011 | $A_{12} \ldots A_{0}$ $0 \ldots 0$ | 0.0  <br> 0.  <br> 15 13 |
| 1 | 00100 | $A_{11} \ldots A_{0}$ $0 \ldots 0$ | $0 . .0$ $A_{15} \cdot A_{12}$ |
| 1 | 00101 | $\mathrm{A}_{10} \ldots \mathrm{~A}_{0}$ $0 . . .0$ | $0 . . .0$ $A_{15} \ldots A_{11}$ |
| 1 | 00110 | $A_{9} \ldots .$. $A_{0}$ <br> $0 . . .0$  | $0 . . .0$ $A_{15} \ldots A_{10}$ |
| 1 | 00111 | $\mathrm{A}_{\mathrm{B}} \ldots . . \mathrm{A}_{0}$ $0 . . .0$ | 0... 0 A ${ }^{15} \ldots A_{9}$ |
| 1 | 01000 | $A_{7} \ldots A_{0}$ $0 \ldots 0$ | $0 . .0$ $A_{15} \ldots A_{8}$ |
| 1 | 01001 | $A_{6} \ldots A_{0}$ $0 . .0$ |  |
| 1 | 01010 | $\mathrm{A}_{5} \ldots \mathrm{~A}_{0} \quad 0 \ldots 0$ | $0 \ldots 0$ $A_{15} \ldots$ $A_{6}$ |
| 1 | 01011 | $A_{4} \ldots A_{0}$ $0 . . .0$ | 0... 0 A ${ }^{\text {15 }} \ldots \mathrm{A}_{5}$ |
| 1 | 01100 | $\mathrm{A}_{3} \ldots \mathrm{~A}_{0}$ | $0 . . .0$ |
| 1 | 01101 | $\mathrm{A}_{2} \mathrm{~A}_{0}{ }^{\text {a }}$ | 0..0 0 A15 ... $A_{3}$ |
| 1 | 01110 | $A A$ <br> 10. |  |
| 1 | 01111 | A 0 | 0 $A_{15} \ldots A_{1}$ |
| 1 | $1 \times \mathrm{xxx}$ | $0 . .0$ | $A_{15} \ldots A_{0}$ |

Left Snift [SHL execution]


SHRBRV [Shift Right with Bit Reverse], SHLBRV [Shift Left with Bit Reverse]: SHRBRV or SHLBRV first reverses the order of the bits in DATA $_{A}$ and then performs a normal SHR or SHL operation, respectively. See figure 21.

## Compare Instructions

The Compare instructions (see table 16) are different from other PU instructions in that PNZ conditions must be specified along with the instructions. When a compare instruction is used along with a specified PNZ field, the Processing Unit performs a subtract operation. This subtract operation produces a set of PNZ flags, which are compared against the PNZ field specified by the instruction. When these two PNZ fields coincide, the specified PNZ conditions are said to be true. When they do not coincide, the specified PNZ conditions are said to be false (see table 17). The output data from the Processing Unit differs significantly depending on the PNZ conditions. The following three instructions compare the 17-bit data ( $S_{A}$ and $\operatorname{DATA}_{A}$ ) from the $A$ side against the 17-bit data ( $S_{B}$ and $D^{D_{A}} A_{B}$ ) from the $B$ side.
CMPNOM [Compare and normalize]: If the specified PNZ conditions are false, then the control bits, sign bits and data for both the $X$ and $Y$ sides are set to zero. If the $P N Z$ conditions are true, then $C_{X}$ and $C_{Y}$ are set to one, $S_{X}$ and $S_{X}$ are set to zero, DATAX is set to 0001 H , and DATAY is set to 0000 H .
CMP [Compare]: This instruction outputs the 17-bit data words from the $A$ and $B$ sides to the $X$ and $Y$ sides without any change in their contents. It only alters the control bits. If the specified PNZ conditions are true, then $C_{X}$ and $C_{Y}$ are set to one. If the PNZ conditions are false, then $C_{X}$ is set to one and $C_{Y}$ is set to zero.
CMPXCH [Compare and exchange]: If the specified PNZ conditions are true, then both the input data from the $A$ side and $B$ side are unchanged and output to the $X$ side and $Y$ side, respectively, including their sign bits and the control bits. However, if the PNZ conditions are false, then the input data from the $A$ side is exchanged with the input data from the $B$ side, including the control and sign bits.

Figure 21. Bit Reversal Operations in SHRBRV and SHLBRV


Table 17. PNZ Field Conditions for Compare Instructions

| PN Z Condition | True/ False | Function | Mnemonic |
| :---: | :---: | :---: | :---: |
| $001 \mathrm{~S}_{\mathrm{A}}$ DATA $_{A}=\mathrm{S}_{B}$ DATA $_{B}$ | True | Equal | EQ |
| $\mathrm{S}_{\mathrm{A}}$ DATA $_{A} \neq \mathrm{S}_{\mathrm{B}}$ DATA $^{\text {d }}$ | False | Not equal |  |
| $010 \mathrm{~S}_{A}$ DATA $^{\text {c }}<\mathrm{S}_{B}$ DATA $^{\text {d }}$ | True | Less than | LT |
| $\mathrm{S}_{\mathrm{A}}$ DATA $_{A} \geq \mathrm{S}_{\mathrm{B}}$ DATA $^{\text {d }}$ | False | Greater or equal |  |
| $011 \mathrm{~S}_{\mathrm{A}}$ DATA $_{A} \leq \mathrm{S}_{B}$ DATA $^{\text {d }}$ | True | Less or equal | LE |
| $S_{A}$ DATA $_{A}>S_{B}$ DATA $^{\text {d }}$ | False | Greater than |  |
| $100 S_{A}$ DATA $_{A}>S_{B}$ DATA $_{B}$ | True | Greater than | GT |
| $S_{A}$ DATA $_{A} \leq S_{B}$ DATA $^{\text {d }}$ | False | Less or equal |  |
| $101 S_{A}$ DATA $_{A} \geq S_{B}$ DATA $_{B}$ | True | Greater or equal | GE |
| $S_{A}$ DATA $_{A}<S_{B}$ DATA $_{B}$ | False | Less than |  |
| $110 S_{A}$ DATA $_{A} \neq S_{B}$ DATA $_{B}$ | True | Not equal | NE |
| $\therefore S_{A}$ DATA $_{A}=S_{B}$ DATA $_{B}$ | False | Equal |  |

Note: The significance of the PNZ bits when Compare instructions are executed differs from that of other instructions. Here, the use of $P N Z=111$ or 000 is prohibited.

Table 16. Compare Instructions

| Mnemonic | input |  |  |  |  |  | Output |  |  |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{C}_{\mathrm{A}}$ | $\mathrm{S}_{\mathrm{A}}$ | DATA $_{A}$ | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | DATA $^{\text {a }}$ | $c_{x}$ | Sx | datax | $\mathrm{C}_{\mathbf{Y}}$ | $\mathrm{S}_{\mathbf{Y}}$ | DATAY |  |
| CMPNOM | $\mathrm{C}_{\text {A }}$ | $S_{A}$ | A | $\mathrm{C}_{B}$ | $\mathrm{S}_{\mathrm{B}}$ | B | 0 | 0 | 0000H | 0 | 0 | 0000H | When PNZ is False |
|  | $\mathrm{C}_{\text {A }}$ | $S_{A}$ | A | $\mathrm{C}_{B}$ | $S_{B}$ | B | 1 | 0 | 0001H | 1 | 0 | 0000H | When PNZ is true |
| CMP | $\mathrm{C}_{\text {A }}$ | $S_{A}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $S_{B}$ | B | 0 | $S_{\text {A }}$ | A | 0 | $S_{B}$ | B | When PNZ is false |
|  | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{A}}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | 1 | $S_{\text {A }}$ | A | 1 | $\mathrm{S}_{\mathrm{B}}$ | B | When PNZ is true |
| CMPXCH | $\mathrm{C}_{\text {A }}$ | $S_{\text {A }}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | $\mathrm{C}_{\text {A }}$ | $S_{\text {A }}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | When PNZ is true |
|  | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{A}}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | A | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{B}}$ | A | When PNZ is false |

## Bit Manipulation Instructions

GET1 [Get one bit]: This instruction is used to read a particular bit from DATA (see table 18). A bit of DATA $_{A}$ specified by the lower 4 bits of DATA $A_{B}$ is output as the least significant bit of DATA ${ }_{x}$. All other bits of DATA ${ }_{X}$ are set to zero. DATA ${ }_{Y}$ is also set to zero. The control bits and the sign bits of DATA $X_{X}$ and DATA $A_{Y}$ are as follows: $C_{X} \leftarrow C_{A}, C_{Y}-C_{B}, S_{X}-S_{A}, S_{Y}-0$.
SET1 [Set one bit]: This instruction is used to set a particular bit of DATA $_{A}$. The bit of DATA $_{A}$ to be set is specified by the lower 4 bits of DATA ${ }_{B}$. After the bit is set, the 16 -bit result is output as DATAX. DATA $A_{Y}$ is always output as zero. The control bits and the sign bits of DATA $A_{X}$ and DATA $A_{Y}$ are as follows: $C_{X}-C_{A}, C_{Y} \leftarrow C_{B}$, $S_{X} \leftarrow S_{A}, S_{Y} \leftarrow 0$.
CLR1 [Clear one bit]: This instruction is used to reset a particular bit of DATA $_{A}$. The bit of DATA $_{A}$ to be reset is specified by the lower 4 bits of DATA $A_{B}$. After the bit is reset (cleared), the 16 -bit result is output as DATAX. DATAY is always output as zero. The control bits and the sign bits of DATAX and DATAY are as follows: $\mathrm{C}_{X}-$ $\mathrm{C}_{\mathrm{A}}, \mathrm{C}_{Y} \leftarrow \mathrm{C}_{\mathrm{B}}, \mathrm{S}_{\mathrm{X}} \leftarrow \mathrm{S}_{\mathrm{A}}, \mathrm{S}_{\mathrm{Y}} \leftarrow 0$.

Table 18. Bit Addressing

| DATA $_{\mathbf{B}}$ Bit |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DATA $_{\mathbf{A}}$ Bit Position |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | $\mathbf{1}$ | 0 | 2 |
| 0 | 0 | 1 | 1 | 3 |
| 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 0 | 1 | 5 |
| 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 |
| 1 | 0 | 0 | 0 | 8 |
| 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 1 | 0 | 10 |
| 1 | 0 | 1 | 1 | 11 |
| 1 | 1 | 0 | 0 | 12 |
| 1 | 1 | 0 | 1 | 13 |
| 1 | 1 | 1 | 0 | 14 |
| 1 | 1 | 1 | 1 | 15 |

## Bit Check Instructions

ANDMSK [Mask a word with logical AND]: This instruction tests certain bits in DATA $A_{A}$. The bits in DATA $A_{A}$ to be tested are first masked with a bit pattern in DATA D. $^{\text {. }}$ Only those bits in DATA $A_{A}$ corresponding to the one bits of DATA ${ }_{B}$ are considered. Then only those masked bits
of DATA $_{A}$ are ANDed together to set or reset the control bits, $C_{X}$ and $C_{Y}$. If the result of the AND operation is 1 , then both the $\mathrm{C}_{X}$ and $\mathrm{C}_{Y}$ are set to 1. If the result of the operation is 0 , then the both $\mathrm{C}_{X}$ and $\mathrm{C}_{Y}$ are set to 0 . The rest of the output data fields are the following: $S_{X} \leftarrow S_{A}, S_{Y} \leftarrow S_{B}$, DATA $_{X} \leftarrow$ DATA $_{A}$, DATA $_{Y} \leftarrow$ DATA $_{B}$.
ORMSK [Mask a word with logical OR]: This instruction tests certain bits in DATA $A_{A}$. The bits in DATA $A_{A}$ to be tested are first masked with a bit pattern in DATA ${ }_{B}$. Only those bits in DATA $A_{A}$ corresponding to the one bits of DATA $A_{B}$ are considered. Then only those masked bits of DATA $A_{A}$ are ORed together to set or reset the control bits, $C_{X}$ and $C_{Y}$. If the result of the OR operation is 1 , then both $C_{X}$ and $C_{Y}$ are set to 1 . If the result of the operation is 0 , then the both $C_{X}$ and $C_{Y}$ are set to 0 . The rest of the output data fields are the following: $S_{X} \leftarrow S_{A}$, $S_{Y}-\mathrm{S}_{B}$, DATA $_{X}-$ DATA $_{A}$, DATA $_{Y}-$ DATA $_{B}$.

## Data Conversion Instructions

CVT2AB [Convert two's complement to sign-magnitude]: This instruction converts a 16-bit number in two's complement form to a 17-bit number in sign-magnitude form. The sign of the two's complement number is output as the $\mathrm{S}_{\mathrm{X}}$ bit.
CVTAB2 [Convert sign-magnitude to two's complement]: This instruction converts a 17-bit number in sign-magnitude form to a 16-bit number in two's complement form. This operation has the potential danger of an overflow or an underflow. If an overflow or an underflow occurs, the $C_{x}$ bit is set to 1 .

## Double Precision Adjustment Instruction

ADJL [Adjust long]: This instruction is used to adjust a double precision number, in which the sign bits of the upper and lower words are different. This situation may occur after a double precision arithmetic operation. The examples in table 19 illustrate the adjustments of double precision numbers.

Table 19. Double Precision Adjustment Examples

|  | Input/Output | Sign | Data |
| :--- | :--- | :---: | :---: |
| Input | High (A data) | 0 | 1234 H |
|  | Low (B data) | 0 | 5678 H |
|  | High (X data) | 0 | 1234 H |
|  | Low (Y data) | 0 | 5678 H |
| Input | High (A data) | 0 | 1234 H |
|  | Low (B data) | 1 | 5678 H |
|  | High (X data) | 0 | 1233 H |
|  | Low (Y data) | 0 | A988H |
| Input | High (A data) | 1 | 1234 H |
|  | Low (B data) | 0 | 5678 H |
|  | High (X data) | 1 | 1233 H |
|  | Low (Y data) | 1 | A988H |

## Accumulative Addition Instruction

ACC [Accumulate]: This instruction (see figure 22) performs cumulative additions of incoming tokens' data fields. The incoming tokens are classified into type 1 and type 2 tokens. A type 1 token is deleted after the ACC operation, but a type 2 token is not. Moreover, a type 2 token reads the contents of the ACC register, which contains the accumulated sum of tokens. When a type 2 token reads the contents of the ACC register, the ID field of the token is unchanged. However, if an overflow has occurred prior to the arrival of a type 2 token, the ID field is incremented by one. Only the following three tokens qualify as type 2 tokens.

1. If the ACC instruction is used along with RDCYCS instruction, and the token's FTRC bit = 1, and the Buffer Size and Read Counter of RDCYCS instruction are equal.
2. If the ACC instruction is used along with RDCYCL instruction, and the token's FTRC bit = 1, and the Buffer size and Read Counter of RDCYCL instruction are equal.
3. If the ACC instruction is used along with COUNT instruction, and the token's FTRC bit $=0$, and the Count Size and Counter of COUNT instruction are equal.

## C Bit Copy Instruction

COPYC [Copy control bit]: This instruction copies the control bit of the $A$ side and outputs it as $C_{Y}$.

[^17]Figure 22. ACC Instruction


Table 20. PU Instruction (Sheet 1 of 3)

| Mnemonic | OP Code | Input |  |  |  |  |  | Output |  |  |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{\text {a }}$ | $\mathbf{S}_{\mathbf{A}}$ | DATA $_{A}$ | $\mathrm{C}_{\mathrm{B}}$ | $\mathbf{S}_{\text {B }}$ | DATA ${ }_{\text {B }}$ | $c_{x}$ | $S_{X}$ | DATAX | $\mathrm{C}_{\mathrm{Y}}$ | sY | DATA ${ }_{\text {Y }}$ |  |
| Logical Operations |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OR | 00000 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{A}}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | $c_{x}$ | $\mathrm{S}_{\text {A }}$ | A OR B | $\mathrm{C}_{Y}$ | 0 | 0000H |  |
| AND | 00001 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\text {A }}$ | A | $\mathrm{C}_{\text {B }}$ | $\mathrm{S}_{B}$ | B | $C_{x}$ | $S_{\text {A }}$ | A AND B | $\mathrm{C}_{Y}$ | 0 | 0000 H |  |
| XOR | 00010 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\text {A }}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | $c_{x}$ | $\mathrm{S}_{\text {A }}$ | A XOR B | $\mathrm{C}_{Y}$ | 0 | OOOOH |  |
| ANDNOT | 00011 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{A}}$ | A | $\mathrm{C}_{B}$ | $\mathrm{S}_{\mathrm{B}}$ | B | $c_{x}$ | $S_{\text {A }}$ | $\bar{A} A N D B$ | $\mathrm{C}_{Y}$ | 0 | 0000H |  |
| NOT | 01100 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{A}}$ | A |  |  |  | $c_{X}$ | $S_{\text {A }}$ | $\bar{A}$ | $\mathrm{C}_{Y}$ | 0 | 0000 H |  |

Arithmetic Operations

| ADD | 11000 | $\mathrm{C}_{\text {A }}$ | 0 | A | $\mathrm{C}_{\mathrm{B}}$ | 0 | B | $C_{X}$ | 0 | $A+B$ | $\mathrm{C}_{Y}$ | 0 | * |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C}_{\text {A }}$ | 0 | A | $\mathrm{C}_{\mathrm{B}}$ | 1 | B | $C_{x}$ | 0 | $A-B$ | $\mathrm{C}_{Y}$ | 0 | 0000H | When $A \geq B, S_{X}=0$ |
|  |  |  |  |  |  |  |  | $\mathrm{C}_{\mathrm{X}}$ | 1 | $B-A$ | $\mathrm{C}_{Y}$ | 1 | 0000 H | When $A<B, S_{X}=1$ |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | A | $\mathrm{C}_{\mathrm{B}}$ | 0 | B | $c_{x}$ | 0 | $B-A$ | $\mathrm{C}_{Y}$ | 0 | 0000H | When $A<B, S_{X}=0$ |
|  |  |  |  |  |  |  |  | $C_{x}$ | 1 | $A-B$ | $\mathrm{C}_{Y}$ | 1 | 0000H | When $A \geq B, S_{X}=1$ |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | A | $\mathrm{C}_{\mathrm{B}}$ | 1 | B | $C^{\prime}$ | 1. | $A+B$ | $\mathrm{C}_{Y}$ | 1 | * |  |
| ADDSC | 11100 | $\mathrm{C}_{\text {A }}$ | 0 | A | $\mathrm{C}_{\mathrm{B}}$ | 0 | B | $c_{x}$ | 0 | $A+B$ | $\mathrm{C}_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | No. of shifts $\dagger$ |  |
|  |  | $\mathrm{C}_{\text {A }}$ | 0 | A | $C_{B}$ | 1 | B | $C_{x}$ | 0 | A-B | Cy | $\mathrm{S}_{\mathrm{S}}$ | * | When $A \geq B, S_{X}=0$ |
|  |  |  |  |  |  |  |  | $c_{x}$ | 1 | B-A | $\mathrm{C}_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | No. of shifts $\dagger$ | When $A<B, S_{X}=1$ |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | A | $C_{B}$ | 0 | B | $c_{x}$ | 0 | B-A | $\mathrm{C}_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | * | When $A<B, S_{X}=0$ |
|  |  |  |  |  |  |  |  | $C_{x}$ | 1 | $A-B$ | $\mathrm{C}_{\mathrm{Y}}$ | $\mathrm{S}_{\mathrm{S}}$ | No. of shifts $\dagger$ | When $A \geq B, S_{X}=1$ |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | A | $C_{B}$ | 1 | B | $C^{\prime}$ | 1 | $A+B$ | $\mathrm{C}_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | No. of shifts $\dagger$ |  |
| SUB | 11001 | $\mathrm{C}_{\text {A }}$ | 0 | A | $C_{B}$ | 0 | B | $C_{x}$ | 0 | $A-B$ | Cy | 0 | 0000H | When $A>B, S_{X}=0$ |
|  |  |  |  |  |  |  |  | $\mathrm{C}_{\mathrm{X}}$ | 1 | $B-A$ | $\mathrm{C}_{Y}$ | 1 | 0000H | When $A<B, S_{X}=1$ |
|  |  | $\mathrm{C}_{\text {A }}$ | 0 | A | $C_{B}$ | 1 | B | $C_{X}$ | 0 | $A+B$ | $\mathrm{C}_{Y}$ | 0 | * |  |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | A | $\mathrm{C}_{\mathrm{B}}$ | 0 | B | $c_{X}$ | 1 | $A+B$ | $\mathrm{C}_{Y}$ | 1 | * |  |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | A | $\mathrm{C}_{\mathrm{B}}$ | 1 | B | $C_{X}$ | 0 | $B-A$ | $\mathrm{C}_{Y}$ | 0 | 0000 H | When $A<B, S_{X}=0$ |
|  |  |  |  |  |  |  |  | $C_{X}$ | 1 | $A-B$ | $\mathrm{C}_{Y}$ | 1 | 0000 H | When $A \geq B, S_{X}=1$ |
| SUBSC | 11101 | $\mathrm{C}_{\text {A }}$ | 0 | A | $C_{B}$ | 0 | B | $C_{X}$ | 0 | $A-B$ | $\mathrm{C}_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | No. of shifts $\dagger$ | When $A \geq B, S_{X}=0$ |
|  |  |  |  |  |  |  |  | $C_{X}$ | 1 | $B-A$ | $\mathrm{C}_{Y}$ | Ss | No. of shifts $\dagger$ | When $\mathrm{A}<\mathrm{B}, \mathrm{S}_{\mathrm{X}}=1$ |
|  |  | $\mathrm{C}_{\mathrm{A}}$ | 0 | A | $\mathrm{C}_{\mathrm{B}}$ | 1 | B | $c_{X}$ | 0 | $A+B$ | $\mathrm{C}_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | No. of shifts $\dagger$ |  |
|  |  | $\mathrm{C}_{\mathrm{A}}$ | 1 | A | $\mathrm{C}_{\mathrm{B}}$ | 0 | B | $C_{x}$ | 1 | $A+B$ | $\mathrm{C}_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | No. of shifts $\dagger$ |  |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | A | $\mathrm{C}_{\mathrm{B}}$ | 1 | B | $c_{X}$ | 0 | B-A | $\mathrm{C}_{Y}$ | SS | No. of shifts $\dagger$ | When $\mathrm{A}<\mathrm{B}, \mathrm{S}_{\mathrm{X}}=0$ |
|  |  |  |  |  |  |  |  | $C_{X}$ | 1 | $A-B$ | $\mathrm{C}_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | No of shifts $\dagger$ | When $A \geq B, S_{X}=1$ |
| MUL | 11010 | $C_{\text {A }}$ | $S_{\text {A }}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | $C_{X}$ | $S_{X}$ | $\begin{aligned} & \text { A x B } \\ & \text { High } \end{aligned}$ | $C_{Y}$ | $S^{x}$ | $\begin{gathered} \mathrm{A} \times \mathrm{B} \\ \text { Low } \end{gathered}$ | $\begin{aligned} & \mathrm{S}_{\mathrm{X}}=\mathrm{S}_{A} 0 \mathrm{OR} \mathrm{~S}_{\mathrm{B}} \\ & \text { (logical OR) } \end{aligned}$ |
| MULSC | 11110 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\text {A }}$ | A | $C_{B}$ | $\mathrm{S}_{B}$ | B | $C_{X}$ | $S_{X}$ | $\begin{aligned} & \text { A } \times B \\ & \text { High } \end{aligned}$ | $c_{Y}$ | $\mathrm{S}_{\mathrm{S}}$ | No. of shifts $\dagger$ | $\begin{aligned} & \mathrm{S}_{\mathrm{X}}=\mathrm{S}_{\mathrm{A}} 0 \mathrm{R} \mathrm{~S}_{\mathrm{B}} \\ & \text { (logical OR) } \end{aligned}$ |

Table 20. PU Instruction (Sheet 2 of 3)


Accumulative Addition

| $A C C$ | 10010 | $C_{A}$ | $S_{A}$ | $A$ | $C_{B}$ | $S_{B}$ | $B$ | $C_{X}$ | $S_{X}$ | $\Sigma A$ | Used as a pair with <br> AG \& $F C$ instruction <br> COUNT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## C Bit Gopy

| COPYC | 10011 | $C_{A}$ | $S_{A}$ | $A$ | $C_{B}$ | $S_{B}$ | $B$ | $C_{A}$ | $S_{A}$ | $A$ | $C_{A}$ | $S_{B}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 20. PU Instruction (Sheet 3 of 3)

| Mnemonic | OP code | Input |  |  |  |  |  | Output |  |  |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{A}}$ | DATA $_{A}$ | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\text {B }}$ | DATA $^{\text {B }}$ | $\mathrm{c}_{\mathrm{x}}$ | $\mathrm{S}_{\mathrm{X}}$ | DATAX | $\mathrm{C}_{\mathrm{Y}}$ | sY | DATAY |  |
| Bit Operations |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GET1 | 10101 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{A}}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{B}$ | $\begin{gathered} \text { Bit } \\ \text { position } \end{gathered}$ | $\mathrm{C}_{\mathrm{X}}$ | $\mathrm{S}_{\text {A }}$ | 0000H | $\mathrm{C}_{Y}$ | 0 | 0000H | When the bit specified by the lower 4 bits of $\mathrm{DATA}_{B}$ is 0 |
|  |  | $\mathrm{C}_{\mathrm{A}}$ | $\mathrm{S}_{\mathrm{A}}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | $\begin{gathered} \text { Bit } \\ \text { position } \end{gathered}$ | $C_{X}$ | $S_{\text {A }}$ | 0001H | $\mathrm{C}_{Y}$ | 0 | 0000H | When the bit specified by the lower 4 bits of DATA $_{B}$ is 1 |
| SET1 | 10110 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\text {A }}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | $\begin{gathered} \text { Bit } \\ \text { position } \end{gathered}$ | $c_{x}$ | $\mathrm{S}_{\text {A }}$ | A bit in DATA $_{A}$ is set | $\mathrm{C}_{Y}$ | 0 | 0000H | Bit specification by the lower 4 bits of DATA $_{B}$ |
| CLR1 | 10111 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\text {A }}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $S_{B}$ | $\begin{gathered} \text { Bit } \\ \text { position } \end{gathered}$ | $C_{X}$ | $\mathrm{S}_{\text {A }}$ | A bit in DATA $_{A}$ is cleared | $\mathrm{C}_{Y}$ | 0 | 0000H | Bit specification by the lower 4 bits of DATA $_{B}$ |
| Bit Check |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANDMSK | 01101 | $\mathrm{C}_{\text {A }}$ | $S_{\text {A }}$ | A | $\mathrm{C}_{B}$ | $\mathrm{S}_{\mathrm{B}}$ | B | 0 | $\mathrm{S}_{\mathrm{A}}$ | A | 0 | $\mathrm{S}_{B}$ | B | If ANDMSK $=0$ |
|  |  | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\mathrm{A}}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | 1 | $\mathrm{S}_{\mathrm{A}}$ | A | 1 | $\mathrm{S}_{\mathrm{B}}$ | B | If ANDMSK $=1$ |
| ORMSK | 10000 | $\mathrm{C}_{\text {A }}$ | $S_{\text {A }}$ | A | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{S}_{\mathrm{B}}$ | B | 0 | $S_{\text {A }}$ | A | 0 | $\mathrm{S}_{\mathrm{B}}$ | B | If ORMSK $=0$ |
|  |  | $\mathrm{C}_{\text {A }}$ | $S_{A}$ | A | $C_{B}$ | $\mathrm{S}_{B}$ | B | 1 | $S_{\text {A }}$ | A | 1 | $\mathrm{S}_{\mathrm{B}}$ | B | If 0 RMSK $=1$ |
| Data Conversion |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CVT2AB | 01110 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\text {A }}$ | A | $C_{B}$ | $\mathrm{S}_{\mathrm{B}}$ | B | $c_{X}$ | $S_{X}$ | Converted A data | CY | 0 | 0000H | Absolute value - twos complement |
| CVTAB2 | 0.1111 | $\mathrm{C}_{\text {A }}$ | $\mathrm{S}_{\text {A }}$ | A | $C_{B}$ | $S_{B}$ | B | $C_{x}$ | SX | Conver- <br> ted A <br> data | $\mathrm{C}_{Y}$ | 0 | 0000H | Twos complement - absolute value |
| Adjustment of Double Precision Numbers |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADJL | 10100 | $\mathrm{C}_{\mathrm{A}}$ | 0 | A | $\mathrm{C}_{\mathrm{B}}$ | 1 | B | $c_{x}$ | 0 | A-1 | $\mathrm{C}_{Y}$ | 0 | 0000H-B | $A \neq 0$ AND $B \neq 0$ |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | A | $\mathrm{C}_{\mathrm{B}}$ | 0 | B | $C_{X}$ | 1 | A-1 | $\mathrm{C}_{Y}$ | 1 | $0000 \mathrm{H}-\mathrm{B}$ | $A \neq 0$ AND $B \neq 0$ |
|  |  | $\mathrm{C}_{\text {A }}$ | 0 | A | $\mathrm{C}_{\mathrm{B}}$ | 1 | O000H | $C_{x}$ | 0 | A | $\mathrm{C}_{Y}$ | 0 | 0000H |  |
|  |  | $\mathrm{C}_{\text {A }}$ | 0 | 0000H | $\mathrm{C}_{\mathrm{B}}$ | 1 | B | $c_{x}$ | 1 | 0000 H | $\mathrm{C}_{Y}$ | 1 | B | $B \neq 0$ |
|  |  | $\mathrm{C}_{\mathrm{A}}$ | 1 | A | $\mathrm{C}_{\mathrm{B}}$ | 0 | 0000H | $C_{x}$ | 1 | A | $\mathrm{C}_{Y}$ | 1 | 0000H |  |
|  |  | $\mathrm{C}_{\text {A }}$ | 1 | 0000H | $\mathrm{C}_{\mathrm{B}}$ | 0 | B | $c_{x}$ | 0 | 0000H | $\mathrm{C}_{Y}$ | 0 | B | $B \neq 0$ |
|  |  | $\mathrm{C}_{\text {A }}$ | 0 | A | $\mathrm{C}_{B}$ | 0 | B | $C_{x}$ | 0 | A | $\mathrm{C}_{Y}$ | 0 | B |  |
|  |  | $\mathrm{C}_{\mathrm{A}}$ | 1 | A | $\mathrm{C}_{B}$ | 1 | B | $C_{x}$ | 1 | A | $\mathrm{C}_{Y}$ | 1 | B |  |

Notes: * If an overflow occurs as the result of $A+B$, DATA $=0001 \mathrm{H}$ and if no overflow, DATAY $=0000 \mathrm{H}$.
$\dagger$ This indicates the number of consecutive zeros from the MSB of DATAx. This number is used to calculate the number of shifts to be performed by subsequent processing.

## GE Instructions



## Bit Assignments

F/L [Full/Left]: F/L bit $=0$ indicates that the GE instruction is used alone, whereas $\mathrm{F} / \mathrm{L}$ bit $=1$ indicates that the GE instruction is used in conjunction with an $\mathrm{AG} / \mathrm{FC}$ instruction.
XCH [Exchange]: XCH bit $=1$ indicates that the data from $A$ side and $B$ side are to be exchanged before the two data tokens enter the Queue.
OP [OP code]: These two bits select an operation to be performed. See table 21.

Table 21. OP Bits

| OP | Operation |
| :--- | :--- |
| 00 | COPYBK (Copy block) |
| 01 | COPYM (Copy multiple) |
| 11 | SETCTL (Set control field) |

GS [Generation Size]: These four bits determine the number of copies of a token to be made. A minimum of 2 and a maximum of 17 copies can be made using a GE instruction.

CTLFD [Control Field]: This field is used with Set Control Field (SETCTL) instruction. The data in CTLFD field further specifies the types of operations to be performed by the SETCTL instruction.

## COPYBK [Copy Block]

COPYBK is used to duplicate a block of tokens from a single token. These duplicated tokens have exactly the same ID as the original token except the token copied last which has the original token's ID plus one. The number of tokens to be generated is specified by the GS field, and the COPYBK instruction generates exactly GS +2 tokens. The data fields of the tokens being duplicated can also be incremented or decremented in a systematic manner. The incremental (or decremental) step value is contained in DATA ${ }_{B}$. The tokens generated are sent to the Link Table. The series of LT tokens output by the instruction is shown in figure 23.

COPYBK FTL Format


Figure 23. COPYBK Instruction Output

$[D A T A x] i=$ DATA $_{A}+\left[\right.$ DATA $\left._{B}\right] \times i[f o r I=0,1 ; 2, \ldots, G S+1]$


## COPYM [Copy Multiple]

COPYM is used to generate multiple tokens from a single token. Each generated token has a different ID value. The number of tokens generated from the original token is GS +2 . The data field of the tokens being generated can also be incremented or decremented in a systematic manner. The incremental (or decremental) step value is contained in DATA ${ }_{B}$. The
generated tokens are sent to the Link Table as LT tokens. The series of LT tokens output by the COPYM instruction is shown in figure 24.
COPYM FTL Format


Figure 24. COPYM Instruction Output Tokens


## SETCTL [Set Control Field]



49-000119A

SETCTL is used to read and rewrite the contents of the Link Table and the Function Table. Since it can change the contents of the Link Table and the Function Table, this instruction can be used to write a self-modifying code. The type of operation to be performed is further specified by the contents of CTLFD field, as shown in table 22.

| Table 22. | SETCTL Instruction Control Field <br> Operation |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | CTLFD |  | Operation |  |
| 0 | 0 | C | S | Normal data. Operation is exactly the same as COPYM. |

Note: The set or write operation is performed at the address indicated by the ID field of the token.

## OUT Instructions

OUT FTL Format

| 13 | 12 | 11 | 10 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F/L | X | C | OP |  | 102 |
| H |  |  |  | MN |  |

49-000120A

## Bit Assignments

F/L [Full/Left]: F/L bit $=0$ indicates that the OUT instruction is to be used alone. $\mathrm{F} / \mathrm{L}$ bit $=1$ indicates that the OUT instruction is to be used in conjunction with an $A G / F C$ instruction.
$\mathbf{X C H}$ [Exchange]: If XCH bit $=1$, the output data tokens from the $A$ side are exchanged with those from the $B$ side before they go to the Output Queue. If XCH bit $=0$, no exchange operation is performed.
OP [OP Code]: This bit is used to further specify the OUT instruction. If $O P=0$, then OUT1 instruction is performed, whereas if $O P=1$, OUT2 instruction is performed.
ID2 [Second ID]: This field is used only by the OUT2 instruction. ID2 is the ID of the second output data token.
MN [Module Number]: This field indicates the destination module of the output data token.

## OUT1

## OUT1 FTL Format



19000141 A
This instruction outputs a 32 -bit data token via the Output Data Bus (ODB). Since the size of the ODB is 16 bits, a 32 -bit output data token is divided into two 16 -bit words and output one 16 -bit word at a time. The format of an output data token is shown in figure 24.

Figure 25. OUT1 Output Token Format


MN: Determined by the lower 4 blts of FTL contents
ID': 7-bit ID comes from the contents of LT referenced by the OUT1 instruction
$C_{A}, S_{A}$ : Control bit and sign bit of DATA $A_{A}$
DATA $A_{A}$ : 16-bit output data

## OUT2

This instruction outputs two 32-bit data tokens via ODB. Since the ODB is 16 bits wide, each 32-bit token is divided into two 16-bit words and output one 16-bit word at a time. This instruction is useful when a double precision number is to be output. The formats of two
 output data tokens are shown in figure 25.

Figure 26. OUT2 Output Tokens Format


Note: First and second tokens must have the same module numbers

| MN: | Determined by the lower four bits of the FTL contents. |
| :--- | :--- |
| ID: | 7-bit ID coming from the contents of the Link Table referenced by the OUT2 instruction. |
| ID2: | 7-bit ID comes from the FTL field of the OUT2 instruction. |
| CA, SA: | Control bit and sign bit of DATAA. |
| DATAA: | First 16-bit output data. |
| CB. SB: | Control bit and sign bit of DATAB. |
| DATAB: | Second 16-bit output data. |

Figure 27. Data-Flow Graph Explanation


Figure 27. Data-Flow Graph Explanation (cont)


## Description

The NEC $\mu$ PD9305 memory access and general bus interface chip (MAGIC) is a peripheral LSI support device for the $\mu$ PD7281 image pipelined processor (ImPP). The $\mu$ PD7281 is a data flow architecture processor that supports high speed image and signal processing applications. The $\mu$ PD9305 chip can support from one to eight $\mu$ PD7281s and also interfaces to both 8 -bit and 16 bit host processors.
The $\mu$ PD9305's powerful interface capabilities allow it to support basic interface operations, object program load, read/write/modify operations on image memory, and multiple $\mu$ PD7281 image memory accesses.

Since the $\mu$ PD7281 ImPP does not use direct addressing, the memories in a $\mu$ PD7281 processor system can be seen as processing modules with unique module numbers. These separate modules must output memory access tokens containing their own unique address, data, and control signals. The modules must perform the necessary processing, and then output the result of the access as another memory access token. To do this, the multiple $\mu$ PD7281 modules require external circuitry to process the memory access tokens that they output. In addition, this same circuitry is required to organize the data output from the memory into token format.

Circuitry is also needed between the host processor and the $\mu$ PD7281s to organize the data from the host into token format and to return the data output from the $\mu$ PD7281s into the form required by the host processor. Finally, tokens may have to be returned to other $\mu$ PD7281s in token form for further processing.
The $\mu$ PD9305 simplifies the above operations by keeping the data in the most convenient form. The $\mu$ PD9305 replaces approximately 80 medium/small scale integrated devices with a single integrated circuit.

## Features

High performance image memory interfaceReduces external circuits required for ImPP systemSimplifies host interfaceUp to 24-bit image memory addressingUp to 18 -bit image memory dataRegister file for memory accessRefresh control of image memoryFunctions with separate DMA controllerSingle +5 V power supply
$\square$ CMOS technology for lower power consumption

## Ordering Information

| Part <br> Number | Package Type |
| :--- | :---: |
| ${ }_{\mu}$ PD9305R | 132-pin ceramic grid array |

## Pin Configuration



## Pin Identification

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | CLK | Clock input |
| $2-4$ | $\mathrm{D}_{10}, \mathrm{D}_{12}$, | Bidirectional data bus bits |
| 5 | $\mathrm{D}_{15}$ |  |
| 6 | $\overline{\text { OACK }}$ | Output acknowledge input |
| 7 | $\overline{0 \mathrm{REQ}}$ | Output request output |
| 8 | $\mathrm{IDB}_{14}$ | Input data bus bit |
| 9 | $\mathrm{ODB}_{14}$ | Output data bus bit |
| 10,11 | $\mathrm{IDB}_{11}$ | Input data bus bit |
| 12 | $\mathrm{ODB}_{11}$, | Output data bus bits |
| 13 | $\mathrm{ODB}_{8}$ |  |
| 14 | $\mathrm{IDB}_{9}$ | Input data bus bit |
| 15 | $0 \mathrm{DB}_{5}$ | Output data bus bit |
| 16 | $\mathrm{IDB}_{8}$ | Input data bus bit |
| 17 | $0 \mathrm{DB}_{4}$ | Output data bus bit |

## Pin Identification (Cont)

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 18 | $1 \mathrm{DB}_{6}$ | Input data bus bit |
| 19 | $\mathrm{MN}_{2}$ | Module number output |
| 20 | $\mathrm{IDB}_{4}$ | Input data bus bit |
| 21 | $1 \mathrm{MA}_{22}$ | Image memory address output bit |
| 22 | $\mathrm{IDB}_{2}$ | Input data bus bit |
| 23, 24 | $\mathrm{IMA}_{18},$ $\mathrm{IMA}_{15}$ | Image memory address output bits |
| 25 | $\mathrm{IDB}_{0}$ | Input data bus bit |
| 26-28 | $1 \mathrm{MA}_{12}-\mathrm{IMA}_{10}$ | Image memory address output bits |
| 29 | SOLBSY | Self object load busy output |
| 30 | CPURQ | CPU request output |
| 31 | DMAAEN | DMA address enable input |
| 32-34 | $\begin{aligned} & \mathrm{IMA}_{5}, \mathrm{MA}_{2}, \\ & \mathrm{IMA}_{0} \end{aligned}$ | Image memory address output bits |
| 35 | DMAAK1 | DMA / 1 acknowledge input |
| 36 | DMARQ1 | DMA / 1 request output |
| 37 | $\mathrm{IMD}_{13}$ | Bidirectional image memory data bus bit |
| 38 | $\overline{\text { IMAK }}$ | Image memory acknowledge input |
| 39-42 | $1 \mathrm{MD}_{10}-\mathrm{IMD}_{7}$ | Bidirectional image memory data bus bits |
| 43 | $\mathrm{A}_{0}$ | Address select input |
| 44,45 | $\mathrm{IMD}_{3}, \mathrm{MMD}_{1}$ | Bidirectional image memory data bus bits |
| 46 | IMWR | Image memory write output |
| 47 | $\overline{\text { WR }}$ | Write input |
| 48,49 | $\mathrm{D}_{2}, \mathrm{D}_{5}$ | Bidirectional data bus bits |
| 50 | $\overline{\mathrm{CS}}$ | Chip select input |
| 51,52 | $\mathrm{D}_{8}, \mathrm{D}_{9}$ | Bidirectional data bus bits |
| 53 | GND | Ground |
| 54,55 | $\mathrm{D}_{11}, \mathrm{D}_{14}$ | Bidirectional data bus bits |
| 56 | IREQ | Input request input |
| 57 | $\overline{\text { IACK }}$ | Input acknowledge output |
| 58 | $\mathrm{IDB}_{13}$ | Input data bus bit |
| 59 | $\mathrm{ODB}_{13}$ | Output data bus bit |
| 60 | $\mathrm{IDB}_{10}$ | Input data bus bit |
| 61-63 | $\begin{aligned} & \mathrm{ODB}_{10}, \mathrm{ODB}_{7}, \\ & 0 \mathrm{DB}_{6} \end{aligned}$ | Output data bus bits |
| 64 | $V_{D D}$ | +5 V power supply |
| 65,66 | $\mathrm{ODB}_{3}, \mathrm{ODB}_{1}$ | Output data bus bits |
| 67 | $\mathrm{IDB}_{5}$ | Input data bus bit |
| 68 | $\mathrm{MN}_{1}$ | Module number output bit |

## Pin Indentification (Cont)

| No. | Symbol | Function |
| :---: | :---: | :---: |
| 69,70 | $1 \mathrm{MA}_{23}, \mathrm{IMA}_{21}$ | Image memory address output bits |
| 71 | $\mathrm{IDB}_{1}$ | Input data bus bit |
| 72-74 | $\begin{aligned} & \mathrm{IMA}_{17}, \mathrm{IMA}_{14}, \\ & \mathrm{IMA}_{13} \end{aligned}$ | Image memory address output bits |
| 75 | GND | Ground |
| 76,77 | $1 \mathrm{MAg}_{9}, \mathrm{IMA}_{8}$ | Image memory address output bits |
| 78 | INBUSY | Input to ImPP busy output |
| 79, 80 | $\mathrm{IMA}_{4}, \mathrm{IMA}_{1}$ | Image memory address output bits |
| 81 | $\mathrm{IMD}_{17}$ | Bidirectional image memory data bus bit |
| 82 | DTMAAK2 | DMA / 2 acknowledge input |
| 83 | DMARQ2 | DMA / 2 request output |
| 84, 85 | $\mathrm{IMD}_{12}, \mathrm{IMD}_{11}$ | Bidirectional image memory data bus bits |
| 86 | $V_{D D}$ | +5 V power supply |
| 87,88 | $\mathrm{MDD}_{6}, \mathrm{MMD}_{5}$ | Bidirectional image memory data bus bits |
| 89 | $\mathrm{A}_{1}$ | Address select input |
| 90 | $\mathrm{IMD}_{0}$ | Bidirectional image memory data bus bit |
| 91 | IMRF | Image memory refresh output |
| 92 | $\mathrm{D}_{0}$ | Bidirectional data bus bit |
| 93 | $\overline{\mathrm{RD}}$ | Read input |
| 94-96 | $\mathrm{D}_{4}, \mathrm{D}_{6}, \mathrm{D}_{7}$ | Bidirectional data bus bits |
| 97 | GND | Ground |
| 98 | $\mathrm{D}_{13}$ | Bidirectional data bus bit |
| 99 | IPPRST | Image pipelined processor reset output |
| 100 | $\mathrm{IDB}_{15}$ | Input data bus bit |
| 101 | $\mathrm{ODB}_{15}$ | Output data bus bit |
| 102 | $\mathrm{IDB}_{12}$ | Input data bus bit |
| 103,104 | $\mathrm{ODB}_{12}, \mathrm{ODB}_{9}$ | Output data bus bits |
| 105,106 | GND | Ground |
| 107 | $\mathrm{ODB}_{0}$ | Output data bus bit |
| 108,109 | $\mathrm{MN}_{3}, \mathrm{MN}_{0}$ | Module number output bits |
| 110 | $\mathrm{IDB}_{3}$ | Input data bus bit |
| 111-113 | $\begin{aligned} & \mathrm{IMA}_{20}, \mathrm{IMA}_{19}, \\ & \mathrm{IMA}_{16} \end{aligned}$ | Image memory address outputs |
| 114 | $\mathrm{V}_{\mathrm{DD}}$ | +5 V power supply |
| 115 | GND | Ground |
| 116-118 | $\begin{aligned} & \operatorname{lMA}_{7}, \mathrm{IMA}_{6}, \\ & \mathrm{MA}_{3} \end{aligned}$ | Image memory address outputs |

## Pin Identification (Cont)

| No. | Symbol | Function |
| :--- | :--- | :--- |
| 119 | $\overline{\text { RESET }}$ | Reset input |
| $120-122$ | $\mathrm{IMD}_{16}-\mathrm{IMD}_{14}$ | Bidirectional image memory <br> data bus bits |
| 123,124 | GND | Ground |
| 125,126 | $\mathrm{IMD}_{4}, \mathrm{IMD}_{2}$ | Bidirectional image memory <br> data bus bits |
| 127 | IMRD | Image memory read output |
| 128 | GND | Ground |
| 129 | ERR | Error output |
| 130,131 | $\mathrm{D}_{1}, \mathrm{D}_{3}$ | Bidirectional data bus bits |
| 132 | $\mathrm{~V}_{\mathrm{DD}}$ | +5 V power supply |

## Pin Functions

Table 1 shows the $\mu$ PD9305 pins in their particular functional groups. The paragraphs that follow table 1 describe the operation of the pins in each group.
All unused input or output pins should be pulled up to $V_{D D}$ or down to GND through a $2 \mathrm{~K}-3 \mathrm{~K}$ ohm resistor.

Table 1. $\mu$ PD9305 Pins by Function

| I/0 | Signal | No. |
| :--- | :--- | ---: |
| 1 | CLK | 1 |
|  | RESET | 119 |
| 0 | Status |  |
|  | ERR | 129 |
|  | SOLBSY | 29 |
|  | CPURQ | 30 |
|  | INBUSY | 78 |


| Host Interface |  |  |
| :---: | :---: | :---: |
| 1 | $\overline{\text { WR }}$ | 47 |
|  | $\overline{\overline{R D}}$ | 93 |
|  | $\overline{\overline{C S}}$ | 50 |
|  | $\mathrm{A}_{0}$ | 43 |
|  | $A_{1}$ | 89 |
| 1/0 | $\mathrm{D}_{0}$ | 92 |
|  | $\mathrm{D}_{1}$ | 130 |
|  | $\mathrm{D}_{2}$ | 48 |
|  | $\mathrm{D}_{3}$ | 131 |
|  | $\mathrm{D}_{4}$ | 94 |
|  | $\mathrm{D}_{5}$ | 49 |
|  | $\mathrm{D}_{6}$ | 95 |
|  | $\mathrm{D}_{7}$ | 96 |
|  | $\mathrm{D}_{8}$ | 51 |
|  | $\mathrm{D}_{9}$ | 52 |
|  | $\mathrm{D}_{10}$ | 2 |
|  | $\mathrm{D}_{11}$ | 54 |
|  | $\mathrm{D}_{12}$ | 3 |
|  | $\mathrm{D}_{13}$ | 98 |
|  | $\overline{D_{14}}$ | 55 |
|  | $\mathrm{D}_{15}$ | 4 |
| DMA |  |  |
| 0 | DMARQ1 | 36 |
|  | DMARQ2 | 83 |
| 1 | $\overline{\text { DMAAK1 }}$ | 35 |
|  | $\overline{\overline{\text { DMAAK } 2}}$ | 82 |
|  | DMAAEN | 31 |

Table 1. $\mu$ PD9305 Pins by Function (Cont)

| I/0 | Signal | No. |
| :---: | :---: | :---: |
| $\mu$ PD7281 Interface |  |  |
| 0 | MN0 | 109 |
|  | MN ${ }_{1}$ | 68 |
|  | $\mathrm{MN}_{2}$ | 19 |
|  | $\mathrm{MN}_{3}$ | 108 |
| 0 | OREQ | 6 |
| 1 | OACK | 5 |
|  | IREQ | 56 |
| 0 | $\overline{\text { IACK }}$ | 57 |
|  | IPPRST | 99 |
| 0 | ODB 0 | 107 |
|  | $\mathrm{ODB}_{1}$ | 66 |
|  | $\mathrm{ODB}_{2}$ | 17 |
|  | $\mathrm{ODB}_{3}$ | 65 |
|  | $\mathrm{ODB}_{4}$ | 15 |
|  | $\mathrm{ODB}_{5}$ | 13 |
|  | $\mathrm{ODB}_{6}$ | 63 |
|  | $\mathrm{ODB}_{7}$ | 62 |
|  | $\mathrm{ODB}_{8}$ | 11 |
|  | $\mathrm{ODB}_{9}$ | 104 |
|  | $\mathrm{ODB}_{10}$ | 61 |
|  | $\mathrm{ODB}_{11}$ | 10 |
|  | $\mathrm{ODB}_{12}$ | 103 |
|  | $\mathrm{ODB}_{13}$ | 59 |
|  | $\mathrm{ODB}_{14}$ | 8 |
|  | $\mathrm{ODB}_{15}$ | 101 |
| I | $\mathrm{IDB}_{0}$ | 25 |
|  | $\mathrm{IDB}_{1}$ | 71 |
|  | $\mathrm{IDB}_{2}$ | 22 |
|  | $\mathrm{IDB}_{3}$ | 110 |
|  | $\mathrm{IDB}_{4}$ | 20 |
|  | $\mathrm{IDB}_{5}$ | 67 |
|  | $1 \mathrm{DB}_{6}$ | 18 |
|  | $\mathrm{IDB}_{7}$ | 16 |
|  | $\mathrm{IDB}_{8}$ | 11 |
|  | $\mathrm{IDB}_{9}$ | 12 |
|  | $\mathrm{IDB}_{10}$ | 60 |
|  | $\mathrm{IDB}_{11}$ | 9 |
|  | $\mathrm{IDB}_{12}$ | 102 |
|  | $\mathrm{IDB}_{14}$ | 7 |
|  | $\mathrm{IDB}_{15}$ | 100 |

Table 1. $\mu$ PD9305 Pins by Function (Cont)

| 1/0 | Signal | No. |
| :---: | :---: | :---: |
| Image Memory Interface |  |  |
| I | $\overline{\text { IMAK }}$ | 38 |
| 0 | IMRD | 127 |
|  | IMWR | 46 |
|  | IMRF | 91 |
| 1/0 | $1 \mathrm{MD}_{0}$ | 90 |
|  | $\mathrm{MDD}_{1}$ | 45 |
|  | $\mathrm{MD}_{2}$ | 126 |
|  | $\mathrm{MDD}_{3}$ | 44 |
|  | $\mathrm{MMD}_{4}$ | 125 |
|  | $1 \mathrm{MD}_{5}$ | 88 |
|  | $\mathrm{MD}_{6}$ | 87 |
|  | $1 \mathrm{MD}_{7}$ | 42 |
|  | $1 \mathrm{MD}_{8}$ | 41 |
|  | $\mathrm{MD}_{9}$ | 40 |
|  | $\mathrm{MMD}_{10}$ | 39 |
|  | $1 \mathrm{MD}_{11}$ | 85 |
|  | $\underline{M D_{12}}$ | 84 |
|  | $\mathrm{MMD}_{13}$ | 37 |
|  | $\mathrm{MMD}_{14}$ | 122 |
|  | $1 \mathrm{MD}_{15}$ | 121 |
|  | $\mathrm{MDD}_{16}$ | 120 |
|  | $1 \mathrm{MD}_{17}$ | 81 |

## Table 1. $\mu$ PD9305 Pins by Function (Cont)

| 1/0 | Signal | No. |
| :---: | :---: | :---: |
| Image Memory Interface |  |  |
| 0 | $1 \mathrm{MA}_{0}$ | 34 |
|  | $\mathrm{IMA}_{1}$ | 80 |
|  | $1 \mathrm{MA}_{2}$ | 33 |
|  | $\mathrm{IMA}_{3}$ | 118 |
|  | $\mathrm{IMA}_{4}$ | 79 |
|  | $\mathrm{IMA}_{5}$ | 32 |
|  | $1 \mathrm{MA}_{6}$ | 117 |
|  | $\mathrm{IMA}_{7}$ | 116 |
|  | $\mathrm{IMA}_{8}$ | 77 |
|  | $1 \mathrm{MA}_{9}$ | 76 |
|  | $\mathrm{IMA}_{10}$ | 28 |
|  | $\mathrm{IMA}_{11}$ | 27 |
|  | $\mathrm{IMA}_{12}$ | 26 |
|  | $1 \mathrm{MA}_{13}$ | 74 |
|  | $\mathrm{IMA}_{14}$ | 73 |
|  | $\mathrm{IMA}_{15}$ | 24 |
|  | $\mathrm{MA}_{16}$ | 113 |
|  | $\mathrm{IMA}_{17}$ | 72 |
|  | $\mathrm{IMA}_{18}$ | 23 |
|  | $\mathrm{MA}_{19}$ | 112 |
|  | $1 \mathrm{MA}_{20}$ | 111 |
|  | $\mathrm{IMA}_{21}$ | 70 |
|  | $\mathrm{MA}_{22}$ | 21 |
|  | $\mathrm{IMA}_{23}$ | 69 |

## CLK (Clock)

CLK is the single phase master clock input. The $\mu$ PD9305 clock frequency can be independent of ImPP clock frequency.

## $\overline{\text { RESET }}$ (Reset)

$\overline{\text { RESET initializes the } \mu \text { PD9305. A reset places OREQ, }}$ $\overline{\text { IACK, the token I/O flip-flop, and IM access request }}$ signals at an inactive level. $\overline{\text { RESET }}$ resets the refresh address counter, refresh timer counter, and mode register to 0 . $\overline{\text { RESET }}$ must be held low for a minimum of four $\mu$ PD9305 or $\mu$ PD7281 clock cycles, whichever is slower.

## $V_{D D}$ (Power)

$V_{D D}$ is the single +5 volt power supply.

## GND (Ground)

GND is the ground signal.

## Status Signal Pin Functions

## CPURQ (CPU Request)

CPURQ indicates to the host processor that the $\mu$ PD9305 is ready to transfer a token to the host.

## INBUSY (Input Busy)

INBUSY indicates that tokens are being input to the first ImPP from the $\mu$ PD9305.

## SOLBSY (Self Object Load Busy)

SOLBSY indicates that a self object load is being executed.

## ERR (Error)

ERROR indicates that an error was output from the ImPPs, the host has read an invalid output token, or that the host has input a token while INBUSY was active.

## Host Interface Signal Pin Functions

## $\overline{\mathrm{RD}}$ (Read)

RD reads the contents of the internal registers specified by $A_{1}$ and $A_{0}$.

## $\overline{\text { WR }}$ (Write)

$\overline{W R}$ writes an input from the data bus to the internal register specified by $A_{1}$ and $A_{0}$.

## $\overline{\mathbf{C S}}$ (Chip Select)

$\overline{\mathrm{CS}}$ enables the $\overline{R D}$ or $\overline{W R}$ control signals.

## $\mathrm{A}_{0}, \mathrm{~A}_{1}$ (Address)

$A_{0}$ and $A_{1}$ select the internal register for a read or write operation.

## $D_{0}-D_{15}$ (Data Bus)

The contents of the internal registers are read from or written to via data bus bits $D_{0}-D_{15}$.

## DMA Signal Pin Functions

## DMAAEN (Direct Memory Access Address Enable)

DMAAEN is used to indicate to the $\mu$ PD9305 that an external DMA controller is putting DMA addresses on the address bus. During a DMA operation, DMA addresses (system memory addresses) are input to $A_{0}$ and $A_{1}$. However, these addresses have no meaning for the $\mu$ PD9305 and might alter register contents. For this reason, the $\mu$ PD9305 operates as if $A_{0}$ and $A_{1}$ are both reset to 0 when DMAAEN is active (high).

## $\overline{\text { DMARQ1 }}$ (Direct Memory Access Request 1)

$\overline{\mathrm{DMARQ1}}$ issues a request to an external DMA controller to transfer data from the host system memory to the $\mu$ PD9305.

## DMARQ2 (Direct Memory Access Request 2)

DMARQ2 issues a request to an external DMA controller to transfer data from the $\mu \mathrm{PD} 9305$ to the host system memory.

## $\overline{\text { DMAAK1 }}$ (Direct Memory Access Acknowledge 1)

DMAAK1 is issued by the external DMA controller to indicate to the $\mu$ PD9305 that DMARQ1 has been received.

## DMAAK2 (Direct Memory Access Acknowledge 2)

DMAAK2 is issued by the external DMA controller to indicate to the $\mu$ PD9305 that DMARQ2 has been received.

## $\mu$ PD7281 Interface Signal Pin Functions

## $\mathrm{MN}_{0}-\mathrm{MN}_{3}$ (Module Number)

$\mathrm{MN}_{0}-\mathrm{MN}_{3}$ specify the module number of one ImPP. During a reset, one module number is output via $M N_{0}-M N_{3}$, the other via $\mathrm{IDB}_{12}-\mathrm{IDB}_{15} . \mathrm{MN}_{0}-\mathrm{MN}_{3}$ are three-state pins.

## $\overline{\text { OREQ }}$ (Output Request)

$\overline{\text { OREQ }}$ signals to the first ImPP that the $\mu$ PD9305 is ready to transfer half a token.

## OACK (Output Acknowledge)

$\overline{\text { OACK }}$ signals to the $\mu \mathrm{PD} 9305$ that a half token has been accepted by the first ImPP.

## $\overline{\text { IREQ }}$ (Input Request)

$\overline{\text { IREQ }}$ signals from the last ImPP that a half token is ready to be transferred from the ImPP to the $\mu \mathrm{PD} 9305$.

## $\overline{\text { IACK }}$ (Input Acknowledge)

$\overline{\text { IACK }}$ indicates to the last ImPP that the $\mu$ PD9305 has accepted the half token.

## IPPRST (Image Pipelined Processor Reset)

IPPRST resets the ImPPs during RESET or a command reset.

## $\mathrm{ODB}_{0}-\mathrm{ODB}_{15}$ (Output Data Bus)

$\mathrm{ODB}_{0}-\mathrm{ODB}_{15}$ transfer tokens from the $\mu \mathrm{PD} 9305$ to the first ImPP.

## $\mathrm{IDB}_{0}-\mathrm{IDB}_{15}$ (Input Data Bus)

$\mathrm{IDB}_{0}-\mathrm{IDB}_{15}$ transfer tokens between the output of the last ImPP and the $\mu$ PD9305.

## Image Memory Interface Signal Pin Functions

## IMRD (Image Memory Read)

IMRD requests a read of the contents of the image memory addressed by $I \mathrm{MA}_{0}-\mathrm{IMA}_{23}$.

## IMWR (Image Memory Write)

IMWR requests a write to the image memory location addressed by $\operatorname{IMA} A_{0}-\mathrm{MA}_{23}$.

## IMRF (Image Memory Refresh)

IMRF indicates an image memory refresh cycle.

## $\overline{\text { IMAK (Image Memory Acknowledge) }}$

$\overline{\mathrm{IMAK}}$ indicates to the $\mu \mathrm{PD} 9305$ that an image memory read, write or refresh has been completed.

## IMA $_{0}$-IMA ${ }_{23}$ (Image Memory Address)

$I M A_{0}-I M A_{23}$ supplies the image memory address for a read or write operation or for DRAM refresh (IMA ${ }_{0}-\mathrm{IMA}_{9}$ only).
$I M D_{0}-I M D_{17}$ (Image Memory Data)
$I \mathrm{MD}_{0}-\mathrm{IMD}_{17}$ is the bidirectional data bus for transferring data to and from the image memory.

## $\mu$ PD9305 Block Diagram



## Functional Description

The $\mu$ PD9305 has the following functional units:

- $\mu$ PD7281 input bus interface
- $\mu$ PD7281 output bus interface
- System bus interface
- Image memory bus interface
-Register file
-R/M/W control
—Self object load control
-Image memory refresh control


## $\mu$ PD7281 Input Bus Interface

After the last ImPP outputs a token, the input bus interface determines whether the token should be an output token to the host CPU, to the image memory, or to the output bus interface block. The high order 16 bits of the token output from the last ImPP are latched into in the high word register (HWR) and then decoded by the input token decoder to determine the token type.

## $\mu$ PD7281 Output Bus Interface

The output bus interface logic transmits tokens through the multiplexer (MUX) to the first ImPP. The transmitted tokens come from the system bus interface, the $\mu$ PD7281 input bus interface, or the image memory bus interface. The output bus interface uses a priority control mechanism to prevent collisions between the tokens coming from the different blocks.

## System Bus Interface

The system bus interface receives a token from the host CPU for the ImPPs, sends it to the output register (OUTR), and signals the output bus interface. Conversely, it sends a token, which is output from the last ImPP, through the input register (INR) to the host CPU according to instructions from the host CPU. The host CPU can set input or output modes (MODER register), read the status register (STATUSR), set image memory refresh timing (RFTMR register), and set module numbers (MNR) for two $\mu$ PD7281s.

## Image Memory Bus Interface

The image memory bus interface accepts the following five types of tokens:

| Token | Description |
| :--- | :--- |
| WHA | Write high address |
| WLA | Write low address |
| WD | Write data |
| RHA | Read high address |
| RLA | Read low address |

Tokens have a 16-bit data value, so the address is transferred in two tokens to form the 24-bit image memory address. The lower 16-bits of the image memory address are latched in the lower address register.

The image memory bus interface also performs read/ modify/write functions with the R/M/W control logic and provides a register file.

Register File. The register file is used for storing write high addresses (WHAR/four 8-bit registers), write data (WDR/four 18-bit registers), and read high addresses (RHAR/four 8-bit registers).

Read/Modify/Write (R/M/W) Control. The R/M/W control reads a word from the image memory, performs a logical operation (AND, OR, or XOR) between it and the contents of a write data register (WDR), and then writes it back to a location referenced by the WHAR (the same lower 16-bit address, but a different upper eight bits).
Self Object Load (SOL). The self object load control loads ImPP object programs stored in image memory into the ImPPs. When the SOL is given a starting address, the SOL control automatically generates the appropriate addresses to read the image memory.

Image Memory Refresh Control. The $\mu$ PD9305 generates a 10 -bit address and the timing for refreshing dynamic image memories. The timing is set by the RFTMR register.
Figure 1 shows the input/output token format and table 2 shows how the image memory access tokens function.

Figure 1. Input/output Token Format


Table 2. Image Memory Access Tokens ${ }^{(1)}$

| MN | 2 | ID |  | CTLF | Data | Function | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0001 | - | MN ${ }^{\text { }}$ ID | $1 \mathrm{D}^{\prime}$ | ---- | Image memory read low address | Image memory read (RHAR1 reference) | R |
|  |  | 111 | ---- | --- - | $\begin{array}{ll}-\ldots-- & \text { Image memory read } \\ \text { high address }\end{array}$ | Read high address register (RHAR1) set (Note 2) | S |
| 0010 | - | MN ${ }^{\prime} \quad 10^{\prime}$ | $1 \mathrm{D}^{\prime}$ | ---- | Image memory read low address | Image memory read (RHAR2 reference) | R |
|  |  | 111 | --- | --- | Image memory read high address | Read high address register (RHAR2) set (Note 2) | S |
| 0011 | - | $\mathrm{MN}^{\prime} \quad 1 \mathrm{D}^{\prime}$ | ID ${ }^{\prime}$ | ---- | Image memory read low address | Image memory read (RHAR3 reference) | R |
|  |  | 111 | ---- | --- - | Image memory read high address | Read high address register (RHAR3) set (Note 2) | S |
| 0100 | - | MN ${ }^{\prime} \quad 1 \mathrm{ID}^{\prime}$ | $1 D^{\prime}$ | ---- | Image memory read low address | Image memory read (RHAR4 reference) | R |
|  |  | 111 | ---- | ---- | $\cdots-$Image memory read <br> high address | Read high address register (RHAR4) set (Note 2) | S |
|  |  | 00000 | DIR | ---- | Image memory write low address | Image memory write (referencing WHAR and WDR selected by DIR) | W |
|  |  | 001-- | DIR | ---- | ----- Image memory write high address | Set write high address register (WHAR) selected by DIR | S |
| 0101 | - | 010-- | DIR | --C,S | Image memory write data register | Set write data register (WDR) selected by DIR | S |
|  |  | 011-- | DIR | ---- | --.-- Image memory read high address | Set read high address register (RHAR) selected by DIR | S |
|  |  | 100 MASK | K DIR | ---- | Read/write low address | Read/modify/write | RW |
|  |  | 101-- | DIR | ---- | Read/write low address | Read / modify / write (write CS bits selects mask) | RW |
|  |  | 00--- | DIR | ---- | Load starting low address | Self object load | R |
| 0110 | - | 01-- | DIR | --- - | Load starting low address | Self object load MN of output token is SOLMN) | R |
|  |  | 1---- | -- | ---- | ---------- SOLMN | Set SOLMN for self object load | S |

## Notes:

(1) The following definitions refer to the above table:

MN: Module number
Z: Always 0
ID: Identifier
CTLF: Control field
ID': ID used for next circulation
MN': MN used for next circulation ( $M N \neq 111$ )
DIR: Specifies registers for memory image access
MASK: Specifies the modify mode
-: Do not care
S: Set
R: Read
W: Write
(2) When RHASEL of the mode register is 1 , the tokens become image memory read (request) tokens

Table 3 shows module number (MN) values and the five token types (refer to figure 12).

The five token types are:
(1) Output request data to the host
(2) Image memory access data
(3) DMA request data
(4) Pass data
(5) Delete data

## Table 3. MN Values and Token Types

| Token Type | MN | ID | Function | Abbreviation |
| :---: | :---: | :---: | :---: | :---: |
| (1) | 0000 |  | $\mu$ PD7281 output data to host | CPU |
| (2) | 0001 | $\begin{array}{cc} \hline \mathrm{MN}^{\prime} & \mathrm{ID}^{\prime} \\ \times \times \mathrm{x} & \mathrm{x} \times \mathrm{x} \end{array}$ | Image memory read1 (RHAR1 select) | IMR |
|  |  |  | RHAR1 set (Note 2) |  |
|  | 0010 | $\begin{array}{cc} \hline \mathrm{MN}^{\prime} & \mathrm{ID}^{\prime} \\ \mathrm{x} \times \mathrm{x} & \mathrm{xx} \times \mathrm{x} \end{array}$ | Image memory read2 (RHAR2 select) |  |
|  |  | 111 xxxx | RHAR2 set (Note 2) |  |
|  | 0011 | $\underset{\sim}{M N^{\prime}} \quad \stackrel{I D^{\prime}}{-}$ | Image memory read3 (RHAR3 select) |  |
|  |  | 111 xxxx | RHAR3 set (Note 2) |  |
|  | 0100 | $\stackrel{\mathrm{MN}^{\prime}}{-} \quad \stackrel{I D^{\prime}}{-}$ | Image memory read4 (RHAR4 select) |  |
|  |  | $111 \times \mathrm{xxxx}$ | RHAR4 set (Note 2) |  |
|  | 0101 | $00000 \mathrm{DIR}$ | Image memory write | IMW |
|  |  | $001 \times \times \mathrm{DIR}$ | High address set for write (selected register file is DIR +1 ) | IMWHA |
|  |  | $010 \times \times \mathrm{DIR}$ | Write data set (selected register file is $\mathrm{DIR}+1$ ) | IMWD |
|  |  | $011 \times \times \text { DIR }$ | High address set for read (selected register file is DIR +1 ) | IMREA |
|  |  | $100 \text { Mask DIR }$ | Read/modify/write1 | RMW1 |
|  |  | $101 \times \times \text { DIR }$ | Read/modify / write2 (mask selected by CS bits of image memory write data) | RMW2 |
| (3) | 0101 | $110 \times \times \mathrm{x}$ | DMA1 (host $\rightarrow \mu$ PD7281) | DMA1 |
|  |  | $111 \times x \times x$ | DMA2 ( $\mu$ PD7281 $\rightarrow$ host) | DMA2 |
| (2) | 0110 | $00 \times \times \times \text { DIR }$ | Self object load1 | SOL1 |
|  |  | $01 \times \times \times \text { DIR }$ | Self object load2 (rewrite MN) | SOL2 |
|  |  | $1 \times \times \times \times \times x$ | MN set for self object load | SOLMN |
| (4) | 0111 |  | $\mu$ PD7281 module number (when RHASEL=1) | PASS |
|  | $\begin{array}{llll} 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 1 & 0 \end{array}$ |  |  |  |
|  | $\begin{array}{llll} 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$ |  | $\mu \mathrm{PD7281}$ module numbers |  |
| (5) | 1111 |  | Deleted | VANISH |

Notes:
(1) The following definitions refer to the above table:

MN: Module number
ID: Identifier
MN': MN used for next circulation ( $M N \neq 111$ )
ID': ID used for next circulation
(2) When RHASEL of the mode register is 1 , the tokens become image memory read tokens.

Absolute Maximum Ratings

| $T_{A}=25^{\circ} \mathrm{C}$ |  |
| :--- | ---: |
| Power supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to 7.0 V |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to 7.0 V |
| Output current, $\mathrm{I}_{0}$ | 10 mA |
| Operating temperature, $\mathrm{T}_{\text {OPT }}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

*Comment: Exposing the device to stresses above those listed in absolute maximum ratings could cause permanent damage. Do not operate the device under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Limits |  | Unit | $\begin{gathered} \text { Test } \\ \text { Conditions } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Input capacitance | $\mathrm{C}_{1}$ |  | 10 | pF |  |
| Output capacitance | $\mathrm{C}_{0}$ |  | 15 | pF | Unmeasured pins are |
| Input/output capacitance | $\mathrm{C}_{10}$ |  | 15 | pF | at 0 V . |

DC Characteristics

| Parameter | Symbol | Limits |  |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input low voltage | VIL | -0.5 |  | 0.8 | V |  |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |  |
| Output low voltage | $\mathrm{V}_{0 \mathrm{~L}}$ |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} V_{D D} \\ -0.4 \end{gathered}$ |  |  | V | $\mathrm{l}_{0}=-400 \mu \mathrm{~A}$ |
| Input leakage current | $\mathrm{I}_{\text {LI }}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $0 \leq V_{1} \leq V_{\text {DO }}$ |
| Output leakage current | ILO |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $0 \leq V_{1} \leq V_{D D}$ |
| Supply current | $I_{D D}$ |  | 10 | 100 | mA | 10 MHz |

## AC Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

## Clock Timing

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| CLK cycle time | $\mathrm{t}_{\text {CYK }}$ | 80 |  | ns |  |
| Clock pulse width high | ${ }^{\text {twKH }}$ | 30 |  | ns |  |
| Clock pulse width low | ${ }^{\text {W }}$ KL | 30 |  | ns |  |
| Clock rise time | $t_{\text {KR }}$ |  | 10 | ns |  |
| Clock fall time | $t_{\text {KF }}$ |  | 10 | ns |  |

Input Timing

|  |  | Limits |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min | Max | Unit | Conditions |
| Input rise <br> time | $\mathrm{t}_{\mathrm{IR}}$ | 0 | 10 | $\mu \mathrm{~S}$ |  |
| Input fall <br> time | $\mathrm{t}_{\mathrm{FF}}$ | 0 | 10 | $\mu \mathrm{~S}$ |  |

## RESET Timing

|  |  | Limits |  |  |
| :--- | :---: | :---: | :---: | :---: |


| Host CPU | $\rightarrow$ | $\mu$ PD9305 Read/Write Timing |
| :--- | :--- | :--- | :--- | :--- |

## DMA Request Timing ${ }^{(1)}$

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\overline{\text { DMARQ }}$ । setup time to DMAAK $\downarrow$ | $t_{\text {DDa }}$ | 20 |  | ns |  |
| $\overline{\text { DMARQ } \uparrow}$ <br> time from <br> DMAAK $\downarrow$ | $t_{\text {DDAD }}$ |  | 50 | ns |  |
| $\overline{\text { DMARQ } \downarrow}$ <br> time from <br> DMAAK $\uparrow$ | $\mathrm{t}_{\text {RVDQ }}$ | 50 |  | ns |  |
| DMAAEN 1 setup time to ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}})$ ! | $\mathrm{t}_{\text {SDER }}$ w | 30 |  | ns |  |
| DMAAEN hold time after ( $\overline{\mathrm{RD}, \overline{W R}) ~}$ † | $\mathrm{t}_{\text {HRWDE }}$ | 30 |  | ns |  |
| $\overline{\overline{D M A A K}}$ low setup time to ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}})$ । | ${ }^{\text {t }}$ SDARW | 0 |  | ns |  |
| $\overline{\overline{\text { DMAAK }} \text { hold time }}$ after ( $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) ; | $t_{\text {HRWDA }}$ | 0 |  | ns |  |
| $\overline{\text { DMAAK }}$ pulse width | $t_{\text {WDAL }}$ | $\mathrm{t}_{\text {CYK }}$ |  | ns |  |

Note:
(1) $\overline{\text { DMAAK }}=\overline{\text { DMAAK } 1}$ or $\overline{\text { DMAAK2 }}$
$\overline{\mathrm{DMARQ}}=\overline{\mathrm{DMARQ1}}$ or $\overline{\mathrm{DMARQ}}$

I/O Request/Acknowledge Timing

| Parameter | Symbol | Limits |  | Unit | $\begin{gathered} \text { Test } \\ \text { Conditions } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\overline{\text { IREQ }}!$ setup time to IACK । | t DIQALI | 15 | 60 | ns |  |
| $\overline{\text { IACK }}$ ! setup time to IREQ $\dagger$ | ${ }^{\text {DIIAIOHI }}$ | 10 |  | ns |  |
| $\overline{\text { RED }}$ । <br> setup time to <br> IACK | $t_{\text {DIOIAH }}$ | 20 | 70 | ns |  |
| $\overline{\text { IACK }} \uparrow$ setup to $\overline{\mathrm{RE}} \downarrow$ | $\mathrm{t}_{\text {dIAIOL }}$ | 10 |  | ns |  |
| ID bus setup time to $\operatorname{REEQ} \mid$ | ${ }^{\text {t }}$ SIIID | 20 |  | ns |  |
| ID bus hold time from IREQ 1 | thial | 10 |  | ns |  |
| $\overline{\overline{\text { RED }} \text { ! }}$ <br> setup time to OACK | $\mathrm{t}_{\text {DOQOAL }}$ | 10 |  | ns |  |
| $\overline{\text { OACK }}$ ! <br> setup time to OREQ $\dagger$ | $\mathrm{t}_{\text {DOAOOH }}$ | 20 | 70 | ns |  |
| $\overline{\text { OREQ }} \uparrow$ setup time to OACK 1 | $\mathrm{t}_{\text {DOQOAH }}$ | 10 |  | ns |  |
| ŌACK 1 setup time to OREQ - | $\mathrm{t}_{\text {DOAOQL }}$ | 15 | 60 | ns |  |
| $\overline{\overline{\text { RREQ }} \text { । }}$ setup time to $\overline{O D B}$ valid | $t_{\text {DOOOD }}$ |  | 10 | ns |  |
| $\overline{\overline{O D B}}$ float time after OREQ $\dagger$ | $\mathrm{t}_{\text {FOOOD }}$ | 10 |  | ns |  |

## Note:

Pull-up resistors required on $\mu \mathrm{PD}^{2} 905 \mathrm{IDB}_{15}-\mathrm{IDB}_{0}$ to meet $\mathrm{t}_{\mathrm{HIQID}}$ timing.
$\mu$ PD9305

Image Memory Read, Write, Refresh Timing

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| IMA ${ }^{(1)} \uparrow$ active time from CLK $\downarrow$ | tDKMARF |  | 100 | ns | IM refresh |
| IMA active time from CLK $\downarrow$ | $t_{\text {DKMAMC }}$ |  | 60 | ns | IM read or IM write |
| IMA float time from IMC $\downarrow$ | $\mathrm{t}_{\text {FMCMA }}$ | 10 |  | ns |  |
| IMC recovery time | trvmC | 1.5 t CYK |  | ns |  |
| IMC $\uparrow$ delay time from CLK $\downarrow$ | ${ }^{\text {DKKMCH }}$ |  | 35 | ns |  |
| IMC $\downarrow$ delay time from CLK $\downarrow$ | $\mathrm{t}_{\text {DKMCL }}$ |  | 40 | ns |  |
| $\overline{\text { MAK }}$ recovery time | trivmk | ${ }^{1.5 t}{ }_{\text {CYK }}$ |  | ns |  |
| $\overline{\overline{\mathrm{MAK}}}$ setup time to CLK $\downarrow$ | tsmak $^{\text {d }}$ | 10 |  | ns |  |
| MAK hold time from IMC $\downarrow$ | thмСМк | 0 |  | ns |  |
| IMD setup time to CLK $\uparrow$ | tsmdk | 20 |  | ns | Image memory read timing |
| IMD hold time from IMRD $\downarrow$ | thmRMD $^{\text {d }}$ | 0 |  | ns | Image memory read timing |
| IMD delay time from CLK $\downarrow$ | tDKMD |  | 30 | ns | Image memory write timing |
| IMD float time from IMWR $\downarrow$ | tFMWMD | 20 |  | ns | Image memory write timing |

## Note:

(1) $\mathrm{IMA}=\mathrm{IMA} 23 \cdot I \mathrm{MA}_{0}$
(2) IMC + IMRD, IMWR or IMRF
(3) To maximize $I M$ access time use $\overline{\mathrm{IMAK}}=\overline{\mathrm{IMC}}$. Then IM cycle time will be 3. $\mathrm{k}_{\mathrm{CYK}}$

## SOLBSY Timing

|  |  | Limits |  |  | Test <br>  <br>  <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min | Max | Unit | Conditions |  |
| SOLBSY delay <br> time from $\overline{\text { IACK }} 1$ | $\mathrm{t}_{\text {DIASB }}$ |  | 30 | nS |  |
| SOLBSY delay <br> time from CLK $\quad$ | $\mathrm{t}_{\text {DKSB }}$ |  | 60 | nS |  |

## CPURQ Timing

| Parameter | Symbol | Limits |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| CPURQ delay time from $\overline{\text { IACK }} \dagger$ | $t_{\text {DIAPQ }}$ |  | 30 | ns |  |
| CPURQ delay time from $\overline{\mathrm{RD}}$ । | $t_{\text {DPRQ }}$ |  | 60 | ns |  |

INBUSY Timing

|  |  | Limits |  |  | Test <br>  <br>  <br> Parameter |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min | Max | Unit | Conditions |  |

## ERR Timing

| Parameter | Symbol | Limits |  | Unit | TestConditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| ERR $\uparrow$ delay time from $\overline{\text { ACK }} \uparrow$ | $\mathrm{t}_{\text {DIAE }}$ |  | 30 | ns | Error token output |
| ERR $\dagger$ delay time from $\overline{W R}$ । | $t_{\text {DWE }}$ |  | 60 | ns | INBUSY $=1$ |
| ERR $\dagger$ delay time from $\overline{R D}$ | $\mathrm{t}_{\text {DRE }}$ |  | 60 | ns | $C P U R Q=0$ |
| INBUSY hold time from WR ! | $\mathrm{t}_{\text {HWIB }}$ |  | 10 | ns |  |
| CPURQ setup time to $\overline{\mathrm{RD}} \downarrow$ | $\mathrm{t}_{\text {SPQR }}$ |  | 10 | ns |  |

## Note:

All unused input or output pins should be pulled up to $V_{D D}$ or down to GND through a $2 \mathrm{~K}-3 \mathrm{~K}$ ohm resistor.

## Timing Waveforms

## Clock Timing

 49-001262A

## Input Timing



RESET Timing


## Host CPU $\rightarrow \mu$ PD9305 Write Timing



## Host CPU $-\mu$ PD9305 Read Timing



## DMA1 Request Timing



## DMA2 Request Timing



## I/O Request/Acknowledge Timing



## I/O Data Bus Handshake Timing



## Image Memory Read Timing



Image Memory Write Timing


## Image Memory Refresh Timing



## IM Command Timing



SOLBSY Timing


## CPURQ Timing



## INBUSY Timing



ERR Timing, Error from ImPP


ERR Timing, INBUSY


ERR Timing, CPU Request


## $\mu$ PD9305 Operation

Table 4 shows how the $\mu$ PD9305 uses signals $\overline{C S}, \overline{R D}$, $\overline{W R}$, and $A_{1}, A_{0}$ to read or write to I/O ports.

Table 4. I/O Ports

| $\overline{\overline{\mathrm{CS}}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | $\mathrm{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | Internal I/O Ports |
| :--- | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 0 | 0 | Read ImPP input data register (from ImPP) |
| 0 | 0 | 1 | 0 | 1 | Read status register |
| 0 | 0 | 1 | 1 | 0 | Command $\overline{\text { RESET; data read has no meaning }}$ |
| 0 | 0 | 1 | 1 | 1 | Not used |
| 0 | 1 | 0 | 0 | 0 | Write ImPP output data register (to ImPP) |
| 0 | 1 | 0 | 0 | 1 | Write mode register |
| 0 | 1 | 0 | 1 | 0 | Write module number register |
| 0 | 1 | 0 | 1 | 1 | Write refresh timing register |

Figure 2 shows the status register format.

Figure 2. Status Register Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOLBSY | IPPERR | CPURQ | INBUSY | DMARQ1 | DMARQ1 | INERR | OUTERR |  |  |
|  |  |  |  |  |  |  | $\rightarrow$ OUTERR [1] | 1 | $\mu$ PD7281 input data register (INR) is read while CPURQ $=0$ (incl. during DMA) |
|  |  |  |  |  |  |  |  | 0 | RESET |
|  |  |  |  |  |  |  | $\rightarrow$ INERR [1] | 1 | $\mu$ PD7281 output data register is written to when INBUSY = 1 (incl. during DMA) |
|  |  |  |  |  |  |  |  | 0 | RESET |
|  |  |  |  |  |  |  | $\rightarrow$ DMARQ2 | 1 | DMA2 token [3] $(M N=5, I D=7 \times H)$ input from the $\mu$ PD7281 |
|  |  |  |  |  |  |  |  | 0 | $\overline{\text { DMAAK2 }}+\overline{\text { AD }}=0$ or $\overline{\text { RESET }}$ |
|  |  |  |  |  |  |  | - DMARQ1 | 1 | DMA1 token [3] $(M N=5, I D=6 \times H)$ is input from the $\mu$ PD7281 |
|  |  |  |  |  |  |  |  | 0 | $\overline{\text { DMAAK1 }}+\overline{W R}=0$ or $\overline{\text { RESET }}$ |
|  |  |  |  |  |  |  | INBUSY | 1 | Output token (OUTR) is being input to the $\mu$ PD7281 |
|  |  |  |  |  |  |  |  | 0 | $\mu$ PD7281 input of the token complete, or RESET |
|  |  |  |  |  |  |  | CPURQ [2] | 1 | MN $=0$ token is input from the $\mu$ PD7281 |
|  |  |  |  |  |  |  |  | 0 | Host read of the $\mu$ PD7281 input token completed (INR) or RESET |
|  |  |  |  |  |  |  | IPPERR [1,2] | 1 | Error token is input from the $\mu$ PD7281 |
|  |  |  |  |  |  |  |  | 0 | RESET |
|  |  |  |  |  |  |  | $\rightarrow$ SOLBSY | $\dagger$ | SOL 1 or SOL2 token [4] is input from the $\mu$ PD7281 |
|  |  |  |  |  |  |  |  | 0 | SOL terminates or RESET |

Notes: [1] IPPERR, INERR and OUTERR are ORed and output to the ERR pin.
[2] When IPPERR becomes ' 1 '. CPURQ also becomes ' 1 ' at the same time
[3] Refer to $\mu$ PD9305 User's Manual. Section 6, DMA Request Function
[4] Refer to $\mu$ PD9305 User's Manual, Section 5. Image Memory/ $\mu$ PD7281 Interfacing

Figure 3 shows the mode register format.
Figure 3. Mode Register Format


Note: All bits of the mode register default to 0 when an external reset is applied.

Figures 4-20 graphically show $\mu$ PD9305 operation. For a detailed description of $\mu$ PD9305 operation, refer to the $\mu$ PD9305 User's Manual.

Figure 4. Setting Write Method for Input Data


Notes: [1] Circled numbers indicate order in which data is written [2] Fixed data should be defined beforehand

Figure 5. Setting Read Method for Output Data


Figure 6. Setting Fixed (16-Bit) Data


Note: Each time the 16 -bit low data is written to the output data register, the 16 -bit high data set by the above procedure will be input with it to the $\mu$ PD7281.

For 8-bit CPUs


Figure 9. Input Timing (Host to $\mu$ PD9305 to $\mu$ PD7281)


Figure 10. Output Timing ( $\mu$ PD7281 to $\mu$ PD9305 to Host)


Figure 11. Output to $\mu$ PD7281, Control Data Paths


Figure 12. $\mu$ PD7281, Input Control Data Flow


Figure 13. Image Memory Read Timing (Without Refresh Request)


Figure 14. Image Memory Write Timing (Without Refresh Request)


Figure 15. Image Memory Access Request Priority Control


Figure 16. Read Data $\rightarrow \mu$ PD7281 Output Timing (Single Output)


Figure 17. Read Data $\rightarrow \mu$ PD7281 Output Timing (Continuous Output)


2

Figure 18. Self Object Load Timing


Notes: [1] When $\overline{\text { OACK }}$ is not returned, the $\mu$ PD9305 can retain up to two tokens. (H2)-L2 and $\mathrm{H} 3-\mathrm{L} 3$ tokens). IMRD will not become active until the token is output.
2. If a refresh request is generated during execution of self object load, refresh is
given priority.

Figure 19. Refresh Timing


Figure 20. Read/Modify/Write Timing


Table 5 shows the differences between command and external resets.

Figure 21 shows a typical system configuration using the $\mu$ PD9305 with several ImPPs.

## Table 5. Command and External Reset Differences

| Item | RESET | Commmand Reset |
| :--- | :--- | :--- |
| I/O data counter; Tokens in the $\mu$ PD9305; <br> image memory access requests (except | Cleared |  |
| refresh); 0 OEQ, IACK; DMA request |  |  |$\quad$| Refresh timer; refresh request; refresh <br> address; mode register | Default <br> values | No change |
| :--- | :--- | :--- |
| IPPRST pin | 0 (active) | 0 (active) |

Figure 21. Typical System Configuration


## Speech Processors

Section 3Speech Processors
$\mu$ PD7730/77C30 ..... 3-1
ADPCM Speech Encoder/Decoder
$\mu$ PD7755/56/P56/57 ..... 3-15
ADPCM Speech Synthesizers
$\mu$ PD7759 ..... 3-21ADPCM Speech Synthesizer

## Description

The $\mu$ PD7730/77C30 is a large scale integration (LSI) single-chip digital signal processor, which compresses and decompresses digitized speech signals. It is a speech encoder/decoder that converts pulse code modulated audio to and from adaptive differential pulse code modulation (ADPCM). The $\mu$ PD7730/77C30 encodes pulse coded modulation (PCM) data into ADPCM data, and decodes ADPCM data into PCM data. The $\mu$ PD7730/ 77C30 is ideal for office automation applications, such as voice store and forward systems, and for various telecommunication applications. It reduces voice transmission bandwidth and voice storage requirements by half (from $64 \mathrm{~kb} / \mathrm{s}$ to $32 \mathrm{~kb} / \mathrm{s}$ ). Its robust ADPCM algorithm makes it well qualified for transmission applications and the fact that it compresses speech by half makes it suitable for store and forward applications.

The $\mu$ PD7730 and $\mu$ PD77C30 are functionally identical, but the power requirement for the $\mathrm{CMOS} \mu \mathrm{PD} 77 \mathrm{C} 30$ is lower than that of the NMOS $\mu$ PD7730. Both devices are housed in plastic DIP; the temperature range of the low power NMOS device is -10 to $+70^{\circ} \mathrm{C}$ and the CMOS device is -40 to $+85^{\circ} \mathrm{C}$.

The maximum clock (CLK) frequency for the $\mu$ PD7730/ 77 C 30 is 8.33 MHz , which corresponds to a CLK cycle time of 120 ns .
The $\mu$ PD7730/77C30 accepts PCM data through its serial interface. The serial interface can be connected directly to a single-chip coder/decoder (CODEC) for digital $\mu$-law PCM input/output or to a general purpose A/D or D/A converter for linear PCM code. This programmable serial interface supports both 8 -bit logarithmic ( $\mu$-law) and 16-bit linear formats. The $\mu$ PD7730/77C30 interfaces to the host CPU through a standard microprocessor bus interface.
If a clock frequency of 8.33 MHz is used to encode PCM data, then the $\mu$ PD7730/77C30 requires $116 \mu$ s to process each sample, thus limiting the sampling frequency to 8.59 kHz . This implies that if the sample frequency is 8.0 kHz and the CLK is 8.33 MHz , then the internal algorithm will take approximately $93 \%$ of the time between samples. Serial data being shifted in or out has the full time between samples to accomplish the transfer of the data. This is because there is an internal buffer that is separate from the shift register and the serial input is internally read at the rising edge of the sample clock, while the next value is starting to be shifted in.

When the $\mu$ PD7730/77C30 operates in the sample 4-bit encode mode, it never outputs the value 00 H . However, when it is in the sample 4-bit decode mode, it can accept OOH as an input value and interpret it the same as an input value of 88 H .

The $\mu$ PD7730/77C30 performs as a intelligent peripheral device and is controlled and programmed from the host processor. The $\mu \mathrm{PD} 7730 / 77 \mathrm{C} 30$ offers toll quality (equivalent quality to $56 \mathrm{~kb} / \mathrm{s} \mu$-law PCM) speech meeting the CCITT recommendations G .712 .

## Features

- Half-duplex ADPCM encoder or decoder
- Compression data rate
$-32 \mathrm{~kb} / \mathrm{s} / 8 \mathrm{kHz}$ sampling/4-bit data
- $24 \mathrm{~kb} / \mathrm{s} / 8 \mathrm{kHz}$ sampling/3-bit data
- Byte data ( $2 \times$ ADPCM data) handling
- Robust adaptation scheme for quantizer and predictors
- Selectable functions
- Encoder /decoder operating mode
- ADPCM data length 3 or 4 bit
-A/D and D/A conversion $\mu$-law or linear
- Presentable voice detection threshold
- Standard microprocessor interface to the host CPU
- Easy interface to PCM combo
- Toll quality speech at $32 \mathrm{~kb} / \mathrm{s}$ (meets CCITT recommendations G.712)
- Single +5 V power supply
- Low power CMOS technology ( $\mu$ PD77C30)

NMOS technology ( $\mu$ PD7730)

- Clock frequency 8.192 MHz maximum
- 28-pin plastic DIP
- 44-pin PLCC


## Ordering Information

| Part Number | Type | Package |
| :--- | :--- | :--- |
| $\mu$ PD7730C | NMOS | 28-pin plastic DIP (600 mil) |
| $\mu$ PD77C30C | CMOS | 28-pin plastic DIP (600 mil) |
| $\mu$ PD77C30L | CMOS | 44-pin PLCC |

## Pin Configuration

## 28-Pin Plastic DIP



## 44-Pin PLCC



## Pin Identification

| Symbol | I/O | Function |
| :--- | :--- | :--- |
| Host System Interface |  |  |
| $\mathrm{A}_{0}$ | In | Address 0 (register select): This input selects <br> internal registers. A high input selects the <br> status register. A low input selects the data <br> register. |
| $\mathrm{D}_{7}-\mathrm{D}_{0}$ | I/O | Data Bus: This three-state bidirectional data bus <br> interfaces with the host CPU data bus. |
| $\overline{\mathrm{CS}}$ | In | Chip select: This input enables the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ <br> signals. |

## Pin Identification (cont)

| Symbol | I/O | Function |
| :--- | :--- | :--- |
| DET | Out | Signal detect: This output is asserted when the <br> input audio signal level exceeds the threshold <br> level specified. |
| DRQ | Out | Data request: This output requests data <br> transfer between the $\mu$ PD7730/77C30 and host <br> CPU. In encoder mode, and ADPCM data read <br> is requested. In decoder mode, and ADPCM <br> data write is requested. (DRQ will not work <br> unless encoder or. decoder mode is specified.) <br> The data request status can also be checked <br> by polling the RQM bit of the status register. |
| $\overline{\text { RD }}$ | In | Read signal: This input controls data transfer <br> from the $\mu$ PDT730/77C30 to the host CPU. |
| $\overline{\text { WR }}$ | In | Write signal: This input controls data transfer <br> from the host CPU to the $\mu$ PD7730/77C30. |
| $\overline{\text { ITD }}$ |  |  |

## A/D-D/A Interface

| SCK | In | Serial clock: This input provides timing for <br> transfer of serial data to/from the A/D and D/A <br> converter. |
| :--- | :--- | :--- |
| SI | In | Serial input: Serial data input. |
| STEN | In | Serial input enable: This input enables data <br> transfer on the SI pin. If not used, tie to SOEN, <br> SIEN must be asserted for the $\mu$ PD7730/77C30 <br> to recognize an operation command. |
| SO | Out | Serial output: Serial data output. |
| SOEN | In | Serial output enable: This input enables data <br> transfer on the SO pin. If not used, tie to SIEN. |
| SORQ | Out | Serial output request: This output indicates that <br> serial request output data is ready for transfer <br> at the SO pin. |

## Circuit Control

| CLK | In | Clock: 8.192 MHz TTL clock input. |
| :--- | :--- | :--- |
| GND | In | Ground. |
| IC | - | Internal connection: This pin is connected <br> internally and should be left open. |
| NC | - | No connection: This pin is not connected. |
| PU | - | Pull up: Pull this pin up to VDD |
| RST | In | Reset: A high input to this pin initializes the <br> $\mu$ PD7730/77C30. |
| SMPL | In | Sample: This input determines the rate at which <br> the $\mu$ PD7730/77C30 processes ADPCM data. <br> This rate must equal the sampling clock of the <br> A/D and D/A converter. SMPL must be active for <br> the $\mu$ PD7730/77C30 to recognize an operation <br> command. |
| +5-volt power supply. |  |  |

## Absolute Maximum Ratings

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.0 V |
| :--- | ---: |
| 7730 | -0.5 V to +7.0 V |
| 77 C 30 | -0.5 V to +7.0 V |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to V DD +0.5 V |
| 7730 | -0.5 V to +7.0 V |
| 77 C 30 | -0.5 V to V |
| Output voltage, $\mathrm{V}_{\mathrm{D}}+0.5 \mathrm{~V}$ |  |
| 7730 |  |
| 77 C 30 |  |


| Operating temperature, TOPT |  |
| :--- | ---: |
| 7730 | -10 to $+70^{\circ} \mathrm{C}$ |
| 77 C 30 | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ |  |
| 7730 | -65 to $+150^{\circ} \mathrm{C}$ |
| 77 C 30 | -65 to $+150^{\circ} \mathrm{C}$ |

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage

## Capacitance

$T_{A}=25^{\circ} \mathrm{C}, V_{D D}=0 \mathrm{~V}$

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | Conditions

## DC Characteristics

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%$

| Parameter Symbol Min Typ <br> Input voltage <br> low $\mathrm{V}_{\mathrm{IL}}$   <br> 7730  -0.5 0.8 <br> 77 C 30  -0.3 0.8 |
| :--- | :--- | :--- | :--- | :--- |

Input voltage $\quad V_{I H}$
high

| 7730 | 2.0 | $V_{\mathrm{CC}}$ <br> +0.5 |  |
| :--- | :---: | :--- | :--- |
| 77 C 30 | 2.2 | $V_{\mathrm{CC}}$ <br> +0.3 | V |




| 7730 |  | -0.5 | 0.45 | V |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 77C30 |  | -0.3 | 0.45 | V |  |
| CLK input voltage high | $\mathrm{V}_{\mathrm{OH}}$ |  |  |  |  |
| 7730 |  | 3.5 | $\begin{aligned} & V_{C C} \\ & +0.5 \end{aligned}$ | V |  |
| 77С30 |  | 3.5 | $\begin{aligned} & V_{c c} \\ & +0.3 \end{aligned}$ | V |  |
| Output voltage low | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.45 | V | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| Input leakage current high | LILL |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |
| Input leakage current high | LIIH |  | 10 | $\mu \mathrm{A}$ | $V_{1}=V_{D D}$ |
| Output leakage current low | LoL |  | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0.47 \mathrm{~V}$ |
| Output leakage current high | $\mathrm{I} \mathrm{LOH}$ |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ |
| Supply current IDD |  |  |  |  |  |
| 7730 |  | 180 | 280 | mA |  |
| 77C30 |  | 24 | 40 | mA |  |

AC Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK cycle time | ¢CY |  |  |  |  |  |
| 7730 |  | 122 |  | 2000 | ns |  |
| 77C30 |  | 120 |  | 2000 | ns |  |
| CLK pulse width | $\phi_{D}$ | 60 |  |  | ns |  |
| CL.K rise time | $\phi_{r}$ |  |  | 10 | ns | (Note 1) |
| CLK fall time | $\phi_{f}$ |  |  | 10 | ns | (Note 1) |
| $\begin{aligned} & \mathrm{A}_{0}, \overline{\mathrm{CS}} \text { set } \\ & \text { time for } \overline{\mathrm{RD}} \end{aligned}$ | $t_{\text {AR }}$ | 0 |  |  | ns |  |
| $\mathrm{A}_{0}$, $\overline{C S}$ hold time for $\overline{\mathrm{RD}}$ | $\mathrm{t}_{\mathrm{RA}}$ | 0 |  |  | ns |  |
| $\overline{\mathrm{RD}}$ pulse width | $\mathrm{t}_{\text {RR }}$ | 250 |  |  | ns |  |
| A0, $\overline{C S}$ set time for $\overline{W R}$ | $t_{\text {AW }}$ | 0 |  |  | ns |  |
| A0, $\overline{C S}$ hold time for $\overline{W R}$ | $t_{\text {wa }}$ | 0 |  |  | ns |  |
| $\overline{\text { WR }}$ pulse width | ${ }^{\text {w w }}$ | 250 |  |  | ns |  |
| Data set time for WR | $t_{\text {DW }}$ | 150 |  |  | ns |  |
| Data hold time for WR | $t_{\text {WD }}$ | 0 |  |  | ns |  |
| $\overline{\overline{R D}, \overline{W R}}$ recovering time | $\mathrm{t}_{\mathrm{RV}}$ | 250 |  |  | ns |  |
| SCK cycle time | ${ }^{\text {tSCy }}$ | 480 |  | DC | ns |  |
| SCK pulse time | ${ }_{\text {tsck }}$ | 230 |  |  | ns |  |
| SCK rise time | ${ }_{4}$ |  |  | 20 | ns |  |
| SCK fall time | ${ }_{\text {tisc }}$ |  |  | 20 | ns |  |
| SOEN set time for SCK | tsoc | 50 |  | $\mathrm{t}_{\mathrm{sCY}}$ | ns |  |
| SOEN hold time for SCK | ${ }^{\text {t Cso }}$ | 30 |  | $\begin{aligned} & \text { tscy } \\ & -50 \end{aligned}$ | ns |  |
| SIEN, SI set time for SCK | ${ }^{\text {t }}$ C | 55 |  | $\begin{aligned} & \text { tscy } \\ & -30 \end{aligned}$ | ns |  |
| SIEN, SI hold time for SCK | ${ }^{\text {c }}$ CD | 30 |  | ${ }^{\text {tscy }}$ | ns |  |
| SIEN, SOEN pulse width high | $\mathrm{t}_{\mathrm{HS}}$ | 122 |  |  | ¢CY |  |
| RST pulse width | ${ }_{\text {trst }}$ | 4 |  |  | ¢CY |  |
| SMPL pulse width | tsMPL | 8 |  |  | ¢CY |  |
| Delay time between SMPL and SIEN (SOEN) | $t_{\text {DX }}$ | -1 | 0 | 1 | $\mu \mathrm{s}$ |  |
| Data access time for $\overline{R D}$ | $\mathrm{t}_{\mathrm{RD}}$ |  |  | 150 | ns | $C_{L}=100 \mathrm{pF}$ |
| Data float time for $\overline{R D}$ | $\mathrm{t}_{\mathrm{DF}}$ | 10 |  | 100 | ns | $C_{L}=100 \mathrm{pF}$ |
| SORQ delay | ${ }^{\text {t }}$ LRQ | 30 |  | 150 | ns | $C_{L}=50 \mathrm{pF}$ |

AC Characteristics (cont)
$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%$

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SO delay time | $t_{\text {DCK }}$ |  |  | 150 | ns |  |
| SO delay time for SORQ | ${ }^{\text {t }}$ DZRQ | 20 |  | 300 | ns |  |
| SO delay time for SCK | ${ }^{\text {t }}$ DZSC | 20 |  | 300 | ns |  |
| SO delay time for SOEN | ${ }^{\text {t }}$ DZE | 20 |  | 180 | ns |  |
| SO float time for SOEN | ${ }^{\text {HzEE }}$ | 20 |  | 200 | ns |  |
| SO float time for SCK | $\mathrm{t}_{\mathrm{HZSC}}$ | 20 |  | 300 | ns |  |
| SO float time for SORQ | ${ }^{\text {thzRQ }}$ | 70 |  | 300 | ns |  |

## Notes:

(1) $A C$ timing measuring point voltage $=1.0 \mathrm{~V}$ and 3.0 V .

Timing Waveforms
Clock


49-000723A

## Read Operation



## Write Operation



## Reset



## Sample



Read/Write Cycle Timing


AC Waveform Measurement Points (except CLK)


Timing Waveforms (cont)

## Serial Input/Output Timing



Note: In SO, the data output at the rising edge is valid, while data output at other times is invalid. Therefore, the most critical data set-up and hold times are:

Set-up time $=$ tsCK - tDCK
Hold time $=$ thZRO

## Serial Input Timing



Serial Output Timing


Block Diagram


## FUNCTIONAL DESCRIPTION

The $\mu$ PD7730/77C30 has the following functional units:

## - A/D-D/A interface

- PCM/ADPCM encoder/decoder
- Controller
- Data register
- Status register
- Host CPU interface

The ADPCM method is a medium bandwidth coding technique that represents speech waveforms. The specific ADPCM used employs a robust adaptation scheme for a quantizer and predictor to withstand transmission bit errors. Figure 1 shows the block diagram of the algorithm. The algorithm uses a backward adaptive quantizer and a fixed predictor so it never generates unstable poles in a decoder transfer function. This approach guarantees the stability of the decoder even with transmission errors.

The $\mu$ PD7730/77C30 can operate in either encoder or decoder mode, and can only be set to one of the two modes at a time; it cannot handle simultaneous encoding and decoding. In encoder mode, the $\mu$ PD7730/77C30 accepts either linear or $\mu$-law PCM data from its serial voice interface, encodes it to ADPCM data format, and passes the ADPCM data through the parallel data bus to the host system. In decoder mode, the $\mu$ PD7730/77C30 receives ADPCM data from the host CPU, decodes it to either linear or $\mu$-law format, and sends it to the output port of the serial interface.

The $\mu$ PD7730/77C30 has serial interfaces that can connect directly to a single-chip PCM CODEC. It interfaces easily to a host CPU through its parallel bus. With its standard microprocessor bus interface, the $\mu$ PD7730/ 77C30 can be viewed as a complex peripheral circuit. Figure 2 shows a typical system configuration.

Figure 1. Algorithm Block Diagram


Figure 2. Typical System Configuration


## OPERATIONAL DESCRIPTION

## Host CPU Interface

In order to transfer ADPCM data, commands, and status, the $\mu$ PD7730/77C30 interfaces with the host CPU via $\mathrm{D}_{0}-\mathrm{D}_{7}$ and through control lines $\overline{\mathrm{CS}}, \mathrm{A}_{0} \overline{\mathrm{WR}}$, and $\overline{\mathrm{RD}}$. $\overline{\mathrm{CS}}$ enables $\overline{R D}$ and $\overline{W R}$. $A_{0}$ selects either the data or status register. A low input to $A_{0}$ selects the data register. This read/write register handles both commands and ADPCM data transfer. A high input to $A_{0}$ selects the status register, a read-only register that the CPU reads to determine the state of the $\mu$ PD7730/77C30.

## Parallel I/O Operation

Table 1 shows the status of the $\overline{\mathrm{CS}}, \mathrm{A}_{0} \overline{\mathrm{WR}}$, and $\overline{\mathrm{RD}}$ pins during parallel I/O operation. Figures 3 and 4 are timing diagrams that show the read and write operations for the host CPU interface with the $\mu$ PD7730/77C30.

The RQM bit in the status register and the DRQ pin are the principal handshake signals. Their characteristics follow.

## RQM characteristics:

- The $\mu$ PD7730/77C30 requests a data transfer to or from a host CPU by setting the RQM signal to a high level.
- After ADPCM data has transferred, the RQM goes low at the rising edge of WR or RD pulse.
- After the threshold data has transferred, RQM goes low at the second rising edge of the WR pulse.
- Reading the status register via the data bus does not reset RQM.


## DRQ characteristics:

- Except during initialization, the $\mu$ PD7730/77C30 DRQ signal is high, when the status register bit RQM is set to indicate that an ADPCM data transfer to or from the host CPU is required.
-DRQ goes low after each encoding or decoding operation is completed.
- Because DRQ remains low throughout initialization it cannot be used for handshaking during initialization.
- The DRQ signal may be connected to an interrupt pin of a host CPU.

Two different approaches can be used for servicing ADPCM I/O requests by the $\mu$ PD7730/77C30. The first approach is for the host CPU to repeatedly poll the status register until RQM $=1$ is found. The second approach is for the DRQ pin to go high forcing an interrupt of the host CPU. In either case the host CPU then reads the data register to capture the ADPCM data.

## Status Register

Figure 5 shows the format of the status register.

## Operation Command

Following a power-on reset, the host CPU polls the RQM bit in the status register. When the RQM bit is set, the host CPU can send an operation command to the data register, as shown in figure 6.

Table 1. Control Line States

| $\overline{\mathrm{CS}}$ | $\mathrm{A}_{0}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathrm{RD}}$ | Function |
| :--- | :--- | :--- | :--- | :--- |
| 1 | X | X | X | No effects on internal operation. |
| X | X | 1 | 1 | $\mathrm{D}_{0}-\mathrm{D}_{7}$ are high impedance. |
| 0 | 0 | 0 | 1 | Data from $\mathrm{D}_{0}-\mathrm{D}_{7}$ is latched to the data register |

$X=$ don't care.

Figure 3. ADPCM Data Read Timing


Figure 4. ADPCM Data Write Timing


Figure 5. Status Register Format


Note: DRS indicates the status of data transfers when the Data register is configured as $\mathbf{1 6 - b i t}$ (DRC 0 ).

Figure 6. Operation Command


## Power-on and Reset

The $\mu$ PD7730/77C30 operates on a single-phase, 50-50 duty cycle clock at 8 MHz . At power-on, asserting the RST pin for at least 3 clock cycles initializes the device, making it ready for an operation command from the host CPU. After the $\mu$ PD7730/77C30 receives the command, it stays in the specified operational mode until the next hardware reset (high level on RST). Thus, to change the $\mu$ PD7730/77C30 into different modes, reset it before writing an operation command.

## Initialization and Threshold Data

See figure 7 for the initialization sequence for the encoder mode. See figure 8 for the initialization sequence for the decoder mode. During initialization signal SMPL is ignored, but the SCK and SIEN signals must be active. This is because the $\mu$ PD7730/77C30 internal code checks that the serial data is being transferred in before it accepts the mode byte. Also, it is of no consequence whether or not serial input data is valid during initialization. This is true whether the $\mu$ PD7730/77C30 is placed in encoder or decoder mode.

A hardware reset must be issued before a mode byte can be sent, even when the $\mu$ PD7730/77C30 is being powered up. Also, to change modes (e.g., encoder to decoder mode), a hardware reset signal must be issued. In either of the above cases, the reset signal must be held active for a minimum of 3 CLK cycles to guarantee that the mode byte will be accepted. As explained below, the RQM bit of the status register should be used for data transfer handshaking, especially during initialization. The status register at a CLK frequency of 8.192 MHz is not valid until $190 \mu \mathrm{~s}$ after the trailing edge of the reset pulse, and should not be read until after that time interval.

The DRQ signal does not always follow the state of the RQM bit in the status register. In particular, the DRQ signal remains low throughout initialization. Therefore, it is essential during initialization to use the RQM bit of the status register for handshaking. The DRQ signal is intended for interrupting the host CPU so that it will transfer ADPCM data after initialization. The DRQ signal remains high until the encoding or decoding operation of the $\mu$ PD7730/77C30 is complete. The RQM bit, in contrast, is intended for data transfer handshaking and is reset after each data port transfer is complete.

When the $\mu$ PD7730/77C30 first enters the decoder mode the RQM bit is already set and the first byte of data sent to the $\mu$ PD7730/77C30 will not be decoded properly. To avoid losing the first speech sample, a dummy first byte of ADPCM should be sent.

If the operation command places the $\mu$ PD7730/77C30 in encoder mode, the next two bytes sent to the data register are the threshold data. The RQM bit establishes the data transfer signaling. In decoder mode, no threshold data is expected. The threshold data sets the level of the audio signal at which the DET pin is asserted. Figure 9 shows the format for the threshold data. Figure 10 shows how to determine the threshold data.

The $\mu$ PD7730/77C30 asserts DET when the serial input audio signal exceeds the threshold level specified by the threshold data. Many silent segments exist in normal speech signals; memory storage can be used more efficiently if these segments are omitted. The host CPU can perform silent segment compression by using DET. The energy levels of 16 previous audio samples determine the state of DET. Thus DET changes at a 2 ms ( $16 \times$ 8 kHz sampling) time frame. Bit 5 of the status register reflects the state of DET.

Figure 7. Encoder Mode Initialization Sequence


Figure 8. Decoder Mode Initialization Sequence


Figure 9. Threshold Data

$$
\begin{aligned}
& \text { Threshoid Data } \\
& \qquad \begin{array}{|c|c|c|c|c|c|c|}
\hline \text { MSB }
\end{array} \\
& \hline \text { SIGN } \\
& \text { Note: } \begin{array}{l}
\text { The } \mu \text { PD7730/77C30 receives the lower } 8 \text { bits of this } \\
\text { data before it receives the higher } 8 \text { bits. }
\end{array}
\end{aligned}
$$

49-000693A
Figure 10. Typical Relationship Between Input Level and Threshold Value


## ADPCM Data

In encoder mode, the $\mu$ PD7730/77C30 generates one ADPCM sample ( 3 or 4 bits long) for each PCM sample input (8 or 16 bits long). In decoder mode, the reverse operation is performed: the $\mu$ PD7730/77C30 generates one PCM sample for each ADPCM sample input. To allow efficient data transfer to and from the host CPU, two ADPCM samples are packed into one byte and transferred at the rate of 1 byte per every 2 samples. Figure 11 illustrates the ADPCM data formats for 3 bits/sample and 4 bits/samples.

The DRQ pin initiates ADPCM data transfer. In encoder mode, this pin is asserted when ADPCM data in the data register is ready to be read by the CPU. This pin is cleared after the host CPU reads the data, and is reasserted when the next byte of ADPCM data becomes available. In decoder mode, this pin serves as the data request to the host for the next byte of ADPCM data to be sent to the data register. After the host CPU writes the ADPCM data, this pin is cleared. The host CPU cannot send another byte to the $\mu$ PD7730/77C30 until this pin is set
again. (Note that the DRQ pin will not work until the $\mu$ PD7730/77C30 is placed in encoder or decoder mode.)
The ADPCM data transfer is acknowledged by the RQM bit in the status register. The RQM Bit is set when transfer to the host is requested for ADPCM data, and is reset when the host read/write is complete.

## Serial PCM Interface

The serial PCM interface can be connected directly to a CODEC. SMPL, SCK, SIEN, SI, SORQ, SOENS, and SO control the PCM interface.

SMPL is the sampling clock input. This signal must equal the frequency of the sampling clock of the CODEC or the A/D-D/A interface. SMPL is asserted after the completion of serial data transfers. Thus SMPL signals the $\mu$ PD7730/ 77C30 firmware to initiate processing of the next byte of ADPCM data. SMPL is rising-edge triggered, but must be held high for at least 8 clock cycles. Since it is edge-triggered, SMPL does not need to be released until the next sampling cycle.
SCK determines the timing of the serial input and out put. When the $\mu$ PD7730/77C30 has data to send to the serial interface, SORQ goes high. The data is then clocked out to the SO pin serially at the falling edge of SCK, to be valid for the next rising edge. When serial data is ready to be sent to the $\mu$ PD7730/77C30 SIEN is asserted externally, and data at the SI pin is clocked in at the rising edge of SCK.
Figure 12 illustrates an example of the serial interface using a combined filter and CODEC (COMBO) chip, the $\mu$ PD9514. This chip provides both the low pass filtering function and the conversion from an analog signal to digital PCM $\mu$-law representation. The timing controller provides the proper timing relationship between the COMBO and the $\mu \mathrm{PD} 7730 / 77 \mathrm{C} 30$.

Figure 11. ADPCM Data Format


Figure 12. Serial Interface Using a COMBO


## Description

The $\mu$ PD7755, $\mu$ PD7756, and $\mu$ PD7757 are speech synthesis LSI devices that utilize the adaptive differential pulse coded modulation (ADPCM) coding method to produce high-quality, natural speech synthesis. By combining phoneme classification with the ADPCM method, the device achieves a compressed bit rate that can synthesize sound effects and melodies in addition to speech sound. A built-in speech data ROM allows synthesis of messages up to 4 seconds ( $\mu$ PD7755), 12 seconds ( $\mu$ PD7756), or 24 seconds ( $\mu$ PD7757) long. A wide range of operating voltages, a compact package, and a standby function permit application to the $\mu$ PD7755/56/57 in a variety of speech synthesis systems, including battery-driven systems.
The $\mu$ PD77P56 is one-time programmable (OTP) version of the $\mu$ PD7756.

## Features

- High quality speech synthesis using ADPCM method
- Low bit rates ( 8 K to $32 \mathrm{~K} / \mathrm{s}$ ) using a combination of ADPCM and phoneme methods
- D/A converter with 9-bit resolution, unipolar current waveform output
- Built-in speech data ROM
$-\mu$ PD7755: 96K bits
- $\mu$ PD7756/P56: 256K bits
$-\mu$ PD7757: 512 K bits
- Standby function
- Current consumption in standby mode: $1 \mu \mathrm{~A}$ typ $\left(V_{D D}=3 V\right)$
- Circuit to eliminate popcorn noise when entering or releasing standby mode
- Wide operating voltage range: 2.7 to 5.5 V
- CMOS technology
- 18-pin plastic DIP or 24 -pin plastic SOP
- One-time programmable (OTP) version of $\mu$ PD7756 available in a 20 -pin plastic DIP or a 24 -pin plastic SOP

Ordering Information

| Part Number | Package Type | ROM (blts) |
| :--- | :--- | :--- | :--- |
| $\mu$ PD7755C | 18-pin plastic DIP <br> (A, C outline) | 96 K |
| $\mu$ PD7755G | 24-pin plastic SOP |  |
| $\mu$ PD7756C | 18-pin plastic DIP <br> (A, C outline) | 256 K |
| $\mu$ PD7756G | 24-pin plastic SOP | 256 K (OTP) |
| $\mu$ PD77P56CR | 20-pin plastic DIP | 256 K |
| $\mu$ PD77P56G | 24-pin plastic SOP | 256 K (OTP) |
| $\mu$ PD7757C | 18-pin plastic DIP <br> (SA outline) | 512 K |
| $\mu$ PD7757G | 24-pin plastic SOP |  |

## Pin Configurations

## 18-Pin Plastic DIP

## 20-Pin Plastic DIP



24-Pin Plastic SOP


Note: () = Additions for the $\mu$ PD77P56

## Pin Identification

| Symbol | Name |
| :--- | :--- |
| $\mathrm{I}_{0}-\mathrm{I}_{7}$ | Message select code input |
| REF | D/A converter reference current input |
| AVO | Analog voice output |
| $\overline{\text { BUSY }}$ | Busy output |
| $\overline{\text { RESET }}$ | Reset input |
| GND | Ground |
| $V_{D D}$ | Power |
| $X 2, X 1$ | Clock |
| CS | Chip select input |
| $\overline{S T}$ | Start input |
| $\mathrm{D}_{0}-\mathrm{D}_{7}$ | PROM I/O data bus |
| $\mathrm{MD}_{0}-\mathrm{MD}_{3}$ | Operation mode selection Input for PROM |
| $\mathrm{V}_{\mathrm{PP}}$ | 12.5 V PROM voltage application |
| $N C$ | No connection |

## Pin Functions

## $\mathbf{I}_{0}-\mathrm{l}_{7}$ (Message Select Code)

$\mathrm{I}_{0}-17$ input the message number of the message to be synthesized. The inputs are latched at the rising edge of the ST input. Unused pins should be grounded. In standby mode, these pins should be set high or low. If they are biased at or near typical CMOS switch input, they will drain excess current.

## $\overline{\text { CS }}$ (Chip Select)

When the $\overline{\mathrm{CS}}$ input goes low, $\overline{\mathrm{ST}}$ is enabled.

## $\overline{\text { ST }}$ (Start)

Setting the $\overline{\text { ST }}$ input low while $\overline{\mathrm{CS}}$ is low will start speech synthesis of the message in the speech ROM locations addressed by the contents of $\mathrm{I}_{0}-\mathrm{l}_{7}$. If the device is in standby mode, standby mode will be released.

## BUSY (Busy)

$\overline{\text { BUSY }}$ outputs the status of the $\mu$ PD7755/56/57. It goes low during speech decode and output operations. When $\overline{S T}$ is received, $\overline{B U S Y}$ goes low. While BUSY is low, another ST will not be accepted. In standby mode, $\overline{B U S Y}$ becomes high impedance. This is an active low output.

## AVO (Analog Voice Output)

AVO output synthesized speech from the D/A converter. This is a unipolar sink-load current.

## RESET (Reset)

The $\overline{\text { RESET }}$ input initializes the chip. Use $\overline{\text { RESET }}$ following power-up to abort speech synthesis or to release standby mode. RESET must remain low at least 12 oscillator clocks. At power-up or when recovering from stand by mode, RESET must remain low at least 12 more clocks after clock oscillation stabilizes.

## X1, X2 (Clock)

Pins X1 and X2 should be connected to a 640 MHz ceramic oscillator. In standby mode, X1 goes low, and X2 goes high.

## REF (D/A Converter Reference Current)

REF inputs the sink-load current that controls the D/A converter output. REF should be connected to $V_{D D}$ via a resistor. In standby mode, REF becomes high impedance.

## $\mathrm{D}_{0}-\mathrm{D}_{7}$ (Data Bus)

Eight-bit input/output data bus for PROM, when programming and verifying data.

## $M_{0}-M_{3}$ (Mode Select Input)

Operation mode selection inputs for PROM, when programming and verifying data.

## VPP (PROM Power)

12.5 V high voltage application pin, for programming and verifying data to PROM.

## GND (Ground)

Ground.

## $V_{D D}$ (Power)

+5 V power supply.

## NC (No Connection)

These pins are not connected.

## Operation Description

The clock pins should be connected to a ceramic oscillator at 640 MHz .

The $\overline{\text { RESET }}$ input pin is used to initialize the $\mu$ PD7755/56/57. To reset, assert the pin for a minimum of 12 oscillator clock cycles.

The $\mu \mathrm{DP} 7755 / 56 / 57$ can operate with a wide range of supply voltage: 2.7 to 5.5 V . It also has a standby function; it goes to a standby mode when it has been idle (that is, when $\overline{C S}, \overline{S T}$, or RESET have not been asserted) for more than 3 seconds. The $\mu$ DP7755/56/57 will automatically release from standby mode when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{ST}}$ are asserted again, or when RESET is asserted.
The $\mu$ DP7755/56/57 has a very simple message selection interface. A $\mu$ DP7755/56/57 can store a maximum of 256 different messages and up to 12 ( $\mu \mathrm{DP7755}$ ), 12 ( $\mu$ DP7756), or 24 ( $\mu$ DP7757) seconds of speech. The message is selected by using the input pins $10-17$. The input selection is latched at the rising edge of ST when $\overline{\mathrm{CS}}$ is asserted. When $\overline{\mathrm{ST}}$ is asserted, $\overline{B U S Y}$ will go low until the selected audio speech output is completed. While BUSY is low, a new ST will not be accepted.
The $\mu$ DP7755/56/57 has an internal D/A converter that is a unipolar, current-output type with 9 -bit resolution. The output current of the D/A can be controlled by the voltage applied at the REF pin.

## Block Diagram



Note: () = Additions for the $\mu$ PD77P56

Absolute Maximum Ratings
$T_{A}=25^{\circ} \mathrm{C}$

| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +7.0 V |
| :--- | ---: |
| Input voltage, $\mathrm{V}_{\mathrm{I}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output voltage, $\mathrm{V}_{\mathrm{O}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| PROM Power voltage, $\mathrm{V}_{\mathrm{PP}}$ | -0.3 to +13.5 V |
| PROM output current, IO | 50 mA |
| (AVO pin only) | -10 to $+70^{\circ} \mathrm{C}$ |
| Operating temperature, $\mathrm{T}_{\mathrm{OPT}}$ | -40 to $+125^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {STG }}$ |  |

Exposure to Absolute Maximum Ratings for extended periods may affect device rellability; exceeding the ratings could cause permanent damage.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Condlitions |  |  |  |  |  |
| Input capacitance | $\mathrm{C}_{\mathrm{l}}$ | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |  |
| Output capacitance | $\mathrm{C}_{\mathrm{O}}$ | 20 | pF |  |  |

DC Characteristics
$T_{A}=-10$ to $+70^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V ; foSC $=640 \mathrm{MHz}\left(\mu \mathrm{PD} 77 \mathrm{P} 56 \mathrm{~T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage high | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V | Common to $\mathrm{l}_{0}-17$, ST CS, RESET |
| Input voltage low | $V_{\text {IL }}$ | 0 |  | $0.3 V_{D D}$ | V | Common to $\mathrm{I}_{0}-17, \overline{\mathrm{ST}}$, CS, $\overline{\text { RESET }}$ |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ |  | $V_{D D}$ | V | BUSY. $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| Output voltage low | $\mathrm{V}_{\mathrm{OL}}$ | 0 |  | 0.5 | V | BUSY. $\mathrm{IOL}=200 \mu \mathrm{~A}$ |
| Input leakage current | $\mathrm{l}_{\mathrm{LI}}$ |  |  | 3 | $\mu \mathrm{A}$ | Common to $\mathrm{I}_{0}-17$, ST, REF CS. OV $\leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{DD}}$ |
| Output leakage current | $\mathrm{l}_{\mathrm{L}}$ |  |  | 3 | $\mu \mathrm{A}$ | BUSY. $\mathrm{OV} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{DD}}$ in standby mode |
| Supply current | ldD1 |  | 0.8 | 2 | mA | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  | IDD2 |  | 1 | 20 | $\mu \mathrm{A}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ in standby mode |
|  | IDD3 |  | 250 | 600 | $\mu \mathrm{A}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.3 \mathrm{~V}$ |
|  | l ${ }_{\text {DD4 }}$ |  | 1 | 10 | $\mu \mathrm{A}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.3 \mathrm{~V}$ in standby mode |
| Reference input high current area (1) | $I_{\text {REF } 1}$ | 140 | 250 | 440 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{R}_{\text {REF }}=0 \Omega$ |
|  | $\mathrm{I}_{\text {REF2 }}$ | 500 | 760 | 1200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{R}_{\text {REF }}=0 \Omega$ |
| Reference input low current area (1) | IREF3 | 21 | 30 | 39 | $\mu \mathrm{A}$ | $V_{\text {DD }}=2.7 \mathrm{~V}, \mathrm{R}_{\text {REF }}=50 \mathrm{k} \Omega$ |
|  | $\mathrm{I}_{\text {REF } 4}$ | 68 | 78 | 88 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{R}_{\text {REF }}=50 \mathrm{k} \mathrm{\Omega}$ |
| D/A converter output current (1) | IAvo | 32 | 34 | 36 | $I_{\text {REF }}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V} . \mathrm{V}_{\text {AVO }}=2.0 \mathrm{~V}, \mathrm{D} / \mathrm{A}$ input $=1 \mathrm{FFH}$ |
| D/A converter output leakage current | lıa |  |  | $\pm 5$ | $\mu \mathrm{A}$ | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{AVO}} \leq \mathrm{V}_{\mathrm{DD}}$ in standby mode |

## Notes:

(1) See figure 1.

## AC Characteristics

$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V} ;$ fosc $=640 \mathrm{MHz}\left(\mu \mathrm{PD} 77 \mathrm{P} 56 \mathrm{~T}_{\mathrm{A}}=-10\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET pulse width | $t_{\text {RST }}$ | 18.5 |  |  | $\mu \mathrm{S}$ |  |
| ST set-up time | $t_{\text {RS }}$ | 12.5 |  |  | $\mu \mathrm{s}$ |  |
| ST pulse width | tcc1 | 2 |  |  | $\mu \mathrm{s}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  | ${ }^{\text {t CC2 }}$ | 350 |  |  | ns | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| Data set time | tDW1 | 2 |  |  | $\mu \mathrm{s}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  | $t_{\text {DW2 }}$ | 350 |  |  | ns | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| Data hold time | $t_{\text {WD }}$ | 0 |  |  | ns |  |
| CS set-up time | ${ }^{\text {c }}$ CS | 0 |  |  | ns |  |
| CS hold time | ${ }^{\text {tSC }}$ | 0 |  |  | ns |  |
| CLK frequency | fosc | 630 | 640 | 650 | kHz |  |
| BUSY output time (from ST and/or CS) | tsBO |  | 6.25 | 10 | $\mu \mathrm{S}$ | Operation mode |
|  | tsBS |  | 4 | 80 | ms | Standby mode, including oscillation start time (Note 1) |
| $\overline{\text { BUSY set time }}$ | ${ }^{\text {t }}$ SB |  | 6.25 | 10 | $\mu \mathrm{s}$ | Standby mode |
| Speech output start time | tsso |  | 2.1 | 2.2 | ms | Operation mode (from EUSY) |
|  | tsss |  | 2.1 | 2.2 | ms | Standby mode |
| D/A converter set-up time | $t_{\text {DA }}$ |  | 46.5 | 47 | ms | Entering/releasing standby mode |
| BUSY float time | ${ }_{\text {t }}{ }^{\text {ch }}$ |  |  | 15 | $\mu \mathrm{S}$ | From end of speech output |
| $\overline{B U S Y}$ output stop time | $t_{\text {RB }}$ |  |  | 9.5 | $\mu \mathrm{s}$ | For RESET $\downarrow$ |
| Standby transition time | ${ }^{\text {t }}$ STB |  | 2.9 | 3 | $\mu \mathrm{s}$ | From end of speech output |

## Notes:

(1) Ceramic resonators:

Kyocera Corp. KBR-640B (C1 = C2 = 150 pF ).
Murata Mfg. Co. Ltd. CSB640P (C1 $=\mathrm{C} 2=220 \mathrm{pF})$.
See figure 2.

Figure 1. Measuring Diagram for $I_{\text {REF }}$ and $I_{\text {AVO }}$


Figure 2. External Oscillator


## Timing Waveforms

## AC Waveform Measurement Points



## Standby Mode



Reset Mode


Operating Mode (도 Input Pulse Mode)


Operating Mode (ST Input Hold Low Mode)

$\mu$ PD7759 ADPCM Speech

## Description

The $\mu$ PD7759 is a speech synthesis LSI with an external ROM that utilizes the adaptive differential pulse coded modulation (ADPCM) coding method to produce highquality, natural speech synthesis. By combining phoneme classification with the ADPCM method, the device achieves a compressed bit rate that can synthesize sound effects and melodies in addition to speech sound. The $\mu$ PD7759 can directly address up to 1 M bits of external data ROM, or the host CPU can control the speech data transfer. The $\mu$ PD7759 is also suitable for applications requiring small production quantities or long synthesized messages, and for emulating the $\mu$ PD7755/56/57.

## Features

- High-quality speech synthesis using ADPCM method
ㅁ Low bit-rates ( 8 to $32 \mathrm{~kb} / \mathrm{s}$ ) realized by combined use of ADPCM and phoneme methods
- 4,5,6, or 8 MHz sampling frequency
- D/A converter with 9-bit resolution, unipolar current waveform output
- Up to 1 M bits addressing for external data ROM
- Synthesizing time: 50 sec . typ
- Standby function
- Circuit to eliminate popcorn noise when entering or releasing standby mode
- Control signal interface; general purpose 4-or 8-bit CPU
- Wide operating voltage range; 2.7 to 5.5 V
- CMOS technology
- 40-pin plastic DIP; 52-pin plastic miniflat package

Ordering Information

| Part Number | Package Type |
| :--- | :--- |
| $\mu$ PD7759C | 40-pin plastic DIP |
| $\mu$ PD7759GC | 52 -pin plastic miniflat |

## Pin Configurations

## 40-Pin Plastic DIP



## 52-Pin Plastic Miniflat Package



## Pin Identification

| Symbol | Function |
| :---: | :---: |
| $\mathrm{ASD}_{0}-\mathrm{ASD}_{7}$ | Higher 8 bits of address output/speech data input (multiplexed) |
| $0^{-17}$ | Message select code input |
| AEN/WR | Address valid output/write strobe input for speech data |
| SAA | Directory data output address valid |
| DRQ | Data request output |
| ALE | High address latch enable output |
| REF | D/A converter reference current input |
| AVO | Analog speech output |
| BUSY | Chip busy output |
| RESET | Reset input |
| GND | Ground |
| $\overline{M D}$ | Mode select input (stand alone/slave) |
| ST | Start synthesis strobe input |
| X1, X2 | Ceramic resonator clock terminals |
| CS | Chip select input |
| $\mathrm{A}_{0}-\mathrm{A}_{8}$ | Lower 9 bits of address output for speech data |
| $V_{\text {DD }}$ | +5 V power supply |
| NC | No connection |

## Pin Functions

## ASD $_{0}-$ ASD $_{7}$ (Address/Speech Data)

$A S D_{0}-$ ASD $_{7}$ are the output lines for the higher 8 bits of the address signal and the input lines for speech data in the stand alone mode. In the slave mode, these are input lines only for speech data.

## AEN/WR (Address Enable Output/Write Signal Input)

$\overline{A E N}$ is high when the address signal is valid (stand alone mode). $\overline{\text { WR }}$ is the write input signal for speech data in the slave mode.

## SAA (Start Address)

SAA indicates that the start address of a message stored in the directory of the data memory is being read out. It is ineffective in the slave mode.

## ALE (Address Latch Enable)

This signal defines the higher address bit timing latched externally. It is ineffective in the slave mode.

## $\overline{\mathrm{DRQ}}$ (Data Request)

This is the data request output signal.

## $\overline{M D}$ (Mode Select Input)

$\overline{M D}$ is low to specify slave mode operation. Transition between two operation modes is not accepted during synthesis or in the stand alone mode.

## $\mathbf{A}_{0}-A_{8}$ (Address Bus)

These are output lines for the lower 9 bits of the address bus. They are ineffective in the slave mode.

## $I_{0}-I_{7}$ (Message Select Code)

$1_{0}-I_{7}$ input the message number of the message to be synthesized. The inputs are latched at the rising edge of the $\overline{\text { ST }}$ input. Unused pins should be grounded. In standby mode, these pins should be set high or low. If they are biased at or near typical CMOS switch input, they will drain excess current.

## $\overline{\mathbf{C S}}$ (Chip Select)

When the $\overline{\mathrm{CS}}$ input goes low, $\overline{\mathrm{ST}}$ is enabled.

## ST (Start)

Setting the $\overline{\mathrm{ST}}$ input low while $\overline{\mathrm{CS}}$ is low will start speech synthesis of the message in the speech ROM locations addressed by the contents of $\mathrm{I}_{0}-17$. If the device is in standby mode, standby mode will be released.

## $\overline{B U S Y}$ (Busy)

$\overline{\text { BUSY }}$ outputs the status of the $\mu$ PD7759. It goes low during speech decode and output operations. When ST is received, $\overline{B U S Y}$ goes low. While BUSY is low, another $\overline{\text { ST }}$ will not be accepted. In standby mode, $\overline{B U S Y}$ becomes high impedance. This is an active low output.

## AVO (Analog Voice Output)

AVO outputs synthesized speech from the D/A converter. This is a unipolar sink-load current.

## RESET (Reset)

The RESET input initializes the chip. Use $\overline{\text { RESET }}$ following power-up to abort speech synthesis or to release standby mode. RESET must remain low at least 12 oscillator clocks. At power-up or when recovering from standby mode, $\overline{\text { RESET }}$ must remain low at least 12 more clocks after clock oscillation stabilizes.

## X1, X2 (Clock)

Pins X1 and X2 should be connected to a $640-\mathrm{MHz}$ ceramic oscillator. In standby mode, X1 goes low and X2 goes high.

## REF (D/A Converter Reference Current)

REF inputs the sink-load current that controls the D/A converter output. REF should be connected to $V_{D D}$ via a resistor. In standby mode, REF becomes high impedance.

## GND (Ground)

Ground.
$V_{D D}$ (Power)
+5 V power supply.

## NC (No Connection)

These pins are not connected.

## Block Diagram



## Operation Description

The clock pins should be connected to a ceramic oscillator at 640 MHz .

The RESET input pin is used to initialize the device. To reset, assert the pin for a minimum of 12 oscillator clock cycles.
The $\mu$ DP7759 can operate with a wide range of supply voltages: 2.7 to 5.5 V . It also has a standby function; it goes to a standby mode when it has been idle (that is, when $\overline{C S}, \overline{S T}$, or $\overline{\operatorname{RESET}}$ have not been asserted) for more than 3 seconds. The device will automatically release from standby mode when CS and ST are asserted again, or when RESET is asserted.
The $\mu$ DP7759 has a very simple message selection interface with 1 Mbit of external ROM and can store a maximum of 256 different messages and up to 50 seconds of speech. The message is selected by using the input pins $\mathrm{I}_{0}-17$. The input selection is latched at the rising edge of ST when $\overline{C S}$ is asserted. When $\overline{S T}$ is asserted, BUSY will go low until the selected audio speech output is completed. While $\overline{B U S Y}$ is low, a new $\overline{S T}$ will not be accepted.

The $\mu$ DP7759 has an internal D/A converter that is a unipolar, current-output type with 9 -bit resolution. The output current of the D/A can be controlled by the voltage applied at the REF pin.

## Absolute Maximum Ratings

$T_{A}=25^{\circ} \mathrm{C}$

| Supply voltage, $V_{D D}$ | -0.3 to +7.0 V |
| :--- | ---: |
| Input voltage, $V_{1}$ | -0.3 to $V_{D D}+0.3 \mathrm{~V}$ |
| Output voltage, $V_{0}$ | -0.3 to $V_{D D}+0.3 \mathrm{~V}$ |
| Operating temperature, TOPT | -10 to $+70^{\circ} \mathrm{C}$ |
| Storage temperature, $T_{\text {STG }}$ | -40 to $+125^{\circ} \mathrm{C}$ |

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

## Capacitance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Min | Typ | Max | Unit | Condlitions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input capacitance | $\mathrm{C}_{\mathrm{l}}$ |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |  |
| Output capacitance | $\mathrm{C}_{0}$ | 20 | pF |  |  |  |

DC Characteristics
$T_{A}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V} ;$ foSC $=640 \mathrm{MHz}$

| Parameter | Symbol | Min | Typ | Max | Unlt | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage high | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V | Common to $\mathrm{I}_{0}-17$, STT CS, |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ | 2.2 |  | $V_{D D}$ | V | Common to $\mathrm{ASD}_{0}-\mathrm{ASD}_{7}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
| Input voltage low | $\mathrm{V}_{\text {IL }}$ | 0 |  | $0.3 \mathrm{~V}_{\text {DD }}$ | V | Common to $\mathrm{l}_{0}-17, \overline{\mathrm{ST}}, \mathrm{CS}, \overline{\text { RESET, }}$ MD, $\overline{\mathrm{WR}}$ |
|  | $\mathrm{V}_{\text {LL2 }}$ | 0 |  | 0.8 | V | Common to $\mathrm{ASD}_{0}-\mathrm{ASD}_{7}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
| Output voltage high | VOH | $V_{D D}-0.5$ |  | $V_{D D}$ | V | $\mathrm{IOH}^{\mathrm{O}}=-100 \mu \mathrm{~A}$ |
| Output voltage low | $\mathrm{V}_{\mathrm{OL}}$ | 0 |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
| Input leakage current | $\mathrm{ILI}_{1}$ |  |  | 3 | $\mu \mathrm{A}$ | Common to $\mathrm{I}_{0}-17, \mathrm{ST}, \mathrm{WR}, \mathrm{CS}$. MD, $\mathrm{ASD}_{0}-\mathrm{ASD}_{7}$ |
| Output leakage current | Lo |  |  | 3 | $\mu \mathrm{A}$ | BUSY. $A_{0}-A_{8}$ |
| Supply current | IDD1 |  |  | 10 | mA | $V_{D D}=5 \mathrm{~V}$ |
|  | IDD2 |  |  | 20 | $\mu \mathrm{A}$ | $V_{D D}=5 \mathrm{~V}$ in standby mode |
|  | IDD3 |  |  | 1 | mA | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.5 \mathrm{~V}$ |
|  | IDD4 |  |  | 10 | $\mu \mathrm{A}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.5 \mathrm{~V}$ in standby mode |
| Reference Input high current area (1) | $\mathrm{I}_{\text {REF } 1}$ | 140 | 250 | 440 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{R}_{\text {REF }}=0 \mathrm{O}$ |
|  | $I_{\text {REF2 }}$ | 500 | 760 | 1200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{R}_{\text {REF }}=00$ |
| Reference input low current area (1) | $\mathrm{I}_{\text {REF3 }}$ | 21 | 30 | 39 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{R}_{\mathrm{REF}}=50 \mathrm{k} \Omega$ |
|  | $\mathrm{I}_{\text {REF4 }}$ | 68 | 78 | 88 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{REF}}=50 \mathrm{kR}$ |
| D/A converter output current | Iavo | 32 | 34 | 36 | $\mathrm{I}_{\text {REF }}$ | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V} . \\ & V_{\text {AVO }}=2.0 \mathrm{~V}, \mathrm{D} / \mathrm{A} \text { input }=1 \mathrm{FFH} \end{aligned}$ |
| D/A converter output leakage current | lia |  |  | 5 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {AVO }} \leq \mathrm{V}_{\mathrm{DD}}$ in standby mode |

## AC Characteristics

$\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V} ; \mathrm{f}_{\mathrm{OSC}}=640 \mathrm{MHz}$

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timing for all Modes |  |  |  |  |  |  |
| CS set-up time | tcs | 0 |  |  | ns | When ST $\downarrow$ |
| CS hold time | tsc | 0 |  |  | ns | After ST $\uparrow$ |
| ST pulse width | $t_{\text {ccl }}$ | 350 |  |  | ns | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
|  | ${ }^{\text {tece }}$ | 5 |  |  | $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{DD}}==2.7$ to 5.5. V |
| Message code set-up time | $t_{\text {DW1 }}$ | 350 |  |  | ns | $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |
|  | ${ }_{\text {t }}{ }^{\text {W2 }}$ | 5 |  |  | $\mu s$ | $V_{D D}=2.7$ to 5.5 V |
| Message code hold time | $t_{\text {wD }}$ | 0 |  |  | $\mu \mathrm{s}$ | After ST $\uparrow$ |

## Switching Characteristics for all Modes

| $\overline{\overline{B U S Y}}$ rise time | $\mathrm{t}_{\mathrm{p} 1}$ | 800 | ns | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{t}_{\mathrm{R} 2}$ | 2 | $\mu \mathrm{s}$ | $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V} \pm 10 \%$ |
| $\overline{\text { BUSY }}$ fall time | $\mathrm{t}_{\text {F1 }}$ | 800 | ns | $C_{L}=150 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ |
|  | $\mathrm{t}_{52}$ | 2 | $\mu \mathrm{s}$ | $C_{L}=150 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V} \pm 10 \%$ |

## Timing for Stand Alone Mode

| RESET pulse width | trst | 18.5 | $\mu \mathrm{s}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| CS set-up time | ${ }^{\text {t }} \mathrm{CS}$ | 0 | ns | When ST $\downarrow$ |
| CS hold time | tsc | 0 | ns | After STT $\uparrow$ |

## AC Characteristics (cont)

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timing for Stand Alone Mode (cont) |  |  |  |  |  |  |
| ST pulse width | $\mathrm{t}_{\mathrm{CC} 1}$ | 2 |  |  | $\mu \mathrm{s}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  | $\mathrm{t}_{\mathrm{CC} 2}$ | 350 |  |  | ns | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| Message code set-up time | $t_{\text {DW1 }}$ | 2 |  |  | $\mu \mathrm{s}$ | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  | $t_{\text {DW2 }}$ | 350 |  |  | ns | $4.5 \mathrm{~V} \leq \mathrm{V}_{D D} \leq 5.5 \mathrm{~V}$ |
| Message code hold time | $t_{\text {wo }}$ | 0 |  |  | ns | After ST $\uparrow$ |
| Speech data set-up time | $t_{\text {RD }}$ |  |  | 8 | $\mu \mathrm{s}$ | When DRQ $\downarrow$ |
| Speech data hold time | ${ }_{\text {trDH }}$ |  |  | 1.25 | $\mu \mathrm{s}$ | After DRQ $\uparrow$ |
| ST set-up time | $\mathrm{t}_{\text {RS }}$ | 12.5 |  |  | $\mu \mathrm{s}$ | After RESET $\uparrow$ |
| BUSY hold time | $t_{\text {RB }}$ |  |  | 9.5 | $\mu \mathrm{s}$ | After RESET $\downarrow$ |

## Switching Characteristics for Stand Alone Mode

| BUSY output delay | $\mathrm{t}_{\text {SBO }}$ | 6.25 | 10 | $\mu \mathrm{s}$ | Operation mode after ST $\downarrow$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Speech output delay | tsso | 2.1 | 2.2 | ms | Operation mode after $\overline{\text { BUSY }}$ |
| BUSY hold time | $t_{\text {BD }}$ |  | 15 | $\mu \mathrm{s}$ | After synthesis |
| ALE pulse width | ${ }_{L L}$ | 3.13 |  | $\mu \mathrm{s}$ |  |
| Higher address set-up time | $t_{\text {AL }}$ | 3.13 |  | $\mu \mathrm{s}$ | When ALE $\downarrow$ |
|  | $t_{\text {AE }}$ | 0 |  | $\mu \mathrm{s}$ | When $\overline{\text { AEN }} \uparrow$ |
|  | LA | 3.13 |  | $\mu \mathrm{s}$ | After ALE $\downarrow$ |
|  | $t_{\text {EA }}$ | 0 |  | $\mu \mathrm{S}$ | After AEN $\uparrow$ |
| $\overline{\overline{A E N}}$ pulse width | $t_{\text {AEN }}$ | 14.1 |  | $\mu \mathrm{s}$ |  |
| DRQ output time | LC | 3.13 |  | $\mu \mathrm{s}$ | After ALE $\downarrow$ |
| Pulse width timing | $t_{A C}$ | 6.25 |  | $\mu \mathrm{s}$ |  |
| DRQ pulse duration | $t_{\text {bcc }}$ | 7.81 |  | $\mu \mathrm{S}$ |  |
| ROM read cycle time | ${ }^{\text {t MRO }}$ | 37.5 |  | $\mu \mathrm{s}$ |  |

## Timing for Slave Mode

| $\overline{\overline{M D} \text { input timing }}$ | $t_{\text {fM }}$ | 6.2 |  | $\mu \mathrm{s}$ | After RESET $\uparrow$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $t_{\text {BM }}$ | 0 |  | ns | After BUSY $\uparrow$ |
|  | ${ }^{\text {t }}$ MD | 6.2 |  | $\mu \mathrm{s}$ | After MD $\uparrow$ |
| Speech data set-up time | ${ }^{\text {tow }}$ | 350 |  | ns | When $\overline{\mathrm{WR}} \uparrow ; 5 \mathrm{~V} \pm 10 \%$ |
| Speech data hold time | ${ }^{\text {w }}$ D | 0 |  | ns | When WR $\uparrow ; 5 \mathrm{~V} \pm 10 \%$ |
| Data write time | ${ }^{\text {twr }}$ |  | 31.7 | $\mu \mathrm{s}$ | After DRQ $\downarrow$ |
| WR pulse width | ${ }_{\text {t }} \mathrm{CC}$ | 350 |  | ns | $5 \mathrm{~V} \pm 10 \%$ |
| CS set-up time | $t_{\text {cw }}$ | 0 |  | ns | When WR $\downarrow$ |
| $\overline{\text { CS }}$ hold time | ${ }^{\text {tw }}$ w | 0 |  | ns | After WR $\uparrow$ |
| $\overline{\text { MD pulse width }}$ | ${ }^{\text {tMD2 }}$ | 6.2 |  | ns |  |

## AC Characteristics (cont)

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Characteristics for Slave Mode |  |  |  |  |  |  |
| BUSY output delay | $\mathrm{t}_{\text {SBO }}$ |  |  | 9.5 | $\mu \mathrm{s}$ | After MD $\downarrow$ |
| ठ̄RQ output delay | $\mathrm{t}_{\text {MDR }}$ | 50 |  | 70 | $\mu \mathrm{s}$ | After MD $\downarrow$ |
| Data request timing | ${ }_{\text {twha }}$ |  |  | 3 | $\mu \mathrm{s}$ | After WR $\downarrow$ |

## Timing for Standby Mode

| Pulse width standby <br> escape slgnal (Note) |
| :--- |

## Switching Characteristics for Standby Mode

| Operation mode hold <br> time | tsTB $^{\text {STB }}$ | 2.9 | 3 | s | After synthesis |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Actlvate/nactivate D/A <br> converter time | t $_{\text {DA }}$ | 46.5 | 47 | ms |  |  |
| BUSY $\downarrow$ | t $_{\text {SB }}$ | 6.25 | 10 | $\mu \mathrm{~s}$ | After $\mathrm{L} \downarrow$ (Note) |  |
| Synthesis start time | $\mathrm{t}_{\text {SSS }}$ | 2.1 | 2.2 | ms | After $\mathrm{t}_{\mathrm{DA}}$ |  |
| BUSY output delay | $\mathrm{t}_{\text {SBS }}$ | 4 | 80 | ms | After $\mathrm{L} \downarrow$ (Note) |  |

## Note:

$\mathrm{L}=$ Signal to escape standby mode.
$=$ CS $\wedge$ ST when operation mode is stand alone mode.
$=\overline{C S} \wedge \overline{W R}$ when operation mode is slave mode.

## Timing Waveforms

## Reset



Timing Waveforms (cont)
Control Timing for Stand Alone Mode


## Memory Access for Timing for Stand Alone Mode



Timing Waveforms (cont)
Control Timing for Slave Mode


## Timing Waveforms (cont)

## Data Transfer for Slave Mode



## Timing for Standby Mode



Note:
$L$ (Signal to escape standby mode)

- Stand alone mode: L = CSAST
- Slave Mode: $L=\overline{C S} \wedge \overline{W R}$

| Section 4 Development Tools |  |
| :---: | :---: |
| $\mu$ PD7720 Digital Signal Processor |  |
| EVAKIT-7720B $\mu$ PD7720 Stand-Alone Emulator | 4-1 |
| ASM77 <br> $\mu$ PD7720 Absolute Assembler | 4-3 |
| SIM77 <br> $\mu$ PD7720A/P20/C20A Simulator | 4-5 |
| $\mu$ PD77C25 Digital Signal Processor |  |
| EVAKIT-77C25 <br> $\mu$ PD77C25 Stand-Alone Emulator | 4-7 |
| RA77C25 <br> $\mu$ PD77C25 Relocatable Assembler Package | 4-11 |
| [PD77220/ $/$ PD77230 Advanced Signal Processor |  |
| EVAKIT-77220 <br> $\mu$ PD77220 Stand-Alone Emulator | 4-13 |
| EVAKIT-77230 <br> $\mu$ PD77230 Stand-Alone Emulator | 4-15 |
| DDK-77230 <br> $\mu$ PD77230 Evaluation Board | 4-17 |
| RA77230 <br> $\mu$ PD77220/ $\mu$ PD77230 Relocatable Assembler <br> Package | 4-21 |
| SM77230 $\mu$ PD77220/ $\mu$ PD77230 Simulator | 4-23 |


| $\mu$ PD77810 Modem Digital Signal Processor (MDSP) |  |
| :---: | :---: |
| IE-77810 | 4-25 |
| RA77810 <br> $\mu$ PD77810 Relocatable Assembler Package | 4-27 |
| $\mu$ PD775X Family of Speech Synthesizers |  |
| NV-300 System $\mu$ PD775X Family Speech Analysis Tool | 4-29 |
| EB-7759 <br> $\mu$ PD775X Demonstration and Evaluation Box | 4-33 |
| PG-1500 Series EPROM Programmer | 4-35 |

## Description

The EVAKIT-7720B is a stand-alone emulator for NEC's $\mu$ PD7720A, $\mu$ PD77P20 and $\mu$ PD77C20A digital signal processing interfaces (SPI). The EVAKIT-7720B provides complete hardware emulation and software debug capabilites for the SPI. Real-time and single-step emulation capability, a powerful on-board system monitor, and a user-specified breakpoint create a powerful debug environment.
The EVAKIT-7720B is controlled over a serial line from a terminal or host computer system. User programs are downloaded into the instruction ROM and data ROM emulation memory through a serial line or read from an EPROM device. An on-board programmer for $\mu$ PD2732 and $\mu$ PD2732A EPROMs provides an easy means for submitting your final code for production. You can also use the EVAKIT-7720B to program the $\mu$ PD77P20 EPROM version of the part for final system test and evaluation.

## Features

- Real-time and single-step emulation capability
- Real-time program execution at 8 MHz .
- Real-time program execution with address breakpoint and loop counter (up to 256 loops)
- Real-time program execution for a number of steps
- Single-step program execution with display of address, instruction, registers and flags
- On-board emulation memory
- instruction ROM, data ROM and internal RAM
- Powerful system monitor
- Display/change/initialize instruction and data ROM
- Display/change/initialize internal RAM
- Display/modify internal registers
- Read/write/display/verify/blank check EPROM device
- Upload/download/verify instruction and data ROM
- Perform self-diagnostics
- Reset emulation chip
- Supports two operating modes
- External terminal controlled
- Host computer system controlled
- Emulator controller for IBM PC® ${ }^{\circledR}, \mathrm{PC} / X T^{\circledR}, \mathrm{PC} \mathrm{AT}^{\circledR}$ or compatibles
- Serial interface: RS-232C, TTL, or 20 mA current loop
- EPROM programming capability ( $\mu$ PD2732, $\mu$ PD2732A, $\mu$ PD77P20)
- Requires an external power supply

Ordering Information

| Part Number | Description |
| :--- | :--- |
| EVAKIT-7720B | Stand-alone emulator for $\mu$ PD77720A/P20/C20A |

[^18]$\mu$ PD7720 Stand-Alone Emulator


## Description

The ASM77 Absolute Assembler converts symbolic source code for the NEC $\mu$ PD7720A/77P20/77C20A Digital Signal Processing Interfaces (SPI) into executable absolute address object code. Two separate assemblers are provided: one assembles the source program for the Instruction ROM; the other assembles the source program for the Data ROM. An object code file is produced in ASCII hexadecimal format and may be downloaded to an EPROM programmer or the NEC stand-alone emulator, the EVAKIT-7720B.
The NEC ASM77 assembler is available for operation on an MS-DOS ${ }^{\text {® }}$ computer system with at least one disk drive and 128 KB of installed system memory.

## Features

- Absolute address object code output
- Free format statements
- Separate assemblers for instruction and data ROMs
- User-selectable and directable output files
$\square$ Runs under the MS-DOS operating system

Ordering Information

| Part Number | Description |
| :--- | :--- |
| ASM77-D52 | MS-DOS, 5.25" Double Density Disk |

## ASM77 Block Diagram



## Description

The SIM77 Simulator is a software tool for analyzing program code and I/O timing for the NEC $\mu$ PD7720A/ 77P20/77C20A Digital Signal Processing Interfaces (SPI). SIM77 simulates the operation of the SPI using your instruction and data ROM codes with specially prepared serial input, parallel input, and simulation timing files. The system console of the host computer controls simulation. SIM77 can create serial and parallel output files, display the latest trace steps, and send all console input/output to a disk file or system printer for later analysis.
SIM77 is available for operation on an MS-DOS® ${ }^{\circledR}$ computer system with at least one disk drive and 128 KB of installed system memory.

## Features

- Continuous/single-step execution
- Display/modify instruction ROM, data ROM, RAM, stack, registers or flags
- User-controllable parallel data transfer direction
- User generated interrupt capability
- Sophisticated breakpoint capabilities - Up to eight breakpoints with loop counter
- Trace capability with start/stop conditions
- Instruction ROM disassembler
- Store all console inputs and outputs on disk
- Runs under the MS-DOS operating system

Ordering Information

| Part Number | Description |
| :--- | :--- |
| SIM77-D52 | MS-DOS, 5.25" Double Density Disk |

## SIM77 Block Diagram



## Description

The EVAKIT-77C25 is a stand-alone emulator for NEC's $\mu$ PD77C25 and $\mu$ PD77P25 digital signal processing interfaces (SPI + ). The EVAKIT-77C25 provides complete hardware emulation and software debug capabilites for the $\mathrm{SPI}+$. Real-time and single-step emulation capability, coupled with sophisticated breakpoint capability, real-time tracer and a powerful on-board system monitor, create a powerful debug environment. A line assembler and symbolic disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging your hardware and software.
An on-board EEPROM is available for storage of the current debug environment during EVAKIT power down. Using the freeze (FRZ) command, the current contents of the instruction and data ROM, the internal RAM, the SPI + registers, the break registers and registered command strings are saved to the EEPROM. The Melt (MLT) command restores this information.

The EVAKIT-77C25 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the instruction and data ROM emulation memory through a serial line from a local host computer, a remote host computer system or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM $\mathrm{PC}{ }^{\oplus}, \mathrm{PC} / \mathrm{XT}^{\circledR}, \mathrm{PC} A{ }^{\circledR}$ or compatible local host computer. To transfer data to/from a remote host computer system, the EVAKIT-77C25 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the on-board monitor.

## Features

- Real-time and single-step emulation capability
- Real-time program execution with/without breakpoint
- Single-step program execution with trace display
- Subcommands available during real-time emulation:
- Generate an interrupt to the emulation chip
- Read/display status register
- Read/write the data register
- Reset the emulation chip
- On-board emulation memory
- Instruction ROM: $2 \mathrm{~K} \times 24$ bits
- Data ROM: $1 \mathrm{~K} \times 16$ bits
- Data RAM: $256 \times 16$ bits
- Symbolic debug capability
- Symbols may be used to specify addresses for commands
- Symbolic disassembler
- Symbol table clear command
- Powerful system monitor
- Display/change/initialize instruction and data ROM
- Display/change/initialize internal data RAM
- Display/modify general and status registers
- Transfer data to/from external EPROM programmer
- Upload/download instruction and data ROM code
- Line assembler
- Display break registers
- Reset emulation chip
- Set internal/external clock
- Mask interrupt (INT) signal from probe
- Sophisticated breakpoint capability
- Break on address and pass count (up to 65535 passes)
- Break on being in or out of address range
- Breakpoints specified on command line or preset in the break address, address range and mode registers
- Up to 37 break addresses or address ranges can be set
- Real-time program trace feature
- Store 4092 clocks worth of information
- Traces program counter, data bus, $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}$, AO, DRQ, DACK, RST, INT, PO, P1, SCK, SI, SIEN, SO, SOEN, and SORQ
- Displays trace with/without mnemonics
- Trace buffer pointer and search capability
- EEPROM for temporary storage of instruction and data ROM, internal RAM and registers, break registers, command strings
- On-line help facility
- Three RS-232C serial ports
- CH1: Terminal or local host system
- CH2: Remote host system
- CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC AT or compatibles


## Ordering Information

| Part Number | Description |
| :--- | :--- |
| EVAKIT-77C25 | Stand-alone emulator for $\mu$ PD77C25/P25 |

$\mu$ PD77C25 Stand-Alone Emulator


## EVAKIT-77C25 Block Diagram



RA77C25
$\mu$ PD77C25 Relocatable Assembler Package

## Description

The RA77C25 Relocatable Assembler package converts symbolic source code for the $\mu$ PD77C25 and $\mu$ PD77P25 Digital Signal Processing Interfaces (SPI + ) into executable absolute address object code. The Relocatable Assembler package consists of four separate programs: an assembler (RA77C25), a linker (LK77C25), a hexadecimal format object code converter (OC77C25), and a librarian (LB77C25).

RA77C25 translates a symbolic source module file with include files into a relocatable object module. The assembler produces a relocatable object module file and a listing file that can contain the assembly list, symbol list and cross-reference list. If absolute addresses have been specified in the source module file and no relocatable segments or external variables or labels are referenced, the assembler can output an ASCII hexadecimal format object file and a symbol table file directly.

LK77C25 combines relocatable object modules, library modules when necessary, and other linker load modules and converts them into an absolute load module. The linker produces a link map and an absolute load module. OC77C25 converts an absolute object module from RA77C25 or an absolute load module from LK77C25 into an ASCII hexadecimal format object file and a symbol table file.

LB77C25 allows commonly used relocatable object modules to be stored in one file and linked into multiple programs, greatly increasing programming efficiency. When a library file is included in the input of the linker, the linker extracts only those modules required to resolve external references from the file and relocates and links them.

## Features

- Absolute address object code output
- User-selectable and directable output files
- Extensive error reporting
- Macro capability
- Conditional assembly directives

MS-DOS is a registered trademark of Microsoft Corporation. VAX and VMS are registered trademarks of Digital Equipment Corporation.
Ultrix is a trademark of Digital Equipment Corporation. UNIX is a trademark of AT\&T.

## - Powerful librarian

- Runs under the following operating systems:
- MS-DOS ${ }^{\circledR}$
- VAXVMS ${ }^{\oplus}$
- VAX/UNIX ${ }^{\text {m }} 4.2$ BSD or Ultrix ${ }^{m}$


## Ordering Information

| Part Number | Description |
| :--- | :--- |
| RA77C25-D52 | MS-DOS, 5.25" double density diskette |
| RA77C25-VWT1 | VAX/VMS, 9-track 1600 BPI magnetic tape |
| RA77C25-VXT1 | VAX/UNIX 4.2BSD or Ultrix, 9-track 1600BPI <br> magnetic tape |

RA77C25 Block Diagram


## PRELIMINARY INFORMATION

## Description

The EVAKIT-77220 is a stand-alone emulator for NEC's $\mu$ PD77220 and $\mu$ PD77P220 24-Bit Fixed Point Advanced Signal Processor. The EVAKIT-77220 provides complete hardware emulation and software debug capabilites for the $\mu$ PD77220/P220. Real-time and single-step emulation capability, coupled with sophisticated breakpoint capability, real-time tracer and a powerful on-board system monitor, create a powerful debug environment. A symbolic line assembler and disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging your hardware and software.

The EVAKIT-77220 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the instruction and data ROM emulation memory through a serial line from either a local host computer, a remote host computer system or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM $\mathrm{PC}{ }^{\oplus}, \mathrm{PC} / \mathrm{XT}^{\circledR}, \mathrm{PC} A T^{\circledR}$ or compatible local host computer. To transfer data to/from a remote host computer system, the EVAKIT-77220 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the monitor.

## Features

- On-board emulation memory for:
- Instruction ROM, data ROM, internal data RAM
- External emulation RAM: fast/slow speed
- Selectable clock: internal or external
- Real-time and single-step emulation capability
- Real-time program execution with/without breakpoint
- Single-step program execution with trace display
- Console I/O available during real-time emulation to:
- Generate an INT and NMI signals to emulation chip
- Generate HWR, P0 and P1 signals to emulation chip
- Display HRD, P2, P3 and RQM signals from emulation chip
- Memory manipulation commands
- Change/display/fill/move/search data in:

Internal instruction/data ROM
Internal data RAM
External emulation RAM

- Register manipulation commands
- Change/display general and status registers
- Read/write DRS, read SI, and write SO registers
- Powerful system utilities
- Transfer data to/from external EPROM programmer
- Upload/download instruction/data ROM code and symbols
- Transfer external memory contents between EVAKIT/prototype
- Reset emulation chip
- Specify internal/external INT, NMI, and Reset signals
- External memory mapping: internal/user, fast/ slow
- Symbolic debug capability
- Symbols may be used to specify addresses in commands
- Symbolic line assembler and disassembler
- Symbol add/change/display/delete commands
- Sophisticated breakpoints for master and slave modes
- Instruction memory address or specified instruction
- Internal data RAM address or specified data value
- External memory address or specified data value
- Loop Counter Borrow
- External break signal from probe
- Up to 65536 passes
- Read/write data from host system (slave mode only)
- Breakpoints specified on command line or preset in ten logical break registers
- Real-time program trace feature
- Store 2048 clocks worth of information
- Trace starts with emulation or on an address
- Traces program counter, ROM counter, loop counter borrow, internal bus, SIAK, SOAK, most external pins
- Displays trace with/without mnemonics
- Trace buffer pointer and search capability

[^19]- On-line help facility

ㅁ Automatic command execution from Macro command table

- Three RS-232C serial ports
-CH 1 : Terminal or local host system
-CH 2: Remote host system
- CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC AT or compatibles

Ordering Information

| Part Number | Description |
| :--- | :--- |
| EVAKIT-77220 | Stand-alone emulator for $\mu$ PD77220/P220 |

## EVAKIT-77220 Block Diagram


$\mu$ PD77220 Stand-Alone Emulator


## Description

The EVAKIT-77230 is a stand-alone emulator for NEC's $\mu$ PD77230 and $\mu$ PD77P230 32 -bit floating point advanced signal processor (ASP). The EVAKIT-77230 provides complete hardware emulation and software debug capabilites for the ASP. Real-time and single-step emulation capability, coupled with sophisticated breakpoint capability, real-time tracer and a powerful on-board system monitor, create a powerful debug environment. A symbolic line assembler and disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging hardware and software.

The EVAKIT-77230 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the Instruction and data ROM emulation memory through a serial line from a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controlier program for use on an IBM PC ${ }^{\circledR}, ~ P C / X T \oplus$, PC AT® or compatible local host computer. To transfer data to/from a remote host computer system, the EVAKIT77230 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the monitor.

## Features

- On-board emulation memory for:
- Instruction ROM, data ROM, internal data RAM
- External emulation RAM: fast/slow speed

ㅁ Selectable clock: $13.37 / 6.68 / 3.34 \mathrm{MHz}$ internal or external

- Real-time and single-step emulation capability
- Real-time program execution with/without breakpoint
- Single-step program execution with trace display
- Console I/O available during real-time emulation to:
- Generate an INT and NMI signals to emulation chip
- Generate HWR, P0 and P1 signals to emulation chip
- Display HRD, P2, P3 and RQM signals from emulation chip
- Memory manipulation commands
- Change/display/fill/move/search data in: Internal instruction/data ROM Internal data RAM External emulation RAM
- Register manipulation commands
- Change/display general and status registers
- Read/write DRS, read SI, and write SO registers
- Powerful system utilities
- Transfer data to/from external EPROM programmer
- Upload/download instruction/data ROM code and symbols
- Transfer external memory contents between EVAKIT/prototype
- Reset emulation chip
- Specify internal/external INT, NMI, and reset signals
- External memory mapping: internal/user, fast/ slow
- Symbolic debug capability
- Symbols may be used to specify addresses in commands
- Symbolic line assembler and disassembler
- Symbol add/change/display/delete commands
- Sophisticated breakpoints for master and slave modes
- Instruction memory address or specified instruction
- Internal data RAM address or specified data value
- External memory address or specified data value
- Loop counter borrow
- External break signal from probe
- Up to 65536 passes
- Read/write data from host system (slave mode only)
- Breakpoints specified on command line or preset in ten logical break registers
- Real-time program trace feature
- Store 2048 clocks worth of information
- Trace starts with emulation or on an address
- Traces program counter, ROM counter, loop counter borrow, internal bus, SIAK, SOAK, most external pins
- Displays trace with/without mnemonics
- Trace buffer pointer and search capability

[^20]- On-line help facility
- Automatic command execution from Macro command table
- Three RS-232C serial ports
- CH1: Terminal or local host system
-CH : Remote host system
- CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC AT ${ }^{\text {™ }}$ or compatibles

Ordering Information

| Part Number | Description |
| :--- | :--- |
| EVAKIT-77230 | Stand-alone emulator for $\mu$ PD77230/P230 |

## EVAKIT-77230 Block Diagram


$\mu$ PD77230 Stand-Alone Emulator


## Description

The DDK-77230 Evaluation Board for the NEC $\mu$ PD77230 Advanced Signal Processor (ASP) provides a low-cost hardware evaluation and development tool for highspeed digital signal processing applications. The DDK77230 board features a preprogrammed ASP which contains built-in ROM routines for: FFTs, FIR and IIR filters; floating point math functions such as SIN, COS, LOG and EXP; Serial I/O and others. This board provides an easy-to-use hardware implementation of an ASP which will allow you to become adept at writing ASP programs.
The DDK-77230 board is a peripheral processor that occupies a single siot in an IBM PC ${ }^{\circledR}, ~ \mathrm{PC} / \mathrm{XT}^{\oplus}, ~ \mathrm{PC}$ AT ${ }^{\oplus}$ or compatible. The DDK board package includes a hardware user's manual, host software drivers, ASP assembler software (RA77230), ASP programming examples and additional literature. This total package provides you with a fast, efficient means for evaluating the ASP in an application.

## Features

- 4K X 32 bits of high-speed external instruction memory
- User expandable to $16 \mathrm{~K} \times 32$ bits
- $4 \mathrm{~K} \times 32$ bits of low speed ( 450 ns ) external data memory
- User expandable to 32 K X 32 bits
- Programmable address breakpoint
- Combo/Codec and programmable timing logic for input/output of 8 -bit analog data
- Onboard hardware benchmark timer
- User expansion area for specific hardware applications
- Control register to enhance/simplify board operation

ASP/Host communication registers

- Interrupted controlled ASP status register
- Menu-driven Host program
- Clear/display/fill ASP external memory
- Display ASP registers and internal data memory
- Download an ASP program from disk
- Execute programs until completion or breakpoint
- Store/restore all of ASP external memory to/from disk
- Return to menu or PC operating system
-Enable last ASP ext. memory loc. (Disable Flag Register)
- Enable and set the ASP maskable interrupt
- Reset DDK-77230
- Write a byte from the PC to ASP register


## Ordering Information

| Part Number | Description |
| :--- | :--- |
| DDK-77230 | Development/Evaluation Board for $\mu$ PD77230 <br> (IBM Based) |

$\mu$ PD77230 Evaluation Board


DDK-77230 Block Diagram


## Description

The RA77230 Relocatable Assembler package converts symbolic source code for $\mu$ PD77220, $\mu$ PD77P220, $\mu$ PD77230, and $\mu$ PD77P230 Advanced Signal Processors into executable absolute address object code. The Relocatable Assembler package consists of four separate programs: an assembler (RA77230), a linker (LK77230), a hexadecimal format object code converter (OC77230), and a librarian (LB77230).
RA77230 source code modules can be written in either preassembly language or assembly language. Preassembly language allows programs to be written more simply. You do not need to consider the fields of an instruction or their combination, or pay attention to the execution timing of the $\mu$ PD77220/230. The assembler optimizes the code for you. However, by using assembly language and paying close attention to the instruction fields and their combination, and the execution timing of the chips, much more efficient programs can be written. Since RA77230 can generate an assembly language source file from a preassembly language source file, you can manually optimize this code and write both simple and efficient programs.

RA77230 translates a symbolic source module file containing preassembly or assembly language source code with include files into a relocatable object module. The assembler produces a relocatable object module file, a preassembly language list, and a listing file that can contain the assembly list, symbol list, and crossreference list.

LK77230 combines relocatable object modules, library modules, and other linker load modules and converts them into an absolute load module. The linker produces a link map and an absolute load module. OC77230 converts an absolute object module from RA77230 or an absolute load module from LK77230 into an ASCII hexadecimal format object file.
LB77230 allows commonly used relocatable object modules to be stored in one file and linked to multiple programs, greatly increasing programming efficiency. When a library file is included as input to the linker, the
linker only extracts those modules required to resolve external references from the file and relocates and links them.

## Features

- Assembles preassembly and assembly language source code
- Produces absolute address object code
- Supports master/slave modes
- User-selectable and directable output files
- Extensive error reporting
- Macro capability
- Conditional assembly directives
- Powerful librarian
- Runs under the following operating systems:
- MS-DOS ${ }^{\text {® }}$
- VAXNMS ${ }^{\text {® }}$
- VAX/UNIX ${ }^{\text {m }} 4.2$ BSD or Ultrix ${ }^{\text {m }}$

Ordering Information

| Part Number | Description |
| :--- | :--- |
| RA77230-D52 | MS-DOS, 5.25" double density diskette |
| RA77230-WT1 | VAX/VMS, 9-track 1600 BPI magnetic tape |
| RA77230-VXT1 | VAX/UNIX 4.2BSD or Ultrix, 9-track 1600 BPI <br> magnetic tape |

[^21]
## RA77230 Block Diagram



## Description

The SM77230 Simulator is a software tool for analyzing program code and I/O timing for $\mu$ PD77220, $\mu$ PD77P220, $\mu$ PD77230, and $\mu$ PD77P230 Advanced Signal Processors. SM77230 simulates the operation of the $\mu$ PD77220 or $\mu$ PD77230 using your instruction and data ROM codes with specially prepared serial input/output, parallel input/output data, and timing files. Sophisticated breakpoint capability, coupled with program trace, and powerful system commands create an easy-to-use simulation environment. A disassembler, full register and memory control, on-line help facility, simulation log, and command files simplify the task of simulating your program.

SM77230 is available for operation on a VAX® computer system with a VT100-compatible terminal under the VMS $^{\circledR}$, UNIX $^{\text {™ }} 4.2 \mathrm{BSD}$, or Ultrix ${ }^{\text {™ }}$ operating systems.

## Features

Program simulation capability

- From start to stop address or for a number of steps with or without breakpoints
- Single-step with register display
- Supports symbolic debugging
- Memory manipulation commands
- Change/display/fill/move/search data in: Internal instruction/data ROM Internal data RAM External emulation RAM
Register manipulation commands
- Change/display general and status registers
- Powerful system commands
- Read/write instruction/data ROM code and symbols
- Symbolic disassembler
- Add/change/display/delete symbols
- Reset simulation environment
- External memory mapping in 1 K blocks
- Set value to I/O port
- Set internal timing clock and step counter
- Set master/slave simulation mode
- Set timing of NMI/INT interrupts
- Sophisticated breakpoints (up to 10):
- Read, write, or read/write of memory address/data
- Register value
- Ports 1 to 4 access (up to 10 passes)
- Loop counter borrow
- Read/write data from host system (up to tenth occurrence)
- Execution time or clock count
- Any instruction (up to tenth occurrence)
- Any logical combination of these breakpoints
- Program trace displayed on console
- Trace starts with simulation or on a breakpoint
- Trace modes: all/registers/addresses/ports
- Displays complete trace or just changes
- On-line help facility, calculator, and session log feature
- Automatic command execution from batch file or log file
- Conditional execution capability
- Command entry: screen-oriented or command line
- Runs under the following operating systems:
- VAXVMS
- VAX/UNIX 4.2BSD or Ultrix


## Ordering Information

| Part Number | Description |
| :--- | :--- |
| SM77230-WT1 | VAX/VMS, 9-track 1600 BPI magnetic tape |
| SM77230-VXT1 | VAX/UNIX 4.2BSD or Ultrix, 9-track 1600 BPI <br> magnetic tape |

## SM77230 Block Diagram



## PRELIMINARY INFORMATION

## Description

The IE-77810 is a stand-alone in-circuit emulator for NEC's $\mu$ PD77810 Modem Digital Signal Processor (MDSP). The IE-77810 provides complete hardware and software debug capabilities for the $\mu$ PD77810. The IE77810 allows you to debug either the General-Purpose Processor (GPP) or the Digital Signal Processor (DSP) software while emulating the other, to debug or emulate both the GPP and DSP together, or to debug or emulate the MDSP. Real-time emulation capability, coupled with sophisticated breakpoint capability, real-time tracer, and a powerful on-board system monitor create a powerful debug environment. A symbolic line assembler and disassembler for both the GPP and DSP, full register and memory control, and complete upload/download capabilities simplify the task of debugging hardware and software.

The IE-77810 is controlled via a serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to both the GPP or DSP emulation memory through a serial line from a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC, PC/XT®, PC/AT®, or compatible local host computer. To transfer data to/from a remote host computer system, the IE77810 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the on-board monitor.

## Features

- Real-time emulation for GPP, DSP, and MSDP
- Single-step emulation for GPP and DSP
- IE-77810 operation modes
— Debug DSP, Emulate GPP
- Debug GPP, Emulate DSP
- Debug GPP and DSP
- Emulate GPP and DSP
- Debug MDSP
- Emulate MDSP
- On-board emulation memory for GPP and DSP
- Powerful debug monitors for GPP, DSP, and MDSP
- Transfer data to/from external EPROM programmer
- Upload/download object code and symbol table
- Reset emulation chip
-For GPP and DSP only: Display/change/initialize emulation memory Display/modify general and special registers Symbolic line assembler and disassembler
- Sophisticated breakpoint capability for GPP, DSP, and MDSP
- Real-time program trace feature for GPP and DSP
- Automatic command execution from macro command table
- On-line help facility
- Three RS-232C serial ports
- CH1: Terminal or local host system
- CH2: Remote host system
- CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC AT, or compatibles


## Ordering Information

| Part Number | Description |
| :--- | :--- |
| IE-77810 | Stand-alone in-Circuit emulator for $\mu$ PD77810 |

IE-77810 Block Diagram


## PRELIMINARY INFORMATION

## Description

The RA77810 Relocatable Assembler package converts symbolic source code for the $\mu$ PD77810 Modem Digital Signal Processor (MDSP) into executable absolute address object code. The Relocatable Assembler package consists of five separate programs: an assembler (RA77810), a linker (LK77810), a locator (LC77810), a librarian (LB77810) and a concatenater (CN77810)

RA77810 has two assemblers: one for General Purpose Processor (GGP) and one for the Digital Signal Processor (DSP). Each assembler translates a symbolic source module file into a relocatable object module. Each assembler also produces a relocatable object module file and a listing file that can contain the assembly list, symbol list and cross-reference list.
LK77810 consists of a GPP linker and a DSP linker. LK77810 for the GPP combines relocatable object modules and other GPP linker load modules and converts them into a single relocatable load module. LK77810 for the DSP combines relocatable object modules, library modules when necessary, other DSP linker load modules, and converts them into an absolute load module. Each linker produces a link map and an absolute load module.

LC77810 is available only for the GPP. It converts a GPP relocatable object module with no external references or a GPP relocatable load module into an ASCII hexadecimal format absolute object code file.

LB 77810 is available for only the DSP. It allows commonly used DSP relocatable object modules to be stored in one file and linked into multiple programs, greatly increasing programming efficiency. When a library file is included in the input of the DSP linker, the linker extracts only those modules required to resolve external references from the file and relocates and links them.
CN77810 combines a DSP absolute load module or a DSP relocatable object module and the GPP HEX file into a MSDP HEX file.

## Features

- Absolute address object code output
- User-selectable and directable output files
- Extensive error reporting
- Runs under the following operating systems:
- MS-DOS ${ }^{\text {® }}$
- VAXNMS ${ }^{\text {® }}$
- VAX/UNIX ${ }^{\text {m" }} 4.2$ BSD or Ultrix ${ }^{\text {™ }}$

Ordering Information

| Part Number | Descrlption |
| :--- | :--- |
| RA77810-D52 | MS-DOS, 5.25" double density disk |
| RA77810-WVT1 | VAX/VMS, 9-track 1600 BPI magnetic tape |
| RA77810-VXT1 | VAXUNNIX 4.2BSD or Ultrix, 9-track 1600 BPI <br> magnetic tape |

[^22]RA77810 Block Diagram


## $\mu$ PD775X Family Speech Analysis Tool

## Description

The NV-300 system is a speech analysis system for use with the NEC $\mu$ PD775X family of speech synthesis LSIs. The NV-300 plugs into an IBM PC AT ${ }^{\circledR}$ computer and is used to edit and encode analog original sound into the ADPCM code required for the $\mu$ PD775X family. Using the NV-300 system, you can convert the original analog sound into digital data; trim and edit the digital data; play back the edited original sound data for evaluation; encode the edited original sound data into ADPCM code used by the $\mu$ PD775X family; decode the ADCPM code into PCM code for further evaluation; convert the ADPCM code into HEX data for ROM/EPROM programming and final evaluation in your target hardware.

## Features

- Full size IBM PC AT plug-in card
- Menu driven host software for:
- Tape deck output level adjustments
- A/D conversion of original sounds
- Trimming of silent sections around original sound data
- Editing original sound data
-D/A conversion of edited sound for evaluation
- Encoding edited sound into ADPCM code
- Decoding of ADPCM data to PCM data for evaluation
- Conversion of ADPCM data to $\mu$ PD775X HEX file
- IBM PC AT or compatible host computer system:
- EGA Color Monitor
- EGA Card
- At least 1MB extension RAM recommended
- PC-DOS ${ }^{\circledR}$ or MS-DOS ${ }^{\circledR}$ operating system
- Uses I/O addresses $0220,0222,0224,0226 \mathrm{H}$

Ordering Information

| Part Number | Description |
| :--- | :--- |
| NV-300 | $\mu$ PD775X family speech analysis system |

NV-300 Block Diagram

$\mu$ PD775x Family Speech Analysis Tool


## $\mu$ PD775x Family Development Flowchart



## Description

The EB-7759 is demonstration and evaluation box for the $\mu$ PD775X family of ADPCM speech synthesis LSl's. The EB-7759 can be used to demonstrate the speech synthesis capabilities of the $\mu$ PD775X family by using NEC supplied sample messages or to evaluate the ADPCM code produced on the NV-300 speech analysis system. The EB-7759 can also be plugged into your target hardware to emulate the masked ROM parts, $\mu$ PD7756/57.

The EB-7759 can be used as a stand-alone unit or may be controlled remotely via a Centronics interface from an IBM PC ${ }^{\circledR}$, $\mathrm{PC} / \mathrm{XT}^{\circledR}$ or $\mathrm{PC} \mathrm{AT}^{\circledR}$ or compatibles using the supplied DBOX control software. Under remote control, concatenation of words and phrases is feasible, so that a wide variety of sentences can be built from a fixed vocabulary.

## Features

- Stand-alone demonstration and evaluation box - Supplied with external power supply
$\square$ Three operating modes
- Stand-alone mode for speech evaluation

IBM PC, PC/XT and PC AT are registered trademarks of International Business Machines Corporation.

- Remote control mode for speech evaluation allows concatenation of words and phrases
$-\mu$ PD7756/57 emulation mode
- $\mu$ PD7759 ROMless ADPCM speech synthesizer
- Sockets for up to 1M bit of EPROM
- Four 27256's
- One 27C1000 or 27C1001
- Sample messages provided in four 27256's
- User-selectable lowpass output filters
$-4 / 5 / 6 / 8-\mathrm{kHz}$ sampling rates
- 18-pin emulation probe
- IBM PC DBOX controller software
- Windowed display
- Allows concatenation of up to 26 recorded words/ phrases with pauses of 1 to $10,000 \mathrm{~ms}$
- Allows use of labels to access messages
- Read/store labels or phrase patterns from/to disk
- Automatically generate multiple combinations of phrase patterns
- Complete hardware schematics provided

Ordering Information

| Part Number | Descrlption |
| :--- | :--- |
| EB-7759 | Demonstration/Evaluation Box for $\mu$ PD775X |

## $\mu$ PD775x Demonstration and Evaluation Box



## EB-7759 Block Diagram


*Note: EPROM Bank Optionally Replaced by 27C1000 or 27C1001

## PG-1500 Series EPROM Programmer

## Description

The PG-1500 series is a stand-alone EPROM programmer for programming 256 -kilobit to 1 -megabit EPROMs and EPROM/OTP devices for NEC's 4/8/16-bit single-chip microcomputers and digital signal processors. The system consists of the PG-1500 base programmer, interchangeable programmer adapter modules for standard EPROM devices and the $\mu$ PD75XX/75XXX series 4-bit microcomputers, and a variety of programmer adapters to support the individual devices and package types. The PG-1500 can be controlled from either a remote terminal or host computer via an RS-232C serial port, or directly from the on-board keypad in stand-alone mode.

## Features

- Interchangeable modules for programming:
- 256-kilobit to 1-megabit EPROMs
- NEC $\mu$ PD75XX and $\mu$ PD75XXX series 4-bit microcomputers
- NEC $\mu$ PD78XX and $\mu$ PD78XXX series 8 -bit microcomputers
- NEC V-series 16-bit microcomputers
- NEC $\mu$ PD77XXX digital signal processors
- 512K-bytes data RAM
- Silicon signature read function
- PROM insertion error detection circuitry
- Address splitting for 16/32-bit microprocessors
- Memory edit function to change/confirm PG-1500 buffer
- Address/data/message display LCD
- RS-232C serial interface
- Centronics compatible parallel interface
- Power-on diagnostics
- Supports three data transfer formats
- Intel extended hex (Note 1)
- Extended Tektronix hex (Note 2)
- Motorola S (Note 3)
- Two modes of operation
- Remote controlled
- Stand-alone


## Notes:

(1) Developed by Intel Corporation.
(2) Developed by Tektronix Corporation.
(3) Developed by Motorola Inc.

Ordering Information

| Part Number | Description |
| :---: | :---: |
| PG-1500 | PG-1500 Series EPROM Programmer for 27XXX EPROMS, NEC 4/8/16 microcomputers, and DSP devices (includes 027A and 04A Programming Adapter Modules) |
| PA-70P322L | Programmer Adapter for $\mu$ PD70P322K |
| PA-71P301GF | Programmer Adapter for $\mu$ PD71P301GF |
| PA-71P301GQ | Programmer Adapter for $\mu$ PD71P301GQ |
| PA-71P301KA | Programmer Adapter for $\mu$ PD71P301KA |
| PA-71P301KB | Programmer Adapter for $\mu$ PD71P301KB |
| PA-71P301L | Programmer Adapter for $\mu$ PD71P301L |
| PA-75P54CS | Programmer Adapter for $\mu$ PD75P54/64CS, $\mu$ PD75P54/64G |
| PA-75P56CS | Programmer Adapter for $\mu$ PD75P56/66CS, $\mu$ PD75P56/66G |
| PA-75P008CU | Programmer Adapter for $\mu$ PD75P008CU/DU/GB |
| PA-75P028CW | Programmer Adapter for $\mu$ PD75P028CW |
| PA-75P028GC | Programmer Adapter for $\mu$ PD75P028GC |
| PA-75P108CW | Programmer Adapter for $\mu$ PD75P108CW/DW/BCW, $\mu$ PD75P116CW |
| PA-75P116GF | Programmer Adapter for $\mu$ PD75P108G/BGF, $\mu$ PD75P116GF |
| PA-75P216ACW | Programmer Adapter for $\mu$ PD75P216ACW |
| PA-75P308GF | Programmer Adapter for $\mu$ PD75P308GF, $\mu$ PD75P316GF |
| PA-75P308K | Programmer Adapter for $\mu$ PD75P308K |
| PA-75P328GC | Programmer Adapter for $\mu$ PD75P328GC |
| PA-75P402CT | Programmer Adapter for $\mu$ PD75P402CT |
| PA-75P402GB | Programmer Adapter for $\mu$ PD75P402GB |
| PA-75P516GF | Programmer Adapter for $\mu$ PD75P516GF |
| PA-75P516K | Programmer Adapter for $\mu$ PD75P516K |
| PA-77P25C | Programmer Adapter for $\mu$ PD77P25C/D |
| PA-77P56 | Programmer Adapter for $\mu$ PD77P56C/G |
| PA-77P230R | Programmer Adapter for $\mu$ PD77P230R |
| PA-78CP14CW | Programmer Adapter for $\mu$ PD78CP14CW, DW |
| PA-78CP14GF | Programmer Adapter for $\mu$ PD78CP14GF |
| PA-78CP14GQ | Programmer Adapter for $\mu$ PD78CP14GQ/R |
| PA-78CP14L | Programmer Adapter for $\mu$ PD78CP14L |
| PA-78P214CW | Programmer Adapter for $\mu$ PD78P214CW |
| PA-78P214GC | Programmer Adapter for $\mu$ PD78P214GC |
| PA-78P214GJ | Programmer Adapter for $\mu$ PD78P214GJ |


| Ordering information (cont) |  |
| :--- | :--- |
| Part Number | Description |
| PA-78P214GQ | Programmer Adapter for $\mu$ PDD78P214GQ |
| PA-78P214L | Programmer Adapter for $\mu$ PDD78P214L |
| PA-78P224GJ | Programmer Adapter for $\mu$ PD78P224GJ |
| PA-78P224L | Programmer Adapter for $\mu$ PD78P224L |
| PA-78P312CW | Programmer Adapter for $\mu$ PD78P312ACW/DW |
| PA-78P312GF | Programmer Adapter for $\mu$ PD78P312AGF |
| PA-78P312GQ | Programmer Adapter for $\mu$ PD78P312AGQ/R |
| PA-78P312L | Programmer Adapter for $\mu$ PD78P312AL |

## Equipment Supplied

The PG-1500 package includes the following:

- PG-1500 EPROM Programmer Base Unit
- 027A Socket Board for 27XXX EPROMS and $\mu$ PD27C256A-like devices
- 04A Interface Board for NEC $\mu$ PD75XX/ $\mu$ PD75XXX Microcomputers
- Power Cord
- Power Ground Plug Adapter
- Spare Fuses (2)
- PG-1500 EPROM Programmer User's Manual
- Warranty Policy and Registration Card

Figure 1. PG-1500 System Block Diagram


## Basic Specifications

- Power requirements:
- 90 to $250 \mathrm{VAC}, 50$ to 60 Hz
- Environment conditions:
- Operating temperature range: 10 to $35^{\circ} \mathrm{C}$
- Operating humidity range: 20 to $80 \%$ relative humidity
- RS-232C serial port:
—Baud rates: 1200, 2400, 4800, 9600, 19200
- Parity: none, even, odd
- X-ON/X-OFF: on, off
- Bit configuration: 7, 8
-Stop bits: 1, 2


## Architecture

The PG-1500 base unit contains an NEC $\mu$ PD70208 ( $\mathrm{V} 4 \mathrm{O}^{\mathrm{mg}}$ ) microprocessor with 128 K bytes of monitor ROM, 32 K bytes of working RAM, 512 K bytes of data memory, an RS-232C serial port, a Centronics compatible parallel interface, an LCD display, and a 23 -key keypad. Figure 1 shows a block diagram of the PG-1500.
The PG-1500 has two interchangeable programmer adapter modules: one for 27XXX EPROMS, NEC's 4/8/16 bit microcomputers, and DSP devices which use the $\mu$ PD27C256A programming algorithm (027A board), and another for NEC's $\mu$ PD75XX/75XXX 4-bit microcomputers which must be programmed in a serial fashion (04A board). These adapter modules plug directly into the top of the PG-1500 and can accept a wide variety of programmer socket adapters to support NEC's devices. Refer to the PG-1500 Programming Adapters Selection Guide for a list of all available adapters.

On power-up, the PG-1500 performs a self-diagnostic on its internal memory, its data bus, its power supply, and its reference voltages.

## Operation

The PG-1500 operates in stand-alone mode from the on-board keypad, or in remote control mode from an external terminal or from a host computer via an RS232C serial port.

## Stand-Alone Mode

Table 1 lists the PG-1500 commands available in standalone mode.

## Table 1. PG-1500 Commands in Stand-Alone Mode

| Command | Function |
| :--- | :--- |
| DEVICE SELECT | Selects the EPROM to be used |
| DEVICE BLANK | Checks if the EPROM is blank |
| DEVICE COPY | Reads data from the EPROM |
| DEVICE PROG | Writes data into the EPROM |
| DEVICE VERIFY | Verifies EPROM contents against PG-1500 <br> buffer |
| DEVICE CONT | Performs BLANK, PROG, VERIFY <br> commands in sequence |
| EDIT CHANGE | Display/change the contents of the PG-1500 <br> buffer |
| EDIT INITIAL | Initializes the PG-1500 buffer <br> EDIT MOVE |
| Moves a block of data within PG-1500 buffer |  |
| EDIT C-SUM | Searches PG-1500 buffer for 1-, 2-, or <br> 4-byte patterns |
| bufferms checksum on all data in PG-1500 |  |
| FUNCTION S-IN | Inputs data from serial port in three formats |
| FUNCTION S-OUT | Outputs data from serial port in three <br> formats |
| FUNCTION P-IN | Inputs data from parallel port in three <br> formats |
| ThNCTION MODE | Sets up the RS-232C serial port parameters |

- DEVICE commands associated with the device to be programmed
- EDIT commands for interacting with the PG-1500 memory buffer
- FUNCTION commands for setting up and controlling the PG-1500
The DEVICE commands are available to check if an EPROM device is blank, to copy data from the device to the PG-1500 buffer, to write the buffer data to the device, and to compare the data in the device with the data in the buffer. Blank checking, programming, and verification of the device can be performed sequentially using a single command.

To support various 16- and 32 -bit microprocessors, the PG-1500 can split the data in its buffer in a variety of ways. When a data file is loaded into the PG-1500, the complete file is stored in the buffer and can be dynamically split during writing and verification. The PG-1500 supports the address splitting modes described in table 2.

## Table 2. Address Splitting Modes

| Mode | Description |
| :--- | :--- |
| Normal | The data is not split at all. Each byte of data in the <br> buffer is programmed into the device. |
| 16 EVN | Each byte of data on an even address in the buffer is <br> programmed into the device. |
| 160 PD | Each byte of data on an odd address in the buffer is <br> programmed into the device. |
| $32 / 2 \mathrm{E}$ | The first two bytes of every four bytes in the buffer is <br> programmed into the device. |
| $32 / 20$ | The third and fourth byte of every four bytes in the <br> buffer is programmed into the device. |
| $32 / 4 \mathrm{E} 1$ | The first byte of every four bytes in the buffer is <br> programmed into the device. |
| $32 / 401$ | The second byte of every four bytes in the buffer is <br> programmed into the device. |
| $32 / 4 \mathrm{E} 2$ | The third byte of every four bytes in the buffer is <br> programmed into the device. |
| $32 / 402$ | The fourth byte of every four bytes in the buffer is <br> programmed into the device. |

This method of address splitting also allows the complete original file to be recreated in the buffer when reading from a set of master EPROMs.
A silicon signature is stored in all NEC devices and contains information on the device type, start and stop addresses, and programming voltages. The PG-1500 can read the silicon signature of the particular device being programmed either manually or automatically, or the device code can be entered manually.
The EDIT commands initialize the PG-1500 buffer to a known value, move a block of data from one location to another, and change/display data at a particular address. The PG-1500 buffer can also be searched for all occurrences of any 1-, 2-, or 4-byte pattern. Finally, a checksum can be calculated for all the data contained in the buffer.
The FUNCTION commands control the setup of the RS-232C serial port, whether the PG-1500 checks for a PROM insertion error, whether the PG-1500 is operated through the serial port, and how data is input/output from the PG-1500. Data can be input to the PG-1500 through either the RS-232C serial port or the Centronics
compatible parallel port in Intel Extended Hex, Extended Tektronix Hex, or Motorola S formats. Data can also be output via the RS-232C port in any of these three formats.

## Remote Control Mode

Table 3 lists the PG-1500 commands available in Remote Control Mode.

| Table 3. | PG-1500 Commands in Remote Control <br> Node |
| :--- | :--- |
| Command | Function |
| RR | Reads data from the EPROM |
| RS | Selects the EPROM to be used |
| RV | Verifies EPROM contents against PG-1500 buffer |
| RW | Writes data into EPROM |
| RZ | Checks if EPROM is blank |
| MC | Change the contents of the PG-1500 buffer |
| MD | Initializes the PG-1500 buffer the contents of the PG-1500 buffer |
| MF | Inputs data from parallel port (Intel Extended HEX) |
| PI | Inputs data from parallel port (Motorola S) |
| PM | Inputs data from parallel port (Extended Tektronix |
| HT | HEX) |
| Inputs data from serial port (Intel Extended HEX) |  |
| LM | Inputs data from serial port (Motorola S) |
| LT | Inputs data from serial port (Extended Tektronix |
| HEX) | Outputs data from serial port (Intel Extended HEX) |
| HP | Outputs data from serial port (Motorola S) |
|  |  |

## Documentation

For further information on the operation of the PG-1500, NEC provides the following documentation:

- PG-1500 EPROM Programmer User's Manual


## Package Drawings

| Section 5 Package Drawings |  |
| :---: | :---: |
| Package/Device Cross-Reference | 5-1 |
| 18-Pin Plastic DIP (300 mil) (A, C Outline) | 5-3 |
| 18-Pin Plastic DIP (300 mil) (SA Outline) | 5-3 |
| $20-\mathrm{Pin}$ Plastic DIP ( 300 mil ) | 5-4 |
| 24-Pin Plastic SOP (450 mil) | 5-4 |
| 28-Pin Plastic DIP (600 mil) | 5-5 |
| 28-Pin Ceramic DIP (600 mil) | 5-6 |
| 28-Pin Cerdip (600 mil) | 5-7 |
| 28-Pin PLCC | 5-8 |
| 40-Pin Plastic DIP (600 mil) | 5-8 |
| 40-Pin Ceramic DIP (600 mil) | 5-9 |
| 44-Pin PLCC | 5-10 |
| 52-Pin Plastic Miniflat | 5-11 |
| 68-Pin Ceramic PGA (A Outine) | 5-12 |
| 68-Pin Ceramic PGA (A-1 Outline) | 5-13 |
| 68-Pin PLCC | 5-14 |
| 132-Pin Ceramic PGA | 5-15 |


| Package | Device, $\mu \mathrm{PD}$ |
| :---: | :---: |
| 18-Pin Plastic DIP ( 300 mil ) ( $A, C$ Outline) | $\begin{aligned} & 7755 \mathrm{C} \\ & 7756 \mathrm{C} \end{aligned}$ |
| 18-Pin Plastic DIP ( 300 mil ) (SA Outline) | 7757C |
| 20-Pin Plastic DIP (300 mil) | 77P56CR |
| 24-Pin Plastic SOP (450 mil) | $\begin{aligned} & \hline 7755 \mathrm{G} \\ & 7756 \mathrm{G} \\ & 7757 \mathrm{G} \\ & 77 \mathrm{P} 56 \mathrm{G} \end{aligned}$ |
| 28-Pin Plastic DIP (600 mil) | 7720AC <br> 77C20AC <br> 77C25C <br> 7730 C <br> 77C30C <br> 77P25C |
| 28-Pin Ceramic DIP (600 mil) | 77P25D |
| 28-Pin Cerdip | 77P20D |
| 28-Pin PLCC | 77C20ALK |
| 40-Pin Plastic DIP | 7759 C |
| $40-$ Pin Ceramic DIP | 7281D |
| 44-Pin PLCC | $\begin{aligned} & \text { 77C20AL } \\ & \text { 77C30L } \\ & \text { 77C25L } \\ & \text { 7720AL } \\ & \text { 77P25L } \end{aligned}$ |
| 52-Pin Plastic Miniflat | 7759GC |
| 68-Pin Ceramic PGA (A Outline) | 77P230R |
| 68-Pin Ceramic PGA (A-1 Outline) | $\begin{aligned} & \hline \text { 77810R } \\ & \text { 77230AR } \\ & \text { 77230AR-003 } \\ & \text { 77220R } \end{aligned}$ |
| 68-Pin PLCC | $\begin{aligned} & 77810 \mathrm{~L} \\ & 77220 \mathrm{~L} \end{aligned}$ |
| 132-Pin Ceramic PGA | 9305R |

## Package Drawings

## 18-Pin Plastic DIP (300 mil) (A,C Outline)



## 18-Pin Plastic DIP (300 mil) (SA Outline)



## Package Drawings

## 20-Pin Plastic DIP (300 mil)



24-Pin Plastic SOP (450 mil)


## 28-Pin Plastic DIP ( 600 mil )



## 28-Pin Ceramic DIP (600 mil)



## 28-Pin Cerdip ( 600 mil )



## 28-Pin PLCC



## 40-Pin Plastic DIP (600 mil)

| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | 53.34 max | 2.100 max |
| B | 15.24 [TP] | . 600 [TP] |
| C | 13.2 | . 520 |
| D | 5.72 max | . 225 max |
| E | 4.31 max | . 170 max |
| F | $3.6 \pm 0.3$ | . $142 \pm .012$ |
| G | 2.54 max | . 100 max |
| H | 2.54 [TP] | . 100 [TP] |
| 1 | 1.2 min | . 047 min |
| J | 0.51 min | . 020 min |
| K | $0.50 \pm 0.10$ | . $020 \pm .004$ |
| L | $0.25_{-0.05}^{+0.10}$ | $.010_{-.002}^{+.004}$ |
| M | 0.25 | . 010 |



P40C-100-600A

## 40-Pin Ceramic DIP ( 600 mil )



| Item | Millimeters | Inches |
| :---: | :---: | :---: |
| A | $17.5 \pm 0.2$ | . $689 \pm .008$ |
| B | 16.58 | . 653 |
| C | 16.58 | . 653 |
| D | $17.5 \pm 0.2$ | . $689 \pm .008$ |
| E | $1.94 \pm 0.15$ | . $076 \pm .006$ |
| F | 0.6 | . 024 |
| G | $4.4 \pm 0.2$ | . $173 \pm .008$ |
| H | $2.8 \pm 0.2$ | . $110 \pm .008$ |
| 1 | 0.9 min | . 035 min |
| J | 3.4 | . 134 |
| K | 1.27 (TP) | . 050 (TP) |
| M | $0.40 \pm 0.10$ | . $016 \pm .004$ |
| N | 0.12 | . 005 |
| P | $15.50 \pm 0.20$ | . $610 \pm .008$ |
| Q | 0.15 | . 006 |
| T | 0.8 radius | . 031 radius |
| U | $0.20 \begin{gathered} +0.10 \\ -0.05 \end{gathered}$ | $\begin{array}{r} +.004 \\ . .002 \\ \hline \end{array}$ |

## 52-Pin Plastic Miniflat

| Item | Millimeters | Inches |
| :--- | :--- | :--- |
| A | $17.6 \pm 0.4$ | $.693 \pm .016$ |
| B | $14.0 \pm 0.2$ | $.551 \pm .009$ |
| C | $14.0 \pm 0.2$ | $.551_{-}^{+.008}$ |
| D | $17.6 \pm 0.4$ | $.693 \pm .016$ |
| F | 1.0 | .039 |
| G | 1.0 | .039 |
| H | $0.40 \pm 0.10$ | $.016 \pm .004$ |
| I | 0.20 | .008 |
| J | $1.0(\mathrm{TP})$ | $.039(\mathrm{TP})$ |
| K | $1.8 \pm 0.2$ | $.071 \pm .008$ |
| L | $0.8 \pm 0.2$ | $.031 \pm-.008$ |
| M | $0.15 \pm 0.10$ | $.006 \pm .004$ |
| N | 0.15 | .006 |
| P | 2.7 | .106 |
| Q | $0.1 \pm 0.1$ | $.004 \pm .004$ |
| R | $0.1 \pm 0.1$ | $.004 \pm .004$ |
| S | $3.0 \max$ | $.119 \max$ |



5

P52GC-100-386

## 68-Pin Ceramic PGA (A Outline)

| Item | Millimeters | Inches |
| :--- | :--- | :--- |
| A | $27.94 \pm 0.4$ | $1.100 \pm .016$ |
| D | $27.94 \pm 0.4$ | $1.100 \pm .015$ |
| E | 1.25 | .049 |
| F | $2.54(\mathrm{TP})$ | $.100(\mathrm{TP})$ |
| G | $2.8 \pm 0.3$ | $.110 \pm .012$ |
| H | 0.5 min | .019 min |
| I | 2.94 | .116 |
| J | 4.57 max | .180 max |
| K | $1.2 \pm 0.2 \mathrm{dia}$ | $.047 \pm .008$ |
| L | $0.46 \pm 0.05 \mathrm{dia}$ | $.018 \pm .002$ |
| M | 0.5 | .020 |
| T | 3.0 rad | .118 rad |
| U | 12.0 | .472 |



| Bottom View |  |  |  |  |  |  |  |  |  |  | 11 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 0 | $\bigcirc$ | 0 | $\bigcirc$ | 0 | 0 | 0 | 0 |  |  |  |
| $\bigcirc$ | (0) | 0 | $\bigcirc$ | - | 0 | 0 | $\bigcirc$ | $\bigcirc$ | (0) | $\bigcirc$ | 10 |  |
| 0 | 0 |  |  |  |  |  |  |  | 0 | $\bigcirc$ | 9 |  |
| 0 | 0 |  |  |  |  |  |  |  | - | $\bigcirc$ | 8 |  |
| 0 | 0 |  |  |  |  |  |  |  | 0 | $\bigcirc$ | 7 |  |
| 0 | 0 |  |  |  |  |  |  |  | 0 | $\bigcirc$ | 6 |  |
| 0 | 0 |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | 5 |  |
| $\bigcirc$ | 0 |  |  |  |  |  |  |  | - | 0 | 4 |  |
| 0 | 0 |  |  |  |  |  |  |  | 0 | $\bigcirc$ | 3 |  |
| $\bigcirc$ | (o) | 0 | 0 | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | (0) | $\bigcirc$ | 2 |  |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |  | 1 |  |
| L | K | J | H | G | F | E | D | C | B | A |  | $\begin{array}{r} \text { 49NR-5278 } \\ (5 / 89) \\ \hline \end{array}$ |

## 68-Pin Ceramic PGA (A-1 Outline)



68-Pin PLCC


Package Drawings

132-Pin Ceramic PGA


## FIELD SALES OFFICES

| NORTHEAST REGION | SOUTH CENTRAL REGION | SOUTHEAST REGION | MIDWEST REGION | NORTHWEST REGION |
| :---: | :---: | :---: | :---: | :---: |
| One Natick Executive Park | 16475 Dallas Parkway | 6625 The Corners Parkway | 1500 West Shure Drive | 401 Ellis Street |
| Natick, MA 01760 | Suite 380 | Suite 210 | Suite 250 | P.O. Box 7241 |
| TEL: 508-655-8833 | Dallas, TX 75248 | Norcross, GA 30092 | Arlington Heights, IL 60004 | Mountain View, CA 94039 |
| FAX: 508-655-1605 | TEL: 214-931-0641 | TEL: 404-447-4409 | TEL: 312-577-9090 | TEL: 415-965-6200 |
| 200 Perinton Hills | FAX: 214-931-1182 | FAX: 404-447-8228 | FAX: 312-577-2147 | FAX: 415-965-6683 |
| Office Park |  | 901 Lake Destiny Drive | 340 E. Big Beaver Road | Two Lincoln Center |
| Fairport, NY 14450 |  | Suite 320 | Suite 210 | 10220 S.W. Greenburg Road |
| TEL: 716-425-4590 |  | Maitland, FL 32751 | Troy, MI 48083 | Suite 125 |
| FAX: 716-425-4594 |  | TEL: 407-875-1145 | TEL: 313-680-0506 | Portland, OR 97223 |
| 2 Jefferson St. |  | FAX: 407-875-0962 | FAX: 313-680-1015 | TEL: 503-245-1600 |
| Suite 103 |  | 2525 Meridian Parkway | 1550 East 79th Street | FAX: 503-245-3716 |
| Poughkeepsie, NY 12601 |  | Suite 320 | Suite 805 | 14001 East Iliff Avenue |
| TEL: 914-452-4747 |  | Durham, NC 27713 | Bloomington, MN 55425 | Suite 411 |
| FAX: 914-471-2853 |  | TEL: 919-544-4132 | TEL: 612-854-4443 | Aurora, CO 80014 |
| Two Jericho Plaza |  | FAX: 919-544-4109 | FAX: 612-854-1346 | TEL: 303-755-6353 |
| Jericho, NY 11753 |  |  | Busch Corporate Center | FAX: 303-755-6728 |
| TEL: 516-932-5700 |  |  | 6480 Busch Blvd., Suite 121 | SOUTHWEST REGION |
| FAX: 516-932-5710 |  |  | Columbus, OH 43229 | 200 E. Sandpointe, Bldg. 8 |
| Six Neshaminy Interplex |  |  | TEL: 614-436-1778 | Suite 460 |
| Suite 203 |  |  | FAX: 614-436-1769 | Santa Ana, CA 92707 |
| Trevose, PA 19047 |  |  | 30050 Chagrin Blvd. | TEL: 714-546-0501 |
| TEL: 215-638-8989 |  |  | Suite 320 | FAX: 714-432-8793 |
| FAX: 215-638-1794 |  |  | Pepper Pike, OH 44124 |  |
|  |  |  | TEL: 216-831-0067 | 6345 Balboa Blvd. |
|  |  |  | FAX: 216-831-0758 | Suite 240 |
|  |  |  |  | Encino, CA 91316 |
|  |  |  |  | TEL: 818-342-3111 |
|  |  |  |  | FAX: 818-342-0842 |

NEC Electronics Inc.


[^0]:    * Plastic unless ceramic (or cerdip) is specified.
    * Under development; consult Microcontroller Marketing for availability.

[^1]:    'Plastic unless ceramic (or cerdip) is specified.
    *For additional information, refer to 1987 Microcomputer Data Book.

[^2]:    * Plastic unless ceramic (or cerdip) is specified.

[^3]:    * Plastic unless ceramic (or cerdip) is specified.

[^4]:    * Required Tools

[^5]:    * Required tools

[^6]:    * Required Tools

[^7]:    * Required Tools
    ** For all $\mu$ PD78C1X devices, you may use the DDK-78C10 for evaluation purposes.

[^8]:    * Required Tools

[^9]:    * Required Tools

[^10]:    *For $\mu$ PD77P25

[^11]:    Notes: [1] Setting RQM flag to "1" [MOV @DR, XXX or MOV XXX, DR] 2] The RQM flag is recognized as " 0 " from this instruction

[^12]:    *Valid for slave mode only.

[^13]:    *If slave-mode pin identification is not specified, it is the same as

[^14]:    *These pins have a high-impedance inactive state.

[^15]:    * Effective starting with current instruction.
    $\rightarrow$ Effective starting with next instruction.

[^16]:    * When MN is not the current module number
    x : Don't care

[^17]:    $C_{X} \leftarrow C_{A}, S_{X} \leftarrow S_{A}$, DATA $_{X} \leftarrow$ DATA $_{A}, C_{Y} \leftarrow C_{A}$, $S_{Y} \leftarrow S_{B}$, DATAY - DATA $_{B}$.

[^18]:    IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.

[^19]:    IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.

[^20]:    IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.

[^21]:    MS-DOS is a registered trademark of Microsoft Corporation. VAX and VMS are registered trademarks of Digital Equipment Corporation.
    Ultrix is a trademark of Digttal Equipment Corporation.
    UNIX is a trademark of AT\&T.

[^22]:    MS-DOS is a registered trademark of Microsoft Corporation.
    VAX, VMS and Ultrix are registered trademarks of Digital Equipment Corporation.
    Ultrix is a trademark of Digital Equipment Corporation. UNIX is a trademark of AT\&T.

