
1980 Catalog





Price \$2.50

NEC

CONTENTS

FUNCTIONAL AND NUMERICAL INDEXES ROM ORDERING PROCEDURE

> MEMORY SELECTION GUIDE AND ALTERNATE SOURCE GUIDE

> > **RANDOM ACCESS MEMORIES**



4

5

6

8

9

2

READ ONLY MEMORIES

MICROCOMPUTER SELECTION GUIDE AND ALTERNATE SOURCE GUIDE

> μCOM-4 SINGLE CHIP 4-BIT MICROCOMPUTERS

μCOM-8 MICROPROCESSORS

μCOM-8 SINGLE CHIP 8-BIT MICROCOMPUTERS

μCOM-8 PERIPHERALS

NEC Microcomputers, Inc. 1980 Product Catalog

REFERENCE SECTION Quality Assurance Chart Representatives & Distributors





FUNCTIONAL INDEX

RANDOM ACCESS MEMORIES

Selection Guide 8
Alternate Source Guide 9
Dynamic NMOS RAMs
μPD411
μΡD411Α
μPD416
μPD2118
μPD4164
Static NMOS RAMs
μPD41043
μPD4104
μPD2114L
μPD2147
μPD421 63
μPD2167
CMOS RAMs
μPD5101L 69
μPD444/6514 .
µPD445L

READ ONLY MEMORIES

Selection Guide 8
Alternate Source Guide 9
ROM Ordering Procedure 6
Mask Programmable ROMs
μPD2308A
μPD2316E
μPD2332A/B
μPD236497
Field Programmable ROMs
(U.V. Erasable)
μPD2716
uPD2732 102

μCOM-4 SINGLE CHIP 4-BIT MICROCOMPUTERS

Selection Guide ,	104
ROM Ordering Procedure	6
μCOM-42	109
μPD548	113
μCOM-43/44/45	115
μPD546	121
μPD553	123
μPD557L	125
μPD650	127
μPD547	129
μPD547L	131
μPD552	133
μPD651	135
μΡD550	139

μPD550L		
μPD554L 145 μPD652		
μPD555 149		
uCOM-75		
uCOM-8 MICROPROCESSORS		
Selection Guide 104		
Alternate Source Guide 106		
μPD8080AF		
μPD8085A 179		
Selection Guide 104		
Alternate Source Guide 106		
ROM Ordering Procedure 6		
μ PD8021		
μPD8041/8741Α		
µPD8048/8748/8035L 219		
uPD8049/80391 231		
μ. Βοστο,σοσσε		
uCOM-8 PERIPHERALS		
COM-8 PERIPHERALS		
COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106		
u COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μPD765		
μ COM-8 PERIPHERALS Selection Guide		
μ COM-8 PERIPHERALS Selection Guide		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μPD765 241 μPD781 259 μPD782 271 μPD3301 283		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μPD765 241 μPD781 259 μPD782 271 μPD3301 283 μPD7001 291		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μPD765 241 μPD781 259 μPD782 271 μPD3301 283 μPD7001 291 μPD7002 295		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μPD765 241 μPD781 259 μPD782 271 μPD3301 283 μPD7001 291 μPD7002 295 μPD8155/8156 299		
μCOM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μPD765 241 μPD781 259 μPD782 271 μPD3301 283 μPD7001 291 μPD7002 295 μPD8155/8156 299 μPB8212 307		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μ PD765 241 μ PD781 259 μ PD782 271 μ PD3301 283 μ PD7001 291 μ PD7002 295 μ PD8155/8156 299 μ PB8212 307 μ PB8214 313		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μ PD765 241 μ PD781 259 μ PD782 271 μ PD3301 283 μ PD7002 291 μ PD7002 295 μ PB8155/8156 299 μ PB8214 313 μ PB8216 319		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μ PD765 241 μ PD781 259 μ PD782 271 μ PD3301 283 μ PD7002 291 μ PD7002 295 μ PB8155/8156 299 μ PB8214 313 μ PB8224 323 μ PB8228 329		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μ PD765 241 μ PD781 259 μ PD782 271 μ PD3301 283 μ PD7002 291 μ PD7002 295 μ PD8155/8156 299 μ PB8214 313 μ PB8226 319 μ PB8228 323 μ PB8243 335		
μ COM-8 PERIPHERALSSelection Guide105Alternate Source Guide106 μ PD765241 μ PD781259 μ PD782271 μ PD3301283 μ PD7002291 μ PD7002295 μ PD8155/8156299 μ PB8212307 μ PB8226319 μ PB8228323 μ PB8214335 μ PB8251/8251359		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μ PD765 241 μ PD781 259 μ PD782 271 μ PD3301 283 μ PD7002 291 μ PD7002 295 μ PB3155/8156 299 μ PB8214 313 μ PB8216/8226 319 μ PB8228 323 μ PB8224 335 μ PD8251/8251A 341 μ PD8255/8255A-5 367		
μ COM-8 PERIPHERALS Selection Guide 105 Alternate Source Guide 106 μ PD765 241 μ PD781 259 μ PD782 271 μ PD3301 283 μ PD7002 291 μ PD7002 295 μ PB8155/8156 299 μ PB8214 313 μ PB8216/8226 319 μ PB8228 323 μ PB8228 329 μ PD8251/8251A 341 μ PD8255/8255A-5 367 μ PD8257 375		
μ PD555149 μ PD556153COM-75157 μ PD7520157 COM-8 MICROPROCESSORS election Guide104Iternate Source Guide106 μ PD8080AF165 μ PD8085A179 COM-8 SINGLE CHIPBIT MICROCOMPUTERS election Guide104Iternate Source Guide106OM Ordering Procedure6 μ PD7801193 μ PD8022205 μ PD8041/8741A211 μ PD8049/8039L231 COM-8 PERIPHERALS 219election Guide106 μ PD765241 μ PD781259 μ PD782271 μ PD301283 μ PD7001291 μ PD8243307 μ PB8214313 μ PB8214335 μ PD8243335 μ PD8251/8251A367		
μ COM-8 PERIPHERALSSelection Guide105Alternate Source Guide106 μ PD765241 μ PD781259 μ PD782271 μ PD3301283 μ PD7002291 μ PD7002295 μ PB8155/8156299 μ PB8212307 μ PB8226319 μ PB8228329 μ PB8243335 μ PD8251/8251A341 μ PB8255/8255A-5367 μ PD8259383 μ PD8259383 μ PD8259383		



NOTES

NEC

NUMERICAL INDEX

PRODUCT

PAGE

PRODUCT

P	1	1	G	l	

μPD410				• •	43
μPD411				•••	11
μPD411A		•••			19
μPD416					27
μPD421				••	63
μPD444/6514		:.			75
μPD445L					79
μPD546					121
μPD547			••••		1,29
μPD547L					131
μPD548			•••		113
μPD550	• • •				139
μPD550L				• •	141
μPD552					133
μPD553				• •	123
μPD554	• • •	•••		• •	143
μPD554L			•••		145
μPD555	•••	••	• •	•••	149
μPD556			•••		153
μPD557L	•••		•••	• •	125
μPD650		•••	•••	• •	127
μPD651		•••	•••	•••	135
μPD652	• • •		• •	• •	147
μPD 765	• • •	••••	•••		241
μPD781			• •	••	259
μPD782	• • •	•••	• •	•••	271
μPD2114L	• • •	•••	••		53
μPD2118		• •	• •	••	36
μPD2147	• • •	• •	•••	••	59
μPD2167	•••	• •	• •	••	67
μPD2308A	• • •		••	• •	85
μPD2316E		•••	•••	• •	89
μPD2332A/B		••	•••	•••	93
μPD2364		• .	•••	•••	97
μPD2716	• • •	••	•••	••	101
μPD2732	• • •		•••		102
μPD3301					283

μPD4104	•	•	•	•	•	•				•		•				47
μPD4164	•	•	•	•		•	•	•	•	•	۰.	•	•	•	•	37
μPD5101L	•		•	•	•			•		•	•	•	•	•	•	69
µPD7001				•	•		•			•	•	•			•	291
µPD7002			•	•	•		•			•		•	•			295
μPD7520			•	•		•	·	•		•				•		157
μPD7801			•	•		•	•	•		•	•	•	•		•	193
µPD8021	•		•		•			•		•						199
µPD8022			•												•	205
µPD8035L			•	÷	•	• .		•		•	•	•	•		•	219
µPD8039L			•		•	•		•	·	•			•	•,		231
µPD8041	•		•		•		•		۰.	•	•		•			211
µPD8048				•	•			•				•	•			219
µPD8049	•	•			•	•		•	.•		•			• •		231
µPD8080A	F		•	•		÷		•	•	•	•					165
µPD8085A			•	•	•	•		•	•		•	•	•			179
µPD8155	•		•	• .					•	• ,	•	•	۰.			299
µPD8156	•	•	•	•	•	•	•	•	•.		•	•	•	•	•	299
µPB8212	•		•	•	•	•	•	•	•	•	•	•	•			307
μPB8214	•		•	•	•	٠	•	•	·	•	•	•	•	•	•	313
μPB8216	•	•	•		•	•	•	•		•	•	•	•	•	•	319
μPB8224	•		•	•	•	•			•	•	•		•	•	•	323
µPB8226	•	•	•		•	•		•		•	•	•	•	•	•	319
µPB8228	•	•	•	•	•			•		•	•	•	•		•	329
µPD8243	•	•	•	•	•		•	•		•	•		•	•		335
µPD8251	•	•	•	•	•		• '	•	•	•	•	•	•		•	341
µPD8251A			•	•	•	•	•	•		•	•	•	•	,	•	341
µPD8253		•	•	•	•	•	•	•		• .	•	÷	•	•	•	359
µPD8255		•	•	·	•	•	•	•		•	•	•	•		•	367
µPD8255A	-5		•	•	•	•	•		•		•	•	•	•	•	367
µPD8257		•	•		۰.		•	•	•	•			•			375
µPD8259	•	•	•	•	•	•	•	•	•	•	•	•	•	•		383
μPD8279-5	i		•	•	•	•		•	•	•	•					399
µPD8355	•	•	•	•		•		•	•				•			409
μPD8741A				•	•					•		•.				211
µPD8748			•		•	•	•	•			•					219
μPD8755A					•											409



ROM ORDERING PROCEDURE — MEMORIES AND MICROCOMPUTERS

The following NEC products fall under the guidelines set by the ROM Ordering Procedure:

μPD2308A	μPD8049	μPD553
μPD2316E	μPD8355	μPD554
μPD2332A/B	μPD546	µPD554L
μPD2364	μPD547	μPD557 L
μPD7801	μPD547L	μPD650
μPD8021	μPD548	μPD651
μPD8022	μPD550	μPD652
μPD8041	μPD552	μPD7520
UPD8048		

In order to facilitate the transferal of ROM mask information, NEC Microcomputers, Inc., is able to accept mask patterns in a variety of formats. These are intended to suit various customer needs and minimize the turnaround time. A listing of the code must always be enclosed. The following is a list of valid media for code transferal.


- Sample ROMs or ROM-based microcomputers
- PROM/EPROM equivalent to ROM parts
- NEC μPD458 EEPROM
- BNPF Paper Tapes
- Hex Paper Tapes
- Timesharing Files
- Other (Contact NEC Microcomputers, Inc., for arrangements.)

Thoroughly tested verification procedures protect against unnecessary delays or costly mistakes. NEC Microcomputers, Inc., will return the ROM mask patterns to the customer in the most convenient format. Unprogrammed EPROMs, if sent with the ROM code can be programmed and returned for verification.

Earth satellites and the world-wide GE Mark III timesharing systems provide reliable and instant communication of ROM patterns to the factory. Customers with access to GE-TSS may further reduce the turnaround time by transferring files directly to NEC Microcomputers, Inc.

The following is an example of a ROM mask transferal procedure. The μ PD8048 is used here, however the process is the same for the other ROM-based products.

- 1. The customer contacts NEC Microcomputers, Inc., concerning a ROM pattern for the μ PD8048 that he would like to send.
- 2. Since an EPROM version of that part is available, the 8748 is proposed as a code transferal medium, or alternatively, a paper tape and listing.
- 3. Two programmed 8748's are sent to NEC Microcomputers, Inc., with a listing and a paper tape as back-up.
- 4. NEC Microcomputers, Inc., compares the media provided and enters the code into GE-TSS. The GE-TSS file is accessed at the NEC factory and a copy of the code is returned to NEC Microcomputers for verification purposes. One of the 8748's is erased and reprogrammed with the customer's code as the NEC factory has it. Both 8748's along with a new papertape and listing are returned to the customer for his final verification.



MEMORIES



MEMORY SELECTION GUIDE

1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -			ACCESS		SUPPLY	PACKAG	BE
DEVICE	SIZE	PROCESS	TIME	CYCLE	VOLTAGES	MATERIAL	PINS

DYNAMIC RANDOM ACCESS MEMORIES

μPD411	4K x 1 TS	NMOS	150 ns	380 ns	+12, +5, -5	D	22
μPD411-4	4K x 1 TS	NMOS	135 ns	320 ns	+15, +5, -5	D	22
μPD411A	4K x 1 TS	NMOS	200 ns	400 ns	+12, +5, -5	с	22
μPD416	16K x 1 TS	NMOS	120 ns	320 ns	+12, +5, -5	C/D	16
μPD2118	16K x 1 TS	NMOS	100 ns	235 ns	+5	D	16
μPD4164	64K x 1 TS	NMOS	200 ns	375 ns	+5	D	16

STATIC RANDOM ACCESS MEMORIES

μPD5101L	256 x 4 TS	CMOS	450 ns	450 ns	+5	С	22
μPD444/6514	1K x 4 TS	CMOS	200 ns	200 ns	+5	C C	18
μPD445L	1K x 4 TS	CMOS	450 ns	450 ns	+5	с	20
μPD2167	16K x 1 TS	NMOS	35 ns	55 ns	+5	D,	20
μPD2114L	1K x 4 TS	NMOS	150 ns	150 ns	+5	C/D	18
μPD2147	4K x 1 TS	NMOS	55 ns	55 ns	+5	D	18
μPD410	4K x 1 TS	NMOS	90 ns	220 ns	+12, +5, -5	C/D	22
μPD421	1K × 8 TS	NMOS	150 ns	150 ns	+5	Ď	22
μPD4104	4K x 1 TS	NMOS	150 ns	260 ns	+5	C/D	18

MASK PROGRAMMED READ ONLY MEMORIES

μPD2308A	1K x 8 TS	NMOS	450 ns	450 ns	+5	C/D	24
μPD2316E	2K x 8 TS	NMOS	450 ns	450 ns	+5	C	24
μPD2332A/B	4K x 8 TS	NMOS	450 ns	450 ns	+5	С	24
µPD2332A/B-1	4K x 8 TS	NMOS	350 ns	350 ns	+5	, c	24
μPD2364	8K x 8 TS	NMOS	450 ns	450 ns	+5	C	24

FIELD PROGRAMMABLE READ ONLY MEMORIES (U.V. ERASABLE)

μPD2716	2K x 8 TS	NMOS	450 ns	450 ns	+5	D	24
μPD2732	4K x 8 TS	NMOS	450 ns	450 ns	+5	D	24

Notes: (F) - Future Product


- * Read Mode
 - C Plastic Package
 - D Hermetic Package

TS - 3-State

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMENT			
AMD	2716	2K x 8 EPROM	μPD2716			
	8308	1K x 8 ROM	μPD2308A			
	9016	16K x 1 DRAM	μPD416			
	9060	4K x 1 DRAM	μPD411/μPD411A			
	9107	4K x 1 DRAM	μPD411/μPD411A			
and an and a second	9114	1K x 4 SRAM	μPD2114L			
	9124	1K x 4 SRAM	μPD2114L			
	9147	4K x 1 SRAM	μPD2147			
and the second second	9216	2K x 8 ROM	μPD2316E			
EM & M	2114	1K x 4 SRAM	μPD2114L			
	4200	4K x 1 SRAM	μPD410			
	4300	4K x 1 SRAM	μPD410 μPD410			
	4402	4K x 1 SRAM	μΡD410			
	8108	1K x 8 SRAM	μPD421			
			MI DTLI			
AIRCHILD	F2114	1K x 4 SRAM	μPD2114L			
	F2716	2K x 8 EPROM	μPD2716			
× .	F16K	16K x 1 DRAM	μPD416			
UJITSU	MBM2147	4K x 1 SRAM	μPD2147			
	MBM2716	2K x 8 EPROM	μPD2716			
en de Sateria	MBM2732	4K x 8 EPROM	μPD2732			
a de la companya de l La companya de la comp	MB8107	4K x 1 DRAM	μPD411/μPD411A			
	MB8114	1K x 4 SRAM	μPD2114L			
	MB8116	16K x 1 DRAM	μPD416			
2 - 1	MB8216	16K x 1 DRAM	μPD416			
	MB8308	1K x 1 ROM	μPD2308A			
	MB8414	1K x 4 SRAM	μPD444/6514			
· · · ·			DD51011			
IARRIS	HM6501	256 x 4 SRAM	μPD5101L			
	HM6514	1K x 4 SRAM	μPD444/6514			
НТАСНІ	HM435101	256 x 4 SRAM	μPD5101L			
	HM4716A	16K x 1 DRAM	μPD416			
	HM4816	16K x 1 DRAM	μPD2118			
	HM4864	16K x 1 DRAM	μPD4164			
	HM6147	4K x 1 SRAM	μPD2147			
NTEL	2107	4K x 1 DRAM	μ PD411/ μ PD411A			
1	2114	1K x 4 SRAM	μPD2114L			
	2117	16K x 1 DRAM	μPD416			
	2118	16K x 1 DRAM	μPD2118			
	2147	4K x 1 SRAM	μPD2147			
	2308A	1K x 8 ROM	μPD2308A			
÷.	2316E	2K x 8 ROM	μPD2316E			
	2332	4K x 8 ROM	µPD2332A/B			
		8K x 8 ROM	μPD2364			
	2364					
	2364 2716	2K x 8 EPROM	μPD2716			
			μPD2716 μPD2732			

MEMORY ALTERNATE SOURCE GUIDE

NEC



1K x 4 SRAM

µPD445L

MEMORY ALTERNATE SOURCE GUIDE

NH K

TOSHIBA

TC5047



FULLY DECODED RANDOM ACCESS MEMORY

DESCRIPTION

The μ PD411 Family consists of six 4096 words by 1 bit dynamic N-channel MOS RAMs. They are designed for memory applications where very low cost and large bit storage are important design objectives. The μ PD411 Family is designed using dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is a non-destructive. Refreshing is easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic high on a logic low.

FEATURES

All of these products are guaranteed for operation over the 0 to 70°C temperature range.

Important features of the µPD411 family are:

- Low Standby Power
- 4096 words x 1 bit Organization
- A single low-capacitance high level clock input with solid ±1 volt margins.
- Inactive Power/0.3 mW (Typ.)
- Power Supply: +12, +5, -5V
- Easy System Interface
- TTL Compatible (Except CE)
- · Address Registers on the Chip
- Simple Memory Expansion by Chip Select
- Three State Output and TTL Compatible
- 22 pin Ceramic Dual-in-Line Package
- Replacement for INTEL'S 2107B, TI'S 4060 and Equivalent Devices.
- 5 Performance Ranges:

	ACCESS TIME	R/W CYCLE	RMW CYCLE	REFRESH TIME
μPD411	300 ns	470 ns	650 ns	2 ms
μPD411-1	250 ns	470 ns	640 ns	2 ms
μPD411-2	200 ns	400 ns	520 ns	2 ms
μPD411-3	150 ns	380 ns	470 ns	2 ms
μPD411-4	135 ns	320 ns	320 ns*	2 ms

PIN CONFIGURATION

∨ввС	1	0	22 🗖 V _{SS}
^9 🗖	2		21 🗖 A8
A10 🗖	3		20 🗖 A7
A11 🗖	4		19 🗖 🗛
cs 🗖	5	μPD	
DIN 🗖	6	411	17 CE
	7		16 0 NC
A0 🗖	8		15 A5
A1 🗖	9		
A2 🗖	10		13 🗖 A3
Vcc 🗖	11		12 WE

PIN NAMES

TINNAMES						
Address Inputs						
Refresh Addresses						
Chip Enable						
Chip Select						
Data Input						
Data Output						
Write Enable						
Power (+12V)						
Power (+5V)						
Ground						
Power						
No Connection						

CE Chip Enable

A single external clock input is required. All read, write, refresh and read-modify-write operations take place when chip enable input is high. When the chip enable is low, the memory is in the low power standby mode. No read/write operations can take place because the chip is automatically precharging.

CS Chip Select

The chip select terminal affects the data in, data out and read/write inputs. The data input and data output terminals are enabled when chip select is low. The chip select input must be low on or before the rising edge of the chip enable and can be driven from standard TTL circuits. A register for the chip select input is provided on the chip to reduce overhead and simplify system design.

WE Write Enable

The read or write mode is selected through the write enable input. A logic high on the \overline{WE} input selects the read mode and a logic low selects the write mode. The \overline{WE} terminal can be driven from standard TTL circuits. The data input is disabled when the read mode is selected.

A0-A11 Addresses

All addresses must be stable on or before the rising edge of the chip enable pulse. All address inputs can be driven from standard TTL circuits. Address registers are provided on the chip to reduce overhead and simplify system design.

DIN Data Input

Data is written during a write or read-modify-write cycle while the chip enable is high. The data in terminal can be driven from standard TTL circuits. There is no register on the data in terminal.


DOUT Data Output

The three state output buffer provides direct TTL compatibility with a fan-out of two TTL gates. The output is in the high-impedance (floating) state when the chip enable is low or when the Chip Select input is high. Data output is inverted from data in.

Refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs A_0 through A_5 or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row.

The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, the chip select must be high.



BLOCK DIAGRAM

FUNCTIONAL DESCRIPTION

μPD411-4

μPD411 FAMILY (EXCEPT 411-4)

Operating Temperature	$ 0^{\circ}$ C to +70°C $ +10^{\circ}$ C to +55°C
Storage Temperature	-55° C to $+150^{\circ}$ C -55° C to $+150^{\circ}$ C
All Output Voltages	-0.3 to +20 Volts0.3 to +25 Volts ①
All Input Voltages	-0.3 to +20 Volts0.3 to +25 Volts 1
Supply Voltage VDD	-0.3 to +20 Volts0.3 to +25 Volts ①
Supply Voltage VCC	-0.3 to +20 Volts0.3 to +25 Volts 1
Power Dissipation	1.0W 1.5W

Note: 1 Relative to VBB

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

ABSOLUTE MAXIMUM

RATINGS*

 $\label{eq:tau} T_a=0^{\circ}C\ to\ 70^{\circ}C,\ V_{DD}=+12V\ \pm5\%,\ V_{CC}=+5V\ \pm5\%,\ V_{BB}=-5V\ \pm5\%,\ V_{SS}=0V,\\ Except\ V_{DD}=+15V\ \pm5\%\ for\ 4114.$

	LIMITS					
PARAMETER	SYMBOL	MIN	TYP ①	MAX	UNIT	TEST CONDITIONS
Input Load Current	I _{LI}	- -	0.01	10	μA	VIN = VIL MIN to VIH MAX
CE Input Load Current	LC		0.01	10	μA	VIN = VILC MIN to VIHC MAX
Output Leakage Current for High Impedance State	ILO .		0.01	10	μA	CE = V _{ILC} or CS ≫VIH V ₀ = 0V to 5.25V <u>}</u>
VDD Supply Current during CE off	IDD OFF		20	200	μA	CE = 1.0V to 0.6V
VDD Supply Current during CE on	DD ON		35 (5)	60 ④	mA	CE = V _{IHC} , T _a = 25°C
Average V _{DD} Current µPD411 µPD411-1 µPD411-2 µPD411-3 µPD411-4	I _{DD} AV I _{DD} AV I _{DD} AV I _{DD} AV I _{DD} AV		37 37 37 41 55	60 60 65 80	mA mA mA mA	$T_a = 25^\circ C$ Cycle Time = 470 ns Cycle Time = 470 ns Cycle Time = 400 ns Cycle Time = 380 ns Cycle Time = 320 ns
VBB Supply Current (2)	IBB		5	100	μA	
V _{CC} Supply Current during CE off ③	ICC OFF		0.01	10	μА	CE = VILC or CS = VIH
Input Low Voltage	VIL	1.0		0.6	v	
Input High Voltage	VIH	2.4		Vcc+1	v	
CE Input Low Voltage	VILC	1.0		0.6	v	
CE Input High Voltage	VIHC	V _{DD} -1	VDD	V _{DD} +1	v	
Output Low Voltage	VOL	0		0.40	V	I _{OL} = 3.2 mA
Output High Voltage	VOH	2.4		Vcc	v	I _{OH} = 2.0 mA

Notes: (1) Typical values are for $T_a = 25^{\circ}C$ and nominal power supply voltages.

2 The IBB current is the sum of all leakage current.

- (3) During CE on V_{CC} supply current is dependent on output loading.
 - V_{CC} is connected to output buffer only.
- ④ 65 mA for µPD411-3
- 80 mA for µPD411-4
- (5) 41 mA for μPD411-3 55 mA for μPD411-4

CAPACITANCE

$T_a = 0^\circ - 70^\circ C$

			LIMIT	S		TEST	
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS	
Address Capacitance, CS	CAD		4	6	рF	VIN = VSS	
CE Capacitance	CCE		18	27	pF	VIN = VSS	
Data Output Capacitance	COUT		5	7	рF	VOUT = 0V	
DIN and WE Capacitance	CIN		8	10	pF	VIN = VSS	

READ CYCLE

 $T_a = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = 12V \pm 5\%$, $V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $V_{SS} = 0V$, unless otherwise noted, Except V_{DD} = +15V ± 5% for 411-4

LIMITS PARAMETER SYMBOL µPD411 µPD411-1 µPD411-2 µPD411-3 μPD411-4 UNIT MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX Time Between Refresh 2 ms ^tREF 2 2 2 2 Address to CE Set Up Time 0 0 0 0 0 ^tAC ns Address Hold Time 150 150 150 150 100 ns ^tAH CE Off Time 130 170 130 130 80 tCC ns **CE Transition Time** 0 40 0 40 0 40 0 40 0 40 t٣ ns CE Off to Output High ^tCF 0 130 0 130 0 130 0 130 0 130 ns Impedance State Cycle Time 470 470 400 380 tCY 320 ns CE on Time 300 3000 260 3000 230 3000 210 3000 200 ^tCE 3000 ns CE Output Delay 280 180 tco 230 130 115 ns Access Time 300 200 135 250 150 ^tACC ns CE to WE 40 40 40 twL 40 40 ns WE to CE on 0 0 0 0 0 twc ns

WRITE CYCLE

Ta = 0°C to 70°C, V_DD = 12V \pm 5%, V_CC = 5V \pm 5%, V_BB = -5V \pm 5%, V_SS = 0V, unless otherwise noted, Except V_DD = +15V \pm 5% for 411-4

		LIMITS										
PARAMETER	SYMBOL	μPD411		μPD411-1		µPD411-2		μPD411-3		µPD411-4		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	tCY	470		470		400		380		320		ns
Time Between Refresh	^t REF		2		2		2		2		2	ms
Address to CE Set Up Time	^t AC	0		0		0		0		0		ns
Address Hold Time	^t AH	150		150		150		150		100		ns
CE Off Time	tCC	130		170		130		130		80		ns
CE Transition Time	tT	0	40	0	40	0	40	0	40	0	40	ns
CE Off to Output High Impedance State	^t CF	0	130	0	130	0	130	0	130	0	130	ns
CE on Time	^t CE	300	3000	260	3000	230	3000	210	3000	200	3000	ns
WE to CE off	tw	180		180		150		150		65		ns
CE to WE	tCW	300		260		230		210		200		ns
DIN to WE Set Up (1)	tDW	. 0		0		0		0		0		ns
D _{IN} Hold Time	^t DH	, 40		40		40		40		40		ns
WE Pulse Width	tWP	180		180		150		100		65		ns

Note: (1) If $\overline{\text{WE}}$ is low before CE goes high then D_{IN} must be valid when CE goes high.

READ - MODIFY - WRITE CYCLE


 $T_a = 0^{\circ} C \text{ to } 70^{\circ} C, V_{DD} = 12V \pm 5\%, V_{CC} = 5V \pm 5\%, V_{BB} = 5V \pm 5\%, V_{SS} = 0V, \text{ unless otherwise noted}, Except V_{DD} = +15V \pm 5\% \text{ for } 411-4$

		LIMITS										
PARAMETER	SYMBOL	μPD411		µPD411-1		μPD411-2		μPD411-3		μPD411-4		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Read—Modify—Write (RMW) Cycle Time	tRWC	650		640		520		470		320		ns
Time Between Refresh	^t REF		2		2		2		2		2	ms
Address to CE Set Up Time	tAC ·	0		0		0		Q		0	1	ns
Address Hold Time	^t AH	150		150		150		150		100		ns
CE Off Time	tcc	130		170		130		130		80		ns
CE Transition Time	۲Ţ	0	40	0	40	0	40	0	40	0	40	ns
CE Off to Output High Impedance State	tCF	0	130	0	130	0	130	. 0	130	0	130	ns
CE Width During RMW	^t CRW	480	3000	430	3000	350	3000	300	3000	200	3000	ns
WE to CE on	twc	0		0		0		0		0		ns
WE to CE off	tw	180		180		150		150		65		ns
WE Pulse Width	tWP	180		180		150		100		65		ns
DIN to WE Set Up	tDW	. 0	. /	0		0	÷.,	0		0		ns
DIN Hold Time	^t DH	40		40		40		40		40		ns
CE to Output Display	tco		280		230	14	180		130		115	ns
Access Time	tACC		300		250		200		150		1,35	ns

AC CHARACTERISTICS

TIMING WAVEFORMS

READ CYCLE ①




Notes: (1) For refresh cycle row and column stable tac and remain stable for entire tAH period.

- (2) V_{DD} 2V is the reference level for measuring timing of CE.
- ③ V_{SS}+2V is the reference level for measuring timing of CE.
- VI_{IHMIN} is the reference level for measuring timing of the addresses, CS, WE and DIN.
- (5) V_{1LMAX} is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} and D_{1N}.
- (6) V_{SS} +2.0V is the reference level for measuring timing of $\overline{D_{OUT}}$.
- (7) VSS +0.8V is the reference level for measuring timing of $\overline{\text{D}_{\text{OUT}}}$









OD 20 V_S + 2V is the reference level for measuring timing of CE.
 (3) V_{IHMIN} is the reference level for measuring timing of the addresses, CS, WE and D_{IN}.

(4) V_{ILMAX} is the WE and D_{IN}. reference level for measuring timing of the addresses, $\overline{\text{CS}}$,

READ-MODIFY-WRITE CYCLE



Note: (1) $\overline{\text{WE}}$ must be at VIH until end of tCO.



TYPICAL OPERATING CHARACTERISTICS (Except 411-4)

Power consumption = $V_{DD} \times I_{DDAV} + V_{BB} \times I_{BB}$.


Typical power dissiption for each product is shown below.


	mW (TYP.)	CONDITIONS
μPD411	450	Ta = 25° C, t_{cy} = 470ns, t_{CE} = 300ns
μPD411-1	450	$T_a = 25^{\circ} C$, $t_{cy} = 470 ns$, $t_{CE} = 260 ns$
μPD411-2	450	Ta = 25° C, t _{cy} = 400ns, t _{CE} = 230ns
μPD411-3	550	$T_a = 25^{\circ} C$, $t_{cy} = 380 ns$, $t_{CE} = 210 ns$
μPD411-4	660	Ta = 25° C, t _{cy} = 320ns, t _{CE} = 200ns


See above curves for power dissipation versus cycle time.


POWER CONSUMPTION

CURRENT WAVEFORMS










ITEM	MILLIMETERS	INCHES
A	27,43 MAX	1.079 MAX
В	1.27 MAX	0.05 MAX
С	2.54 ± 0.1	0.10
D	0.42 ± 0.1	0.016
E	25.4 ± 0.3	1.0
F	1.5 ± 0.2	0.059
G	3.5 ± 0.3	0.138
н	3.7 ± 0.3	0.145
I	4.2 MAX	0.165 MAX
J	5.08 MAX	0.200 MAX
K	10.16 ± 0.15	0.400
L	9.1 ± 0.2	0.358
м	0.25 ± 0.05	0.009

SP411-10-79-GY-CAT





4096 BIT DYNAMIC RAMS

DESCRIPTION

The μ PD411A Family consists of four 4096 words by 1 bit dynamic N-channel MOS RAMs. They are designed for memory applications where very low cost and large bit storage are important design objectives. The μ PD411A Family is designed using dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic high or a logic low.

FEATURES

- Low Standby Power
- 4096 words x 1 bit Organization
- A single low-capacitance high level clock input with solid ±1 volt margins.
- Inactive Power 0.7 mW (Typ.)
- Power Supply +12, +5, -5V
- Easy System Interface
- TTL Compatible (Except CE)
- Address Registers on the Chip
- Simple Memory Expansion by Chip Select
- Three State Output and TTL Compatible
- 22 pin Plastic Dual-in-Line Package
- Replacement for INTEL's 2107B, TI's 4060 and Equivalent Devices.
- 3 Performance Ranges:

. – Г.

	ACCESS TIME	R/W CYCLE	RMW CYCLE	REFRESH TIME
μPD411A	300 ns	470 ns	650 ns	2 ms
μPD411A-1	250 ns	430 ns	600 ns	2 ms
μPD411A-2	200 ns	400 ns	520 ns	2 ms

PIN CONFIGURATION

V BB	1 .		22	J ∨ss
^9 C	2		21	A 8
A10 🗖	3		20	
A11 🗖	4		19	
cs 🗖	5	μPD	18	
	6	411A	17	D CE
	7	*	16	DNĊ
^o 🗖	8		15	
A1 🗖	9.		14	
A2 🗖	10		13	
Vcc 🗖	11		12	

PIN NAMES

A0 · A11	Address Inputs
A0 · A5	Refresh Addresses
CE	Chip Enable
CS	Chip Select
DIN	Data Input
DOUT	Data Output
WE	Write Enable
VDD	Power (+12V)
Vcc	Power (+5V)
VSS	Ground
VBB	(Powe5V)
NC	No Connection

μPD411A

CE Chip Enable

A single external clock input is required. All read, write, refresh and read-modify-write operations take place when chip enable input is high. When the chip enable is low, the memory is in the low power standby mode. No read/write operations can take place because the chip is automatically precharging.

CS Chip Select

The chip select terminal affects the data in, data out and read/write inputs. The data input and data output terminals are enabled when chip select is low. The chip select input must be low on or before the rising edge of the chip enable and can be driven from standard TTL circuits. A register for the chip select input is provided on the chip to reduce overhead and simplify system design.

WE Write Enable

The read or write mode is selected through the write enable input. A logic high on the \overline{WE} input selects the read mode and a logic low selects the write mode. The \overline{WE} terminal can be driven from standard TTL circuits. The data input is disabled when the read mode is selected.

A0-A11 Addresses

All addresses must be stable on or before the rising edge of the chip enable pulse. All address inputs can be driven from standard TTL circuits. Address registers are provided on the chip to reduce overhead and simplify system design.

DIN Data Input

Data is written during a write or read-modify-write cycle while the chip enable is high. The data in terminal can be driven from standard TTL circuits. There is no register on the data in terminal.


DOUT Data Output

The three state output buffer provides direct TTL compatibility with a fan-out of two TTL gates. The output is in the high-impedance (floating) state when the chip enable is low or when the Chip Select input is high. Data output is inverted from data in.

Refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs A_0 through A_5 or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row.

The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, the chip select must be high.



FUNCTIONAL DESCRIPTION

μPD411A

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature $\dots \dots \dots$
Storage Temperature
Output Voltage ①+20 to -0.3 Volts
All Input Voltages ()+20 to -0.3 Volts
Supply Voltage VDD ①+20 to -0.3 Volts
Supply Voltage V _{CC} ①+20 to -0.3 Volts
Supply Voltage V _{SS} (1)
Power Dissipation 1.0W

Note: (1) Relative to VBB.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

DC CHARACTERISTICS

$T_a = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12V \pm 10\%$, $V_{CC} = +5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$

		LIMITS				
PARAMETER	SYMBOL	MIN.	TYP. ①	MAX.	UNIT	TEST CONDITIONS
Input Load Current	ILI .		0.01	10	μA	VIN = VIL MIN to VIH MAX
CE Input Load Current	LC		0.01	10	μA	VIN = VILC MIN to VIHC MAX
Output Leakage Current for High Impedance State	1LO	i.	0.01	±10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_0 = 0V \text{ to } 5.25V$
VDD Supply Current during CE off	^I DD OFF		50	200	μĂ	CE = -1.0V to 0.6V
VDD Supply Current during CE on	DD ON		35	50	mA	CE = V _{IHC} , T _a = 25°C
Average V _{DD} Current μPD411A μPD411A-1 μPD411A-2	IDD AV IDD AV IDD AV		38 38 38	55 55 55	mA mA mA	T _a = 25 ^o C Cycle Time = 470 ns Cycle Time = 430 ns Cycle Time = 400 ns
VBB Supply Current ②	IBB		5	100	μA	Aw
V _{CC} Supply Current during CE off ③	ICC OFF		0.01	10	μA	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$
Input Low Voltage	VIL	- 1.0		0.6	v	· · · · · · · · · · · · · · · · · · ·
Input High Voltage	∨ін	2.4		V _{CC} + 1	v	
CE Input Low Voltage	VILC	- 1.0		0.6	۷	
CE Input High Voltage	∨інс	V _{DD} - 1	VDD	V _{DD} + 1	۰ ۷	· · · · · · · · · · · · · · · · · · ·
Output Low Voltage	VOL	0		0.40	v	IOL = 3.2 mA
Output High Voltage	Vон	2.4		V _{CC}	v	1 _{OH} = -2.0 mA

Notes: (1) Typical values are for $T_a = 25^{\circ}C$ and nominal power supply voltages. (2) The IBB current is the sum of all leakage currents. (3) During CE on V_{CC} supply current is dependent on output loading.

CAPACITANCE

$T_a = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} =$	12V ± 10%, V _{CC} =+5V ± 10%	6, V _{BB} = -5V ± 10%, V _{SS} = 0V
--	---------------------------------------	--

	· ·		LIMITS			TEST
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Address Capacitance	C _{AD}			6	, pF	VIN = VSS
CS Capacitance	CCS			6	pF	VIN = VSS
DIN Capacitance	CIN			6	pF	VIN = VSS
DOUT Capacitance	Соит			7 ·	рF	VOUT = VSS
WE Capacitance	CWE			7	pF	VIN = VSS
CE Capacitance	CCE1			27	pF	VIN = VSS
	CCE2			22	pF	VIN = VDD

μ PD411A

AC CHARACTERISTICS

READ CYCLE

 $T_a = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

			LIMITS						
		μPD	411A	µPD4	11A-1	μPD4	11A-2		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	МАХ	UNIT	TEST CONDITIONS
Time Between Refresh	tREF		`2		2		2	ms	
Address to CE Set Up Time	tAC	0		· 0		0		ns	
Address Hold Time	tAH	150		150		150		ns	
CE Off Time	tCC	130		130		130		ns	t r = t _r = t _f = 20 ns
CE Transition Time	tŢ	0	40	0	40	0	40	ns	$C_{1} = 50 \text{pF}$
CE Off to Output High Impedance State	tCF	Ő	130	0	130	0	130	ņs -	Load = 1TTL Gate
Cycle Time	tCY	470		430		400		ns	V _{ref} = 2.0 or 0.8 Volts
CE on Time	tCE	300	3000	260	3000	230	3000	ns	
CE Output Delay	tCO		280		230		180	ns	
Access Time	tACC		300		250		200	ns	
CE to WE	tWL	40	_	40		40		ns	
WE to CE on	tWC	0		0		0		ns	×

 $\label{eq:write_cycle} \begin{array}{c} \textbf{WRITE CYCLE} \\ \textbf{T}_{a} = 0^{\circ} C \text{ to } 70^{\circ} C, \ \textbf{V}_{DD} = 12 \text{V} \pm 10\%, \ \textbf{V}_{CC} = 5 \text{V} \pm 10\%, \ \textbf{V}_{BB} = -5 \text{V} \pm 10\%, \ \textbf{V}_{SS} = 0 \text{V}, \ \textbf{unless otherwise noted.} \end{array}$

				LIMITS					
		μPD	411A	µPD4	11A-1	μPD4	11A-2		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	мах	UNIT	TEST CONDITIONS
Cycle Time	tCY	470		430		400		ns	
Time Between Refresh	tREF		2		2		2	ms	
Address to CE Set Up Time	• tAC	0		0		0		ns	
Address Hold Time	tAH	150		150		150		ns	
CE Off Time	tCC	130		130		130		ns	
-CE Transition Time	۲T	. 0	40	0	40	0	40	ns	$t_{T} = t_{f} = 20 \text{ ns}$
CE Off to Output High Impedance State	^t CF	0	130	0	130	0	130	ns	$C_L = 50 \text{ pF}$
CE on Time	tCE	300	3000	260	3000	230	3000	ns	Load = ITTL Gate
WE to CE off	tw	180		180		150		ns	V _{ref} = 2.0 or 0.8 Volts
CE to WE	tCW	300		260		230		ns	
DIN to WE Set Up ①	۲DW	0		0		0		ns	1
DIN Hold Time	tDH	40		40		40		ns	1
WE Pulse Width	tWP	180		180		150		ns]

Note: () If $\overline{\text{WE}}$ is low before CE goes high then D_IN must be valid when CE goes high.


READ-MODIFY-WRITE CYCLE


 $T_a = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

		LIMITS							
		μPD411A		μPD411A-1 μPD4		μPD411A-2			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Read-Modify-Write (RMW) Cycle Time	tRWC	650		600		520		ns	· .
Time Between Refresh	t REF		2		2		2	ms	
Address to CE Set Up Time	tAC	0		. 0		0	•	ns	
Address Hold Time	tAH	150		150		150		ns	
CE Off Time	tCC	130		130		130		ns	
CE Transition Time	۲T	0	40	0	40	0	40	ns	tT = tr = tf = 20 ns
CE Off to Output High Impedance State	^t CF	0	130	0	130	0	130	nś	CL = 50 pF
CE Width During RMW	tCRW	480	3000	430	3000	350	3000	ns	Load = 1TTL Gate
WE to CE on	tWC	0		0		0		ns	V _{ref} = 2.0 or 0.8 Volts
WE to CE off	tW	180		180		150		ns	
WE Pulse Width	tWP	180		180		150		ns	
DIN to WE Set Up	tDW	0		0		0		ns	
DIN Hold Time	ťDН	40		40		40	•	ns	
CE to Output Delay	tCO		280		230		180	'ns	1
Access Time	†ACC		300		250		200	ns	


READ AND REFRESH CYCLE (1)

TIMING WAVEFORMS






READ-MODIFY-WRITE CYCLE



- Notes: (1) For refresh cycle, row and column addresses must be stable t_{AC} and remain stable for entire t_{AH} period.
 - 2 V_{DD} 2V is the reference level for measuring timing of CE.
 - ③ VSS + 2V is the reference level for measuring timing of CE.
 - (4) VIHMIN is the reference level for measuring timing of the addresses, CS, WE and DIN.
 - (5) V_{1LMAX} is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} and D_{1N} .
 - 6 V_{SS} + 2.0V is the reference level for measuring timing of $\overline{D_{OUT}}$.
 - \bigcirc V_{SS} + 0.8V is the reference level for measuring timing of $\overline{D_{OUT}}$.
 - 8 WE must be at VIH until end of tCO.

.

μPD411A



TYPICAL OPERATING CHARACTERISTICS

POWER CONSUMPTION

Power consumption = $V_{DD} \times I_{DDAV} + V_{BB} \times I_{BB}$


Typical power dissipation for each product is shown below.

	mW (TYP.)	CONDITIONS
μPD411A	460 mW	$T_a = 25^{\circ}C$, $t_{Cy} = 470$ ns, $t_{CE} = 300$ ns
μPD411A-1	460 mW	T _a = 25°C, t _{cy} = 430 ns, t _{CE} = 260 ns
μPD411A-2	460 mW	$T_a = 25^{\circ}C$, $t_{Cy} = 400$ ns, $t_{CE} = 230$ ns

See curve above for power dissipation versus cycle time.


μ PD411A






μPD411A

PACKAGE OUTLINE µPD411AC





μ PD411AC (Plastic)

ITEM	MILLIMETERS	INCHES
А	28.0 Max.	1.10 Max.
·B	1.4 Max.	0.025 Max.
C C	2.54	0.10
D	0.50	0.02
E	25.4	1.00
F	1.40	0.055
G	2.54 Min.	0.10 Min.
н	0.5 Mín.	0.02 Min.
I	4.7 Max.	0.18 Max.
J	5.2 Max.	0.20 Max.
к	10.16	0.40
L	8.5	0.33
М	0.25 ^{+0.10} -0.05	0.01 ^{+0.004} -0.002

SP411A-10-79-GY-CAT



16384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The NEC μ PD416 is a 16384 words by 1 bit Dynamic MOS RAM. It is designed for memory applications where very low cost and large bit storage are important design objectives.

The μ PD416 is fabricated using a double-poly-layer N channel silicon gate process which affords high storage cell density and high performance. The use of dynamic circuitry throughout, including the sense amplifiers, assures minimal power dissipation.

Multiplexed address inputs permit the μ PD416 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is available in either ceramic or plastic. Noncritical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

FEATURES

- 16384 Words x 1 Bit Organization
- High Memory Density 16 Pin Ceramic and Plastic Packages
- Multiplexed Address Inputs
- Standard Power Supplies +12V, -5V, +5V
- Low Power Dissipation; 462 mW Active (MAX), 40 mW Standby (MAX)
- Output Data Controlled by CAS and Unlatched at End of Cycle
- Read-Modify-Write, RAS-only Refresh, and Page Mode Capability
- All Inputs TTL Compatible, and Low Capacitance
- 128 Refresh Cycles
- 5 Performance Ranges:

	ACCESS TIME	R/W CYCLE	RMW CYCLE
μPD416	300 ns	510 ns	575 ns
μPD416-1	- 250 ns	410 ns	465 ns
μPD416-2	200 ns	375 ns	375 ns
μPD416-3	150 ns	320 ns	320 ns
μPD416-5	120 ns	320 ns	320 ns

PIN CONFIGURATION


v_{BB}	þ	1	~~~	16	b vss
D _{IN}	р	2		15	
WRITE	Ц	3		14	
RAS	þ	4	μPD	13	□ A ₆
A ₀	þ	5	416	12	□ ^3
A ₂	þ	6		11	A 4
A1	þ	7		10	A 5
VDD	þ	8		9	□ vcc

Address Inputs
Column Address Strobe
Data In
Data Out
Row Address Strobe
Read/Write
Power (-5V)
Power (+5V)
Power (+12V)
Ground

3

Rev/2

μPD416



Notes: ① Relative to VBB

2 Relative to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$

 T_a = 0°C to 70°C, V_{DD} = +12V \pm 10%, V_{BB} = -5V \pm 10%, V_{CC} = +5V \pm 10%, V_{SS} = 0V

PARAMETER	SYMBOL		LIMITS		UNIT	TEST
FANAMETEN	STWDUL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance (A ₀ -A ₆), D _{IN}	C _{I1}		4	5	pF	
Input Capacitance RAS, CAS, WRITE	CI2		. 8	10	pF	
Output Capacitance (D _{OUT})	C ₀		5	7	pF	

CAPACITANCE

ABSOLUTE MAXIMUM RATINGS*

DC CHARACTERISTICS

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C(1)$, $V_{DD} = +12V \pm 10\%$, $V_{CC} = +5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$

$T_a = 0^{\circ}C \text{ to } + 70^{\circ}C(1), V_{[}$	$D = \pm 12 \sqrt{t}$			10%, VB	R2A	
PARAMETER	SYMBOL	MIN	LIMITS	MAX	UNIT	TEST CONDITIONS
				13.2	V	2
Supply Voltage	VDD	10.8 4.5	12.0	5.5		23
Supply Voltage	Vcc			0		23
Supply Voltage	V _{SS}	0	0	-		•
Supply Voltage	VBB	- 4.5	-5.0	-5.5	V	2
Input High (Logic 1) Voltage, RAS, CAS, WRITE	VIHC	2.7		7.0	V	2
Input High (Logic 1) Voltage, all inputs except RAS, CAS WRITE	VIH	2.4		7.0	V	2
Input Low (Logic 0) Voltage, all inputs	VIL	- 1.0		0.8	v	2
Operating V _{DD} Current	IDD1			35	mA	RAS, CAS cycling; tRC = tRC Min. ④
Standby V _{DD} Current	IDD2			1.5	mA	RAS = V _{IHC} , DOUT = High Impedance
Refresh All Speeds V _{DD} except µPD416-5				25	mA	RAS cycling, CAS = VIHC; tRC = 375 ns ④
Current µPD416-5	IDD3			27	mA	
Page Mode V _{DD} Current	IDD4			27	mA	RAS = V _{IL} , CAS cycling; tp _C = 225 ns (4)
Operating V _{CC} Current	ICC1				μA	RAS, CAS cycling, tRC = 375 ns (5)
Standby V _{CC} Current	ICC2	- 10		10	μА	RAS = V _{IHC} , D _{OUT} = High Impedance
Refresh V _{CC} Current	¹ СС3	-10		10	μA	RAS cycling, CAS = V _{IHC} , t _{RC} = 375 ns
Page Mode V _{CC} Current	ICC4			e e	μA	RAS ≈ V _{IL} , CAS cycling, tp _C 225 ns ⑤
Operating VBB Current	BB1			200	μÂ	RAS, CAS cycling; tRC - 375 ns
Standby V _{BB} Current	IBB2			100	μA	RAS = VIHC, DOUT = High Impedance
Refresh V _{BB} Current	Іввз			200	μA	RAS cycling, CAS = V _{IHC} ; t _{RC} = 375 ns
Page Mode VBB Current	IBB4			200	μA	RAS = V _{IL} , CAS cycling; tp _C = 225 ns
Input Leakage (any input)	l1(L)	-10		10	μΑ	$\label{eq:basic} \begin{array}{l} V_{BB} = -5V, 0V \leqslant \\ V_{IN} \leqslant +7V, \\ \mbox{all other pins not} \\ \mbox{under test} = 0V \end{array}$
Output Leakage	10(L)	-10	· -	10	μA	D _{OUT} is disabled, 0V ≤ V _{OUT} ≤ +5.5V
Output High Voltage (Logic 1)	VOH	2.4			v	I _{OUT} = -5 mA (3)
Output Low Voltage (Logic 0)	VOL			0.4	V	I _{OUT} = 4.2 mA

Notes: (1) T_a is specified here for operation at frequencies to $t_{RC} > t_{RC}$ (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met. See Figure 1 for derating curve.

See Figure 1 for derating curve.
(2) All voltages referenced to V_{SS}.
(3) Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
(4) [DD1, 1DD3, and 1DD4 depend on cycle rate. See Figures 2, 3 and 4 for 1DD limits at other cycle rates.
(5) [Cc1 and 1Cc4 depend upon output Loading. During readout of high level data V_{CC} is connected through a low impedance (135Ω typ) to data out. At all other times I_{CC} consists of leakage currents only.

DERATING CURVES








FIGURE 1


Maximum ambient temperature versus cycle rate for extended frequency operation. T_a (max) for operation at cycling rates greater than 2.66 MHz ($t_{\rm CYC} < 375\,{\rm ns}$) is determined by T_a (max) [$^{\circ}{\rm C}$] = 70 – 9.0 x (cycle rate [MHz] –2.66). For μ PD416-5, it is T_a (max) [$^{\circ}{\rm C}$] = 70 – 9.0 (cycle rate [MHz] – 3.125).











AC CHARACTERISTICS

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C, V_{DD} = +12V \pm 10\%, V_{CC} = +5V \pm 10\%, V_{BB} = -5V \pm 10\%, V_{SS} = 0V$

LIMITS µPD416-3 µPD416 µPD416-1 µPD416-2 uPD416-5 TEST UNIT CONDITIONS MAX MIN MAX MIN MAX MIN MAX MIN MAX PARAMETER SYMBOL MIN Rendom read or write 3 410 375 320 320 ns 510 tec cycle time 3 465 375 320 320 ns Plead-write cycle time 575 TRWC 160 170 Page mode cycle time .330 275 225 ns TPC Access time from 150 120 **④ ⑥** 300 250 200 ns TRAC Access time from 165 135 100 80 ns 66 200 1CAC Output buffer 6 0 40 0 35 tOFF 0 80 0 60 0 50 ns turn-off delay Transition time 0 50 3 35 tŢ 3 3 50 3 50 3 35 ns (rise and fall) RAS precharge time 100 200 150 120 100 ns ^tRP RAS pulse width 150 120 10,000 ns 300 10,000 250 10,000 200 32,000 32,000 TRAS RAS hold time 200 165 135 100 80 ns ^tRSH CAS pulse width **tCAS** 200 10,000 165 10,000 135 10,000 100 10,000 80 10.000 ns RAS to CAS delay 8 40 100 35 85 25 65 20 50 15 40 ns ^tRCD time CAS to RAS 1CRP -20 -20 -20 -20 0 ns precharge time Row address 0 0 0 0 0 ^tASR ns set-up time Row address 35 25 20 15 40 ns **TRAH** hold time Column address tASC. -10 -10 -10 -10 -10 ns set-up time Column address ^tCAH 90 75 55 45 40 ns hold time Column address hold 190 160 120 95 80 time referenced to TAR ns RAS Read command 0 Ø 0 0 0 ns ^tBCS set-up time Read command ٥ 0 0 0 0 ns ^tRCH hold time Write command TWCH 90 75 55 45 40 ns hold time Write command hold time tWCR 190 160 120 95 80 ns referenced to RAS Write command 90 75 55 45 40 twp ns pulse width Write command to 120 70 50 50 **TRWL** 85 ns RAS lead time Write command to tCWL 120 85 70 50 50 ns CAS lead time (9) Data-in set-up time tDS 0 0 0 0 0 ns 45 40 9 Data-in hold time tDH 90 75 55 ns Data-in hold tim 190 160 120 95 80 **TDHR** ns referenced to RAS CAS precharge time (for page mode 120 100 80 60 60 ns tCP cycle only) Refresh period 2 2 2 2 2 ms TREE WRITE command -'20 0 10 -20 -20 -20 ns twcs set-up time CAS to WRITE 10 125 95 70 80 tCWD 140 ns delay RAS to WRITE tRWD 240 200 160 120 120 ns 10

 delay
 tR

 Notes:
 ① AC measurements assume tT = 5 ns.

 \bigcirc V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}. \bigcirc The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0° C < t_a < 70° C) is assured.

Assumes that tRCD < tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the values shown.</p>

⑤ Assumes that t_{RCD} ≥ t_{RCD} (max).


6 Measured with a load equivalent to 2 TTL loads and 100 pF.


 $ar{ extsf{0}}$ to FF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

③ Operation within the tRCD (max) limit ensures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.


These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.

WCS, tcWD and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twCS > twCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) > tRWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; if noither of the above sets of conditions is satisfied the condition of the data cess time) is indeterminate.






Note CAS = VINC, WRITE = Don't Care







TIMING WAVEFORMS (CONT.)



The 14 address bits required to decode 1 of 16,384 bit locations are multiplexed onto the 7 address pins and then latched on the chip with the use of the Row Address Strobe (\overline{RAS}), and the Column Address Strobe (\overline{CAS}). The 7 bit row address is first applied and \overline{RAS} is then brought low. After the \overline{RAS} hold time has elapsed, the 7 bit column address is applied and \overline{CAS} is brought low. Since the column address is not needed internally until a time of t_{CRD} MAX after the row address, this multiplexing operation imposes no penalty on access time as long as \overline{CAS} is applied no later than t_{CRD} MAX. If this time is exceeded, access time will be defined from \overline{CAS} instead of \overline{RAS} . ADDRESSING

DATA I/O

For a write operation, the input data is latched on the chip by the negative going edge of WRITE or CAS, whichever occurs later. If WRITE is active before CAS, this is an "early WRITE" cycle and data out will remain in the high impedance state throughout the cycle. For a READ, WRITE, OR READ-MODIFY-WRITE cycle, the data output will contain the data in the selected cell after the access time. Data out will assume the high impedance state anytime that \overline{CAS} goes high.

The page mode feature allows the μ PD416 to be read or written at multiple column addresses for the same row address. This is accomplished by maintaining a low on RAS and strobing the new column addresses with CAS. This eliminates the setup and hold times for the row address resulting in faster operation.

Refresh of the memory matrix is accomplished by performing a memory cycle at each of the 128 row addresses every 2 milliseconds or less. Because data out is not latched, "RAS only" cycles can be used for simple refreshing operation.

Either RAS and/or CAS can be decoded for chip select function. Unselected chip outputs will remain in the high impedance state.


In order to assure long term reliability, V_{BB} should be applied first during power up and removed last during power down.

PAGE MODE

REFRESH

CHIP SELECTION

POWER SEQUENCING




μ**PD416C** (Plastic)

(i lustic)				
ITEM	MILLIMETERS	INCHES		
Α	19.4 MAX.	0.76 MAX		
В	0.81	0.03		
С	2.54	0.10		
D	0.5	0.02		
E	17.78	0.70		
F	1.3	0.051		
G	2.54 MIN.	0.10 MIN.		
н×	0.5 MIN.	0.02 MIN.		
I	4.05 MAX.	0.16 MAX		
J ·	4.55 MAX.	0.18 MAX		
к	7.62	0.30		
L	6.4	0.25		
м	0.25 ^{+0.10} - 0.05	0.01		

ulter 6 no fil filler Dot

adi We ul



μ**PD416D**

. (Ceramic)

ITEM	MILLIMETERS	INCHES		
A	20.5 MAX.	0.81 MAX		
в	1.36	0.05		
с	2.54	0.10		
D	0.5	0.02		
E	17.78	0.70		
F	1.3	0.051		
G	3.5 MIN.	0.14 MIN.		
н	0.5 MIN.	0.02 MIN.		
I	4.6 MAX.	0.18 MAX		
J	5.1 MAX.	0.20 MAX		
к	7.6 0.30			
L	7.3	0.29		
м	0.27 0.01			

SP416-10-79-GY-CAT



16,384 x 1 BIT DYNAMIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The NEC μ PD2118 is a 16,384 words by 1 bit Dynamic MOS RAM. Its single +5V power supply requirement greatly simplifies system power considerations.

Multiplexed address inputs permit the μ PD2118 to be packaged in a standard 16 pin dual-in-line package for highest system bit densities. The use of \overline{CAS} controlled output permits hidden refresh operation for ease of system design.

FEATURES

- Single +5V supply; +10% Tolerance
- Low Power: 200 mW Max. (Operating) 20 mW Max. (Standby)
 - Low V_{CC} Current Transients
- All Inputs, Including Clocks, TTL Compatible
- Non-Latched Output is Three State TTL Compatible
- RAS Only Refresh
- 128 Refresh Cycles Required Every 2 ms
- Page Mode Capability
- CAS Controlled Output Allows Hidden Refresh
- Access Time: 120 ns
- Available in a Standard 16 Pin Package

PIN CONFIGURATION

	1	0	16	⊐ [∨] ss
Din 🗖	2		15	CAS
WE 🗖	3		14	
RAS 🗆	4	μPD	13	□ ^A 6
^o □	5	2118	12	
A2 🗖	6		11	
A1 C	7		10	
Vcc □	8		9	D NC



65,536 x 1 BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The NEC μ PD4164 is a 65,536 words by 1 bit Dynamic N-Channel MOS RAM designed to operate from a single +5V power supply. The negative-voltage substrate bias is internally generated – its operation is both automatic and transparent.

The μ PD4164 utilizes a double-poly-layer N-channel silicon gate process which provides high storage cell density, high performance and high reliability.

The μ PD4164 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 512 sense amplifiers, which assures that power dissipation is minimized. Refresh characteristics have been chosen to maximize yield (low cost to user) while maintaining compatibility between Dynamic RAM generations.

The μ PD4164 three-state output is controlled by CAS, independent of RAS. After a valid read or read-modify-write cycle, data is held on the output by holding CAS low. The data out pin is returned to the high impedance state by returning CAS to a high state. The μ PD4164 hidden refresh feature allows CAS to be held low to maintain output data while RAS is used to execute RAS only refresh cycles.

Refreshing is accomplished by performing \overline{RAS} only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A0 through A6 during a 2 ms period.

Multiplexed address inputs permit the μ PD4164 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

FEATURES .

.

- High Memory DensityMultiplexed Address Inputs
- Single +5V Supply
- On Chip Substrate Bias Generator
- Access Time: μPD4164-1 250 ns
 - µPD4164-2 200 ns

Read, Write Cycle Time: μ PD4164-1 – 410 ns

μPD4164-2 – 375 ns

- Low Power Dissipation: 250 mW (Active); 28 mW (Standby)
- Non-Latched Output is Three-State, TTL Compatible
- Read, Write, Read-Write; Read-Modify-Write, RAS Only Refresh, and Page Mode Capability
- All Inputs TTL Compatible, and Low Input Capacitance
- 128 Refresh Cycles (An-A6 Pins for Refresh Address)
- CAS Controlled Output Allows Hidden Refresh
- Available in Both Ceramic and Plastic 16 Pin Packages

PIN CONFIGURATION

NC	d	\sim	16	⊐ ∨ss
DIN	C 2		15	
WE	С 3		14	
RAS	d₄	μPD	13	□ ^6
A0	d ₅	4164	12	A3
A ₂	D 6		11	
A ₁	d,		10	A 5
Vcc	d 8		9	A7 .
				,

PIN NAMES					
A0-A7	Address Inputs				
RAS	Row Address Strobe				
CAS	Column Address Strobe				
WE	Write Enable				
DIN	Data Input				
DOUT	Data Output				
Vcc	Power Supply (+5V)				
V _{SS}	Ground				
NC	No Connection				

Operating Temperature
Storage Temperature (Ceramic Package)
(Plastic Package)
Supply Voltages On Any Pin Except V _{CC}
Supply Voltage VDD
Short Circuit Output Current
Power Dissipation

ABSOLUTE MAXIMUM **RATINGS***

Note: 1 Relative to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = 0^\circ$ to $70^\circ C(1)$; $V_{CC} = +5V \pm 10\%$; $V_{SS} = 0V$

			LIMITS	;		TEST
PARAMETER	SYMBOL	MIN	TYP	МАХ	UNIT	CONDITIONS
Supply Voltage	Vcc	4.5	5.0	5.5	V	
	V _{SS}	0	0	0	V	
High Level Input Voltage. (RAS, CAS, WE)	VIHC	2.7		5.5	v	All Voltages Referenced
High Level Input Voltage, All Inputs Except RAS, CAS, WE	VIH	2.4		5.5	v	to V _{SS}
Low Level Input Voltage, All Inputs	VIL	-1.0		0.8	. V	
Operating Current Average Power Supply Operating Current RAS, CAS Cycling; tRC = tRC (Min.)	ICC1			45	mA	2
Standby Current Power Supply Standby Current (RAS = VIHC, DOUT = Hi-Impedance)	ICC2			5.0	mA	
Refresh Current Average Power Supply Current, Refresh Mode; RAS Cycling, CAS = VIHC, tRC = tRC (Min.)	ICC3			32	mA	2
Page Mode Current Average Power Supply Current, Page Mode Operation RAS = V _{IL} ; CAS Cycling tpC = tpC (Min.)	ICC4			35	mA	2
Input Leakage Current Any Input V _{IN} = 0 to +5.5 Volts, All Other Pins Not Under Test = 0V	۱ _{۱(L)}	-10		10	μA	
Output Leakage Current DOUT is Disabled, VOUT = 0 to +5.5 Volts	IO(L)	-10		10	μA	
Output Levels High Level Output Voltage (IOUT = 5 mA)	V _{OH}	2.4			v	
Voltage (IOUT = 5 mA) Low Level Output Voltage (IOUT = 4.2 mA)	VOL			0.4	v	

DC CHARACTERISTICS


Notes: ① T_a is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met.
 ② l_{CC1}, l_{CC3} and l_{CC4} depend on output loading and cycle rates. Specified rates are the temperature of temperatur

obtained with the output open.


CAPACITANCE $T_a = 0^{\circ} \text{ to } +70^{\circ}\text{C}; V_{CC} = +5V \pm 10\%; V_{SS} = 0V \textcircled{1}$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS	
FANAMETEN	STINDOL	MIN TYP MAX		onii			
Input Capacitance (A0-A7), DIN	CI1			5	pF		
Input Capacitance RAS, CAS, WRITE	CI2			10	pF	1.11	
Output Capacitance (DOUT)	C ₀			7	pF		

PACKAGE OUTLINES μPD4164C μPD4164D



ITEM	MILLIMETERS	INCHES		
Α	19.4 MAX.	0.76 MAX		
в	0.81	0.03		
с	2.54	0.10		
D	0.5	0.02		
E	17.78	0.70		
F	1.3	0.051		
G	2.54 MIN.	0.10 MIN.		
н	0.5 MIN.	0.02 MIN.		
I	4.05 MAX.	0.16 MAX		
J	4.55 MAX.	0.18 MAX		
к	7.62	0.30		
L	6.4	0.25		
м	0.25+0.10	0.01		



Ceramic

TEM	MILLIMETERS	INCHES		
A	20.5 MAX.	0.81 MAX		
8 .	1.36	0.05		
С	2.54	0.10		
D	0.5	0.02		
E	17.78	0.70		
F	1.3	0.051		
G I	3.5 MIN.	0.14 MIN		
н	0.5 MIN.	0.02 MIN.		
1	4.6 MAX.	0.18 MAX		
J	5.1 MAX.	0.20 MAX		
к	7.6	0.30		
L	7.3	0.29		
M	0.27	0.01		

 $T_a = 0^\circ \text{ to } +70^\circ \text{C} (1); V_{CC} = +5V \pm 10\%; V_{SS} = 0V$

	± 10%; VSS =	LIMITS					
		μPD	4164-1		4164-2		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Random Read or Write Cycle Time	^t RC	410		375		ns	6
Read-Write Cycle Time	^t RWC	465		375		ns	6
Page Mode Cycle Time	tPC	275		225		ns	
Access Time from RAS	^t RAC		250		200	ns	68
Access Time from CAS	^t CAC		165		135	ns	78
Output Buffer Turn-Off Delay	tOFF	0	60	0	50	ns	9
Transition Time (Rise and Fall)	ţ⊥	3	50	3	50	ns	(4)
RAS Precharge Time	tRP	150		120		ns	
RAS Pulse Width	tRAS	250	10,000	. 200	10,000	ns	
RAS Hold Time	^t RSH	165		135		ns	
CAS Pulse Width	tCAS	165		135		ns	
CAS Hold Time	tçsh	200		250		ns	
RAS to CAS Delay Time	TRCD	35	85	25	65	ns	10
CAS to RAS Precharge Time	tCRP	-20		-20		ns	
Row Address Set-Up Time	tASR	0	1	0		ns	
Row Address Hold Time	^t RÄH	35		25		ns	
Column Address Set-Up Time	tASC	0		0		ns	
Column Address Hold Time	tCAH	75		55		ns	
Column Address Hold Time Referenced to RAS	tAR	160		120		ns	
Read Command Set-Up Time	^t RCS	0		0		ns	
Read Command Hold Time	TRCH	0		0		ns	
Write Command Hold Time	tWCH	75		55		ns	
Write Command Hold Time Referenced to RAS	tWCR	160		120		ns	
Write Command Pulse Width	twp	75		55		ns	
Write Command to RAS Lead Time	tRWL	100		80		ns	
Write Command to CAS	tCWL	100		80		ns	
Data-In Set-Up Time	-tôs	0		0		ns	1)
Data-In Hold Time	tDH .	75		55		ns	1)
Data-In Hold Time Referenced to RAS	tDHR	160		120		ns	
CAS Precharge Time (For Page Mode Cycle Only)	tCP	100		80		ns	
Refresh Period	^t REF		2		2	ms	
WRITE Command Set-Up Time	tWCS	0		0		ns	13
CAS to WRITE Delay	tCWD	125		95		ns	12
RAS to WRITE Delay	tRWD	200		160		ns	12
CAS Precharge Time	^t CPN	50	T	40		ns	

Notes: ① T_a is specified here for operation at frequencies to t_{RC} > t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.

2 Several RAS and CAS cycles are required after power-up before proper device operation is achieved.

3 AC measurements assume t_T = 5 ns.

VIHC (min) or VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIHC or VIH and VIL.

(5) The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle times at which proper operation over the full temperature range (0°C < T_a < 70°C) is assured.</p>


(6) Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.

(7) Assumes that $t_{RCD} > t_{RCD}$ (max).


- (8) Measured with a load equivalent to 2 TTL loads and 100 pF.
- OFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- $\underbrace{ (0) }_{\text{Operation within the tRCD} (max) limit ensures that tRAC (max) can be met, tRCD (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC. Can be appreciated transformer of the transformer of transformer of the transformer of the transformer of transformer of the transformer of transformer of transformer of transformer of the transformer of tran$
- 1 These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify write cycles.
- (2) WCS, CWD and tRWD are restrictive operating parameters in read-write and read-modify-write cycles only. If tWCS > tWCS (min), the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If tCWD > tCWD (min) and tRWD > tRWD (min), the cycle is a read-write and the data output will contain data read from the selected cell. If neither of the above conditions are met the condition of the data out (at access time and until CAS goes back to VIµ) is indeterminate.

AC CHARACTERISTICS

TIMING WAVEFORMS



3



SP4164-1-80-CAT



4096 BIT HIGH SPEED STATIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

The μ PD410 is a very high speed 4K bit static random access memory. It is organized as 4096 words by 1 bit per word and fabricated using N channel silicon gate MOS technology.

All signals to the device are TTL compatible except for Chip Enable which is standard +12 Volt MOS level.

Circuit operation starts with the rising edge of CE. Data is latched and valid until falling edge of CE. Address and Chip Select signals are latched on-chip to simplify system timing requirements.

FEATURES • 4096 Words x 1 Bit Organization

- Fully Decoded
- TTL Compatible (except CE)
- High Speed-Access Time: 90 ns max.
- Cycle Time: 220 ns min.
- Static Operation No Refresh Required
- Standby Power: 75 mW max.


• Active Power: 470 mW typ.

- Supply Voltages: VDD = +12V, VCC = +5V, VBB = -5V
- Address Registers on the Chip
- Three State Output
- Standard 22 Pin Ceramic Dual-in-Line Package
- Pin Compatible with μPD411 and Other 4K Dynamic RAMs

1. AS

PIN CONFIGURATION

∨вв₫		22 🗖 V _{SS}
^9 C :	2	21 🗖 A8
A10 🗖	3	20 🗖 A7
A11 🗖	4	19 🗖 🗛
cs 🗖	⁵ μPD	18 VDD ·
	⁶ 410	17 CE
	7	16 🗖 (NC)
A0 🗖	8	15 🗖 A5
A1 C	9	14 🗖 🗛
A2 🗖	10	13 🗖 🗛
	11	12 🗖 WE



Operating Temperature 0°C to +70°C ABSOLUTE MAXIMUM Storage Temperature -65°C to +150°C ABSOLUTE MAXIMUM All Output Voltages -0.3 to +20 Volts^① RATINGS* All Input Voltages -0.3 to +20 Volts^① -0.3 to +20 Volts^① Supply Voltage VDD -0.3 to +20 Volts^① -0.3 to +20 Volts^①

Note: () Relative to VBB

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 Supply Voltage VCC
 -0.3 to +20 Volts①

 Supply Voltage VSS
 -0.3 to +20 Volts①

 Power Dissipation
 1.0W

 $T_a = 25^{\circ}C$

Ta = 0 C to 70	í C; V _{DD} = 12V	+ 5%; V _{CC} = 5V +	* 5%; VBB = -5V ± 5%; VSS = 0V	

			LIM	ITS		TEST
PARAME	PARAMETER		MIN	MAX	UNIT	CONDITIONS
Input Leakage	Current	¹ LI		10	μA	V _{IN} ≖ V _{IL} MIN to V _{IH} MAX
CE Input Leak	age Current	LC		10	μA	V _{IN} = V _{ILC} MIN to V _{IHC} MAX
Output Leakag	je Current	^I LO		10	μA	$CE = V_{ILC} \text{ or}$ $\overline{CS} = V_{IH}$ $V_{O} = 0V \text{ to } 5.25V$
V _{DD} Supply C during CE off	Current	DDOFF		200	μA	CE = -1.0V to 0.6V
V _{DD} Supply C during CE on	Current	IDDON		20	mA	CE = VIHC
Average VDD	μPD410	IDDAV		24	mA	
Current	µPD410-1	IDDAV		32	mA	Minimum Cycle Time
	µPD410-2	DDAV		45	mA	winimum Cycle Time
	µPD410-3	DDAV		45	mA	
VBB Supply C	urrent	IBB		100	μA	
V _{CC} Supply C during CE off	urrent	ICCOFF		15	mA	$\frac{CE}{CS} = V_{ILC} \text{ or}$
Average V _{CC}	Current	ICCAV		21	mA	DOUT = No load
Input Low Vo	Input Low Voltage		-1.0	0.6	Y	
Input High Vo	Input High Voltage		2.4	V _{CC} +1	v	
CE Input Low Voltage		VILC	-1.0	0.6	v	
CE Input High Voltage		VIHC	V _{DD} -1	V _{DD} +1	v	
Output Low V	oltage	VOL	0	0.4	v	I _{OL} = 3.2 mA
Output High V	'oltage	V _{OH}	2.4	vcc	V	I _{OH} = 2.0 mA

 $T_a = 0^{\circ}C$ to $70^{\circ}C$; $V_{DD} = 12V \pm 5\%$; $V_{CC} = 5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; $V_{SS} = 0V$

	0/4/00/		LIMIT	S		TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS	
Address Capacitance	CAD		4	6	pF	VIN = VSS	
CS Capacitance	CCS		4	6	рF	VIN = VSS	
DIN Capacitance	CIN		8	10	pF	VIN = VSS	
DOUT Capacitance	COUT		5	7	рF	VOUT = VSS	
WE Capacitance	CWE		8	10	pf	VIN = VSS	
CE Capacitance	CCE		18	27	pf	VIN = VSS	

BLOCK DIAGRAM

DC CHARACTERISTICS


CAPACITANCE

AC CHARACTERISTICS


 $T_a = 0^{\circ}C$ to $70^{\circ}C$; $V_{DD} = 12V \pm 5\%$; $V_{CC} = 5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; $V_{SS} = 0V$

$T_a = 0^\circ C$ to $70^\circ C$;	V _{DD} = 12V ±	5%; V	CC = 5\	' ± 5%;	VBB =	-5V ± 5	%; V _{SS} '	= 0V			
					LIM	_					
			10		0-1		0-2		0-3		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	_	MAX	UNIT	CONDITIONS
			READ	_	EAND	_	NODIFY		E		
Address to CE Set Up Time	[†] AC	0		0		0		0		ns	
Address Hold Time	^t AH	90		70		50		50		ns	
CE Off Time	tcc	190		140		90		90		ns	
CE Transition Time	tT.	0	40	• 0	40	0	40	0	40	ns	
CE off to Output High Impedance State	¹ CF	0	90	0	90	0	90	0	90	ns	
					R	EAD					
Cycle Time	· tCY	440		330		220		220		ns ·	
CE on Time	†CE	230	2000	170	2000	110	2000	110	2000	ns	t T = 10 ns
CE Output Delay	tCO		190		140		90		80	ns	Load = 50 pF + ITTL, Ref = 2.0 or 0.8V
Access Time	[†] ACC		200		150		100		90	ns	$t_{ACC} = t_{AC}$ + $t_{CO} + t_{T}$
CE to WE	tWL	20		20		20		20		ns	
WE to CE on	twc	· 0		0		.0		0		ns	
					w	RITE					
Cycle Time	tCY	440		330		220		220		ns	t = 10 ns
CE on Time	†CE	230	2000	170	2000	110	2000	110	2000	ns	
WE to CE off	tw	130		100		70		70		ns	
CE to WE	tCW	130		100		70		70		ns	
D _{IN} to WE Set Up	tDW	0		0	,	0		0		ns	· .
D1N Hold Time	^t DH	60		40		. 20		20	- N	ns	and the second
WE Pulse Width	twp '	130		100		70		70		ņs	an ta Tanan ta
				RE	AD-MO	DIFY-W	RITE				
Read-Modify- Write (RMW) Cycle Time	TRWC	560		420		280		280		ns	t _T = 10 ns
CE Width During RMW	^t CRW	350	2000	260	2000	170	2000	170	2000	ns	1
WE to CE on	twc	0.		0		0		0		ns	
WE to CE off	tw	130		100		70		70		ns	
WE Pulse Width	twp	130		100		70		70		ns	
DIN to WE Set Up	tDW	0		0		0		0		ns	
DIN Hold Time	^t DH	60		40		20		20		ns	
CE to Output Delay	tCO		190	r.	140		90		80	ns	Load = 50 pF + ITTL, Ref = 2.0 or 0.8V
Access Time	tACC		200		150		100		90	ns	tACC = tAC + tCO + tT

PACKAGE OUTLINE µPD410D



ITEM	MILLIMETERS	INCHES
А	27.43 Max.	1.079 Max.
В	1.27 Max.	0.05 Max.
С	2.54 ± 0.1	0.10
D	0.42 ± 0.1	0.016
E.	25.4 ± 0.3	1.0
F	1.5 ± 0.2	0.059
G	3.5 ± 0.3	0.138
Н	3.7 ± 0.3	0.145
I	4.2 Max.	0.165 Max.
J	5.08 Max.	0,200 Max.
к	10.16 ± 0.15	0.400
L	9.1 ± 0.2	0.358
М	0.25 ± 0.05	0.009



WE must be at VIH until end of tCO.

The information presented in this document is believed to be accurate and reliable. The information is subject to change without notice.

SP410-7-78-2.5K-GY

TIMING WAVEFORMS



4096 × 1 STATIC NMOS RAM

DESCRIPTION

The μ PD4104 is a high performance 4K static RAM. Organized as 4096 x 1, it uses a combination of static storage cells with dynamic input/output circuitry to achieve high speed and low power in the same device. Utilizing NMOS technology, the μ PD4104 is fully TTL compatible and operates with a single +5V ± 10% supply.

FEATURES

Fast Access Time – 150 ns (μPD4104-3).


- Very Low Stand-By Power 28 mW Max.
- Low V_{CC} Data Retention Mode to +3 Volts.
- Single +5V ±10% Supply.
- Fully TTL Compatible.
- Available in 18 Pin Plastic and Ceramic Dual-in-Line Packages.
- 4 Performance Ranges:

		6	S	NT		
	ACCESS TIME	R/W CYCLE	ACTIVE	STANDBY	LOW VCC	
μPD4104	300 ns	460 ns	21 mA	5 mA	5 mA	
μPD4104-1	250 ns	385 ns	21 mA	5 mA	3.3 mA	
μPD4104-2	200 ns	310 ns	25 mA	5 mA	3.3 mA	
µPD4104-3	150 ns	260 ns	40 mA	5 mA	3,3 mA	

PIN CONFIGURATION

PIN NAMES

A ₀ -A ₁₁	Address Inputs
CE	Chip Enable
D _{IN}	Data Input
DOUT	Data Output
v _{ss}	Ground
v _{cc}	Power (+5V)
WE	Write Enable



Operating Temperature
Storage Temperature (Plastic Package)
(Ceramic Package)
Voltage on Any Pin
Power Dissipation
Short Circuit Output Current 50 m/

ABSOLUTE MAXIMUM RATINGS*

Note: 1 With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$T_{a} = 25^{\circ}C$$

$T_a = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 10\%$

				LIMITS			TEST	
PARAMETER	1	SYMBOL	SYMBOL MIN TYP		MAX	UNIT	CONDITIONS	
Supply Voltage		Vcc	4,5	5,0	5,5	V	-	
Logic "1" Voltage All Input	S	VIH	2,2	-3	7.0	v	0	
Logic "0" Voltage All Input	is	VIL	-1.0		0.8	v		
	μPD4104	ICC1			21	mA		
Average V _{CC} Power Supply	μPD4104-1	ICC1			21	mA	2	
Current	µPD4104-2	ICC1			25	mA		
	μPD4104-3	ICC1			40	mA		
Standby VCC Power Supply	Current	ICC2			5	mA	3	
Input Leakage Current (Any	/ Input)	կլ	-10		10	μA	(4)	
Output Leakage Current		IOL	-10		10	μA	35	
Output Logic "1" Voltage IOUT -500 µA		VOH	2.4	1.1		· V		
Output Logic "0" Voltage I	OUT 5mA	VOL			0.4	v		

DC CHARACTERISTICS	1	6

		LIMITS				
PARAMETER	SYMBOL	MIN	ТҮР	МАХ	UNIT	TEST CONDITIONS
Input Capacitance	C _{IN}		4	6	pF	\bigcirc
Output Capacitance	COUT		6	7	pF	\bigcirc

CAPACITANCE ①

Notes: 1 All voltages referenced to VSS

2 I_{CC1} is related to precharge and cycle times. Guaranteed maximum values for I_{CC1} may be calculated by

 I_{CC1} | ma | = (5t_p + 13 (t_C - t_p) + 3420) t_C

where t_p and t_C are expressed in nanoseconds. Equation is referenced to the -2 device, other devices derate to the same curve.

- 3 Output is disabled (open circuit), CE is at logic 1.
- (4) All device pins at 0 volts except pin under test at 0. VIN = 5.5 volts.
- (5) $0V \le V_{OUT} \le +5.5V$.
- (6) During power up, CE and WE must be at V_{IH} for minimum of 2 ms after V_{CC} reaches 4.5V, before a valid memory cycle can be accomplished.
- The fractive capacitance calculated from the equation C $-1\frac{\Delta t}{\Delta V}$ with ΔV equal to 3V and V_{CC} nominal.

AC CHARACTERISTICS 2 7

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 10\%$ (1)

			LIMITS								
		4104 4104-1 4104-2 4104-3				04-3		TEST			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read or Write Cycle Time	tC	460		385		310		250		ns	8
Random Access	[†] AC		300		250		200		150	ns	3
Chip Enable Pulse Width	[†] CE	300	10,000	250	10,000	200	10,000	150	10,000	ns ·	
Chip Enable Precharge Time	tp	150		125		100		100		ns	
Address Hold Time	tAH	165		135		110		95		ns	
Address Set-Up Time	tAS	0		0		0		0		ns	
Output Buffer Turn-Off Delay	tOFF	0	75	0	65	. 0	50	0	50	ns	9
Read Command Set-Up Time	tRS	0		0		0		0		ns	4
Write Enable Set-Up Time	tws	-20		-20		-20		-20		ns	4
Data Input Hold Time Referenced to WE	^t DIH	25	· .	25		25	-	20		ns	
Write Enabled Pulse Width	tww	90		75		60		55		ns	
Modify Time	tMOD	0	10,000	0	10,000	0	10,000	, 0	10,000	ns	5
WE to CE Precharge Lead Time	tWPL	105		85		70		65		ns	6
Data Input Set-Up Time	tDS	0		0		0		0		ns	
Write Enable Hold Time	twH	225		185		150		115		ns	
Transition Time	tŢ	5	50	5	50	5	50	5		ns	
Read-Modify-Write Cycle Time	^t RMW	565		470		380		325		ns	10

Notes: 1 All voltages referenced to VSS

During power up, CE and WE must be at V_{IH} for minimum of 2 ms after V_{CC} reaches 4.5V, hefore a valid memory cycle can be accomplished.

③ Measured with load circuit equivalent to 2 TTL loads and CL = 100 pF.

- (4) If $\overline{\text{WE}}$ follows $\overline{\text{CE}}$ by more than t_{WS} then data out may not remain open circuited.
- ⑤ Determined by user. Total cycle time cannot exceed t_{CE} max.
- 6 Data-in set-up time is referenced to the later of the two falling clock edges CE or WE.
- O AC measurements assume t_T = 5 ns. Timing points are taken as V_{IL} = 0.8V and V_{IH} = 2.2V on the inputs and V_{OL} = 0.4V and V_{OH} = 2.4V on the output waveform.
- (B) t_C = t_{CE} + t_P + 2 t_T.
- The true level of the output in the open circuit condition will be determined totally by output load conditions. The output is guaranteed to be open circuit within tOFF.
- $\textcircled{10} t_{\mathsf{RMW}} = t_{\mathsf{AC}} + t_{\mathsf{WPL}} + t_{\mathsf{P}} + 3 t_{\mathsf{T}} + t_{\mathsf{MOD}}.$

STANDBY CHARACTERISTICS


$T_a = 0^\circ C$ to $+70^\circ C$

					LIN	IITS					
		41	4104 4104-1 4104-2		4104-3			TEST			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
V _{CC} In Standby	VPD	3.0		3.0		3.0		3.0		v	
Standby Current	IPD		5.0		3.3		3.3		3.3	mA	0
Power Supply Fall Time	TF	100		100		100		100		μs	
Power Supply Rise Time	TR	100		100		100		100		μs	
Chip Enable Pulse CE Width	TCE	300		250		200		150		μs	
Chip Enable Precharge to Power Down Time	TPPD	150		125		100		100		ns	
"I" Level CE Min Level	VIH	2.2		2.2		2.2		2.2		v	
Standby Recovery Time	TRC	500		500		500		500		μs	


Note: (1) Maximum value for V_{PD} minimum value (= 3 V).

TIMING WAVEFORMS


POWER DOWN




Section:



WRITE CYCLE



READ-MODIFY-WRITE CYCLE



TIMING WAVEFORMS (CONT.)

OPERATIONAL R DESCRIPTION -

READ CYCLE

The selection of one of the possible 4096 bits is made by virtue of the 12 address bits presented at the inputs. These are latched into the chip by the negative going edge of chip enable (\overline{CE}). If the write enable (\overline{WE}) input is held at a high level (V_{IH}) while the \overline{CE} input is clocked to a low level (V_{IL}), a read operation will be performed. At the access time (t_{AC}), valid data will appear at the output. Since the output is unlatched by a positive transition of \overline{CE} , it will be in the high impedance state from the previous cycle until the access time. It will go to the high impedance state again at the end of the current cycle when \overline{CE} goes high.

The address lines may be set up for the next cycle any time after the address hold time has been satisfied for the current cycle.

WRITE CYCLE

Data to be written into a selected cell is latched into the chip by the later negative transition of \overrightarrow{CE} or \overrightarrow{WE} . If \overrightarrow{WE} is brought low before \overrightarrow{CE} , the cycle is an "Early Write" cycle, and data will be latched by \overrightarrow{CE} . If \overrightarrow{CE} is brought low before \overrightarrow{WE} , as in a Read-Modify-Write cycle, then data will be latched by \overrightarrow{WE} .


If the cycle is an "Early Write" cycle, the output will remain in the high impedance state. For a Read-Modify-Write cycle; the output will be active for the Modify and Write portions of the memory cycle until \overline{CE} goes high. If \overline{WE} is brought low after \overline{CE} but before the access time, the state of the output will be undefined. The desired data will be written into the cell if data-in is valid on the leading edge of \overline{WE} , tDIH is satisfied, and \overline{WE} occurs prior to \overline{CE} going high by at least the minimum lead time (tWPL).


READ-MODIFY-WRITE

Read and Write cycles can be combined to allow reading of a selected location and then modifying that data within the same memory cycle. Data is read at the access time and modified during a period defined by the user. New data is written between \overline{WE} low and the positive transition of \overline{CE} . Data out will remain valid until the rising edge of \overline{CE} . A minimum R-M-W cycle time can be calculated by $t_{RMW} = t_{AC} + t_{MOD} + t_{WPL} + t_P + 3 t_T$; where t_{RMW} is the cycle time, t_{AC} is the access time, t_{MOD} is the user defined modify time, t_{WPL} is the \overline{WE} to \overline{CE} lead time, tp is the \overline{CE} high time, and t_T is one transition time.

POWER DOWN MODE

In power down, data may be retained indefinitely by maintaining V_{CC} at +3V. However, prior to V_{CC} going below V_{CC} minimum (≤ 4.5 V) \overrightarrow{CE} must be taken high (V_{IH} = 2.2V) and held for a minimum time period tppp and maintained at V_{IH} for the entire standby period. After power is returned to V_{CC} min or above, \overrightarrow{CE} must be held high for a minimum of t_{RC} in order that the device may operate properly. See power down waveforms herein. Any active cycle in progress prior to power down must be completed so that t_{CE} min is not violated.







PACKAGE OUTLINES μ PD4104C/D

ITEM	MILLIMETERS	INCHES		
A	23.2 MAX.	0.91 MAX.		
В	1.44	0.055		
С	2.54	0.1		
D	0.45	0.02		
E	20.32	0.8		
F	1.2	0.06		
G	2.5 MIN.	0.1 MIN.		
н	0.5 MIN.	0.02 MIN.		
1	4.6 MAX.	0.18 MAX		
J	5.1 MAX.	0.2 MAX.		
к	7.62	0.3		
L	6.7	0.26		
M	0.25	0.01		

E





Cerdip

ITEM	MILLIMETERS	INCHES
А	23.2 MAX.	0.91 MAX.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
· 1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
M	0.25	0.01

NEC μPD2114L μPD2114L-1 μPD2114L-2 μPD2114L-3 μPD2114L-5

4096 BIT (1024 × 4 BITS) STATIC RAM

DESCRIPTION

The NEC μ PD2114L is a 4096 bit static Random Access Memory organized as 1024 words by 4 bits using N-channel Silicon-gate MOS technology. It uses fully DC stable (static) circuitry throughout, in both the array and the decoding, and therefore requires no clocks or refreshing to operate and simplify system design. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The μ PD2114L is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. The μ PD2114L is placed in an 18-pin package for the highest possible density.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip Select (\overline{CS}) lead allows easy selection of an individual package when outputs are OR-Tied.

FEATURES


- Access Time: Selection from 150-450 ns
- Single +5 Volt Supply
- Directly TTL Compatible All Inputs and Outputs
- Completely Static No Clock or Timing Strobe Required
- Low Operating Power Typically 0.06 mW/Bit
- Identical Cycle and Access Times
- Common Data Input and Output using Three-State Output
- High Density 18-pin Plastic and Ceramic Packages
- Replacement for 2114L and Equivalent Devices

PIN CONFIGURATION

A6 🗆	1 -	
A5 🗖	2	17 A7
A4 □	3	16 🗖 ^8
A3 🗖	4 μPD	15 🗖 A9
^o 🗖	⁵ 2114L	14 1/01
A1 🗖	6	13
A2 🗖	7	12 1/03
cs 🗆	8	11 1/04
GND 🗌	9	.10 WE

PIN NAMES

A0-A9	Address Inputs			
WE	Write Enable			
CS	Chip Select			
1/01-1/04	Data Input/Output			
Vcc	Power (+5V)			
GND	Ground			



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

Note: ① With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

Та	=	25°	С;	f =	1.0	MHz

		L	IMITS	;		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input/Output Capacitance	C _{I/O}			8	pf	V1/0 = 0V
Input Capacitance	CIN			5	pf	V _{IN} = 0V

 $T_a = 0^\circ C$ to $70^\circ C$; $V_{CC} = +5V \pm 10\%$ unless otherwise noted.

			LIMIT	S		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Load Current (All Input Pins)	LI			10	μA	V _{IN} = 0 to 5.5V
I/O Leakage Current	LO			10	μA	$\overline{\text{CS}}$ = 2V, V _{I/O} = 0.4V to V _{CC}
Power Supply Current	^I cc1			65	mA	$V_{IN} = 5.5V, I_{I/O} = 0 \text{ mA},$ $T_a = 25^{\circ}\text{C}$
Power Supply Current	¹ cc2			70	mA	$V_{1N} = 5.5V, I_{1/O} = 0 \text{ mA},$ $T_a = 0^{\circ} \text{C}$
Input Low Voltage	V _{IL}	-0.5		0.8	v	
Input High Voltage	V _{IH}	2.0		6.0	v	
Output Low Current	^I OL	3.2			mA	V _{OL} = 0.4V
Output High Current	'он			-1.0	mA	V _{OH} = 2.4V, V _{CC} = 4.75V
						^v _{OH} = 2.2V, V _{CC} = 4.5V

CAPACITANCE

DC CHARACTERISTICS


and the first states of the

AC CHARACTERISTICS

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$, unless otherwise noted.


													1
						_	IITS						TEST
PARAMETER	SYMBOL	-	14L		4L-1	_	4L-2		4L-3		4L-5	UNIT	CONDITIONS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	м. М	
						READ	CYCLE						
Read Cycle Time	^t RC	450		300		250		200		150		ns	$t_T = t_r = t_f = 10 \text{ ns}$
Access Time	tA		450		300		250		200		150	ns	C _L = 100 pF
Chip Selection to Output Valid	tco		120		100		80		70		60	ns	Load = 1 TTL gate
Chip Selection to Output Active	tCX	20		20		20		20		20	1	ns	Input Levels = 0.8 and 2.0V
Output 3-State from Deselection	totd		100		80		70		60		5 0	ns	V _{ref} = 1.5V
Output Hold from Address Change	тона	-50		50		50		50		50		ns	
					v	RITE	CYCLE						
Write Cycle Time	tWC	450		300		250		200		150		ns	t _ = t _r = t _f = 10 ns
Write Time	tw	200		150		120		120		80		ns	CL = 100 pF
Write Release Time	twR	0.7	-	- 0		· 0		0		0		ns	Load = 1 TTL gate
Output 3-State from Write	^t OTW		100		80		70		60		50	ns	Input Levels = 0.8 and 2.0V
Data to Write Time Overlap	^t DW	200		150		120		120		80		ns	V _{ref} = 1.5V
Data Hold from Write Time	^t DH	0		0		0		0		0		ns	* * .
Address to Write Setup Time	tAW	0		0		0		0		0		ns	


TIMING WAVEFORMS




(2) t_W is measured from the latter of CS or WE going low to the earlier of CS or WE going high. 3

TYPICAL OPERATING CHARACTERISTICS








NORMALIZED POWER SUPPLY CURRENT VS. SUPPLY VOLTAGE




NORMALIZED POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE









PACKAGE OUTLINES µPD2114LC/D





µPD2114LC (Plastic)

ITEM	MILLIMETERS	INCHES	
A	23.2 MAX.	0.91 MAX.	
В	1.44	0.055	
С	2.54	0.1	
D	0.45	0.02	
E	20.32	0.8	
F	1.2	0.06	
G	2.5 MIN.	0.1 MIN.	
н	0.5 MIN.	0.02 MIN.	
1	4.6 MAX.	0.18 MAX.	
J	5.1 MAX.	0.2 MAX.	
к	7.62	0.3	
L	6.7	0.26	
Μ.,	0.25	0.01	





µPD2114LD (Cerdip)

ITEM	MILLIMETERS	INCHES
А	23.2 MAX.	0.91 MAX.
в	1.44	0.055
С	2.54	0.1
D	0.45	0.02
Ε·	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
м	0.25	0.01

NOTES



4096 x 1 BIT STATIC RAM.

DESCRIPTION

The μ PD2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit. Using a scaled NMOS technology, it uses a uniquely innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation without the need for clocks, address setup and hold times, nor reduced data rates due to cycle times that are longer than access times.

CS controls the power down feature. In less than a cycle time after CS goes high – deselecting the μ PD2147 – the part automatically reduces its power requirements and remains in this lower power standby mode as long as CS remains high. This device feature results in system power savings as great as 85% in larger systems, where the majority of devices are deselected.

The μ PD2147 is placed in an 18-pin ceramic package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data. A data input and a separate three-state output is used.

FEATURES

Scaled NMOS Technology

- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Automatic Power-Down
- High Density 18-Pin Package
- Directly TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- Three-State Output
- Available in a Standard 18-Pin Ceramic Package
- 2 Performance Ranges:

	MAX	SUPPLY	CURRENT		
	ACCESS TIME	ACTIVE	STANDBY		
µPD2147-2	70 ns	160 mA	20 mA		
μPD2147-3	55 ns	160 mA	20 mA		

PIN CONFIGURATION


A ₀	Ч	1	~~	10	
	Ч	1		18	□ v _{cc}
А ₁	q	2		17	
A2	Ц	3		16	
А ₃	Ц	4	μPD	15	
A4	d	5	2147	14	A 9
А ₅	р	6		13	A10
DOUT	q	7		12	A11
WE	q	8		11	
GND	Р	9		10	$\Box \overline{cs}$
	•				•

PIN NAMES

A0-A11 Address Inputs	
AU-AIII Address Inputs	
WE Write Enable	
CS Chip Select	
DIN Data Input	
DOUT Data Output	
VCC Power (+5V)	
GND Ground	

TRUTH TABLE

cs	WE	MODE	OUTPUT	POWER
н	x	Not Selected	High Z	Standby
L	L	Write	High Z	Active
L	н	Read	DOUT	Active



Operating Temperature	
	-65°C to +150°C
Voltage on Any Pin	–1 to +7 Volts (1)
DC Output Current	20 m A

ABSOLUTE MAXIMUM **RATINGS***

Note: (1) with respect to ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 10\%$, unless otherwise noted.

				LI	NITS				·
		1	PD2147	1.3	μ	μPD2147-2			
PARAMETER	SYMBOL	MIN	түрФ	MAX	MIN	түр@	MAX	UNIT	TEST CONDITIONS
Input Load Current (All Input Pins)	ц		0.01	10		0.01	10	μA	VCC = Max, VIN = GND to VCC
Output Leakage Current	'LO		0.01	10		0.01	10	μA	CS = VIH, VCC = Max, VOUT = GND to VCC
<u> </u>			100	150		100	150	mA	TA - 25°C VCC = Max,
Operating Current	1CC			160			160	mΑ	T _A = 0 °C Outputs Open
Standby Current	ISB		12	20		12	20	mA	$V_{CC} = M_{in}$ to Max, $\overline{CS} = V_{IH}$
Peak Power∙On Current	1 _{PO} ③		15	30		15	30	mĄ	VCC = GND to VCC = Min, CS = Lower of VCC or .VIHMin
Input Low Voltage	VIL	-0.3		0.8	-0.3		0.8	V.	
Input High Voltage	⊻ін	2.0		6.0	2.0		6.0	۲V.	
Output Low Voltage	VOL			0.4			0.4	v	IOF = 8 mV
Output High Voltage	∨он	2.4			2.4			v	I _{OH} = -4.0 mA

DC CHARACTERISTICS

Notes: ① The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute. ② Typical limits are at V_{CC} = 5V, T_a = +25°C, and specified loading. ③ I_{CC} exceeds I_{SB} maximum during power on. A pull-up resistor to V_{CC} on the $\overline{\text{CS}}$ input is required to keep the device

deselected: otherwise, power-on current approaches ICC active.

CAPACITANCE

Ta =	25°C;	f = 1.0	MHz ⁽	IJ
------	-------	---------	------------------	----

		LIMITS		·		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			5	pF	. VIN = 0V
Output Capacitance	COUT			7	pF	VOUT = 0V

0


Note: (1) This parameter is sampled and not 100% tested.

AC CHARACTERISTICS READ CYCLE

			LIM	ITS			
PARAMETER	SYMBOL	μPD2	2147-3	μPD	2147-2	UNIT	TEST CONDITIONS
		MIN	MAX	MIN	MAX		
Read Cycle Time	^t RC	55		70	, ,	ns	Input Voltage Level
Address Access Time	taa .	·	55		70	n,s	VI = 0 to +3.5 Volts
Chip Select Access Time ①	1ACS1		55		70	ns	10 ns Input Fall Time
Chip Select Access Time ②	[†] ACS2		75		90	ns .'	10 ns
Output Hold from Address Change	¹ ОН-	5		5		ns	Timing Measuremen Reference Level – +1.5 Volts
Chip Selection to Output in Low Z	¹ LZ	10		10		ns	Output Load See Figure 1
Chip Deselec- tion to Output in High Z	ЧНZ	0	40	0	40	ns	
Chip Selection to Power Up Time	τρ _U	0		0		ns	
Chip Deselec- tion to Power Down Time	۱PD		30		30	ns	

Notes: (1) Chip deselected for greater than 55 ns prior to selection.

② Chip deselected for a finite time that is less than 55 ns prior to selection. (If the deselect time is 0 ns, the chip is, by definition, selected and access occurs according to Read Cycle No. 1.)



Notes: 1 WE is high for Read Cycles.

(2) Device is continuously selected, $\overline{CS} = V_{1L}$.


3 Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.


 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$, unless otherwise noted.

			LIN	AITS			
PARAMETER	SYMBOL	μPD2147-3		μPD2147-2		UNIT	TEST CONDITIONS
		MIN	MAX	MIN	MAX		CONDITIONS
Write Cycle Time	tWC	55		70		ns	
Chip Selection to End of Write	tCW	45		55		/ns	
Address Valid to End of Write	tAW	45		55		ns	
Address Setup Time	tAS	0		0		ns	
Write Pulse Width 🔹	tWP	35		40		ns	
Write Recovery Time	tWR	10		15		ns	
Data Valid to End of Write	tDW	25		30		ns	
Data Hold Time	tDH	10		10		ns	
Write Enabled to Out- put in High Z	tWZ	0	30	0	35	ns	
Output Active from End of Write	tOW	0	-	0		ns	

AC CHARACTERISTICS WRITE CYCLE

TIMING WAVEFORM WRITE CYCLE





PACKAGE OUTLINE µPD2147D

ITEM	MILLIMETERS	INCHES		
A	23.2 MAX.	0.91 MAX.		
В	1.44	0.055		
С	2.54	0.1		
D	0.45	0.02		
E	20.32	0.8		
F	1.2	0.06		
G	2.5 MIN.	0.1 MIN.		
н	0.5 MIN.	0.02 MIN.		
I	4.6 MAX.	0.18 MAX		
J	5.1 MAX.	0.2 MAX.		
к	7.62	0.3		
L	6.7	0.26		
M	0.25	0.01		



8K BIT STATIC RAM

DESCRIPTION


The NEC μ PD421 is a very high speed 8192 bit static Random Access Memory organized as 1024 words by 8 bits. Features include a power down mode controlled by the chip select input for an 80% power saving.

FEATURES

- 1024 x 8-bit Organization
- Very Fast Access Time: 150/200/250/300/450 ns
- Single +5V Power Supply
- Low Power Standby Mode
- N-Channel Silicon Gate Process
- Fully TTL Compatible
- 6-Device Static Cell
- Three State Common I/O
- Compatible with 8108 and Equivalent Devices
- Available in 22 Pin Ceramic Dual-in-Line Package

PIN CONFIGURATION

А ₆		1	\sim	22	⊐∨ _{cc}
Α ₅		2		21	
Α4		3		20	⊐ ^ ₈
Α3		4		19]^ ₉
A2		5	μPD	18	CS
Α1		6	421	17	WE
A ₀		7		16]1/0 ₈
1/01		8		15	□ı/0 ₇
1/0 ₂		9	•	14	⊐ı/o ₆
1/03		10		13]1/05
GND	-	11		12]ı/0₄



Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$, unless otherwise specified

PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
PARAMETER	STMBUL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Load Current (All Inputs Pins)	ILI			10	μA	V _{IN} = 0 to +5.5V
I/O Leakage Current	^I LO			50	μA	
Operating Current	lcc			150	mA	V _{CC} = Max; CS = V _{IL} ; Outputs Open
Stand-by Current	ISB			20	mA	$V_{CC} = Min. to Max.$ $\overline{CS} = V_{IH}$
Input Low Voltage	VIL	-0.3		0.8	v	
Input High Voltage	∨ін	2.0		6.0	v	
Output Low Voltage	VOL			0.4	v	IOL = 3.2 mA
Output High Voltage	∨он	2.4			v	IOH = 1 mA

DC CHARACTERISTICS

CAPACITANCE 1

Ta = 25°C; f = 1.0 MHz	Гa	= 25°	C:	f =	1.0	MHz	
------------------------	----	-------	----	-----	-----	-----	--

PARAMETER	SYMBOL	LIN	1ITS	UNIT	TEST CONDITIONS
FANAMETEN	STIVIDUL	MIN	MAX	UNIT	TEST CONDITIONS
Input/Output Capacitance	CI/O		7	pF	V _{I/O} = 0V
Input Capitance	CIN		5	pF	V _{IN} = 0V

AC CHARACTERISTICS


 T_a = 0°C to +70°C; V_{CC} = +5V \pm 5%, unless otherwise specified.

LIMITS												
PARAMETER	SYMBOL	μΡΕ	0421	μPD	421-1	μPD	421-2	μPC	421-3	μPD	421-5	UNIT
· · · · · · · · · · · · · · · · · · ·	s	MIN	MAX	MIN	МАХ	MIN	МАХ	MIŅ	МАХ	MIN	мах	
			R	EADC	YCLE	۰.						
Read Cycle Time	^t RC	450		300		250		200	1	150		ns
Address Access Time	tAA		450		300		250		200	1.4	150	ns
Chip Select Access Time	^t ACS	÷.,	450		300		250		200	. · .	150	ns
Output Hold from Address Change	^t ОН	10		10		10		10		10		ns
Chip Selection To Output in Low Z	tLZ	10	* 	.10		10	-	10		10		ns
Chip Deselection to Output in High Z	tHZ	0,	100	0	80	0	70	0	60	0	50	ns
Chip Selection to Power Up Time	tpU	·· 0		0		0	•	0		0		ns
Chip Deselection to Power Down Time	tpD(1)		100		80		70		60	1	50	ns
i de la companya de la			w	RITEC	YCLE					•	••••••••••••••••••••••••••••••••••••••	
Write Cycle Time	tWC	450		300		250		200		150		ns
Chip Selection to End of Write	tCW	360	- 	240		200		160		130		ns
Address Valid to End of Write	tAW	360		240		200		160		130		ns
Address Setup Time	tAS	. 10		10	-	10		10		10		ns
Write Pulse Width	tWP	200		150		120		120		80		ns
Write Recovery Time	tWR	10		10		10		10		10	×.	ns
Data Valid to End of Write	^t DW	200		150		120		100		80		ns
Data Hold Time	^t DH,	10		10		10		10		10		ns
Write Enabled to Output in High Z	twz		. 100	-	80		70		60		50	ns
Output Active from End of Write	tow	0		0		0		0		0		ns

Note: (1) I_{CC} (t = tp_D) = 1/2 I_{CC} Active.

3





ITEM	MILLIMETERS	INCHES
A	27.43 Max,	1.079 Max.
В	1,27 Max.	0.05 Max.
С	2,54 ± 0.1	0.10
D	0.42 ± 0.1	0.016
E	25.4 ± 0.3	1.0
F	1.5 ± 0.2	0.059
G	3.5 ± 0,3	0,138
н	3.7 ± 0.3	0,145
1	4.2 Max.	0.165 Max.
J	5.08 Max.	0,200 Max.
к	10,16 ± 0,15	0,400
L	9.1 ± 0.2	0.358
M	0.25 ± 0.05	0.009



16,384 x 1 BIT STATIC MOS RANDOM ACCESS MEMORY

DESCRIPTION

N The NEC µPD2167 is a 16,384 words by 1 bit Static MOS RAM. Fabricated with NEC's NMOS technology, it offers the user single power supply operation and fast access times in a standard 20 pin dual-in-line package. Its use of automatic power down circuitry minimizes system operating power requirements. Fully static circuitry throughout means the cycle time and access time are equal.

FEATURES

- 16,384 x 1 Organization
- Fully Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Single +5V Supply
- Automatic Power Down
- Directly TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- Three-State Output
- Access Time: 55 ns Max.
 - Power Dissipation: 160 mA Max. (Active)

20 mA Max. (Standby)

Available in a Standard 20 Pin Dual-in-line Package

PIN CONFIGURATION

1		\neg		
^₀ □	1	•	20	□ ^v cc
A1 🗖	2		19	
A2 🗖	3		18	
^3□	4		17	□ ^9
^₄ □	5	μPD 2167	16	A 10
^5 □	6	2167	15	D A11
A6 □	7		14	
	8		13	
WE 🗖	9		12	D PIN
∨ss□	10		11	
	L			1

PIN NAMES						
A ₀ - A ₁₃	Address Inputs					
WE	Write Enable					
ĈŜ	Chip Select					
DIN	Data Input					
^D оит	Data Output					
V _{CC}	Power (+5V)					
∨ _{SS}	Ground					

TRUTH TABLE

\overline{cs}	WE	MODE	OUTPUT	POWER	
н	х	Not Selected	High Z	Standby	
L	L	Write	High Z	Active	
L	н	Read	DOUT	Active	





(a) A set of the se

(a) A set of the se



1024 BIT (256x4) STATIC CMOS RAM

DESCRIPTION

The μ PD5101L and μ PD5101L-1 are very low power 1024 bit (256 words by 4 bits) static CMOS Random Access Memories. They meet the low power requirements of battery operated systems and can be used to ensure non-volatility of data in systems using battery backup power.

All inputs and outputs of the μ PD5101L and μ PD5101L-1 are TTL compatible. Two chip enables ($\overline{CE_1}$, $\overline{CE_2}$) are provided, with the devices being selected when $\overline{CE_1}$ is low and CE₂ is high. The devices can be placed in standby mode, drawing 10 μ A maximum, by driving CE1 high and inhibiting all address and control line transitions. The standby mode can also be selected unconditionally by driving CE2 low.

The μ PD5101L and μ PD5101L-1 have separate input and output lines. They can be used in common I/O bus systems through the use of the OD (Output Disable) pin and OR-tying the input/output pins. Output data is the same polarity as input data and is nondestructively read out. Read mode is selected by placing a high on the R/W pin. Either device is guaranteed to retain data with the power supply voltage as low as 2.0 volts. Normal operation requires a single +5 volt supply.

The μ PD5101L and μ PD5101L-1 are fabricated using NEC's silicon gate complementary MOS (CMOS) process.

- FEATURES Directly TTL Compatible All Inputs and Outputs
 - Three-State Output
 - Access Time 650 ns (µPD5101L); 450 ns (µPD5101L-1)
 - Single +5V Power Supply
 - CE₂ Controls Unconditional Standby Mode
 - Available in a 22-pin Dual-in-Line Package


PIN CONFIGURATION

Α3	Ц	1	$\overline{}$	22	v _{cc}
A2	С	2		21	Α4
A ₁	Ц	3		20	R/W
A ₀	Ц	4		19 🗖	CE1
Α ₅		5	μPD	18 🗖	OD
А ₆	Ц	6	5101L	17	CE2
A ₇		7		16 🗖	DO_4
GND		8		15 🗖	DI4
DI1		9		14 🗅	DO_3
do ₁		10		13	DI3
DI2		11		12	DO2
		L			

PIN NAMES

DI1 - DI4	Data Input
A0 - A7	Address Inputs
R/W	Read/Write Input
CE1, CE2	Chip Enables
OD	Output Disable
DO1 - DO4	Data Output
Vcc	Power (+5V)

μPD5101L



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

 Storage Temperature
 -40°C to +125°C

 Voltage On Any Pin With Respect to Ground
 -0.3 Volts to V_{CC} +0.3 Volts

 Power Supply Voltage
 -0.3 to +7.0 Volts

 COMMENT:
 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*	٦	٢,	а	-	=	2	5	0	С	

$T_a = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = +5V \pm$	5%, unless otherwise specified.
--	---------------------------------

		LIMITS			2.	
PARAMETER	SYMBOL	MIN	түр ()	MAX	UNIT	TEST CONDITIONS
Input High Leakage	ILIH @			1	μA	V _{IN} = V _{CC}
Input Low Leakage	LIL 2			-1	μA	V _{IN} = 0V
Output High Leakage	ILOH2			1	μA	CE ₁ = 2.2V, V _{OUT} = V _{CC}
Output Low Leakage	ILOL 2			-1	μA	$\overline{CE}_1 = 2.2V, V_{OUT} = 0.0V$
Operation Current				22	mA	VIN = V _{CC} Except CE ₁
Operating Current	ICC1			22	mA	≤0.65V, Outputs Open
Operating Current	1			27	mA	V _{IN} = 2.2V Except CE ₁
Operating Current	ICC2			21	mA	≤0.65V, Outputs Open
Stondhu Cumont		-		10		V _{IN} = 0 to 5.25V
Standby Current	'ccl⊘			10	μA	CE ₂ ≤ 0.2V
Input Low Voltage	VIL	-0.3		0.65	V	
Input High Voltage	VIH	2.2		Vcc	V	
Output Low Voltage	VOL			0.4	V	I _{OL} = 2.0 mA
Output High Voltage	VOH1	2.4			V	I _{OH} = -1.0 mA
Output High Voltage	VOH2	3.5			v	l _{OH} = -100 μA

DC CHARACTERISTICS

Notes: (1) Typical values at $T_a = 25^{\circ}C$ and nominal supply voltage.

(2) Current through all inputs and outputs included in Iccl.

			LIMITS			
PARAMETER	SYMBOL	MIN	түр	МАХ	UNIT	TEST CONDITIONS
Input Capacitance (All Input Pins)	CIN		4	8	pF	V _{IN} - OV
Output Capacitance	COUT		⁻ 8	12	pF	V _{OUT} - 0V

CAPACITANCE

AC CHARACTERISTICS

READ CYCLE

μPD5101L

 T_a = 0° C to 70° C; V_CC = 5V±5%, unless otherwise specified

		LIMITS					1		
PARAMETER	SYMBOL	5101L		5101L-1		UNIT	TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX	1	
Read Cycle	^t RC	650			450			ns	Input pulse amplitude: 0.65 to 2.2 Volts
Access Time	tA			650			450	ns	Input rise and fall times: 20 ns Timing measurement reference level: 1,5 Volt Output load: I _{TTL} Gate and C _L = 100 pF
Chip Enable (CE1) to Output	tCO1			600			400	ns	
Chip Enable (CE ₂) to Output	tCO2	1.4		700			500	ns	
Output Disable to Output	tOD			350	-		250	ns s	
Data Output to High Z State	^t DF	0		150	0		130	ns	
Previous Read Data Valid with Respect to Address Change	^t OH1	0			0			ns	
Previous Read Data Valid with Respect to Chip Enable	tOH2	0			0			ns	

WRITE CYCLE

$T_a = 0^\circ C$ to $70^\circ C$	V _{CC} = 5V±5%,	unless otherwise specified
-----------------------------------	--------------------------	----------------------------


PARAMETER		LIMITS							
	SYMBOL	5101L			5101L-1			UNIT	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX	- C 1 *	
Write Cycle	tWC	650			450			ns	Input pulse amplitude:
Write Delay	^t AW	150			130			ns	0.65 to 2.2 Volts
Chip Enable (CE ₁) to Write	^t CW1	550			350			ns	Input rise and fall times: 20 ns Timing measurement reference level: 1,5 Volt Output load: ITTL Gate and CL = 100 pF
Chip Enable (CE ₂) to Write	tCW2	550			350			ns	
Data Setup	tDW	400			250			ns	
Data Hold	tDH	100			50			ns	
Write Pulse	twp .	400			250			ns	
Write Recovery	tWR	50			50			ns	
Output Disable Setup	^t DS	150			130		/		


LOW V_{CC} DATA RETENTION $T_a = 0^{\circ}C$ to 70°C CHARACTERISTICS

		LIMITS		÷		
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITIONS
V _{CC} for Data Retention	VCCDR	+2.0			· V	CE ₂ ≤ +0.2V
Data Retention Current	ICCDR			+10	μA	V _{CCDR} = +2.0V CE ₂ ≤ +0.2V
Chip Deselect Setup Time	^t CDR	0			ns	
Chip Deselect Hold Time	^t R	tRC			ns	


Note: 1) t_{RC} = Read Cycle Time

μPD5101L





Notes: 1 Typical values are for $T_a = 25^{\circ}$ C and nominal supply voltage. 2 OD may be tied low for separate I/O operation. 3 During the write cycle, OD is "high" for common I/O and During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.



TIMING WAVEFORMS


LOW V_{CC} DATA RETENTION


μPD5101L


VCC 5V


80 C

20










PACKAGE OUTLINE μPD5101LC




400 500

ITEM	MILLIMETERS	INCHES
А	28.0 Max	1.10 Max
В	1.4 Max.	0.025 Max.
C	2.54	0.10
D	0.50 · 0.10	0.02 0.004
E	25.4	1.0
F	1 40	0.055
G	2.54 Min.	0,10 Min
н	0.5 Min.	0:02 Min
T	4.7 Max	0.18 Max.
J	5.2 Max.	0.20 Max
ĸ	10.16	0 40
L	8.5	0.33
м	0 25 10 10 0 0 5	0 01 0 004 0.002

SP5101L-8-77-GY-CAT

NOTES

्भ -न



1024 × 4 BIT STATIC CMOS RAM

DESCRIPTION

The μ PD444/6514 is a high speed, low power, silicon gate CMOS 4096 bit static RAM organized 1024 words by 4-bits. It uses fully DC stable (static) circuitry throughout and therefore requires no clock or refreshing to operate. Data access is particularly simple since address setup times are not required. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

 \overline{CS} controls the power down feature. In less than a cycle time after \overline{CS} goes high – deselecting the μ PD444/6514 – the part automatically reduces its power requirements and remains in this low power standby mode as long as \overline{CS} remains high. There is no minimum \overline{CS} high time for device operation, although it will determine the length of time in the power down mode. When \overline{CS} goes low, selecting the μ PD444/6514, the μ PD444/6514 automatically powers up.

The μ PD444/6514 is placed in an 18-pin plastic package for the highest possible density. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The μ PD444/6514 is pin compatible with the μ PD2114L NMOS Static RAM.

Data Retention is guaranteed to 2 volts on all parts. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

FEATURES

- Low Power Operation
- Data Retention 2.0V Min.
- Capability of Battery Backup Operation
- Fast Access Time 200-450 ns

Low Power Standby – 5 μW Typ.

- Identical Cycle and Access Times
- Single +5V Supply
- No Clock or Timing Strobe Required Completely Static Memory
- Automatic Power-Down
- Directly TTL compatible: All Inputs and Outputs
- Common Data Input and Output using Three-State Outputs
- Replacement for µPD2114L and Equivalent Devices
- Available in a Standard 18-Pin Plastic Package

Rev/1


PIN CONFIGURATION

A6	ď	1	\sim	18	⊐vcc
-A5	d	2		17	D A7
A4	d	3		16	D ^8
Α3	þ	4	μPD	15	 ^9
A0	d	5	444/ 6514	14	1 ^{1/0} 1
A1	d	6		13	1 1/02
Α2	þ	7		12	1/03
CS	d	B		11	1/04
GND	d	9		10	
					I

	FIN NAMES
A0-A9	Address Inputs
WE	Write Enable
<u>CS</u>	Chip Select
1/01-1/04	Data Input/Output
Vcc	Power (+5V)
GND	Ground

DIN NAMES

μPD444/6514



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

Note: 1) With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = -40^{\circ}$ C to +85°C; V_{CC} = +5V ± 10% unless otherwise tested

DC CHARACTERISTICS

			LIMITS												
			444/6514-3 444/6514-2 444/6514-1 444/6514			6514									
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	TYP	МАХ	MIN	TYP	МАХ	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Leakage Current	161	-1.0		1.0	-1.0		1.0	-1.0		1.0	-1.0		1.0	μA	VIN = GND to VCC
I/O Leakage Current	'LO	-1.0		1.0	-1.0		1.0	-1.0		1.0	-1.0		1.0	μA	CS = VIH, VI/O = GND to V _{CC}
Operating Supply Current	ICCA1		20	35		18	35		16	35		14	35	mA	CS = VIL, VIN = VCC, Outputs Open
Operating Supply Current	ICCA2		24	40		22	40		19	40		17	40	mA	CS = VIL, VIN = 2.4V, Outputs Open
Average Operating Supply Current	ICCA3		10			9			8			7		mA	VIN = GND or VCC, Outputs Open f = 1 MHz, Duty 50%
Standby Supply Current	'ccs			50			50			50			50	μA	CS = V _{CC} , V _{IN} = GND to V _{CC}
Input Low Voltage	VIL	-0.3		0.8	-0.3		0.8	-0.3		0.8	-0.3		0.8	v	
Input High Voltage	VIH	2.4		VCC + 0.3	2.4		V _{CC} + 0.3	2.4		VCC + 0.3	2.4		VCC + 0.3	v	
Output Low Voltage	YOL			0.4			0.4			0.4			0.4	v	I _{OL} = 2.0 mA
Output High Voltage	∨он	2.4			2.4			2.4			2.4			v	1 _{OH} = -1.0 mA

$T_a = 25^{\circ}C$, f = 1 MHz

		LIMITS		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS		
Input/Output Capacitance	CI/O			10	pF	V _{I/O} = 0V		
Input Capacitance	CIN			5	pF	V _{IN} = 0V		

CAPACITANCE

Note: This parameter is periodically sampled and not 100% tested.

μPD444/6514

AC CHARACTERISTICS $T_a = -40$ C to +85 C; V_{CC} = +5V + 10% unless otherwise noted.

					LIM	ITS					1 - 1	
		444/6514-3		444/6514-2		444/6514-1		444/6514				
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	TEST CONDITIONS	
	;		RE	AD C	YCLE				·		· · · · ·	
Read Cycle	1RC	200		250		300		450		ns	Input Pulse Levels:	
Address Access Time	1AA		200		250		300		450	ins	+0.8 to +2.4 Volts	
Chip Select Access Time ①	1ACS1		200 -		250		300		450	.ns .	Input Rise and Fall Times: 10 ns	
Chip Select Access Time 2	1ACS2		250		300		350		500	ns	Input and Output Timing	
Output Hold from Address Change	10Н	50		50		50		50.		. ns	Levels: 1.5 Volt	
Chip Selection to Output in Low Z	†LZ	20		20		20		20		ns î	Output Load: 1 TTL	
Chip Deselection to Output in High Z	tHZ		60	1	70		80		100	ns	Gate and C _L = 100 pF	
			.w	RITÈ	CYCLE			~~;				
Write Cycle Time	twc	200		250		300		450		ns	Input Pulse Levels:	
Chip Selection to End of Write	1CW	-180		230		250		350		ns	+0.8 to +2.4 Volts	
Address Valid to End of Write	1AW	180		230		250		350		ns	Input Rise and Fall Times: 10 ns	
Address Setup Time	tAS	0	1	0		0		0		ns	Input and Output Timing	
Write Pulse Width	twp	180		210		230		300		ns	Levels: 1,5 Volt	
Write Recovery Time	twR	0		0		0		0		ns	Output Load: 1 TTL	
Data Valid to End of Write	*DW	120		140	1.	150		200		ns	Gate and CL = 100 pF	
Data Hold Time	^t DH	• 0		0		0		0.		ns		
Write Enabled to Output in High Z	twz		60		70		80		100	ns		
Output Active from End of Write	tow	0		0		0		0		ns		

Notes: (1) Chip deselected for greater than 100 ns prior to selection.


② Chip deselected for a finite time that is less than 100 ns prior to selection. [If the deselect time is 0 ns, the chip is by definition selected and access occurs according to Read Cycle No. 1.]


LOW VCC DATA RETENTION CHARACTERISTICS

$T_a = -40^\circ C$ to $+85^\circ C$					•••	
			LIMITS			,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Data Retention Supply Voltage	VCCDR	2.0			V	$\overline{CS} = V_{CC}, V_{IN} = V_{CC}$ to GND
Data Retention Supply Current	ICCDR		0.1	10	μA	$V_{CC} = 3V, CS = V_{CC}$ $V_{IN} = V_{CC}$ to GND
Chip Deselect to Data Retention Time	^t CDR	0			'ns	
Operation Recovery Time	^t R	trc()			ns _	

Note: 1) t_{RC} = Read Cycle Time

PACKAGE OUTLINE µPD444/6514C






Plastic

ITEM	MILLIMETERS	INCHES
A ·	23.2 MAX.	0.91 MAX
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.05
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.6 MAX.	0.18 MAX
J	5.1 MAX.	0.2 MAX.
к	7.62	0.3
L	6.7	0.26
м	0.25	0.01

μPD444/6514





FULLY DECODED 4096 STATIC CMOS RAM

DESCRIPTION

The μ PD445L is a very low power 4,096 bit (1024 words by 4 bits) static RAM fabricated with NEC's complementary MOS (CMOS) process. It has two chip enable inputs (\overline{CE}_1 , CE₂). Minimum standby current is drawn when \overline{CE}_1 is at a high level, while inhibiting all address and control line transitions or, unconditionally when CE₂ is at a low level. This device ideally meets the low power requirements of battery operated systems and battery back-up systems for non-volatility of data.

The μ PD445L uses fully static circuitry requiring no clocking. Output data is read out non-destructively by placing a high on the R/W pin and has the same polarity as input data. All inputs and outputs are directly TTL compatible. The device has common input/output data busses and an OD (Output Disable) pin for use in common I/O bus systems.

The μ PD445L is guaranteed to retain data with the power supply voltage as low as 2.0 volts.

FEATURES

- Single +5V Power Supply
- Ideal for Battery Operation
- Low Standby Power for Data Retention
- Simple Memory Expansion Chip Enable Inputs
 - Access Time 650 ns Max. (μPD445L) 450 ns Max. (μPD445L-1)
- Directly TTL Compatible All Inputs and Outputs
- Common Data Input and Output
- Static CMOS No Clocks Refreshing Required
- 20 Pin Dual-In-Line Plastic Package

PIN CONFIGURATION

1	-	~~~	-	
A3 🗖	1		20	□ v _{cc}
A2 🗖	2		19	□ ^4
A1 🗖	3		18	B/W
A₀ 🗖	4		17	
A5 🗖	5	μPD	16	
A6 🗖	6	445L	15	
A7 🗖	7		14	A 8
GND	8		13	A9
1/01 🗖	9		12	1/04
1/0 ₂ 🗖	10		11	1 1/03


PIN NAMES

A0-A9	Address Input
OD	Output Disable
R/W	Read/Write
CE1	Chip Enable 1
CE2	Chip Enable 2
1/01-1/04	Data Input/Output
Vcc	Power Supply
GND	Ground

OPERATION MODES

CE1	CE2	OD	Chip	Output Mode	
0	1	0	0.1	Data Out	
0	. 1	1	Selected		
(Others		Non-Selected	High Impedance	

μPD445L



Operating Temperature
Storage Temperature
All Output Voltages
All Input Voltages
Supply Voltage V _{CC} 0.3 to +7 Volt

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = -10 \text{ to } +70^\circ \text{C}; +5\text{V} \pm 10\%$

			LIMITS	5		TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	+2.2		∨ _{cc}	v	
Input Low Voltage	VIL	-0.3		+ 0.65	v	
Output High Voltage	V _{ОН1} V _{ОН2}	+2.4 +3.5			v v	I _{OH} = -1.0 mA I _{OH} = 100 μA
Output Low Voltage	VOL			+ 0.4	v	I _{OL} = +2.0 mA
Input Leakage Current High	Чын			+ 1.0	μA	VI = VCC
Input Leakage Current Low	LIL			- 1.0	μA	V ₁ = 0V
Output Leakage Current High	LOH			+ 1.0	μA	$\frac{V_0}{CE_1} = V_{CC},$
Output Leakage Current Low	LOL			1.0	μA	$\frac{V_0}{CE_1} = 0V,$
Supply Current	ICC1	5. - 5.	12	25	mA	Outputs Open VI = V _{CC} except CE1 ≤ 0.65V
Supply Current	ICC2		16	30	mA	Outputs Open VI = 2.2V except CE1 ≤ 0.65V
Standby Current	ICCL			40	μA	V ₁ = 0 to 5.25V Except CE ₂ ≤ 0.2V

ABSOLUTE MAXIMUM RATINGS*

BLOCK DIAGRAM

DC CHARACTERISTICS

μ PD445L

AC CHARACTERISTICS

READ CYCLE

 $T_a = -10^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$

	· · · · ·		LIN	IITS			
	ж. С	44	445L		5L-1		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read Cycle Time	^t RC	650		450		ns	
Access Time	tA		650		450	ns	Input Voltage Levels
Chip Enable (CE ₁) to Output	tCO1		600		400	ns	V = +0.65 to +2.2V
Chip Enable (CE ₂) to Output	tCO2	1. 1.	700	· ·	500	ns	Input Rise Time 20 ns
Output Enable to Output	tOD		350		250	ns	Input Fall Time 20 ns
Output Disable (OD) to Floating	^t DF	0	150	0	130	ns	Timing Measurement Reference Level =
Data Output Hold Time	tOH1	· 0		0		ns	+1.5V Output Load
Chip Disable to Floating	tOH2	0		Ö		ns	1 TTL + 100 pF
Address Rise and Fall Time	t _r t _f		300		300	ns	For Address change during Chip Enabled

WRITE CYCLE $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%$

			LIN	IITS		[· · ·
	a.	44	5L	445	iL-1		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Write Cycle Time	twc	650		450		ns	
Address Setup Time	tAW	150		130		ns	Input Voltage Levels VI = +0.65 to +2.2V
Chip Enable (CE ₁) to Write a End	^t CW1	550	× 5	350		ns	Input Rise Time 20 ns
Chip Enable (CE ₂) to Write End	^t CW2	550		350		ns	Input Fall Time 20 ns
Data Setup Time	tDW	400		250		ns	
Data Hold Time	^t DH	100		50		ns	Timing Measurement
Write Pulse Width	twp	400		250		ns	Reference Level =
Address Hold Time	twn	50		50	1.5	ns	+1.5V
Output Disable Setup Time	^t DS	150		130	v	ńs	
Address Rise and Fall Time	tr tf		300	, in the second	300	ns	For Address change during Chip Enabled


$T_a = -10^\circ C$ to $+70^\circ C$

LOW VCC DATA RETENTION

		LIN				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
V _{CC} for Data Retention	VCCDR	+2.0			v	CE ₂ ≤ +0.2V
Data Retention Current	ICCDR	· ·		40	μA	V _{CCDR} = +2.0V CE ₂ ≤ +0.2V
Chip Deselect Setup Time	tCDR	0			ns	
Chip Deselect Hold Time	^t R	t _{RC} ①			ns	

Note: 1) t_{RC} = Read Cycle Time

μPD445L



TIMING WAVEFORMS


ANTAL BARAD

Note O Apply less than V_{CCDR} to all inputs for data retention mode.

CAPACITANCE

CAPACITANCE				LIMITS			TEST
	PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
	Input Capacitance	CI		5	- 8	pF.	Vi = 0V
	Output Capacitance	CO		8	12	pF	V _O = 0V

PACKAGE OUTLINE µPD445LC



ITEM	MILLIMETERS	INCHES
A	27.00	1.07
В	2.07	0.08
С	2.54	0.10
D	0.50	0.02
E	22.86	0.90
F	1.20	0.05
G	2.54 MIN	0.10 MIN
н	0.50 MIN	0.02 MIN
I	4.58 MAX	0.18
J	5.08 MAX	0.20
к	10.16	0.40
L	8.60	0.39
м	0.25 +0.10 -0.05	0.01 +0.004 -0.002

SP445L-8-78-GY-CAT

NOTES

ante de la desta de la composición de Composición de la comp

المعنى 10 مىلى 10 مىل 10 مىلى 10 مىلى 10 مىلى 10 مىلى 10 مىلى 10 مىلى

a state of the second second



FULLY DECODED 8,192 BIT MASK PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The NEC μ PD2308A is a high speed 8,192 bit mask programmable Read Only Memory organized as 1024 words by 8 bits. The µPD2308A is fabricated with N-channel MOS technology.

The inputs and outputs are fully TTL compatible. The device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and desired chip select code is fixed during the masking process.

- FEATURES Access Time 450 ns Max
 - 1024 Words x 8 Bits Organization
 - Single +5V ±10% Power Supply Voltage
 - Directly TTL Compatible All Inputs and Outputs
 - Two Programmable Chip Select Inputs for Easy Memory Expansion
 - Three-State Output OR-Tie Capability
 - **On-Chip Address Fully Decoded** ٠
 - All Inputs Protected Against Static Charge
 - Direct Replacement for 2308A
 - Available in 24-pin plastic or ceramic packages


PIN CONFIGURATION

A7	d	1		\sim		24	Ь	v _{cc}
A6	Ц	2				23	Ь	A8
Α5	d	3				22	þ	Ag
A4	Ц	4				21		NC
Α3		5				20	þ	cs ₁
A2	С	6		μPD 2308,		19	þ	NC
A1	C	7	4	.300	-	18	þ	cs2
A0	Ц	8				17	þ	D7
D0		9				16	þ	D6
D1		10				15	þ	D5
D ₂		11		<i>, '</i>		14	þ	D4
GND	Ц	12				13	Þ	D3

PIN NAMES A0 - A9 Address Inputs $D_0 - D_7$ Data Outputs $CS_1 - CS_2$ Programmable Chip Select Inputs



μ PD2308A



BLOCK DIAGRAM

and the second second

 Operating Temperature
 -10°C to +70°C

 Storage Temperature
 -65°C to +125°C

 *Voltage on Any Pin
 -0.5 to +7.0 Volts ①

ABSOLUTE MAXIMUM RATINGS*

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

		LIMITS				ν.
PARAMETER	SYMBOL	MIN	түр 🕦	MAX	UNIT	TEST CONDITIONS
Input Load Current	1LI			+10	μA	VIN = VCC
(All Input Pins)				-10	μA	V _{IN} = 0V
Output Leakage Current	LOH			+10	μA	Chip Deselected, $V_0 = V_{CC}$
Power Supply Current	Icc		60	85	mA	
Input "Low" Voltage	VIL	-0.5	,	0.8	v	
Input "High" Voltage	VIH	2.0		Vcc	v	
Output "Low" Voltage	VOL			0.4	v	I _{OL} = 3.2 mA
Output "High" Voltage	∨он	+2.4			v	I _{OH} = -200 μA

 $T_a = -10^{\circ}C$ to +70°C; $V_{CC} = +5 \pm 5\%$ unless otherwise noted.

Note: (1) Typical values for $T_a = 25^{\circ}C$ and nominal supply voltage.

DC CHARACTERISTICS

CAPACITANCE

T. =	25°C	: f = '	1 MHz
1 2 -	200		1 101112


• •			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		5 .: .	7	pf	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	с _{оит}		7	10	pf	All Pins Except Pin Under Test Tied to AC Ground

AC CHARACTERISTICS $T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 5\%$ unless otherwise specified.


PARAMETER	SYMBOL	MIN	LIMITS	мах	UNIT	TEST CONDITIONS
Address to Output Delay Time	tA		350	450	ns	t _T = t _r = t _f = 20 ns V _{ref in} = 1V, 2.2V
Chip Select to Output Enable Delay Time	tCO			120	ns	V _{ref out} = 0.8V, 2V
Chip Deselect to Output Data Float Delay	^t DF	10		100	ns	Output LOAD = 1 TTL GATE
Time						C _L = 100 pf
Previous Data Valid After Address Change	tОН	20			ns	

Note: (1) $T_a = 25^{\circ}C; V_{CC} = +5V$

TIMING WAVEFORMS








PACKAGE OUTLINES μPD2308AC μPD2308AD

Plastic

ITEM	MILLIMETERS	INCHES		
A	33 MAX	1.3 MÁX		
В	2.53	0.1		
С	2.54	0.1		
D	0.5 ± 0.1	0.02 ± 0.004		
E	27.94	1.1		
F	1.5	0.059		
G	2.54 MIN	0.1 MIN		
н	0.5 MIN	0.02 MIN		
1	5.22 MAX	0.205 MAX		
J	5.72 MAX	0.225 MAX		
к	15.24	0.6		
L	13.2	0.55 MAX		
M	0.25 ^{+0.10} -0.05	0.01 ^{+0.004} -0.0019		



	Ceramic									
ITEM	MILLIMETERS	INCHES								
A	30.78 MAX.	1.23 MAX.								
B	1.53 MAX.	0.07 MAX.								
С	2,54 ± 0.1	0.10 ± 0.004								
D	0.46 ± 0.8	0.018 ± 0.03								
E	27.94 ± 0.1	1.10 ± 0.004								
F	1.02 MIN.	0.04 MIN.								
G	3.2 MIN.	0.125 MIN.								
н	1.02 MIN.	0.04 MIN.								
I	3.23 MAX.	0.13 MAX.								
	4.25 MAX.	0.17 MAX.								
к	15.24 TYP.	0.60 TYP.								
L	14.93 TYP	0.59 TYP.								
M	0.25 ± 0.05	0.010 ± 0.002								



FULLY DECODED 16,384 BIT MASK PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The NEC μ PD2316E is a high speed 16,384 bit mask programmable Read Only Memory organized as 2048 words by 8 bits. The μ PD2316E is fabricated with N-channel MOS technology.

The inputs and outputs are fully TTL compatible. The device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and desired chip select code is fixed during the masking process.

FEATURES


- Access Time 450 ns Max
- 2048 Words x 8 Bits Organization
- Single +5V ±10% Power Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- On-Chip Address Fully Decoded
- All Inputs Protected Against Static Charge
- Direct Replacement for 2316E
- Available in 24-pin plastic or ceramic packages

PIN CONFIGURATION

A7		1		24	Þ	v _{cc}
A6		2		23	Ь	Ag
Α5		3		22		Ag
Aġ		4	1 - A	21	Ò	CS3
A3	Ċ	5		20		cs ₁
A2		6	μPD 2316E	19		A10
A1		7	23 10E	18		cs ₂
A ₀		8		17		D7
D ₀		9		16		D ₆
- D1		10		15		D5
D ₂		11		14		D4
GND		12		13		D ₃

PIN NAMES							
A0 - A10 Address Inputs							
D0 - D7	Data Outputs						
$CS_1 - CS_3$	Programmable Chip Select Inputs						

μPD2316E



BLOCK DIAGRAM

te server en e

Operating Temperature -10°C to +70°C Storage Temperature -65°C to +125°C Voltage on Any Pin -0.5 to +7.0 Volts ①

ABSOLUTE MAXIMUM RATINGS*

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$

 $T_a = -10^{\circ}$ C to +70°C; V_{CC} = +5 ± 5% unless otherwise noted.

			LIMITS			
PARAMÉTER	SYMBOL	MIN	түр 🕦	MAX	UNIT	TEST CONDITIONS
Input Load Current	ILI.			+10	μA	VIN = VCC
(All Input Pins)				-10	μA	V _{IN} = 0V
Output Leakage Current	LOH			+10	μA	Chip Deselected, $V_0 = V_{CC}$
Power Supply Current	lcc		60	85	mA	
Input "Low" Voltage	VIL	-0.5		0.8	v	
Input "High" Voltage	VIH	2.0		Vcc	v	
Output "Low" Voltage	VOL			0.4	v	I _{OL} = 3.2 mA
Output "High" Voltage	∨он	+2.4			v	I _{OH} = -200 μA

DC CHARACTERISTICS

Note: (1) Typical values for $T_a = 25^{\circ}C$ and nominal supply voltage.

μ PD2316E

CAPACITANCE $T_a = 25^{\circ}C$; f = 1 MHz

	i.	LIMITS				
PARAMETER	SYMBOL	MÍN	ТҮР	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		5	7	pf	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	COUT		7	10	pf	All Pins Except Pin Under Test Tied to AC Ground


AC CHARACTERISTICS

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 5\%$ unless otherwise specified.


		ŕ.,	LIMITS		i.	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Address to Output Delay Time	tĄ		350	450	ns	t _T = t _r = t _f = 20 ns V _{ref in} = 1V, 2.2V
Chip Select to Output Enable Delay Time	^t CO		×.	120	'ns	V _{ref out} = 0.8V, 2V
Chip Deselect to Output Data Float Delay	tDF	10		100	ns	Output LOAD = 1 TTL GATE
Time						C _L = 100 pf
Previous Data Valid After Address Change	tОН	20			ns	


Note: 1 $T_a = 25^{\circ}C; V_{CC} = +5V$

TIMING WAVEFORMS










PACKAGE OUTLINE µPD2316EC/D

µPD2316EC (Plastic)

١

ITEM	MILLIMETERS	INCHES
. A	33 MAX	1.3 MAX
В	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
, G.	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
1	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.6
. L	13.2	0.55 MAX.
м	0.25 ^{+0.10} -0.05	0.01 ^{+0.004} -0.0019



µPD2316ED (Ceramic)

ITEM	MILLIMETERS	INCHES
A	30,78 MAX.	1.23 MAX.
В	1.53 MAX.	0.07 MAX.
С	2.54 ± 0.1	0.10 ± 0.004
D	0.46 ± 0.8	0.018 ± 0.03
E	27.94 ± 0.1	1.10 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.125 MIN.
н	1.02 MIN.	0.04 MIN.
I	3.23 MAX.	0.13 MAX.
J	4.25 MAX.	0.17 MAX.
ĸ	15.24 TYP.	0.60 TYP.
Ĺ	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.010 ± 0.002

ΝΕC μ PD2332A μ PD2332A-1 μ PD2332B μ PD2332B-1

FULLY DECODED 32,768 BIT MASK PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION


The NEC μ PD2332A/B is a Fully Decoded 32,768 Bit Mask Programmable Read-Only Memory organized as 4,096 Words by 8 Bits. The μ PD2332A/B has two chip select inputs and the combination of "High"/"Low" levels of these inputs is mask-programmable.

The μ PD2332A/B is fabricated with sophisticated N-channel MOS technology and features high speed and TTL compatibility for simple interface with bipolar circuits.

FEATURES

- 4096 Words x 8 Bits Organization
- Directly TTL Compatible All Inputs and Outputs
- Fully Static (No Clock or Refresh Required)
- Single +5V Power Supply
- High Speed Access Times: μ PD2332A/B 450 ns
 - µPD2332A/B-1 350 ns
- Three-State Output OR-Tie Capability
- Two Programmable Chip Select Inputs for Easy Memory Expansion
- Available in Either JEDEC Pinout: μ PD2332A or μ PD2332B
- N-Channel MOS Technology
- Pin Compatible with TI TMS4732
- Available in 24 Pin Plastic or Ceramic Dual-in-Line Package

PIN CONFIGURATIONS




PIN NAMES

$A_0 - A_{11}$	Address Inputs
D0-D7	Data Outputs
$CS_1 - CS_2$	Programmable Chip Select Inputs

When ordering the $\mu PD2332A/B$, specify a chip select combination of CS $_1$ and CS $_2$ from the following.

cs ₂	cs ₁
0	0
0	1
1	0
1	1

Rev/1



BLOCK DIAGRAM

an an an the second second

..

ABSOLUTE MAXIMUM RATINGS*

Note: 1) With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 5\%$ unless otherwise specified

			LIMI	TS		
PARAMETER	SYMBOL	MIN.	түр 🛈	MAX.	UNIT	TEST CONDITIONS
Input Load Current (All Input Pins)	ILI			10	μA	V _{IN} = 0 to +5.5V
Output Leakage Current	LOH			+10	μA	CS = 2.2V (Deselected) V _{OUT} = V _{CC}
Output Leakage Current	LOL			- 10	μA	CS = 2.2V (Deselected) VOUT = OV
Power Supply Current	^I cc		60	90	mA	All inputs 5.25V Data Out Open
Input "Low" Voltage	V _{IL}	-0.5		0.8	v	
Input "High" Voltage	v _{ін}	2.0		V _{CC} + 1.0V	v	
Output "Low" Voltage	VOL			0.40	v	3.2 mA
Output "High" Voltage	v _{он}	2.4			v	−200 µA

DC CHARACTERISTICS

Note: (1) Typical Values for $T_a = 25^{\circ}C$ and nominal supply voltages.

$T_a = 25^{\circ}C; f = 1 MHz$

		LIMITS				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	C _{IN}			10	pF	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	с _{оит}			15	pF	All Pins Except Pin Under Test Tied to AC Ground

$T_a = -10^{\circ}$ C to +70° C, V_{CC} = +5V ± 5% unless otherwise specified.


		LIMITS						
	SYMBOL	µPD2332A/B		μPD2332A/B-1				
PARAMETER		MIN.	MAX.	MIN.	MAX.	UNIT	TEST CONDITIONS	
Address to Output Delay Time	^t ACC		450		350	ns	t _T = t _r = t _f = 20 ns	
Chip Select to Output Enable Delay Time	tco		150		150	ns .	C _L = 100 pF	
Chip Deselect to Output Data Float Delay Time	tDF	0	150		100	ns	Load = ITTL gate	
Output Hold Time	тон	20		20		ns	V _{IN} = 0.8 to 2V V _{ref} Input = 1.5V V _{ref} Output = 0.45/2.2V	

CAPACITANCE

AC CHARACTERISTICS


TIMING WAVEFORMS





PACKAGE OUTLINE μPD2332AC/D μPD2332BC/D

Plastic					
ITEM	MILLIMETERS	INCHES			
Α	33 MAX	1.3 MAX			
В	2.53	0.1			
с	2.54	0.1			
D	0.5 ± 0.1	0.02 ± 0.004			
E	27.94	1.1			
F	1.5	0.059			
G	2.54 MIN	0.1 MIN			
н	0.5 MIN	0.02 MIN			
I	5.22 MAX	0.205 MAX			
J	5.72 MAX	0.225 MAX			
к	15.24	0.6			
L	13.2	0.55 MAX			
м	0.25 +0.10 -0.05	0.01 ^{+0.004} -0.0019			




Cora	mic

	Ceramic						
ITEM	MILLIMETERS	INCHES					
A	30.78 MAX.	1.23 MAX					
В	1.53 MAX.	0.07 MAX.					
С	2.54 ± 0.1	0.10 ± 0.004					
D	0.46 ± 0.8	0.018 ± 0.03					
E	27.94 ± 0.1	1.10 ± 0.004					
F	1.02 MIN.	0.04 MIN.					
G	3.2 MIN.	0.125 MIN.					
н	1.02 MIN.	0.04 MIN.					
I .	3.23 MAX.	0.13 MAX.					
J	4.25 MAX.	0.17 MAX.					
к	15.24 TYP.	0.60 TYP.					
L	14.93 TYP.	0.59 TYP.					
M	0.25 ± 0.05	0.010 ± 0.002					



SP2332A/B-1-80-CAT





FULLY DECODED 65,536 BIT MASK PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The NEC μ PD2364 is a high speed 65,536 bit mask programmable Read Only Memory organized as 8,192 words by 8 bits. The μ PD2364 is fabricated with N-channel MOS technology.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The chip select input is programmable. Any of active high or low level chip select input can be defined and desired chip select code is fixed during the masking process.

FEATURES


- 8,192 Words x 8 Bits Organization
- Directly TTL Compatible All Inputs and Outputs
- Single +5V Power Supply
- High Speed Access Time 450 ns Max.
- Three-State Output OR-Tie Capability
- One Programmable Chip Select Input for Easy Memory Expansion
- On-Chip Address Fully Decoded
- All Inputs Protected Against Static Charge
- Pin Compatible with MK36000
- Available in 24 Pin Ceramic or Plastic Dual-in-Line Package

PIN CONFIGURATION

A7 🗖	1	-0	24	þv _{cc}
A6 🗆	2		23	
A ₅ [3		22	
A4 🗌	4		21	A12
A3 🗌	5		20	🗅 cs
A2 🗖	6	μ PD	19	
A1 🗖	7	2364	18	
A0 🗆	8		17	
01 □	9		16	07
02 □	10		15	
03 🗖	11		14	05
GND 🗖	12		13	04

	PINNAMES
A0 - A12	Address Inputs
01-08	Data Outputs
CS	Programmable Chip Select Input

μ PD2364



Storage Temperature

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

-65°C to +150°C

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

PARAMETER			LIMIT	rs		TEST CONDITIONS	
	SYMBOL	MIN	түр①	MAX	UNIT		
Input Load Current	L			+10	μA	VIN = VCC	
(All Input Pins)	ILI.			-10 ·	μA	V _{IN} = 0V	
Output Leakage Current	LOH			+10	μA	Chip Deselected, Vo = VCC	
Output Leakage Current	LOL			- 10	μA	Chip Deselected, V ₀ = 0V	
Power Supply Current	ICC .		80	140	mA		
Input "Low" Voltage	VIL	-0.5		0.8	v		
Input "High" Voltage	VIH	2.0		V _{CC} + 1.0V	v		
Output "Low" Voltage	VOL			0.45	v	I _{OL} = 2.1 mA	
Output "High" Voltage	∨он	2.2			v	1 _{OH} = -400 μA	

$T_a = -10^{\circ}$ C to +70°C, V_{CC} = +5V ± 10%, unless otherwise specified.

Note: (1) Typical Values for $T_a = 25^{\circ}C$ and nominal supply voltages.

DC CHARACTERISTICS

μPD2364

CAPACITANCE

 $T_a = 25^{\circ}C; f = 1 MHz$


		LIMITS				·
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	pF	All Pins Except Pin Under Test Tied to AC Ground
Output Capacitance	COUT			15	pF	All Pins Except Pin Under Test Tied to AC Ground


AC CHARACTERISTICS

 T_a = -10° C to +70° C, V_{CC} = +5V \pm 5% unless otherwise specified.

		LIMITS				
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITIONS
Address to Output Delay Time	tA			450	ns	$t_T = t_r = t_f = 20 \text{ ns}$
Chip Select to Output Enable Delay Time	tCO			150	ns	C _L = 100 pF
Chip Deselect to Output Data Float Delay Time	^t DF	0		150	ns	Load = ITTL gate
Output Hold Time	^t ОН	20			ns	V _{IN} = 0.8 to 2V V _{ref} Input = 1.5V V _{ref} Output = 0.8 to 2.0V


TIMING WAVEFORMS





PACKAGE OUTLINE µPD2364C/D

	Plastic	
ITEM	MILLIMETERS	INCHES
А	33 MAX.	1.3 MAX.
В	2,53 MAX.	0.1 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94 ± 0.1	1.1 ± 0.004
F	1.5 MIN.	0.059 MIN.
G	2.54 MIN.	0.1 MIN.
н	0,5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24 TYP.	0.6 TYP.
L	13.2 TYP.	0.52 TYP.
м	0.25 +0.10 -0.05	0.01 +0.004 -0.0019



Ceramic						
ITEM	MILLIMETERS	INCHES				
A	30,78 MAX.	1.21 MAX.				
В	1.53 MAX.	0.06 MAX.				
С	2.54 ± 0.1	0.10 ± 0.004				
D	0.46 ± 0.8	0.018 ± 0.03				
E	27.94 ± 0.1	1.10 ± 0.004				
F	1.02 MIN.	0.04 MIN.				
G	3.2 MIN.	0.13 MIN.				
Н	1.02 MIN.	0.04 MIN.				
I	3.23 MAX.	0.13 MAX.				
J	4.25 MAX.	0.17 MAX.				
ĸ	15.24 TYP.	0.60 TYP.				
L	14.93 TYP.	0.59 TYP.				
М	0.25 ± 0.05	0.010 ± 0.002				



16K ULTRAVIOLET ERASABLE PROM

DESCRIPTION

The μ PD2716 is a 16,384-bit Ultraviolet Erasable and Electrically Programmable Read Only Memory. Organized as 2048 words x 8 bits, it operates from a single +5 volt power supply, making it ideal for microprocessor applications. It is pin-for-pin compatible with the μ PD2316E, allowing economical changeover to a masked ROM for production quantities.

The μ PD2716 features fast, simple, one pulse programming, controlled by TTL level signals. Total programming time for all 16,384 bits is only 100 seconds.

FEATURES

- Access Time 450 ns Max
- 2048 Words x 8 Bits Organization
- Single +5V Supply
- Pin Compatible with µPD2316E Masked ROM
- Fast Programming
- TTL Level Controls for Reading and Programming
- Available in a 24 Pin Ceramic Package

PIN CONFIGURATIO	N (
------------------	-----	--

A7 🗖	1		24	Þ∨cc
A6 □	2		23	
A5 □	3		22	
A4 □	4		21	
A3 🗆	5		20	그 으트
A ₂	6	μPD	19	A10
A1	7	2716	18	
A0	8		17	07
⁰⊏	9		16	D °6
01	10		15	05
⁰2 □	11		14	04
	12		13	□ º3

PIN NAMES					
A0-A9	Addresses				
CE/PGM	Chip Enable/Program				
ŌĒ	Output Enable				
0007	Output Data				

MODE SELECTION							
PINS	CE/PGM	ŌĒ	Vpp	Vcc	OUTPUTS		
Read	VIL	VIL	+5	+5	DOUT		
Standby	VIH	Don't Care	+5	+5	High Z		
Program	Pulsed VIL to VIH	VIH	+25	+5	DIN		
Program Verify	VIL	VIL	+25	+5	DOUT		
Program Inhibit	VIL	∨ін	+25	+5	High Z		



32K ULTRAVIOLET ERASABLE PROM

DESCRIPTION

The μ PD2732 is a 32,768 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory. Organized as 4096 words x 8 bits, it operates from a single +5V power supply, making it ideal for microprocessor applications. The μ PD2732 features fast, simple, one pulse programming, controlled by TTL level signals. Total Programming time for all 32,768 bits is only 200 seconds.


FEATURES

- 4096 Words x 8 Bits Organization
- Single +5V SupplyFast Programming
- TTL Level Controls for Reading and Programming
- Available in a 24 Pin Ceramic Package

PIN CONFIGURATION

	24	□vcc
2	23	
3	22	
1	21	D A11
5	20	DOE
, '	19	A10
7 27	18	CE
3	17	
9	16	
0	.15	□ °5
1	14	
2	13	□ °3
	2 3 5 5 5 4 5 5 4 7 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	2 23 3 22 4 21 5 μPD 19 2732 19 2732 18 3 17 9 16 015 1 14

MICROCOMPUTERS



μ COM-4 MICROCOMPUTER SELECTION GUIDE

DEVICE	PRODUCT	ROM	RAM	1/0	PROCESS	ουτρυτ	SUPPLY VOLTAGES	PINS
μPD548	μCOM-42 CPU	1920 x 10	96 x 4	35	PMOS	-35V, O.D.	- 10	42
μPD546	μCOM-43 CPU	2000 × 8	96 x 4	35	PMOS	-10V, O.D.	- 10	42
µPD553	µCOM-43H CPU	2000 × 8	96 x 4	35	PMOS	-35V, O.D.	- 10	42
µPD557L	µCOM-43SL CPU	2000 x 8	96 x 4	21	PMOS	-35V, O.D.	-8	28
μPD650	µCOM-43C CPU	2000 x 8	96 x 4	35	CMOS	push-pull	+5	42
μPD547	μCOM-44 CPU	1000 x 8	64 x 4	35	PMOS	-10V, O.D.	- 10	42
µPD547L	µCOM-44L CPU	1000 x 8	64 x 4	35	PMOS	-10V, O.D.	-8	42
μPD552	μCOM-44H CPU	1000 x 8	64 x 4	35	PMOS	-35V, O.D.	- 10	42
μPD651	μCOM-44C CPU	1000 x 8	64 x 4	35	CMOS	push-pull	+5	42
μPD550	μCOM-45 CPU	640 x 8	32 x 4	21	PMOS	-35V, O.D.	- 10	28
µPD550L	μCOM-45L CPU	640 x 8	32 x 4	21	PMOS	-35V, O.D.	-8	28
μPD554	μCOM-45 CPU	1000 x 8	32 x 4	21	PMOS	-35V, O.D.	- 10	28
µPD554L	µCOM-45L CPU	1000 x 8	32 x 4	21	PMOS	-35V, O.D.	-8	28
μPD652	µCOM-45C CPU	1000 x 8	32 x 4	21	CMOS	push-pull	+5	28
μPD555	μCOM-42 EVACHIP	-	96 x 4	35	PMOS	-10V, O.D.	- 10	64
μPD556	µCOM-43 EVACHIP	-	96 x 4	35	PMOS	-10V, O.D.	- 10	64
μPD7520	μCOM-75 CPU	768 x 8	48 x 4	24	PMOS	Direct LED Drive	~6 to -10 variable	28

Notes: O.D. = Open Drain

H = High Negative Voltage Outputs

C = CMOS

L = Low Power

S = Reduced I/O

μ COM-8 MICROCOMPUTER SELECTION GUIDE

MICROPROCESSORS

DEVICE	PRODUCT	SIZE	PROCESS	OUTPUT	CYCLE	SUPPLY VOLTAGES	PINS
μPD8080AF	Microprocessor	8-bit	NMOS	3-State	2.0 MHz	+12 ± 5	40
µPD8080AF-2	Microprocessor	8-bit	NMOS	3-State	2.5 MHz	+12 ± 5	40
µPD8080AF-1	Microprocessor	8-bit	NMOS	3-State	3.0 MHz	+12 ± 5	40
µPD8085A	Microprocessor	8-bit	NMOS	3-State	3.0 MHz	+5	40
μPD8085A-2	Microprocessor	8-bit	NMOS	3-State	5.0 MHz	+5	40

SINGLE CHIP 8-BIT MICROCOMPUTERS

DEVICE	SPECIAL FEATURES	ROM	RAM	ı/o	PROCESS	OUTPUT	CYCLE	SUPPLY VOLTAGES	PINS
μPD8021	Zero-Cross Detector	1024 x 8	64 x 8	21	NMOS	BD	3.6 MHz	+5V	28
μPD8022	On-Chip A/D Converter	2048 × 8	. 64 x 8	26	NMOS	BD	3.6 MHz	+5V	40
µPD8035L	µPD8048 w/External Memory	External	64 x 8	27	NMOS	TS, BD	6 MHz	+5V	40
µPD8039L	µPD8049 w/External Memory	External	128 x 8	27	NMOS	TS, BD	11 MHz	+5V	40
μPD8041	Peripheral Interface w/Slave Bus	1024 x 8	64 x 8	18	NMOS	TS, BD	6 MHz	+5V	40
μPD8048	Expansion Bus	1024 × 8	64 x 8	27	NMOS	TS, BD	6 MHz	+5V	40
µPD8049	High Speed µPD8048	2048 × 8	128 x 8	27	NMOS	TS, BD	11 MHz	+5V	40
μPD8741A	UV-EPROM µPD8041A	1024 x 8	64 x 8	18	NMOS	TS, BD	6 MHz	+5V	40
μPD8748	UV-EPROM µPD8048	1024 x 8	64 x 8	27	NMOS	TS, BD	6 MHz	+5V	40
μPD7800	Development Chip	External	128 x 8	48	NMOS	TS, BD	4 MHz	+5V	64
μPD7801	8080 Type Expansion Bus 64K Memory Address Space	4096 x 8	128 x 8	48	NMOS	TS, BD	4 MHz	+5V	64

Notes: BD = Bi-directional

TS = 3-State

μ COM-8 MICROCOMPUTER SELECTION GUIDE

SYSTEM SUPPORT

DEVICE	PRODUCT	SIZE	PROCESS	OUTPUT	CYCLE	SUPPLY VOLTAGES	PINS
μPD765	Double Sided/Double Density Floppy Disk Controller	8-bit	NMOS	3-State	8 MHz	+5	40
μPD781	Dot Matrix Printer Controller-Epson 500 Printer	8-bit	NMOS	3-State	6 MHz	+5	40
μPD782	Dot Matrix Printer Controller-Epson 200 Printer	8-bit	NMOS	3-State	6 MHz	+5	40
μPD3301	CRT Controller	8-bit	NMOS	3-State	3 MHz	+5	40
μPD7001	8-Bit A/D Converter	8-bit	CMOS	Open Collector Serial	10 kHz Conversion Time	+5	16
μPD7002	12-Bit A/D Converter	8-bit	CMOS	3-State	400 Hz Conversion Time	+5	28
μPD8155	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	· _	+5	40
µPD8155-2	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State		+5	40
μPD8156	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State		+5	40
μPD8156-2	256 x 8 RAM with I/O Ports and Timer	8-bit	NMOS	3-State	,-	+5	40
μPB8212	I/O Port	8-bit	Bipolar	3-State	-	+5	24
μPB8214	Priority Interrupt Controller	3-bit	Bipolar	Open Collector	3 MHz	+5	24
μPB8216	Bus Driver Non-Inverting	4-bit	Bipolar	3-State	-	+5	16
μPB8224	Clock Generator Driver	2 phase	Bipolar	High Level Clock	3 MHz	+12 ± 5	16
μPB 8226	Bus Driver Inverting	4-bit	Bipolar	3-State	- · -	+5	16
μPB8228	System Controller	8-bit	Bipolar	3-State	· -	+5	28
μPD8243	I/O Expander	4 x 4 bits	NMOS	3-State	-	+5	24
μPD8251	Programmable Communica- tions Interface (Async/Sync)	8-bit	NMOS	3-State	A-9.6K baud S-56K baud	+5	28
μPD8251A	Programmable Communica- tions Interface (Async/Sync)	8-bit	NMOS	3-State	A-9.6K baud S-64K baud	+5	28
μPD8253	Programmable Timer	8-bit	NMOS	3-State	3.3 MHz	+5	24
μPD8253-5	Programmable Timer	8-bit	NMOS	3-State	3.3 MHz	+5	24
μPD8255	Peripheral Interface	8-bit	NMOS	3-State	-	+5	40
μPD8255A-5	Peripheral Interface	8-bit	NMOS	3-State	. –	+5	40
μPD8257	Programmable DMA Controller	8-bit	NMOS	3-State	3 MHz	+5	40
μPD 8257 -5	Programmable DMA Controller	8-bit	NMOS	3-State	3 MHz	+5	40
μPD8259	Programmable Interrupt Controller	8-bit	NMOS	3-State	-	+5	28
μPD8259-5	Programmable Interrupt Controller	8-bit	NMOS	3-State	-	+5	28
μPD8279-5	Programmable Keyboard/ Display Interface	8-bit	NMOS	3-State		+5	40
μPD8355	2048 x 8 ROM with I/O Ports	8-bit	NMOS	3-State	-	+5	40
μPD8755A	2048 x 8 EPROM with I/O Ports	8-bit	NMOS	3-State		+5	40



MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMEN		
AMD	AM8080A/9080A	Microprocessor (2.0 MHz)	μPD8080AF		
	AM8080A-2/9080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2		
	AM8080A-1/9080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1		
	AM8085A	Microprocessor (3.0 MHz)	μPD8085A		
	AM8155	Programmable Peripheral Interface with 256 x 8 RAM	μPD8155		
	AM8156	Programmable Peripheral Interface with 256 x 8 RAM	μPD8156		
	AM8212	I/O Port (8-Bit)	μPB8212		
	AM8214	Priority Interrupt Controller	μPB8214		
	AM8216	Bus Driver, Inverting	μPB8216		
	AM8224	Clock Generator/Driver	μPB8224		
	AM8226	Bus Driver, Non-Inverting	μPB8226		
	AM8228	System Controller	μPB8228		
12.2	AM8251	Programmable Communications Interface	μPD8251		
	AM8255	Programmable Peripheral Interface	μPD8255		
	AM8257	Programmable DMA Controller	μPD8257		
	AM8355	Programmable Peripheral Interface	μPD8355		
	AM8048	with 2048 x 8 ROM Single Chip Microcomputer	μPD8048		
NTEL	8080A	Microprocessor (2.0 MHz)	μPD8080AF		
	8080A-2	Microprocessor (2.5 MHz)	µPD8080AF-2		
	8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1		
	8021	Microcomputer with ROM	μPD8021		
	8022	Microcomputer with A/D Converter	μPD8022		
	8035L	Microprocessor	μPD8035L		
	8039L	Microprocessor	μPD8039L		
	8041	Programmable Peripheral Controller with ROM	μPD8041		
	8048	Microcomputer with ROM	μPD8048		
	8049	Microcomputer with ROM	μPD8049		
	8085A	Microprocessor (3.0 MHz)	μPD8085A		
	8085A-2	Microprocessor (5.0 MHz)	μPD8085A-2		
	8155/8155-2	Programmable Peripheral Interface with 256 x 8 RAM	μPD8155/8155-2		
	8156/8156-2	Programmable Peripheral Interface with 256 x 8 RAM	μPD8156/8156-2		
	8212	I/O Port (8-Bit)	μPB8212		
in the second	8214	Priority Interrupt Controller	μPB8214		
· · · · · ·	8216	Bus Driver, Non-Inverting	μPB8216		
	8224	Clock Generator/Driver	μPB8224		
	8226	Bus Driver, Inverting	μPB8226		
	8228	System Controller	μPB8228		
	8243	I/O Expander	μPD8243		
	8272	Double Sided/Double Density	μPD765		
	1 1	Floppy Disk Controller	1		

MICROCOMPUTER ALTERNATE SOURCE GUIDE

MANUFACTURER	PART NUMBER	DESCRIPTION	NEC REPLACEMEN
INTEL (CONT.)	8251	Programmable Communications Interface (Async/Sync)	μPD8251
	8251A	Programmable Communications Interface (Async/Sync)	μPD8251A
	8253	Programmable Timer	μPD8253
	8253-5	Programmable Timer	μPD8253-5
	8255	Programmable Peripheral Interface	μPD8255
	8255A	Programmable Peripheral Interface	μPD8255A-5
	8255A-5	Programmable Peripheral Interface	μPD8255A-5
	8257	Programmable DMA Controller	μPD8257
	8257-5	Programmable DMA Controller	μPD8257-5
	8259	Programmable Interrupt Controller	μPD8259
	8259-5	Programmable Interrupt Controller	μPD8259-5
	8279-5	Programmable Keyboard/Display Interface	μPD8279-5
	8355	Programmable Peripheral Interface with 2048 x 8 ROM	μPD8355
	8741A	Programmable Peripheral Controller with EPROM	μPD8741A
	8748	Microcomputer with EPROM	μPD8748
	8755A	Programmable Peripheral Interface with 2K x 8 EPROM	μPD8755A
NATIONAL	INS8080A	Microprocessor (2.0 MHz)	μPD8080AF
	INS8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	INS8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	8212	I/O Port (8-Bit)	μPB8212
	8214	Priority Interrupt Controller	μPB8214
	8216	Bus Driver, Non-Inverting	μPB8216
	8224	Clock Generator/Driver	µPB8224
	8226	Bus Driver, Inverting	μPB8226
	8228	System Controller	μPB8228
	INS8251	Programmable Communications Interface	μPD8251
	INS8253	Programmable Timer	μPD8253
	INS8255	Programmable Peripheral Interface	μPD8255
	INS8257	Programmable DMA Controller	μPD8257
	INS8259	Programmable Interrupt Controller	μPD8259
т.і.	TMS8080A	Microprocessor (2.0 MHz)	μPD8080AF
	TMS8080A-2	Microprocessor (2.5 MHz)	μPD8080AF-2
	TMS8080A-1	Microprocessor (3.0 MHz)	μPD8080AF-1
	SN74S412	I/O Port (8-Bit)	μPB8212
	SN74LS424	Clock Generator/Driver	μPB8224
	SN74S428	System Controller	μPB8228

μCOM-42 4-BIT SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ COM-42 (Part No. μ PD548) is a single chip microcomputer that is ideally suited for Electronic Cash Register (ECR), Point of Sale (POS) and Electronic Scale applications.

Containing a 4-bit Parallel ALU, ROM for program storage and RAM for data storage, the μ COM-42 provides an economical and simple solution to many Vending/Calculating requirements.

Because of its extensive instruction set and five input/output ports, the μ COM-42 is capable of controlling an 8 x 4 keyboard, an 8 digit display and low cost ECR-type printers.

Finally, the on-chip RAM space can be augmented by an external CMOS RAM for applications requiring low power data retention.

FEATURES


- Stand Alone 4-bit Microcomputer
- All 72 Instructions are Single Byte
- 10 µsec Instruction Cycle
- 1920 x 10-Bit Program Memory (ROM)
- 96 x 4-Bit Data Memory (RAM)
- 4-Level Stack
- 2 Interrupt Request Lines
- I/O Compatible with TTL
- 10 Discrete Output Ports (F0-F9)
- Two 8-Bit Output Ports (U0-U7, R0-R7)
- One 4-Bit Input Port (K0-K3)
- One 4-Bit Input/Output Port (So-S3)
- One Single Bit Testable Input Port (K4)
- Single Phase TTL Level Clock (200 KHz Max.)
- Single Supply, ~10V PMOS Technology
- 42 Pin Plastic Dual-in-Line Package

PIN CONFIGURATION

$\begin{array}{c} \text{RES} \Box \ 1 \\ \text{K}_0 \Box \ 2 \\ \text{K}_1 \Box \ 4 \\ \text{K}_2 \Box \ 5 \\ \text{TEST} \ 6 \\ \text{S}_0 \Box \ 7 \\ \text{S}_1 \Box \ 6 \\ \text{S}_2 \Box \ 1 \\ \text{IB} \ 1 \\ \text{F}_1 \Box \ 1 \\ \text{IB} \ 1 \\ \text{F}_1 \Box \ 1 \\ 1 \\ \text{F}_1 \Box \ 1 \\ 1 \\ 1 \\ 1 \\ 1 \ 1 \\ 1 \ 1 \\ 1 \ 1 \$	μPD 548	42 φ 41 VGG(-10V) 40 K4 39 R7 38 R6 37 R5 36 R4 35 R3 34 R2 33 R1 32 R0 31 U7 30 U6 29 U5 28 U4 27 U3 26 U2 25 U1 23 F9 22 F8
--	------------	--

PIN NAMES

RES	Reset
к ₀ –к ₃	Input Port K
TEST	Input for Testing (Normally V _{GG})
s ₀ -s ₃	Input/Output Port S
IA, IB	Interrupt Input Ports
F ₀ -F ₉	Output Port F
U0-U7	Output Port U
R ₀ R ₇	Output Port R
К4	Input Port for Condition Test
φ	Clock Input



Program Counter

The 11-bit program counter is composed of two sections, a 4-bit page register and a 7-bit polynomial counter. The page register selects one page out of 15, each consisting of 128 words addressed by the 7-bit polynomial counter. The contents of the page register are independent of the operation of the polynomial counter, so that it is not affected by polynomial counter overflow.

Stack Register


In order to store the program counter contents upon an interrupt or subroutine call, four 11-bit stack registers are provided to enable a combination of subroutine calls and interrupt nesting to four levels. The stack register is a LIFO (Last in, First-Out) type.

ROM (Read Only Memory)

The on-chip ROM consists of 1,920 words of ten bits each and is divided into 15 pages. A page is selected by the page register, the upper four bits of the program counter. Each page consists of 128 words addressed by the polynomial counter, the lower seven bits of the program counter.

RAM (Data Memory)

The data memory is a 96 x 4-bit RAM addressed by a 7-bit data pointer (DP). The RAM is divided into six rows of 16 4-bit columns each. The 7-bit data pointer consists of an upper 3-bit register (DPH) which selects the row address and a lower 4-bit register (DPL) which selects the column address.



BLOCK DIAGRAM

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION (CONT.)

Internal Registers

The Accumulator (ACC) is connected with the ALU and the carry flip-flop (C) and is able to perform either binary or decimal arithmetic by testing the decimal addition flip-flop (DAF) and the decimal subtraction flip-flop (DSF). Constants are loaded into the ACC as immediate data from ROM and variable data are loaded from or exchanged with RAM. The ACC is also connected with the temporary register (TR), the parallel I/O port S and the parallel input port K. The TR is an auxiliary register used for temporary storage of 4-bit data. The Q register is an 8-bit serial-in/parallel-out shift register designed for display digit strobing and generation of printer hammer triggers.

I/O Ports

The R port is an 8-bit parallel port that may be loaded from the Q register for digit strobing or loaded with the 4-bit TR and the 4-bit DPL for external RAM addressing. The U port is an 8-bit parallel port that is loaded with immediate data. It is usually used for outputting segment information for display and digit information for key scanning. The K port is a 4-bit input port that is usually used for key scan input. The K4 port is a single bit port that is testable by software. The S port is a 4-bit parallel I/O port that is typically used as the data bus to external RAM. The F port consists of ten discrete output lines that can be individually set or reset under program control.

Interrupt Ports

Two interrupt input lines, IA and IB, are available to accept an interrupt request when interrupts are enabled. IA has a higher priority level than IB. Thus when concurrent interrupts occur on both IA and IB only the IA interrupt is accepted and both are disabled. But a single IB interrupt disables only the IB interrupt and leaves IA enabled.

INSTRUCTION SET

The μ COM-42 has a powerful 72, 10-bit word, instruction set. All instructions are single words. There are a number of multi-function instructions which reduce the number of program steps. In addition, automatic data pointer modification, single word subroutine calls and N-way branch capability all help improve operation speed and reduce ROM requirements. The μ COM-42 instruction set is summarized below.

MNEMONIC	CYCLES	DESCRIPTION	CONDITIONS FOR SKIP	
СМА	• 1	$A_{CC} \leftarrow (\overline{A_{CC}})$		
CIA	1	$A_{CC} \leftarrow (\overline{A_{CC}}) + 1$		
INA	1/2	$A_{CC} \leftarrow (A_{CC}) + 1$	Carry = 1	
DEA	1/2	$A_{CC} \leftarrow (A_{CC}) - 1$	Borrow ≠ 1	
RFC	1	C ← 0		
SFC	1	C ← 1		
DSM	. 1	Decimal Subtract Mode		
DAM	1	Decimal Add Mode		
AD	1/2	A _{CC} ← (A _{CC}) + [DP]	Carry = 1	
ADC	1	A_{CC} , $C \leftarrow (A_{CC}) + [DP] + (C)$,	
ADI	1/2	ACC - (ACC) + 13 12 11 10	Carry = 1	
LM	1	A _{CC} ← [DP] DP _H ← (DP _H) ∀ M ₂ M ₁ M ₀		
хм	1	(A _{CC}) ↔ [DP] DP _H ← (DP _H) ∀ M ₂ M ₁ M ₀		
ХМІ	1/2	$(A_{CC}) \leftrightarrow [DP]$ $DP_{H} \leftarrow (DP_{H}) \forall M_{2} M_{1} M_{0}$ $DP_{L} \leftarrow (DP_{L}) + 1$	(DPL) = 8 or (DPL) = 0	
XMD	1/2	$(A_{CC}) \leftrightarrow [DP]; DP_{H} \leftarrow (DP_{H})$ $M_2M_1M_0; DP_{L} \leftarrow (DP_{L}) - 1$	(DPL) = F or (DPL) = 7	
LI	1	A _{CC} ← I ₃ I ₂ I ₁ I ₀		
LDI	1	DP ← 16-10		
IND	1/2	DPL ← (DPL) + 1	(DPL) = 8 or (DPL) = 0	
DED	1/2	DPL ← (DPL) - 1	(DPL) = F or (DPL) = 7	
X DP	1	(DP) ↔ (DP')		
ZAG	1	000DP1 ~ (DP)		

μCOM-42

MNEMONIC	CYCLES	DESCRIPTION	CONDITIONS FOR SKIP
XTA	1	(A _{CC}) ↔ (TR)	
LTI	1	TR ← I3 I2 I1 I0	
Q\$1	1	$Q_{n+1} \leftarrow Q_{n}, Q_{0} \leftarrow 1$	
Q\$0	, 1	$Q_{n+1} \leftarrow Q_n, Q_0 \leftarrow 0$	
SB	1	[DP, B ₁ , B ₀] ← 1	
RB	1 .	[DP, B ₁ , B ₀] ← 0	1
SBT	1/2	Skip if [DP, B ₁ , B ₀] = 1	B1 B0 = 1
SC ·	1/2	Skip if (C) = 1	(C) = 1
SEM	1/2	Skip if (A _{CC}) = [DP]	(A _{CC}) = [DP]
SEI	1/2	Skip if (A _{CC}) = 13 12 11 10	(A _{CC}) = 13 12 11 10
SK4	1/2	Skip if K4 = 1	K4 = 1
JPT	1	PC ← (TR), P6-0	
		$PC_{6-4} \leftarrow P_{6-4}$	
JPA	1	$PC_{3-0} \leftarrow P_{3-0} \lor (A_{CC})$	
JCP	1.	PC ₆₋₀ ← P ₆₋₀	· · · · · · · · · · · · · · · · · · ·
		[STACK] ← (PC)	
CAL	1	PC + 1000 P6 P5 P4 P3 P2 P1 P0	·
RT	.1	PC - [STACK]	
RTS	2	PC ← [STACK]	
		PC ← (PC) + 1	
EIA	1	Enable IA port	
DIA + 2	1	Disable IA port	
EIB	. 1	Enable IB port	
DIB	1	Disable IB port	
OIU	1	U ₇₋₀ ← I ₇₋₀	
		R ₇₋₀ ← (Q ₇₋₀)	
ERO	1	Enable R port	
DRO	1	Disable R port	
OQR	1	R ← (Q)	
OTR	1	$R_{7-4} \leftarrow (TR), R_{3-0} \leftarrow (DP_L)$	
SFS	1	S ← (A _{CC})	
RFS	1	S port Input Mode	
IS	1 .	A _{CC} ← S	
ік	1	A _{CC} ← K	
RF1	1	F1 ← 0	
SF 1	1	F1 ← 1	
RF2	1	F ₂ ← 0	
SF2	1	F2 ← 1	
RF3	1	F3 ← 0	1
SF3	1	F3 ← 1	
RF4	1	F4←0	
SF4	1	F4 ~ 1	
RF5	1	F5 ~ 0	
SF5	1		
RF6	1	F5 ← 1	
SF6	1	F6 ← 0	
RF7	1	F ₆ ← 1	
SF7	1	F7←0	
		F7 ← 1	
RF8 .	1	F8 ← 0	
SF8	1	F8 ← 1	
RF9	1	Fg←0	
SF9	· 1	F9←1	
RF0	1	F ₀ ← 0	
SF0	1	F ₀ ← 1	
NOP	1	No Operation	

SP42-9-78-GN-CAT

μ COM-42 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD548 is the only version of the μ COM-42. This PMOS, -10 volt part is designed to have TTL-level compatible inputs and was specifically designed for external RAM expansion. As a μ COM-42, it includes 1920 x 10 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	
Storage Temperature	-40°C to +125°C
Supply Voltage VGG	-15 to +0.3 Volts
Input Voltages	
Output Voltages	-40 to +0.3 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS $T_a = -10^{\circ}$ C to $+70^{\circ}$ C; $V_{GG} = -10V \pm 10\%$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input High Voltage	VIН	0		- 2.0	V	
Input Low Voltage	VIL	-4.3		VGG	V	
Output High Voltage	VOH1			- 3.0	V	IOH = -4 mA ①
Output High Voltage	V _{OH2}		х.	- 1.0	v	IOH = -1 mA (for S port outputs)
Input Leakage Current High	ILIH			+10	μA	Vi = -1V
Input Leakage Current Low	^I LIL			-30	μA	V j = -36V
Output Current High	ЮН	-1.0			mA	V _{OH} = -1V
Output Leakage Current Low	ILOL1			-30	μA	V0 = -36V
Output Leakage Current Low	ILOL2			-10	μΑ	V _O = -5V (for S port outputs)
Supply Current	IGG		-30	-60	mA	

Note: (1) For R port, and when only 1 bit is ON (high level)

AC CHARACTERISTICS

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{GG} = -10V \pm 10\%$, unless otherwise noted

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Clock Frequency	fφ	100		200	KHz	
Clock Pulse Width	tøw	2.25			μs	
Clock Rise-Fall Time	tr, tf			0.5	μs	

μPD548


-	000	1/	4 01 /	1 4 00/	 otherwise	

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Capacitance, Any Input Except S	Cl	t fan de service de la companya de		15	pF	
Capacitance, Any Output Except S	с _о			15	pF	f = 1 MHz
S Port Capacitance	CIO			15	pF	

CAPACITANCE

 $1/f\phi$

CLOCK WAVEFORM



PACKAGE OUTLINE µPD548C

ITEM	MILLIMETERS	INCHES
· A	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	E 50.8 2.0	
F	1.5	0.059
G	3.2 MIN	0.126 MIN
Н	0.5 MIN	0.02 MIN
· I	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
к	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004

μCOM-43/44/45 4-BIT SINGLE CHIP MICROCOMPUTERS

DESCRIPTION

The μ COM-43 Family consists of three device types designed to offer a full range of cost/performance tradeoffs. All three devices share compatible hardware and instruction set. The μ COM-43 Family is designed for general purpose controller applications and offers ideal devices for industrial controls, appliance controls, games, etc.

All three devices contain the functional blocks necessary to enable their use for both industrial and non-industrial controller applications. These blocks include: a 4-bit parallel ALU; 8-bit wide ROM for program storage; 4-bit wide RAM for data storage; stack register for subroutines; extensive I/O; and an on-chip clock generator.

The instruction set of the μ COM-43 Family is designed to perform controller-oriented functions and for efficient use of the fixed program memory space. The instruction set includes a number of multifunction instructions, powerful I/O instructions including single bit manipulation, and test-and-skip instructions for conditional processing.

The three device types comprising the μ COM-43 Family are differentiated by ROM/ RAM size and I/O lines. The μ COM-43 has 2000 x 8 ROM, 96 x 4 RAM and 35 or 21 I/O lines. The μ COM-44 has 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines. The μ COM-45 has 1000 x 8 or 640 x 8 ROM, 32 x 4 RAM and 21 I/O lines. In addition, the μ COM-43 has real hardware interrupt, 3 level stack and programmable timer, while the μ COM-44/45 have pseudo-interrupt capability and a single level stack.

FEATURES

- ES Stand Alone 4-Bit Microcomputers for Control Applications
 - Powerful Instruction Set Capable of: Binary Addition; Decimal Addition and Subtraction; Logical Operations
 - 10 µs Instruction Cycle
 - Choice of ROM Size: 2000 x 8 μCOM-43

 $\frac{1000 \times 8}{1000 \times 8} - \mu \text{COM-44} \\ \frac{1000 \times 8}{640 \times 8} - \mu \text{COM-45}$

 Choice of RAM Size: 96 x 4 - μCOM 43 64 x 4 - μCOM 44 32 x 4 - μCOM 45
 Choice of I/O Power: 35 lines


• Choice of 1/O Power: 35 lines $-\mu$ COM-43 21 lines $-\mu$ COM-43 35 lines $-\mu$ COM-44 21 lines $-\mu$ COM-45

- All Capable of Single Bit Manipulation and 4-Bit Parallel Processing.
- Interrupt Capability
- On-Chip Clock Generator
- Open Drain Outputs
- Choice of PMOS or CMOS Technology, Both Requiring Single Supplies
- Available in 42 Pin or 28 Pin Plastic Dual-in-Line Packages

PIN CONFIGURATIONS


$\begin{array}{c} CL_1 & 1 \\ PC_0 & 2 \\ PC_1 & 0 \\ PC_2 & 4 \\ PC_3 & 5 \\ \hline INT & 0 \\ RES & 7 \\ PD_0 & 0 \\ PD_2 & 0 \\ PD_2$	μCOM 43/ ① 44	42 CL0 41 VGG(-10V) 40 PB3 39 PB2 38 PB1 37 PB0 36 PA3 35 PA2 34 PA1 33 PA0 32 P12 31 P11 30 P10 29 PH3 28 PH2 27 PH1 26 PH0 25 PG3 24 PG2 23 PG1 22 PG0
--	---------------------	--

PIN NAMES				
CL0-CL1	External Clock Source			
PC0-PC3	Input/Output Port C			
INT	Interrupt Input			
RES	Reset			
PD0-PD3	Input/Output Port D			
PE0-PE3	Output Port E			
PF0-PF3	Output Port F			
TEST	Input for Testing (Normally GND)			
PG0-PG3	Output Port G			
PH0-PH3	Output Port H			
PI0-PI3	Output Port I			
PA0-PA3	Input Port A			
РВ _О -РВ _З	Input Port B			




PIN NAMES

CL0-CL1	External Clock Source
PC0-PC3	Input/Output Port C
PD0-PD3	Input/Output Port D
PE0-PE3	Output Port E
PF0-PF3	Output Port F
PGO	Output Port G
PA0-PA3	Input Port A
INT	Interrupt Input
RES	Reset




(2) Applies to µPD557.



BLOCK DIAGRAM μCOM-43

(2) G Port on µPD557 is a single line.



1/0

INTERFAC

А

î

PA0-3

FUNCTIONAL DESCRIPTION

Program Counter

PC0-3

The 11-bit program counter (10-bit for μ COM-44/45) is organized as a 3-bit register (2-bit for μ COM-44/45) and an 8-bit binary up-counter (lower eight bits). The contents of the upper register specify one of the fields of the ROM. The 8-bit binary counter is divided so that the contents of the higher two bits specify one of four pages in a field and the lower six bits specify one of 64 addresses in a page. The contents of the bits binary up-counter) are simply incremented to execute the instructions sequentially. In a field, a page is automatically extended to the next one and four pages (256 bytes) are automatically executed.

CLOC

CLIC

Stack Register

The stack register is a last-in-first-out (LIFO) push down stack register organized as 3 words x 11 bits (1 word x 10 bits for μ COM-44/45). This register is used to save the contents of the program counter (return address) when a subroutine is called or an interrupt is acknowledged.

ROM (Read-Only Memory)

The user's application program is stored in the 8-bit wide mask programmable read-only memory (ROM). The ROM is organized into fields and pages. The 2000 word ROM of the μ COM-43 has eight fields, the 1000 word ROM of the μ COM-44/45 has four fields and the 640 word ROM of the low-end μ COM-45 has two fields. Each field is divided into four pages of 64 words each, and each word consists of eight bits.

6

INT

F/F

0 INT

стоск

GENERATOR

Ş

RES

RAM (Data Memory)

The RAM is organized in a multi-row by 16 column configuration. It is addressed by a data pointer of which the higher bits (DPH) address the row and the lower bits (DPL) address the column. The exact RAM size for each device is shown below.

	RAM	ROW/COLUMN ORGANIZATION	DPH	DPL
μCOM-43	96 x 4	6 x 16	3	4
μCOM-44	64 x 4	4 × 16	2	4
μCOM-45	32 x 4	2 x 16	1	4

Internal Registers

The ALU (Arithmetic Logic Unit) and the ACC (Accumulator) form the heart of the μ COM-43 Family microcomputer system. The ALU performs arithmetic and logical operations and tests for operation results. The result of an operation by the ALU is stored in the ACC and in the carry F/F. The ACC is a 4-bit register which stores ALU results and other data to be processed. The carry F/F is a single bit flip-flop which indicates when a carry bit is generated during addition.

Flag Register (µCOM-43 Only)

A 4-bit word in the RAM can be specifically used as a software controlled general purpose flag register. The individual flag bits can be set or reset and tested for either a 1 or a 0. This can be done directly without modifying the RAM data pointer.

Working Registers (µCOM-43 Only)

There are six words in RAM that can be used as 4-bit general purpose working registers. These registers can be directly manipulated without modification of the data pointer and are used for data transfer and exchange between the data pointer and the working register, and between the ACC and the working register.

Programmable Interval Timer (µCOM-43 Only)

The μ COM-43 contains a software programmable interval timer composed of a 6-bit polynomial counter and a 6-bit programmable binary counter.

The initial setting of the timer is done using the timer set instruction STM, with the timer starting to count at the end of the STM instruction execution. The STM instruction contains six binary bits of immediate data which is loaded in the 6-bit programmable binary counter upon STM instruction execution. By varying the 6-bit immediate data, one of 64 time intervals can be programmed.

I/O Ports

The μ COM-43/44 have 35 input/output ports (μ PD557 and μ COM-45 have 21) for communication with and control of the external world. These ports are organized into nine input/output ports (A to I). Eight ports (A to H) are composed of four bits each and the last port (I) is composed of three bits.

Input Ports	(4 bits each): A, B ①
Input/Output Ports	(4 bits each): C, D
Output Ports	(4 bits each): E, F, G $@$, H $\textcircled{1}$
Output Ports	(3 bits): I ①

Notes: ① Not available on either μ PD557 or μ COM-45.

② G port on μ PD557 and μ COM-45 is a single line.

FUNCTIONAL DESCRIPTION (CONT.)

FUNCTIONAL DESCRIPTION (CONT.)

In order to provide flexible and efficient use of these I/O ports, a variety of input/ output instructions are provided which enable single bit set/reset, single bit test and conditional skip, 4-bit parallel input/output and 8-bit immediate parallel output. The I/O instructions are divided into two types, the ones dedicated to specific ports and the ones that use the 4-bit data in the DPL to select a desired port. The former include such instructions as IA and OE that specifically access port A and E, respectively. The latter require that a 4-bit code assigned to the desired port be loaded into the DPL using data pointer manipulation instructions prior to I/O instruction execution.

INSTRUCTION SET

The μ COM-43 has an 80 instruction set. The μ COM-44/45 have a 58 instruction subset of the μ COM-43. The majority of the 22 instruction difference is related to added hardware features of the μ COM-43. The instruction set is summarized below.

MNEMONIC	BYTES	CYCLES	DESCRIPTION	CONDITION FOR SKIP
CLA	1	1	A _{CC} ⊷0	· · · · · · · · · · · · · · · · · · ·
CMA	1	1	ACC-(ACC)	· · · · · · · · · · · · · · · · · · ·
CIA	1	1	A _{CC} ←(A <u>cc</u>)+1	
INC	1	1/2-3	A _{CC} ←(A _{CC})+1; skip if Carry	Carry
DEC	1	1/2-3	A _{CC} ←(A _{CC})-1; skip if Borrow	Borrow
CLC	1.	1	C←0	
STC	1	1	C←1	
XC	1	1	(C)⇒(C')	
RAR	1	1	(A _{CCn-1})←(A _{CCn}); C←(A _{CC0}), (A _{CC3})←(C)	
INM	1	1/2-3	[(DP)] ←[(DP)] +1; skip if [(DP)] =0	[(DP)]=0
DEM	1	1/2-3	[(DP)] ←[(DP)] -1; skip if [(DP)] =F	[(DP)]=F
AD	1	1/2-3	A _{CC} ←(A _{CC})+[(DP)]; skip if Carry	Carry
ADS	. 1	1/2-3	A _{CC} , C←(A _{CC})+[(DP)]+(C); skip if Carry	Carry
ADC	1	1	A _{CC} , C←(A _{CC})+[(DP)]+(C)	
DAA	· 1 ·	1	A _{CC} ←(A _{CC})+6	
DAS	1	1	A _{CC} ←(A _{CC})+10	
EXL	1	1	A _{CC} ←(A _{CC})∀[(DP)]	·
LI	1	1	ACC-1312110	
S	1	1	[(DP)]←(A _{CC})	
Ĺ	1	1	A _{CC} ←[(DP)]	
LM	1	1	A _{CC} ←[(DP)]; DP _H ←(DP _H)∀0M ₁ M ₀	
×	1	1	(A _{CC})⇔[(DP)]	
XM	1	1	(A _{CC})⇔[(DP)]; DP _H ←(DP _H)∀0M1M0	
XD	1	1/2-3	(A _{CC})⇒[(DP)]; DPL←(DPL)–1; skip if (DPL)=F	(DPL)=F
XMD	1	1/2-3	(A _{CC})⇒[(DP)]; DP _H ←(DP _H)∀0M ₁ M ₀ ; DP _L ←(DP _L)–1; skip if (DP _L)=F	(DPL)=F
XI	1	1/2-3	(A _{CC})⇒[(DP)]; DPL←(DPL)+1; skip if (DPL)=0	(DP _L)=0
ХМІ	1	1/2-3	(A _{CC})⇒[(DP)]; DP _H ←(DP _H)∀0M ₁ M ₀ ; DP _L ←(DP _L)+1; skip if (DP _L)=0	(DPL)=0
LDI	2	2	DP←I6-I0	
LDZ	. 1	1	DP _H ←0; DP _L ←l3l2l1l0	
DED	1	1/2-3	DPL←(DPL)-1; skip if (DPL)=F	(DPL)=F
IND	1	1/2-3	DPL←(DPL)+1; skip if (DPL)=0	(DPL)=0
TAL	• 1	1	DPL←(A _{CC})	
TLA	1	1	A _{CC} ←(DP _L)	

INSTRUCTION SET

MNEMONIC	BYTES	CYCLES	DESCRIPTION	CONDITION FOR SKIP
XHX	1	2	(X)≓(DP _H)	
XLY	1	2	(Y)⇔(DPL)	
THX	¹ 1	2	X←(DP _H)	
TLY	1	2	Y←(DPL)	
XAZ	1	2	(Z)≓(A _{CC})	
XAW	1	2	(W)⇒(A _{CC})	
TAZ	1	2	Z←(A _{CC})	
TAW	1	2	W←(A _{CC})	
XHR	1	2	(R)⇔(DP _H)	
XLS	1	2	(S)⇒(DP _L)	
SMB	1	् 1	[(DP, B ₁ B ₀)]←1	
RMB	1	1	[(DP, B ₁ B ₀)]←0	
тмв	·1	1/2-3	skip if [(DP, B ₁ B ₀)]=1	[(DP, B ₁ B ₀)]=1
ТАВ	1	1/2-3	skip if (A _{CC} (B ₁ B ₀))=1	(A _{CC} (B ₁ B ₀))=1
СМВ	1	1/2-3	skip if (A _{CC} (B ₁ B ₀))=[(DP, B ₁ B ₀)]	$(A_{CC}(B_1B_0)) = [(DP, B_1B_0)]$
SFB	1 .	2 .	FLAG (B1B0)⊷1	
RFB	1	2	FLAG (B1B0)←0	
FBT	1	2/3-4	skip if (FLAG (B ₁ B ₀))=1	(FLAG(B1B0))=1
FBF	1	2/3-4	skip if (FLAG (B ₁ B ₀))=0	(FLAG(B1B0))=0
СМ	1	1/2-3	skip if (A _{CC})=[(DP)]	(A _{CC})=[(DP)]
CI	2 .	2/3-4	skip if (A _{CC})=13121110	(ACC)=13121110
CLI	2	2/3-4	skip if (DPL)=13121110	(DPL)=13121110
тс	1	1/2-3	skip if (C)=1	(C)=1
тіт	1	1/2-3	skip if (INT F/F)=1; INT F/F←0	(INT F/F)=1
JCP	1	1	PC ₅₋₀ ←P ₅ -P ₀	
JMP	2	2	PC←P10-P0 -	
JPA	1	2	PC ₅₋₀ ←A ₃ A ₂ A ₁ A ₀ 00	
EI	1	· 1	INTE F F←1	
DI	1	1	INTE F F←0	
CZP	1	1	STACK-(PC)	
			PC←00000P3P2P1P000	
CAL	2	2	STACK←(PC); PC←P10-P0	
RT	1	2	PC←(STACK)	
RTS	1	3-4	PC←(STACK); PC←(PC)+1,2	Unconditional
STM	2	2	TM F F←0; TIMER←I ₅ -I ₀	
TTM	1	1/2-3	skip if (TM F/F)=1	(TM F/F)=1
SEB	1	2	PORT E (B ₁ B ₀) ←1	
REB	1	1	PORT E (B ₁ B ₀)←0	
SPB	1	1	PORT (DPL, B1B0)←1	·
RPB	1	1	PORT (DPL, B1B0)←0	
ТРА	1	2/3-4	skip if (PORT A (B ₁ B ₀))=1	(PORT A (B1B0))=1
трв	1	1/2-3	skip if (PORT (DL _L , B ₁ B ₀))=1	(PORT (DPL, B1B0)=1
OE	1	· 2	PORT E←(A _{CC})	
OP	1	1	PORT (DPL)←(A _{CC})	
OCD	2	2	PORT C,D←I ₇ -I ₀	
1A	2	2	A _{CC} ←(PORT A)	
IP	1	1	A _{CC} ←(PORT (DPL))	
NOP	1	1	No Operation	

These instructions apply only to the μ COM-43.

μ COM-43 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD546 is the standard version of the μ COM-43. This PMOS, -10 volt part is designed to have TTL-level compatible inputs and is easily interfaced to external static RAM. As a µCOM-43, it includes 2000 x 8 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM **RATINGS***

Operating Temperature	
Storage Temperature	
Supply Voltage15 to +0.3 Volts	
Input Voltages	
Output Voltages15 to +0.3 Volts	
Output Current	
COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent	
damage to the device. This is a stress rating only and functional operation of the device at these or	
any other conditions above those indicated in the operational sections of this specification is not	

da any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$


DC/AC CHARACTERISTICS $T_a = -10^{\circ}$ C to $+70^{\circ}$ C, $V_{GG} = -10V \pm 10\%$


			LIMITS			TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-2.0	V	Ports A to D, INT, RES
Input Low Voltage	VIL	-4.3		V _{GG}	V	Ports A to D, INT, RES
Input Leakage Current High	^I LIH	,		+10	μA	Ports A and B, . \overline{INT} , RES, TEST $V_I = -1V$
Input Leakage Current Low	LIL			-10	μA	Ports A and B, INT, RES, TEST VI = -11V
I/O Leakage Current High	іюн			+30	μA	Ports C and D VI = -1V
I/O Leakage Current Low	liol			-30	μA	Ports C and D VI = -11V
Output Voltage	VOH1			- 1.0	V	Ports C to I I _{OH} = -1.0 mA
	VOH2			-2.3	V	Ports C to I I _{OH} = -3.3 mA
Output Leakage Current	IOL			-10	μA	Ports C to I V _O = -11V
Supply Current	IGG		-30	-50	mA	
Oscillator Frequency	F	150		440	KHz	

 $T_a = 25^{\circ}C, f = 1 MHz$

CAPACITANCE

1		LIMITS			х. Х	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	





PACKAGE OUTLINE µPD546C

CLOCK WAVEFORM

ITEM	MILLIMETERS	INCHES
А	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
н	0.5 MIN	0.02 MIN
Ĩ	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
к	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004

μ COM-43 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD553 is a high negative output version of the μ COM-43. This PMOS, –10 volt part is designed with outputs capable of being pulled to –35 volts. This allows direct interfacing with Fluorescent Indicator Panels (FIPs). As a μ COM-43, it includes 2000 x 8 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature $\dots \dots \dots$
Storage Temperature -40° C to $+125^{\circ}$ C
Supply Voltage 15 to +0.3 Volts
Input Voltages (Port A, INT, RES, TEST) 15 to +0.3 Volts
(All Other Inputs)
Output Voltages40 to +0.3 Volts
Output Current (Each Output Bit)
(Total Current)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC/AC CHARACTERISTICS

40

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$, $V_{GG} = -10V \pm 10\%$


,						1
		LIMITS				TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-3.5	v	Ports A to D, INT, RES
Input Low Voltage	VIL1	-7.5		V _{GG}	V	Ports A and B, INT, RES
	VIL2	-7.5		-35	V	Ports C and D
Input Leakage Current High	ILIH .	•		+10	μA	Ports A and B, \overline{INT} , RES, TEST $V_1 = -1V$
Input Leakage Current Low	ILIL1			-10	μA	Ports A and B, INT, RES, TEST VI = -11V
	ILIL2			-30	μA	Ports A and B VI = -35V
1/O Leakage Current High	Чон			+10	μA	Ports C and D VI = -1V
I/O Leakage Current Low	IOL1			-10	μA	Ports C and D VI = -11V
	IOL2			-30	μA	Ports C and D VI = -35V
Output Voltage	∨он			-2.0	V	Ports C to I IO = -8 mA
Output Leakage Current	IOL1			-10	μA	Ports C to I V _O = -11V
	IOL2			-30	μA	Ports C to I V _O = -35V
Supply Current	IGG		-30	-50	mA	
Oscillator Frequency	F	150		440	KHz	

μ PD553


$T_a = 25^{\circ}C$, f = 1 MHz

CAPACITANCE

		LIMITS				
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	C10			15	pf	



CLOCK WAVEFORM



PACKAGE OUTLINE µPD553C

ITEM	MILLIMETERS	INCHES		
A	56.0 MAX	2.2 MAX		
В	2.6 MAX	0.1 MAX		
С	2.54	0.1		
D	0.5 ± 0.1	0.02 ± 0.004		
E	50.8	2.0		
F	1.5	0.059		
G	3.2 MIN	0.126 MIN		
н	0.5 MIN	0.02 MIN		
Ī	5.22 MAX	0.20 MAX		
J	5.72 MAX	0.22 MAX		
к	15.24	0.6		
L	13.2	0.52		
м	0.3 ± 0.1	0.01 ± 0.004		



μCOM-43 SINGLE CHIP MICROCOMPUTER

DESCRIPTION The µPD557L is a high negative output, reduced I/O, low power version of the μ COM-43. It features outputs capable of being pulled to - 35 volts, allowing direct interfacing with Fluorescent Indicator Panels (FIPs). The µPD557L is a modified PMOS device requiring a -8 volt power supply, with a reduced supply current specification. It also has 21 I/O lines to reduce pin count and package cost, while maintaining full compatibility with the μ COM-43 instruction set. As a μ COM-43, it includes 2000 x 8 ROM, 96 x 4 RAM, and 21 I/O lines in a 28 pin dual-in-line package.

ABSOLUTE MAXIMUM **RATINGS***

l	Operating Temperature
	Storage Temperature
	Supply Voltage
	Input Voltages (Port A, INT, RES)
	(Ports C, D)
	Output Voltages
	Output Current (Ports C, D)
	(Ports E, F, G)
	(Total Current)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$*T_{a} = 25^{\circ}C$$

DC CHARACTERISTICS

$T_a = -10^{\circ}C \text{ to } +70^{\circ}C; V_{GG} = -8.0V$:		TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		- 2.5	v	Ports A, C, D, INT, RES
Input Voltage Low	VIL1	- 6.5		VGG	V	Ports A, INT, RES
mput voltage Low	VIL2	-6.5		- 35	V	Ports C and D
Clock Voltage High	V _{¢H}	0		-0.6	V	CLO Input, Ext. Clock
Clock Voltage Low	VøL	-5.0		VGG	v	CLO Input, Ext. Clock
Input Leakage Current High	LIH			+10	μA	Ports A, C, D, INT, RES VI = -1V
	^I LIL1			- 10	μA	Ports A, C, D, INT, RES VI = -9V
Input Leakage Current Low	LIL2			- 30	μA	Ports C and D VI = -35V
Clock Input Leakage Current High	ι _{LφΗ}			+200	μA	CLO Input, $V\phi H = 0V$
Clock Input Leakage Current Low	ΙLφL			- 200	μA	CLO Input, $V\phi H = -9V$
Output Voltage High	VOH1			-1.0	v	Ports C to G IO = - 2 mA
	VOH2			-4.0	v	Ports E, F, G IOH = -20 mA
	ILOL1			- 10	μA	Ports C to G V _O = -9V
Output Leakage Current Low	LOL2			- 30	μÀ	Ports C to G V _O = -35V
Supply Current	IGG		-20	- 36	mA	


μPD557L

$T_a = -10^{\circ}C$ to +70°C; $V_{GG} = -8.0V \pm 10\%$

		L	IMITS			TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Oscillator Frequency	f	100		180	KHz .	
Rise and Fall Times	t _r , tf	0		0.3	μs	External Clock
Clock Pulse Width High	t _Ø WH	2.0		8.0	μs	External Clock
Clock Pulse Width Low	t∕øWL	2.0		8.0	μs	External Clock

 $T_a = 25^{\circ}C$, f = 1 MHz.


		LIMITS				, ,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	



CAPACITANCE

AC CHARACTERISTICS

PACKAGE OUTLINE µPD557LC



ITEM	MILLIMETERS	INCHES		
А	38.0 MAX.	1.496 MAX.		
В	2.49	0.098		
С	2.54	0.10		
D	0.5 ± 0.1	0.02 ± 0.004		
E	33.02	1.3		
F	1.5	0.059		
G	2.54 MIN.	0.10 MIN.		
н	0.5 MIN.	0.02 MIN.		
I	5.22 MAX.	0.205 MAX.		
J	5.72 MAX.	0.225 MAX.		
к	15.24	0.6		
L	13.2	0.52		
м	0.25 ⁺ 0.10 - 0.05	. ^{0.01} ^{+ 0.004} - 0.002		

μ COM-43 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD650 is a CMOS version of the μ COM-43. It features a single +5 volt power supply, a 2 mA (max), 800 μ A (typ) current drain and extended temperature range. As a μ COM-43, it includes 2000 x 8 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	-30°C to +85°C
Storage Temperature	–55°C to +125°C
Supply Voltage	-0.3 to +7.0 Volts
Input Voltages	-0.3 to +7.0 Volts
Output Voltages	-0.3 to +7.0 Volts
Output Current (Each Output Bit)	2.5 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

 $T_a = -30^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +5V \pm 10\%$.


DC/AC CHARACTERISTICS

	-/-00	L	MITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT.	TEST CONDITIONS
Input High Voltage	VIH	0.7V _{CC}		Vcc	ý.	Ports A to D, INT, RES
Input Low Voltage	VIL	0		0.3V _{CC}	V	Ports A to D, INT, RES
Input Leakage Current High	^H LIH			+10 ,	μA	Ports A and B, \overline{INT} , RES (V ₁ = V _{CC})
Input Leakage Current Low	LIL			-10	μA	Ports A and B, \overline{INT} , RES (V ₁ = 0V)
I/O Leakage Current High	іюн			+10	μA	Ports C and D ($V_I = V_{CC}$)
I/O Leakage Current Low	liol			-10	μA	Ports C and D ($V_0 = 0_V$)
Output High Voltage 1	Vон1	V _{CC} -0.5			۰ ،	Ports C and D (I _{OH} = -1 mA)
		V _{CC} -0.5			V	Ports E and I (I _{OH} = -0.6 mA)
Output High Voltage 2	VOH2	V _{CC} -2.5			v	Ports C to I (I _{OH} = -2 mA)
Output Low Voltage	VOL1			0.6	V	Ports E to I (I _{OL} = 2 mA)
	VOL2			0.4	V	Ports E to I (I _{OL} = 1.2 mA)
Supply Current	Icc		0.8	2.0	mA	
Clock High Voltage	V _{ØH}	0.7V _{CC}		Vcc	v	CLO, Ext. Clk.
Clock Low Voltage	ν _{φL}	0		0.3V _{CC}	v	CLO, Ext. Clk.
Clock Leakage Current High	^Ι LøΗ			200	μA	CLO, Ext. Clk. (V _{OH} = V _{CC})
Clock Leakage Current Low	Ι _{LφL}			-200	μA	CLO, Ext. Clk. (V _{OL} = 0V)
Clock Frequency	f	150		440	KHz	
Clock Rise and Fall Times	tr, tf	0		0.3	μs	Ext. Clk.
Clock Pulse Width	^t ∕wW	0.5		5.6	μs	Ext. Clk.

μPD650


 $T_a = -30^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +5V \pm 10\%$.

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
I/O Capacitance	CIO			15	pf	n an



CLOCK WAVEFORM

PACKAGE OUTLINE µPD650C



ITEM	MILLIMETERS	INCHES		
А	56.0 MAX	2.2 MAX		
В	2.6 MAX	0.1 MAX		
С	2.54	0.1		
D	0.5 ± 0.1	0.02 ± 0.004		
E	50.8	2.0		
F	1.5	0.059		
G	3.2 MIN	0.126 MIN		
H	0.5 MIN	0.02 MIN		
I	5.22 MAX	0.20 MAX		
J	5.72 MAX	0.22 MAX		
к	15.24	0.6		
L	13.2	0.52		
м	0.3 ± 0.1	0.01 ± 0.004		

128

CAPACITANCE

μ COM-44 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

RATINGS*

ABSOLUTE MAXIMUM

The μ PD547 is the standard version of the μ COM-44. This PMOS, -10 volt part is designed to have TTL-level compatible inputs and is easily interfaced to external static RAM. As a μ COM-44, it includes 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

Operating Temperature	–10°C to +70°C
Storage Temperature	-40°C to +125°C
Supply Voltage	
Input Voltages	-15 to +0.3 Volts
Output Voltages	-15 to +0.3 Volts
Output Current	4 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$T_{a} = 25^{\circ}C$$

DC/AC CHARACTERISTICS

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input High Voltage	VIH ·	0		-2.0	V	Ports A to D, INT, RES
Input Low Voltage	VIL ,	-4.3		V _{GG}	V	Ports A to D, INT, RES
Input Leakage Current High	[†] LIH			+10	μÂ	Ports A and B, INT, RES, TEST VI = -1V
Input Leakage Current Low	LIL		×	-10	μA	Ports A and B, INT, RES, TEST VI = -11V
I/O Leakage Current High	ПОН	,		+10	μA	Ports C and D VI = -1V
I/O Leakage Current Low	IOL			-10	μA	Ports C and D VI = -11V
Output Voltage	VOH1			- 1.0	v	Ports C to I I _{OH} = -1.0 mA
	VOH2	·		-2.3	v	Ports C to I I _{OH} = -3.3 mA
Output Leakage Current	IOL			-10	μA	Ports C to I V _O = -11V
Supply Current	IGG		-30	-50	mA	
Oscillator Frequency	F	150		440	KHz	


μPD547

H


$T_a = 25^{\circ}C$, f = 1 MHz

CAPACITANCE

in the second second		LIMITS				
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	C10			15	pf	



CLOCK WAVEFORM



PACKAGE OUTLINE µPD547C

ITEM	MILLIMETERS	INCHES
Α	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
. C	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
к	15.24	0.6
L	13.2	0.52
м	0.3 ± 0.1	0.01 ± 0.004



μ COM-44 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD547L is a low power version of the μ COM-44. It is a modified PMOS device requiring a -8 volt power supply with a reduced supply current specification. As a μ COM-44, it includes 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	+70°C
Storage Temperature	-125°C
Supply Voltage	3 Volts
Input Voltages	
Output Voltages 15 to +0.5	3 Volts
Output Current	-4 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = -10^{\circ}C$ to +70°C, $V_{GG} = -8V \pm 10\%$

DC/AC CHARACTERISTICS


			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0	15.5	-1.6	V	Ports A to D, INT, RES
Input Low Voltage	VIL	-3.8		V _{GG}	V	Ports A to D, INT, RES
Input Leakage Current High	ILIH	2		+10	μA	Ports A and B, INT, RES, TEST VI = -1V
Input Leakage Current Low	ILIL			-10	μA	Ports A and B, INT, RES, TEST VI =9V
I/O Leakage Current High	іюн			+10	μĄ	Ports C and D VI = -1V
I/O Leakage Current Low	IOL			-10	μA	Ports C and D VI = -9V
Output Voltage	VOH1			-1.0	V .	Ports C to I I _{OH} = -0.7 mA
	VOH2		- 	-2.3	v	Ports C to I I _{OH} = -2.6 mA
Output Leakage Current	IOL	, t	· · ·	-10	μA	Ports C to I VO = -9V
Supply Current	IGG		-15	-25	mA	
Oscillator Frequency	F	100		180	KHz	

μPD547L


$T_a = 25^{\circ}C; f = 1 MHz$


CAPACITANCE

		L	IMIT	S		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	Cl			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	C10			15	pf	300 C



CLOCK WAVEFORM





ITEM	MILLIMETERS	INCHES
А	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
Ď	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F -	1.5	0.059
G	3.2 MIN	0.126 MIN
н	0.5 MIN	0.02 MIN
Î,	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
к	15.24	0.6
L	13.2	0.52
м	0.3 ± 0.1	0.01 ± 0.004



μCOM-44 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

RATINGS*

The μ PD552 is a high negative output version of the μ COM-44. This PMOS, -10 volt part is designed with outputs capable of being pulled to -35 volts. This allows direct interfacing with Fluorescent Indicator Panels (FIPs). As a µCOM-44, it includes 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM Operating Temperature -10°C to +70°C Input Voltages (Port A, INT, RES, TEST) - 15 to +0.3 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

${}^{*}T_{a} = 25^{\circ}C$

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$, $V_{GG} = -10V \pm 10\%$

	No. of Concession, Name	Contraction of the local division of the loc				
			LIMIT	-		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-3.5	V	Ports A to D, INT, RES
Input Low Voltage	VIL1	-7.5		VGG	V	Ports A and B, INT, RES
	VIL2	2 -7.5		-35	v	Ports C and D
Input Leakage Current High	^I LIH			+10	μA	Ports A and B, INT, RES, TEST $V_{I} = -1V$
Input Leakage Current Low	ILIL1			-10	μA	Ports A and B, INT, RES, TEST $V_{ } = -11V$
	^I LIL2			-30	μA	Ports A and B VI = -35V
I/O Leakage Current High	іюн			+10	μA	Ports C and D VI = -1V
I/O Leakage Current Low	HOL1			-10	μA	Ports C and D VI = -11V
	IOL2			-30	μA	Ports C and D VI = -35V
Output Voltage	∨он			-2.0	V	Ports C to I IO = -8 mA
Output Leakage Current	IOL1			-10	μA	Ports C to I VO = -11V
4 - 1. N	OL2	1.		-30	μA	Ports C to I V _O = -35V
Supply Current	IGG		-30	-50	mA	Sector Sector
Oscillator Frequency	F	150		440	KHz	

DC/AC CHARACTERISTICS


$T_a = 25^{\circ}C, f = 1 MHz$

LIMITS MIN TYP MAX **TEST CONDITIONS** SYMBOL UNIT PARAMETER CI Input Capacitance 15 pf Output Capacitance CO 15 pf f = 1 MHz Input/Output Capacitance CIO 15 pf

0V-----0.8V V_{GG}-----6.0V

CLOCK WAVEFORM

CAPACITANCE



PACKAGE OUTLINE µPD552C

ITEM	MILLIMETERS	INCHES
А	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
н	0.5 MIN	0.02 MIN
Ĩ	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
к	15.24	0.6
L	13.2	0.52
м	0.3 ± 0.1	0.01 ± 0.004

- - 0 -

0

μCOM-44 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD651 is a CMOS version of the μ COM-44. It features a single +5 volt power supply, a 2 mA (max), 800 μ A (typ) current drain and extended temperature range. As a μ COM-44, it includes 1000 x 8 ROM, 64 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package, or a 52 pin flat plastic package.

ABSOLUTE MAXIMUM **RATINGS***

Operating Temperature	–30°C to +85°C
Storage Temperature	-55°C to +125°C
Supply Voltage	-0.3 to +7.0 Volts
Input Voltages	-0.3 to +7.0 Volts
Output Voltages	-0.3 to +7.0 Volts
Output Current (Each Output Bit)	2.5 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

$$T_{a} = 25^{\circ}C$$

 $T_a = -30^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +5V \pm 10\%$.

DC/AC CHARACTERISTICS


LIMITS PARAMETER SYMBOL MIN TYP MAX UNIT **TEST CONDITIONS** Input High Voltage 0.7Vcc v Ports A to D. INT. RES ۷ін Vcc Input Low Voltage 0 0.3V_{CC} Ports A to D, INT, RES VIL v Ports A and B, INT, RES Input Leakage +10 μA LIH Current High $(V_I = V_{CC})$ Input Leakage 1LIL -10 μA Ports A and B, INT, RES $(V_1 = 0V)$ Current Low I/O Leakage +10 Ports C and D (VI = VCC) μA Чон Current High I/O Leakage 10L -10 μA Ports C and D ($V_0 = 0_V$) Current Low Output High VOH1 V_{CC}-0.5 v Ports C and D Voltage 1 (I_{OH} = -1 mA) V_{CC}-0.5 v Ports E to I (IOH = -1 mA) **Output High** VOH2 V_{CC}-2.5 v Ports C to I (IOH = -2 mA) Voltage 2 Output Low Voltage VOL1 0.6 v Ports E to I (I_{OL} = 2 mA) VOL2 0.4 v Ports E to I (IOL = 1.2 mA) Supply Current 0.8 2.0 1CC mΑ Clock High 0.7VCC $\overline{V}_{\phi H}$ CLO, Ext. Clk. Vcc v Voltage Clock Low VøL 0 0.3V_{CC} v CLO, Ext. Clk. Voltage Clock Leakage LφH 200 μA CLO, Ext. Clk. Current High $(V_{OH} = V_{CC})$ Clock Leakage -200 CLO, Ext. Clk. ΙLφL μA Current Low $(V_{OL} = 0V)$ Clock Frequency f 150 440 KHz Clock Rise and Fall tr, tf 0 0.3 Ext. Clk. μs Times **Clock Pulse Width** 0.5 5.6 μs Ext. Clk. tø₩

μ PD651


 $T_{a} = -30^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +5V \pm 10\%$.

CAPACITANCE

		LIMITS				· ·
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
I/O Capacitance	C10			15	pf	<i>i</i> .




CLOCK WAVEFORM




ITEM	MILLIMETERS	INCHES
А	56.0 MAX	2.2 MAX
В	2.6 MAX	0.1 MAX
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	·· 1.5	0.059
G	3.2 MIN	0.126 MIN
н	0.5 MIN	0.02 MIN
Ī	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
к	15.24	0.6
L	13.2	0.52
м	0.3 ± 0.1	0.01 ± 0.004

μPD651

PIN CONFIGURATION, FLAT PACKAGE



Notes: (1) NC = No connection. (2) Pin 1 index ("O" mark) is located where the pin 2 line and pin 51 line cross. (3) Pin 7 and 33 of μ PD651G are connected inside the package



ITEM	MILLIMETERS	INCHES
А	12.0 MAX.	0.47 MAX.
В	1.0 ± 0.1	0.04 ± 0.004
с	14.0	0.55
D	0.4	0.016
Ē	21.8 ± 0.4	0.86 ± 0.016
F	0.15	0.006
G	2.6	0.1

NOTES

•

÷

μCOM-45 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD550 is the 640 x 8 ROM version of the μ COM-45. This PMOS, -10 volt part features both TTL-level compatible inputs as well as outputs capable of being pulled to -35 volts. This allows direct interfacing with Fluorescent Indicator Panels (FIPs). As a μ COM-45, it includes 32 x 4 RAM and 21 I/O lines in a 28 pin plastic dual-inline package.

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	10°C to +70°C
Storage Temperature40	0°C to +125°C
Supply Voltage	5 to +0.3 Volts
Input Voltages (Port A, INT, RES, TEST)	5 to +0.3 Volts
(All Other Inputs)) to +0.3 Volts
Output Voltages40	to +0.3 Volts
Output Current (Ports C, D)	
(Ports E, F, G)	
(Total Current)	60 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C.

DC/AC CHARACTERISTICS

 $T_a = -10^{\circ}C$ to +70°C, $V_{GG} = -10V \pm 10\%$.

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0	•	-2.0	v	Ports A, C, D, INT, RES
Input Low Voltage	V _{IL1}	-4.3		V _{GG}	V ,	Ports A, INT, RES
	VIL2	-4.3		-35	V	Port C and D
Input Leakage Current High	ILIH 			+10	μA	Ports A, INT, RES, TEST V _I = 1V
Input Leakage Current Low	LIL			-10	μΑ	Ports A, INT, RES, TEST VI = -11V
I/O Leakage Current High	іон			+10	μA	Ports C and D VI = -1V
I/O Leakage Current Low	IIOL1			-10	μA	Ports C and D VI = -11V
	IOL2			-30	μA	Ports C and D V ₁ = -35V
Output Voltage	Vон1		ú	-1.0	V	Ports C and D I _O = -2 mA
i a com	V _{OH2}			-2.5	v	Ports E, F, G I _O = -10 mA
Output Leakage Current	IOL1			-10	μA	Ports C, D, E, F, G V _O = -11V
. •	IOL2			-30	μΑ	Ports C, D, E, F, G V _O = -35V
Supply Current	IGG		-20	-40	mA	
Oscillator Frequency	F	150		440	KHz	


5

μPD550


T_a = 25°C, f = 1 MHz

CAPACITANCE

	1	LIMITS				
PARAMETER	SYMBOL	MIN	түр	М́АХ	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	: pf	1000 - 100 1000 - 100



CLOCK WAVEFORM



PACKAGE OUTLINE µPD550C

1.1.1		
ITEM	MILLIMETERS	INCHES
А	38.0 MAX.	1.496 MAX.
В "	2.49	0.098
C	2.54	0.10
, D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J.	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
M	0.25 + 0.10 0.05	0.01 + 0.004 0.002

μ COM-45 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD550L is the 640 x 8 ROM, low power version of the μ COM-45. It is a modified PMOS device requiring a -8 Volt power supply, with a reduced supply current specification. The μ PD550L features both TTL level compatible inputs as well as outputs capable of being pulled to -35 Volts for direct interfacing with Fluorescent Indicator Panels (FIPs). As a μ COM-45, it includes 640 x 8 ROM, 32 x 4 RAM, and 21 I/O lines in a 28 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature $\dots -10^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature
Supply Voltage
Input Voltages (Port A, INT, RES)
(Ports C, D)
Output Voltages
Output Current (Ports C, D)4 mA
(Ports E, F, G)
(Total Current)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{GG} = -8V \pm 10\%$


$T_a = -10^{\circ}C$ to +70°C; VGC	1.					
		LIMITS		LIMITS		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0 .	•	-1.6	V	Ports A, C, D, INT, RES
Input Voltage Low	V _{IL1}	-4.5		VGG	, V	Ports A, INT, RES
input voitage Low	V _{IL2}	-4.5		-35	V	Ports C and D
Clock Voltage High	$V_{\phi H}$	0		-0.6	v	CL0 Input, External Clock
Clock Voltage Low	_v ,V _φ ,	-5.0		VGG	V ¹	CL0 Input, External Clock
Input Leakage Current High	¹ LIH		1. A.	+10	μA	Ports A, C, D, \overline{INT} , RES $V_1 = -1V$
Input Leakage Current Low	LIL1		* .	-10	μA	Ports A, C, D, INT, RES V _I = -9V
LOW	LIL2			-30	μA	Ports C and D; VI = -35V
Clock Leakage Current High	Ι _{Lφ} Η			+200	μA	CL _O Input, External Clock, VOH = 0V
Clock Leakage Current Low	LφL			-200	μA	CL ₀ Input, External Clock, V _{OL} = -9V
Output Voltage High	VOH1			-1.0	v	Ports C and D; $I_0 = -2 \text{ mA}$
Output vortage righ	VOH2			-2.5	V	Ports E, F, G; IO = -10 mA
Output Leakage Current	LOL1			-10	μA	Ports C, D, E, F, G V _O = -9V
Output Leakage Current	LOL2			-30	μA	Ports C, D, E, F, G V _O = -35V
Supply Current	^I GG		-10	-24	mA	
Oscillator Frequency	f	100		180	KHz	
Rise and Fall Times	t _{ri} tf	· [.] 0		0.3	μs	External Clock
Clock Pulse Width High	t _ø wн	2.0		8.0	μs	External Clock
Clock Pulse Width Low	tφWL	2.0		8.0	μs	External Clock

DC/AC CHARACTERISTICS


T_a = 25°C, f = 1 MHz.

CAPACITANCE

	-	LIMITS			· , ,	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI			15	pf	
Output Capacitance	CO		1	15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	



CLOCK WAVEFORM



PACKAGE OUTLINE µPD550LC

ITEM	MILLIMETERS	INCHES
A	38.0 MAX.	1.496 MAX.
В	2.49	0.098
C	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F.	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J.	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 + 0.10 0.05	0.01 + 0.004 0.002

SP550L-10-79-CAT

μCOM-45 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD554 is the 1000 x 8 ROM version of the μ COM-45. This PMOS, -10 volt part features both TTL-level compatible inputs as well as outputs capable of being pulled to -35 volts. This allows direct interfacing with Fluorescent Indicator Panels (FIPs). As a μ COM-45, it includes 32 x 4 RAM and 21 I/O lines in a 28 pin plastic, dual-in-line package.

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature $\dots \dots \dots$
Storage Temperature
Supply Voltage
Input Voltages (Port A, INT, RES, TEST)15 to +0.3 Volts
(All Other Inputs)
Output Voltages
Output Current (Ports C, D)4 mA
(Ports E, F, G)
(Total Current)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC/AC CHARACTERISTICS

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$, $V_{GG} = -10V \pm 10\%$.


i.		LIMITS				TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-2.0	v	Ports A, C, D, INT, RES
Input Low Voltage	VIL1	-4.3		V _{GG}	v	Ports A, INT, RES
	V _{IL2}	-4.3		-35	V	Port C and D
Input Leakage Current High	ILIH ·			+10	μΑ	Ports A, INT, RES, TEST VI = 1V
Input Leakage Current Low	ILIL1			-10	μA	Ports A, INT , RES TEST V _I = -11V
	LIL2			-30	μA	Port A VI = -35V
I/O Leakage Current High	іюн			+10	μA	Ports C and D VI = -1V
I/O Leakage Current Low	IOL1			-10	μA	Ports C and D V _I = -11V
	IOL2			-30	μA	Ports C and D V _I = -35V
Output Voltage	VOH1			-1.0	V	Ports C and D I _O = -2 mA
	V _{OH2}			-2.5	V	Ports E, F, G I _O = -10 mA
Output Leakage Current	^I OL1 ,			-10	μA	Ports C, D, E, F, G V _O = -11V
	IOL2			-30	μA	Ports C, D, E, F, G V _O = -35V
Supply Current	IGG		-20	-40	mA	
Oscillator Frequency	F	150		440	KHz	

μPD554


$T_a = 25^{\circ}C$, f = 1 MHz.

CAPACITANCE

		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	Cl			15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	



CLOCK WAVEFORM



PACKAGE OUTLINE µPD554C

ITEM	MILLIMETERS	INCHES
А	38.0 MAX.	1.496 MAX.
В	2.49	0.098
Ç	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
Ί	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 ^{+0.10} 0.05	0.01 + 0.004 0.002

NEC Microcomputers, Inc.



μ COM-45 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD554L is the 1000 x 8 ROM, low power version of the μ COM-45. It is a modified PMOS device requiring a -8 Volt power supply, with a reduced supply current specification. The μ PD554L features both TTL level compatible inputs as well as outputs capable of being pulled to -35 Volts for direct interfacing with Fluorescent Indicator Panels (FIPs). As a μ COM-45, it includes 1000 x 8 ROM, 32 x 4 RAM, and 21 I/O lines in a 28 pin plastic dual-in-line package.

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature
Storage Temperature
Supply Voltage
Input Voltages (Port A, INT, RES)
(Ports C, D)
Output Voltages
Output Current (Ports C, D)4 mA
(Ports E, F, G)
(Total Current)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$*T_{a} = 25^{\circ}C$$

 $T_a = -10^{\circ}$ C to $+70^{\circ}$ C; $V_{GG} = -8V \pm 10\%$


		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input Voltage High	VIH	0		-1.6	V	Ports A, C, D, INT, RES
Input Voltage Low	VIL1	-4.5		V _{GG}	V	Ports A, INT, RES
input vonage Low	VIL2	-4.5		-35	V	Ports C and D
Clock Voltage High	$V_{\phi H}$	0		-0.6	v	CL0 Input, External Clock
Clock Voltage Low	V _{¢L}	~5.0		V _{GG}	V	CL0 Input, External Clock
Input Leakage Current High	^I LIH			+10	μA	Ports A, C, D, INT, RES VI = -1V
Input Leakage Current Low	ILIL1			-10	μA	Ports A, C, D, INT, RES VI = -9V
LOW	LIL2			-30	μA	Ports C and D; VI = -35V
Clock Leakage Current High	^I LφΗ			+200	μA	CL ₀ Input,V _{OH} = 0V
Clock Leakage Current Low	Ι _L φL			-200	μA	CL ₀ Input, V _{OL} = -9V
Output Voltage High	VOH1			-1.0	V	Ports C and D; $I_0 = -2 \text{ mA}$
Output Voltage High	VOH2			-2.5	V	Ports E, F, G; I _O = -10 mA
Output Leakage Current	LOL1			-10	μA	Ports C, D, E, F, G V _O = -9V
Output Leakage Current	LOL2			-30	μA	Ports C, D, E, F, G V _O = -35V
Supply Current	IGG		-12	-24	mΑ	
Oscillator Frequency	f	100		180	KHz	
Rise and Fall Times	t _r ,t _f	0		0.3	μs	External Clock
Clock Pulse Width High	^t øWH	2.0		8.0	μs	External Clock
Clock Pulse Width Low	^t ¢WL	2.0		8.0	μs	External Clock

DC/AC CHARACTERISTICS


$T_a = 25^{\circ}C, f = 1 MHz.$

CAPACITANCE

			LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Capacitance	CI			15	pf		
Output Capacitance	CO			15	pf	f = 1 MHz	
Input/Output Capacitance	CIO	•		15	pf		



CLOCK WAVEFORM



PACKAGE OUTLINE µPD554LC

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX.
В	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 + 0.10 0.05	0.01 + 0.004 0.002

NEC Microcomputers, Inc.



μCOM-45 SINGLE CHIP MICROCOMPUTER

DESCRIPTION

ABSOLUTE MAXIMUM RATINGS*

The μ PD652 is a CMOS version of the μ COM-45. It features a single +5 volt power
supply, a 2 mA (max), 800 μ A (typ) current drain and extended temperature range. As
a μ COM-45, it includes 1000 x 8 ROM, 32 x 4 RAM, and 21 I/O lines in a 28 pin
plastic dual-in-line package.

Operating Temperature	-30°C to +85°C
Storage Temperature	–55°C to +125°C
Supply Voltage	
Input Voltages	
Output Voltages	
Output Current (Each Output Bit)	

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$*T_{a} = 25^{\circ}C_{a}$


DC/AC CHARACTERISTICS

$T_a = -30^\circ C$ to $+85^\circ$	C, V _{CC} =					
	· .	L	LIMITS			
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITIONS
Input High Voltage	VIH	0.7V _{CC}		Vcc	v	Ports A, C, D, INT, RES
Input Low Voltage	VIL	0		0.3V _{CC}	V	Ports A, C, D, INT, RES
Input Leakage Current High	ГСІН			+10	μA	Ports A, C, D, INT, RES (VI = VCC)
Input Leakage Current Low	LIL	2		-10	μA	Ports A, C, D, INT, RES (VI = 0V)
I/O Leakage Current High	іюн			+10	μA	Ports C and D ($V_1 = V_{CC}$)
I/O Leakage Current Low	IOL			-10	μA	Ports C and D ($V_0 = 0_V$)
Output High Voltage 1	VOH1	V _{CC} -0.5			V	Ports C and D (I _{OH} = -1 mA)
		V _{CC} -0.5		15	V	Ports E to G (I _{OH} = -1 mA)
Output High Voltage 2	VOH2	V _{CC} -2.5	54 1		v	Ports C to G ($I_{OH} = -2 \text{ mA}$)
Output Low Voltage	VOL1			0.6	v	Ports E to G (I _{OL} = 2 mA)
	VOL2			0.4	V	Ports E to G (I _{OL} = 1.2 mA)
Supply Current	^I CC		0.8	2.0	mA	
Clock High Voltage	V _{ØH}	0.7V _{CC}		Vcc	V	CLO, Ext. Clk.
Clock Low Voltage	$V_{\phi L}$	0		0.3V _{CC}	v	CLO, Ext. Clk.
Clock Leakage Current High	^Ι LφΗ			200	μA	CLO, Ext. Clk. (V _{OH} = V _{CC})
Clock Leakage Current Low	Ι _L φL			-200	μA	CLO, Ext. Clk. (VOL = 0V)
Clock Frequency	f	150		440	KHz	1 1
Clock Rise and Fall Times	tr, tf	0		0.3	μs	Ext. Clk.
Clock Pulse Width	t _∕ w	0.5		5.6	μs	Ext. Clk.

μPD652


 $T_a = -30^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +5V \pm 10\%$.

and the second second		LIMITS				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CI CI	1. A.		15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
I/O Capacitance	CIO			15	pf	



CLOCK WAVEFORM

CAPACITANCE



PACKAGE OUTLINE µPD652C

ITEM	MILLIMETERS	INCHES
A	38.0 MAX.	1.496 MAX.
в	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J ·	5.72 MAX.	0.225 MAX.
κ.	15.24	0.6
L	13.2	0.52
м	0.25 + 0.10	0.01 + 0.004

NEC Microcomputers, Inc.



EVACHIP-42

DESCRIPTION

The μ PD555 is a system evaluation chip designed to support both hardware and software debugging of the μ COM-42 (μ PD548) one-chip microcomputer system.

The μ PD555 and the μ PD548 have the same functionality in all aspects except that the μ PD555 does not contain a read only memory, but provides addressing capability to external memory and HOLD function for step-by-step operation.


FEATURES

- 4-Bit Parallel Processor
- Powerful 72 Instruction Set Including Decimal/Binary Arithmetic Operations
- 10 µs Instruction Cycle Time
- Addressing Capability up to 1920 Words by 10-Bits of External Program Memory
- 96 Words by 4-Bit Data Memory On Chip
- 4-Level Subroutines
- Two Interrupt Input Lines (IA and IB)
- HOLD Capability
- A Variety of Input/Output Ports
 - 10 Discrete Output Ports (Fg-F0)
 - Two 8-Bit Output Ports (U7-U0, R7-R0)
 - 4-Bit Input Port (K3-K0)
 - 4-Bit Input/Output Port (S3-S0)
 - I/O Level Compatible with µPD5101
- 1-Bit Test Input Line
- P-Channel MOS
- Open Drain Output
- Single Power Supply: 10V
- Available in a 64 Pin Ceramic Dual-in-Line Package

PIN CONFIGURATION

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		P3 0 P2 0 P1 0	2 3		63 62	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		A6 🗖	6		59	DU5
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		A3 🗖 A2 🗖	9		56	F9
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			12 13		53 52	
15 18 47 F0 16 19 46 S3 17 20 45 S2 18 21 44 S1 19 22 43 S0 HOLD 23 42 LiA R0 24 41 18 R1 225 30 TK3 R2 26 39 K3 R3 27 38 K2 R4 28 37 K1 R5 29 36 K0 R6 30 35 K4 R7 31 34 R5		12 🗆 13 🗖	15 16		50 49	
18 21 44 ST 19 22 43 SO HOLD 23 42 IA RO 24 41 1B R1 25 40 TES R2 26 39 K3 R3 27 38 1K2 R4 28 37 TK1 R5 29 36 K0 R6 30 35 K4 R7 31 34 RFS		15 🗖 16 🗖	18 19	555	47 46	
R0 24 41 11 18 R1 25 40 TES R2 26 39 K3 R3 27 38 1K2 R4 28 37 7K1 R5 29 36 K4 R6 30 35 KK4 R7 31 34 JRES	с. 	18 🗖 19 🗖	21 22		44 43	
R4 28 37 K1 R5 29 36 K0 R6 30 35 K4 R7 31 34 D RES		R0 0 R1 0 R2 0	25		40	D TES
87 🖸 31 34 🗖 RES		R4 🗖	28 29		37 36	
	(-10V)	R7 🗖	31	· · ·	34	RES

· · P.I	NNAMES
P ₀ - P ₃	Page Output
A0 - A6	Address Output
10 - 19	Instruction Input
HOLD	HOLD Input
R ₀ – R ₇	Output Port R
φ	Clock Input
RES	Reset Input
. К4	K4 Test Input Line
K0 - K3	K Input Port
TEST	IC Test Input
IA, IB	Interrupt Input
s ₀ - s ₃	Input/Output Port S
F0 - F9	Output Port F
U ₀ – U ₇	Output Port U



Operating Temperature	−10°C to +70°C
Storage Temperature	−40°C to +125°C
Supply Voltage VGG	- 15 to +0.3 Volts
All Input Voltages	-20 to +0.3 Volts
All Output Voltages	-20 to +0.3 Volts

ABSOLUTE MAXIMUM RATINGS*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

			LIMITS			TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS	
Input Capacitance	Cl			.15	pf		
Output Capacitance	CO			15	pf	f = 1 MHz	
Input/Output Capacitance	CIO			15	pf		

CAPACITANCE


150 -

 $DC \; CHARACTERISTICS \quad \ \ T_a = -10^\circ C \; to \; +70^\circ C; \; V_{GG} = -10V \; \pm \; 10\%, \; unless \; otherwise \; noted.$


			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX		CONDITIONS
High Level Input Voltage	∨ін	0	•	-2.0	V	
Low Level Input	VIL1	-4.3			V ,	S, ¢, Ig.0
Voltage	VIL2	-7.0			V	Except S, ϕ , Ig-0
High Level Input Leakage Current	ILIĤ			+10	μA	VI = -1V
Low Level Input Leakage Current	LIL			-10	μA	VI = -11V
High Level Output Current	ЮН	-1.0			mA	VO = -1V, except S port
Low Level Output Leakage Current	^I LOL1			-30	μA	VO = -11V, except S port
High Level Output Voltage	∨он			-1.75	V	IOH = -100 μA, S port
Low Level Output Leakage Current	LOL2			-10	μA	VO = -5V, S port
Power Supply Current	IGG		-30	-60	mA	


AC CHARACTERISTICS $T_a = -10^{\circ}$ C to +70°C, $V_{GG} = -10V \pm 10\%$, unless otherwise noted.


		LIMITS				TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Clock Frequency	f _φ	100		200	KHz	
Clock Pulse Width	tφw	2.25				
Clock Rise and Fall Times	tr, tf			0.5	μs	
Input Setup Time from Output	tis			2.5	μs	CL = 100 pF, RL = 5.1 KΩ



μPD555







0* 15

ITEM	MILLIMETERS	INCHES
A	82.0 MAX	3.23 MAX
В	1.6	0.063
С	2.54	0.1
D	0.43 ± 0.1	0.017 ± 0.004
E	78.8	3.1
F	1.27	0.05
G	3.2 MIN	0.13 MIN
н	1.3 MIN	0.05 MIN
I	3.9	0.154
J	5.2 MAX	0.205 MAX
ĸ	22.96	0.904
L	20.3	0.8
м	0.3 ± 0.1	0.012 ± 0.004

PACKAGE OUTLINE µPD555D

TIMING WAVEFORM

.

.

NEC Microcomputers, Inc.



EVACHIP-43


DESCRIPTION

The μ PD556 is an evaluation chip for the μ COM-43/44/45 single chip microcomputers. Designed to be used for both hardware and software debugging, the EVACHIP-43 is functionally equivalent to the μ COM-43, except that it does not contain on-chip ROM. Instead, it is able to address external memory. In addition, in order to facilitate debugging, the μ PD556 is capable of displaying the contents of the internal accumulator and data pointer and of being single stepped.

When the μ PD556 is being used to evaluate μ COM-44/45 designs, the external memory capacity should be restricted to that of the respective on-chip ROM and the instructions should be restricted to the 58 comprising the μ COM-44/45 instruction set.


FEATURES • 4-bit Parallel Processor

- Full 80 Instruction Set of µCOM-43
- 10 µs Instruction Cycle
- Capable of addressing 2K x 8-bits of external program memory
- Single step capability
- Full Functionality of µCOM-43
- Single supply: -10V PMOS Technology
- Available in a 64-pin Ceramic Quad-in-Line Package



PIN	NAMES		
PF0 PF3	Output Port F		
PG0 PG3	Output Port G		
РН _О РН3	Output Port H		
PIO PI2	Output Port I		
PA0 PA3	Input Port A		
PB0 PB3	Input Port B		
PC0 PC3	Input/Output Port C		
INT	Interrupt Input		
RES	Reset		
PD0 - PD3	Input/Output Port D		
PE0 - PE3	Qutput Port E		
BREAK	Hold Input		
STEP	Single Step Input		
ACC/PC	Display A _{CC} /PC Input		
P0 - P10	PC Output		
10 - 17	Instruction Input		
CL0 - CL1	External Clock Source		
TEST	Tied to VSS (GND)		

BLOCK DIAGRAM



Operating Temperature	-10°C to +70°C
Storage Temperature	-40°C to +125°C
Supply Voltage VGG	
All Input Voltages	- 15 to +0.3 Volts
All Output Voltages	
Output Current	4 mA ①

ABSOLUTE MAXIMUM RATINGS*

Note: (1) All output pins.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

a = 25°C						
	· · · · ·		LIMIT	s		TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Capacitance	CI	÷		15	pf	
Output Capacitance	CO			15	pf	f = 1 MHz
Input/Output Capacitance	CIO			15	pf	

CAPACITANCE

μ PD556

DC CHARACTERISTICS ${\rm \textcircled{O}}$

$T_a = -10 \text{ to } +70^{\circ}\text{C}; V_{GG} = -10\text{V} \pm 10\%$		= - 10V ± 10%	VGG	°C;	+70	to	10		Та	
--	--	---------------	-----	-----	-----	----	----	--	----	--

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input High Voltage	VIH	0		-2.0	. V	Port A to D, 17 to 10, BREAK, STEP, INT, RES, and A _{CC} /PC
Input Low Voltage	۷IL	-4.3	N.	V _{GG}	v	Port A to D, 17 to 10, BREAK, STEP, INT, RES, and ACC/PC
Clock High Voltage	Vон	0	w - 1	-0.8	v	CL0 Input
Clock Low Voltage	VOL	-6.0		V _{GG}	V z.	CL ₀ Input
Input Leakage	1			+10	μA	Port A and B, I7 to I0 INT, RES, BREAK, STEP
Current High	Ісін			+30	μA	A_{CC}/PC , $V_1 = -1V$ Port C and D, $V_1 = -1V$
Input Leakage				- 10	μA	Port A and B, I7 to I0 INT, RES, BREAK, STEP
Current Low	1,11			-30	μA	A _{CC} /PC, V _I = -11V Port C and D, V _I = -11V
Clock Input Leakage High	LOH			+200	μA	CL ₀ Input, V _{OH} = 0V
Clock Input Leakage Low	LOL			-200	μA	CL0 Input, VOL = -11V
Output High	VOH1		-	- 1.0	v	Port C to I, P10 to P0 IOH = -1.0 mA
Voltage	VOH2		1	-2.3	V .	Port C to I, P10 to P0 IOH = -3.3 mA
Output Leakage Current Low	LOL	r.		-30	μA	Port C to I, P ₁₀ to P ₀ V ₀ = -11V
Supply Current	IGG		-30	- 50	mA	


Note: 1 Relative to V_{SS} = 0V

AC CHARACTERISTICS

$T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{GG} = -10V \pm 10\%$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	f	150		440	KHz	
Clock Rise and Fall Times	t _ŕ , t _f	0		0.3	μs	· · · ·
Clock Pulse Width High	tøwн	0.5		5.6	μs	1
Clock Pulse Width Low	t¢,wL	0.5		5.6	μs	
Input Setup Time	tis			5	μs	
Input Hold Time	чн	0			μs	
BREAK to STEP Interval	tBS	80			tcy	
STEP to RUN Interval	tSB	80			tcy	
STEP Pulse Width	tws	12			tcy	
BREAK to ACC Interval	^t BA	80			tcy	
ACC/PC Pulse Width	twA	12			tcy .	
STEP to ACC Interval	tSA1	80			tcy	
PC to STEP Overlap	tSA2			2	tcy	
PC to RUN Interval	tAB	0			μs	-
	DAP1			6	tcy	
$A_{CC}/PC \rightarrow P_{10}-P_0$ Delay	tDAP2			6	tcy	

CLOCK WAVEFORM




μPD556

P₁₀₋₀ (PC) -tisŧШ 17-0 BREAK tBS tSF -tws **t**RA STEP tSA1 tSA2 twA → ^tAB ACC/PC tDAP1 - IDAP2 P10-0 (PC)ⁿ (ACC) (PC)n (ACC) (PC)n+m (ACC) (PC)ntm , (PC)n

PACKAGE OUTLINE µPD556B

TIMING WAVEFORM



ITEM	MILLIMETERS	INCHES				
А	41.5	1.634 MAX				
В	1.05	0.042				
C	2.54	0.1				
D	0.5 ± 0.1	0.2 ± 0.004				
E	39.4	1.55				
F '	1.27	0.05				
G	5.4 MIN	0.21 MIN				
1	2.35 MAX	0.13 MAX				
J	24.13	0.95				
к	19.05	0.75				
ès L	15.9	0.626				
Μ.	0.25 ± 0.05	0.01 ± 0.002				

ALC

NEC Microcomputers, Inc.



μ COM-75 4-BIT SINGLE CHIP MICROCOMPUTER

DESCRIPTION

The μ PD7520 is a high current output, variable power supply version of the μ COM-75 Microcomputer Family. It features output ports capable of directly driving an 8-digit, 8-segment LED display. The μ PD7520 is a PMOS device requiring a single power supply set between -6V and -10V. As a μ COM-75, it includes 768 x 8 ROM, 48 x 4 RAM, and 24 I/O lines in a 28 pin plastic package.

FEATURES

- 768 x 8 Bit ROM
 48 x 4 Bit RAM
- 20 μs Instruction Cycle Time
- 47 Powerful Instructions
- One 4-Bit Input Port
- One 4-Bit I/O Port
- One 2-Bit Output Port (Capable of Driving Piezo Element)
- 6 Direct LED Drive Digit Outputs (8 Possible)
- 8 Direct LED Drive Segment Outputs
- Programmable Display Controller
 - Can Drive 4, 5, 6, or 8 Display Digits
 - Automatic Synchronization of Segment and Digit Signals
- 2-Level Subroutine Stack
- Built-In Clock Signal Generation Circuitry
- Built-In Reset Circuitry
- Single, Variable Power Supply, From -6V to -10V
- Lower Power Consumption
- P Channel MOS LSI
- 28 Pin Plastic Dip

PIN CONFIGURATION

Vss 🗖 14 15 🗖 T ₂	PORT 31 PORT 30 PORT 13 PORT 12 PORT 11 PORT 10 PORT 43 PORT 41 PORT 40 T5 T4 T3	11 12	μPD 7520	28 27 26 25 24 23 22 21 20 19 18 17 16	CLK RESET VGG S0 S4 S1 S5 S2 S6 S3 S7 T0 T1
· · · · · · · · · · · · · · · · · · ·			1		5_


PIN NAM	1ES
PORT 10 - PORT 13	Input PORT 1
PORT 30 – PORT 31	Output PORT 3
PORT 40 - PORT 43	I/O PORT 4
T ₀ – T ₆	Digit Drive Signals
s ₀ - s ₇	Segment Drive Signals
CLK	Clock
RESET	Reset
V _{GG}	Power Supply (-6V to -10V)
V _{SS}	Ground

μPD7520

The μ PD7520 is a low-cost, 4-Bit Single Chip Microcomputer, fabricated with P-Channel MOS technology. Its design is optimized for applications which require an LED Display, but the μ PD7520 can also function efficiently as a general-purpose microcomputer. Its wide operating voltage range and minimum external component requirements make the μ PD7520 desirable for a broad range of applications.

The μ PD7520's powerful instruction set encompasses 47 of the μ COM-75 family commands. These instructions can perform memory transfers, bit manipulation, automatic increment/decrement, table look-up, constant table formulation, input of command strings, and multiple branches. These enhancements allow the user to create highly efficient programs for his μ PD7520 application.

The Programmable Display Controller of the μ PD7520 is designed to interface directly with 4-digit to 8-digit LED displays. Synchronization of the timing of the segment and digit lines is accomplished automatically by the on-board display controller. Display of an LED array can be done when the μ PD7520 is configured in the general-purpose mode.



FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature
Storage Temperature
Supply Voltage15 to +0.3 Volts
Input Voltage 15 to +0.3 Volts
Output Voltage15 to +0.3 Volts
Output Current (IOH Total) 100 mA
(I _{OL} Total)

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

CAPACITANCE $T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{GG} = -6V$ to -10V

PARAMETER	SYMBOL		LIMITS	UNIT	TEST			
FANAMETEN	STIMBUL	MIN	ТҮР	MAX	UNIT	CONDITIONS		
Input Capacitance	Cl .			15	pF	Port 1, Reset f = 1 MHz		
Output Capacitance	c ₀			тва 3	pF	Port 3, S ₀ -S ₇ , T ₀ -T ₅ f = 1 MHz		
I/O Capacitance	CI/O			15	pF	Port 4, f = 1 MHz		
Clock Capacitance	C _{Clock}			тва ③	pF	CLK, f = 1 MHz		

DC CHARACTERISTICS

$T_a = -10^{\circ}C$ to +70°C, $V_{GG} = -6V$ to -10V

		LIMITS							
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT		TEST CONDITIONS		
Input Voltage	N.			-2	V	Port 1, P	ort 4, Reset, VGG = -9V ± 1V		
High	VIH			-1.8	v	Port 1, P	ort 4, Reset, VGG = -6V to -10V		
Input Voltage	VIL	VGG+2			V	Port 1, P	ort 4, Reset, VGG = -9V ± 1V		
Low		VGG+1			V	Port 1, P	ort 4, Reset, VGG = -6V to -10V		
Clock Voltage High	VOH			-0.5	. V		ternal Clock		
Clock Voltage Low	VOL	тва. 3			v	CLK, Ex	ternal Clock		
Input Load Current	Чн	40		160	μА	Port 1, R	Reset, $\frac{V_{GG} = -9V \pm 1V, V_{I} = 0V}{V_{GG} = -6V, V_{I} = 0V}$		
Input Leakage Current High	LIH	•		+5	μA	Port 4,	V1 = 0V		
Input Leakage	ILIL1			-5	μA	Port 1, F	Reset, V _{GG} = -10V, VI = 0V		
Current Low	LIL2			-5	μA	Port 4,	VI = 0V		
Clock Leakage Current High	LOH			TBA ③	μA	CLK, EX	ternal Clock V _{OH} = 0V		
Clock Leakage Current Low	LOL			тва 3	μA	CLK, External Clock V _{OL} = -10V			
Output Voltage Low	VOL	V _{GG} +0.5			V	Port 3, V	/GG = -6V to -10V No Load		
Output Current High	IOH1	-1.0 -0.6			mA	Port 3,	V _{GG} = -9V ± 1V, V _{OH} = -1.0V V _{GG} = -6V, V _{OH} = -1.0V		
	IOH2	-2.0 -1.2			mA	Port 4,	V _{GG} = -9V ± 1V, V _{OH} = -1.0V V _{GG} = -6V, V _{OH} = -1.0V		
	IOH3		-10 -6		mA	s ₀ -s ₇ ,	V _{GG} = -9V ± 1V, V _{OH} = -2.0V V _{GG} = -6V, V _{OH} = -2.0V		
* · · ·	Юн₄		-48 -27 -18		mA	т ₀ -т ₅ ,	V _{GG} = -9V ± 1V, V _{OH} = -2.0V V _{GG} = -9V ± 1V, V _{OH} = -1.0V V _{GG} = -6V, V _{OH} = -1.0V		
Output Current	IOL1	1	0.2 0.6 0.2		mA	Port 3,	$\frac{V_{GG} = -9V \pm 1V, V_{OL} = V_{GG} + 1\sqrt{2}}{V_{GG} = -9V \pm 1V, V_{OL} = V_{GG} + 3\sqrt{2}}$ $\frac{V_{GG} = -6V, V_{OL} = -5V (1)}{V_{GG} = -6V, V_{OL} = -25V (2)}$		
,	¹ 0L ₂	4.5 1 1	9 2 2		mA	\$0-\$7	V _{GG} = -9V ± 1V, V _{OL} = -4V V _{GG} = -9V ± 1V, V _{OL} = V _{GG} + 3.5V V _{GG} = -6V, V _{OL} = -2.5V		
Output Leakage Current High	ILOH			+5	μA	Port 4,	Τ ₀ -Τ ₅ ; V ₀ = 0 _V		
Output Leakage Current Low	LOL			-5	μA	Port 4,	T ₀ -T ₅ ; V ₀ = -10V		
Supply Current	IGG		-5		mA	T ₀ = 25°	°C; VGG = -9V No Load		


Notes: ① Current within 2.5 ms after turning to the low level. ② Constant Current ③ TBA: To Be Announced.

.

 μ PD7520 T_a = -10°C to +70°C, V_{GG} = -6V to -10V

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
FARAMETER	STINDUL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Supply Voltage	VGG	-10.0		-6.0	v	
Oscillator	f		300		kHz	Rf = 1Ω V _{GG} = -9V <u>+</u> 1V
Frequency			тва		КПИ	Rf = 1Ω , VGG = -6 to -10V
Clock Rise and Fall Times	t _r ,tf			ТВА	μs	External Clock
Clock Pulse Width High	^t ¢₩H			ТВА	μs	External Clock
Clock Pulse Width Low	^t ¢₩L			ТВА	μs	External Clock

Note: 1) TBA – To Be Announced.



TIMING WAVEFORM

DISPLAY CONTROLLER

The display controller of the μ PD7520 has two operating modes. Its major function is to control the operation of an 8-digit (maximum) 8-segment dynamic LED Display. The auxiliary function of the display controller is operation as 8-bit and 6-bit parallel output ports. The contents of the mode register determine which function the display controller will perform.

MODE REGISTER


The Mode register is a 4-bit register used to control the operation of the display controller. The contents of the mode register are set by a transfer of the data in the accumulator to the output register. This is accomplished by use of the "output to port" (OPL) instruction, where $L = B_{(16)}$. A summary of the 16 possible states appears in the table below:


MD ₃	MD ₂	MD1	MD ₀	OPERATION					
0	0	0	0	Reset (S7-S0: High level); (T5-T0: OFF)					
0	0	0	1	S ₃ -S ₀ ← (0EH); S ₇ -S ₄ ← (0FH)					
0	0	_1	0	Not used					
0	0	1	1	Not used					
0	1	0	0	4-digit display (T ₃ -T ₀)					
0	1	0	1	5-digit display (T4-T0) Segment area:					
0	່ 1	1	0	6-digit display (T ₅ -T ₀) 00H-0FH					
0	1	1	1	8-digit display (T ₇ -T ₀)					
1	0	0	0	Not used					
1	0	0	1	S ₃ -S ₀ ← (2EH); S ₇ -S ₄ ← (2FH)					
1	0	1	0	Not used					
1	0	1	1	Not used					
1	1	0	0	4-digit display (T ₃ -T ₀)					
1	1	0	1	5-digit display (T4-T0) Segment area:					
1	1	1	0	6-digit display (T ₅ -T ₀) 20H-2FH					
1	1 ·	1	1	8-digit display (T ₇ -T ₀)					

AC CHARACTERISTICS


μPD7520

DISPLAY CONTROLLER BLOCK DIAGRAM





INPUT/OUTPUT PORT CONFIGURATION



PACKAGE OUTLINE µPD7520C

ITEM	MILLIMETERS	INCHES				
Α	38.0 MAX.	1.496 MAX.				
В	2.49	0.098				
С	2.54	0.10				
D	0.5 ± 0.1	0.02 ± 0.004				
E	33.02	1.3				
F	1.5	0.059				
G	2.54 MIN.	0.10 MIN.				
н	0.5 MIN.	0.02 MIN.				
I	5.22 MAX.	0.205 MAX.				
J	5.72 MAX.	0.225 MAX.				
к	15.24	0.6				
L	13.2	0.52				
м	0.25 ^{+0.10} 0.05	0.01 + 0.004 0.002				

The following abbreviations are used in the description of the μPD7520 instruction set:

INSTRUCTION SET SYMBOL DEFINITIONS

SYMBOL	MEANING
А	Accumulator
addr n	Immediate data, used as an address where n is the bit length of the address.
С	Carry Flag
data n	Immediate data, used as data, where n is the bit length of the data.
н	Register H
HL	Register pair HL
L	Register L
PCn	Bit n of Program Counter
() ()	The contents of the data memory (RAM) location addressed by the value within the brackets
+	Load, Store, or transfer
\leftrightarrow	Exchange
	Complement
¥.	Exclusive OR
- []	Additional comment or explanation

INSTRUCTION SET

MNEMONIC	FUNCTION	DESCRIPTION	D7	11 D6				COD D2		D ₀	BYTES	CYCLES	SKIP CONDITION
	Real States	LOAD	& ST	ÓRE	,								· ·
LAI data 4	A ← data 4	Load A with 4 bits of	0	0	0	1	13	12	11	10	1 .	1 .	
LHI data 2	[data 4 = I ₃₋₀] H ← data 2	Immediate data Load H with 2 bits of	0	0	1	0	1	0	11	lo	1	1	
•	[data 2 = I ₁₋₀]	Immediate data			~ ·								
LHLI data 5	HL ← data 5 [H ← l4 [L ← l3-0]	Load HL with 5 bits of Immediate data	1	ŗ	0	14	13	. ¹ 2	, 11,	1 ₀	1		
LAMT	$A \leftarrow (PC_{9-6}, 0, C, A)_H$ (HL) $\leftarrow (PC_{9-6}, 0, C, A)_L$	Load the upper 4 bits of Table Data in ROM to A; Load the lower 4 bits of	0	1	0	1	1	1	, 1	0	. 1 ,	<u> </u>	
		Table Data in ROM to HL			`	•							÷
L	A ← (HL)	Load A with the contents of RAM addressed by HL	0	1	0	1	0	0	1	0	1	1	
LIS	A ← (HL) L = L + 1 Skip if L = 0H	Load A with the contents of RAM addressed by HL; incre- ment L; skip if L = 0H	0	1	0	1	0	0	0	1	1	1 + S	L = 0H
LDS	A ← (HL) L = L – 1 Skip if L = FH	Load A with the contents of RAM addressed by HL; decrement L; skip if L = FH	0	1	0	1	0	0	0	0	1.	1 + S	L = FH
LADR addr 6	A ← (addr 6) [addr 6 = D ₅₋₀]	Load A with the contents of RAM addressed by the 6 bit	0	0	D5	D4	Ď3	D2	D1	D ₀	2	2	
ST	(HL) ← A	immediate data addr 6 Store A into the RAM location addressed by HL	0	1	0	<u>_</u> 1	Ö	1	1	1	2	2 1	
STII data 4	(HL) ← data 4 L ← L + 1 [data 4 = I ₃₋₀]	Store 4 bits of immediate data into the RAM location addressed by HL: increment L	0	1	0	0	I3	ŀ2	11	١0	1	1	
ХАН	A1-0 ↔ H1-0 A3-2 ← 00H	Exchange A with H	0	1	1	1	1	0	1	0	1	1	
XAL	A ↔ L	Exchange A with L	0	1	1	1	1	0	1	1	1	1	
X	A ↔ (HL)	Exchange A with the contents of the RAM location addressed by HL	0	1	0	1	0	1	1	0	1	1	
XIS	A ↔ (HL) L ← L + 1 Skip if L = 0H	Exchange A with the contents of the RAM location addressed by HL; increment L; skip if $L = 0H$	0	1	0	1	0	1	0.	1	1	1 + S	L = 0H
XDS	A ↔ (HL) L ← L - 1 Skip if L = FH	Exchange A with the contents of the RAM location addressed by HL; decrement L;	0	1	0	- 1	0	1	0	0	¹ 1	1 + S ⁻	L = FH
XADR addr 6	A	skip if L = FH Exchange A with the contents of RAM addressed by the 6- bit immediate data addr 6	0	0 0	1 D5	1 D4	1 D3	0 D2	0 D1	1 D0	2	2	
	L	ARITHMET									<u></u>		I
AISC data 4	A ← A + data 4 Skip if carry	Add the 4-bit immediate data to A; Skip if carry is	0	0		0	13	ı2,	11	.lo	1	1 + S	Carry Flag = 1
ASC	$\begin{bmatrix} \text{data 4} = 1_{3-0} \end{bmatrix}$ A \leftarrow A + (HL) skip if carry	generated Add the contents of RAM addressed by HL to A; skip if	0	1	1	1	1	1	0	1	1	1 + S	Carry Flag = 1
ACSC	A, C ← A + (HL) + C skip if carry	carry is generated Add the contents of RAM addressed by HL and the carry flag to A; skip if carry is	.0	1	1	1	1	1	0	0	² 1	1 + S	Carry Flag = 1
EXL	A ← A ∀ (HL)	generated Perform an exclusive – OR operation between the contents of RAM addressed by HL and A;	; 0	1	1	1	1	1	1	0	1	1	
CM4.4	A = 5	store the result in A					1			,	.		-
CMA RC	A ← Ā C ← 0	Complement A Reset Carry Flag to 0	0	1	1	1	1	0	0	1 0			
sc	C ← I	Set Carry Flag to 1	ō	1	1	1	.1	ō	0	1	1.1.1	1	
		INCREMENT	AND	DECR	EME	NT					J	L	L
ILS	L←L+1	Increment L;	0	1	0	1	1	0	0´	1	1	1 + S	L = 0H
IDRS addr 6	Skip if L = 0H (addr 6) ↔ (addr 6) + 1 Skip if (addr 6) = 0H D ₅₋₀ = 00H - 2FH	Skip if L = 0H Increment the contents of RAM addressed by the 6 Bit immedi- ate data addr 6; Skip if the	0	0 0	1 D5	1 D4	1 D3	1 D2	0 D1	1 D0	2	2 + S	(addr 6) = 0H
DLS	L←L-1	contents = 0H Decrement L;	0	1	0	1	1	0	0	0	1	1 + S	L = FH
DDRS addr 6	Skip if L = FH (addr 6) ← (addr 6)- 1	Skip if L = FH Decrement the contents of	0	0	1	. 1	1	- 1	0	0	2	2+5	(addr 6) = FH
	Skip if (addr 6) = FH [D ₅₋₀ = 00H-2FH]	RAM addressed by the 6-Bit immediate data addr 6; skip if	0	0	De		D3				-		

6

μPD7520

μPD7520

INSTRUCTION SET (CONT.)

MNEMONIC	FUNCTION	DESCRIPTION	D7	11 D6			D3			Do	BYTES	CYCLES	SKIP CONDITIO
		BIT MAI	NIPUL	ATIC	DN								
RMB	(HL) _{bit←} 0 [bit = B ₁₋₀]	Reset a single bit of RAM, denoted by B ₁ B ₀ , at the location addressed by HL to zero	0	1	1	0	1	0	B1	BO	1	1	
SMB	(HL) bit ← 1 [bit = B ₁₋₀]	Set a single bit of RAM, denoted by $B_1 B_0$, at the location addressed by HL to one	0	1	1	0	1	1	B1	BO	1	1	
		JUMP	AND C	ALL									
JMP addr 10	PC ₉₋₀ ← addr 10 [addr 10 = P ₉₋₀]	Jump to the address specified by the 10 bit immediate data addr 10	0 P7	0 P6	1 P5	0 P4	0 P3	0 P2	P9 P1	P8 P0	2	2	
JAM addr 2	PC9-8 ← addr 2 PC7-4 ← A PC3-0 ← (HL) {addr 2 = P1-0}	Jump to the address which is specified by the 2-bit immediate data addr 2, A, and (HL)	0	0	1 0	1 1	1 0	1 0	1 P1	1 P0	2	2	
JCP addr 6	PC5-0 ← addr [addr 6 = P5-0]	Jump to the address within the current page specified by the 6-bit immediate data addr 6	1	0 ,	P5	P4	P3	P2	P1	P ₀	1	1	
CALL addr 10	Stack ← PC + 2 PC9-0 ← addr 10 [addr 10 = P9-0]	Store a return address (PC + 2) in the stack; call the subroutine program at the location specified by the 10-bit immediate data addr 10	0 P7	0 P6	1 P5	1 P4	0 P3	0 P2	P9 P1	Р <u>8</u> Р0	2	2	
CAL addr X	Stack ← PC + 1 PCg ₋₀ ← addr X [addr X = 01P4P3000P2P1P0]	Store a return address (PC + 1) in the stack; call the subroutine program at one of the limited, special locations specified by the 10-bit imme- diate data addr X	1	1	1	Ρ4	P3	P2	P ₁	Po	1		
RT RTS	PC ← Stack PC ← Stack Skip unconditionally	Return from Subroutine Return from Subroutine; Skip unconditionally	0	1 1	0 0	1 1	0 1	0 0	1 1	1 1	1	1 1 + S	Unconditi
			SKIP									I	
sкс	Skip if C = 1	Skip if C = 1	0	1	0	1	1	0	1	0	1	1 + S	C = 1
SKMBT bit	Skip if (HL) bit = 1	Skip if the single bit of the location addressed by (HL), denoted by B1B0 is true.	0	1	1	0	Ò	1	B1	BO	1	1 + S	(HL) bit =
SKMBF bit	Skip if (HL) bit = 0 [bit = B ₁₋₀]	Skip if the single bit of the location addressed by (HL), denoted by B1B0 is false.	0	1	1	0	0	0	Bı	в ₀	1	1 + S	(HL) bit =
SKABT Bit	Skip if A _{bit} = 1 [bit = B ₃₋₀]	Skip if the single bit of A denoted by B1B0 is true.	.0	1	1	- 1	0	1	B ₁	BO	1	1 + S	A _{bit} = 1
SKAEI Data 4 SKAEM	Skip if A = Data 4 [Data 4 = I ₃₋₀] Skip if A = (HL)	Skip if A equals the 4-bit immediate data Data 4 Skip if A equals the contents of RAM addressed by HL.	0 0 0	0 1 1	1 1 0	1 0 1	1 3 1	1 2 - 1	1 1 1	1 I ₀ 1	2 1	2 + S 1 + S	A = Data A = (HL)
·····		1/0				•					*******		
IPL	A ← Port (L)	Input the contents of the port	0	1	1	1	0	0	0	0	1	1	
IP1	A ← Port 1	specified by L to A Input the contents of Port 1	o	1	1	1	0	0	0	1	1	1	
OPL	Port (L) ← A	to A Output A to the port specified by L	o	1	1	1	0	0	1	0	1	1	
OP3	Port 3 ← A ₁₋₀	Output the lower 2 bits of A to Port 3	0	1	1	1	0	0	1	1	, 1 ,	1	
······		CPU CON	TROL					· .			•	<u></u>	•••••••
NOP		Perform no operation; consume one machine cycle	0	0	0	0	0	0	0	0	1	1	

NEC Microcomputers, Inc.

NEC μ PD8080AF μ PD8080AF-2 μ PD8080AF-1

μPD8080AF 8-BIT N-CHANNEL MICROPROCESSOR FAMILY

DESCRIPTION

The μ PD8080AF is a complete 8-bit parallel processor for use in general purpose digital computer systems. It is fabricated on a single LSI chip using N-channel silicon gate MOS process, which offers much higher performance than conventional micro-processors (1.28 μ s minimum instruction cycle). A complete microcomputer system is formed when the μ PD8080AF is interfaced with I/O ports (up to 256 input and 256 output ports) and any type or speed of semiconductor memory. It is available in a 40 pin ceramic or plastic package.

FEATURES

- 78 Powerful Instructions
- Three Devices Three Clock Frequencies
 - μPD8080AF 2.0 MHz
 - μPD8080AF-2 2.5 MHz
- μPD8080AF-1 3.0 MHz
- Direct Access to 64K Bytes of Memory with 16-Bit Program Counter
- 256 8-Bit Input Ports and 256 8-Bit Output Ports
- Double Length Operations Including Addition
- Automatic Stack Memory Operation with 16-Bit Stack Pointer
- TTL Compatible (Except Clocks)
- Multi-byte Interrupt Capability
- Fully Compatible with Industry Standard 8080A
- Available in either Plastic or Ceramic Package

PIN CONFIGURATION

A10 L	1	40	A11
VSS 🗆	2	39 🗖	A14
	3	38 🗖	A13
D5 🗖	4	37 🗖	A12
	5	36 🗖	A15
D7 🗖	6	35 🗖	Ag
D3 🗖	7	34 🗖	A ₈
D2	8	33 🗖	A7
	9	32 🗖	A6
	⁹ ₁₀ μPD	31	A ₅
	11 8080AF	30 口	A4
RESET	12	29 🗖	A ₃
HOLD	13	28 🗖	VDD
	14	27	A ₂
φ2 🗖	15	26 🗖	A ₁
INTE	16	25	A ₀
DBIN 🗖	17	24 🗖	WAIT
	18	23	READY
SYNC	19	22	φ1
Vcc 🗆	20	21	HLDA

The μ PD8080AF contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The μ PD8080AF also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The μ PD8080AF utilizes a 16-bit address bus to directly address 64K bytes of memory, is fully TTL compatible (1.9 mA), and utilizes the following addressing modes: Direct; Register; Register Indirect; and Immediate.

The μ PD8080AF has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.


The μ PD8080AF also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.

This processor is designed to greatly simplify system design. Separate 16-line address and 8-line bidirectional data busses are employed to allow direct interface to memories and I/O ports. Control signals, requiring no decoding, are provided directly by the processor. All busses, including the control bus, are TTL compatible.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address and data lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data busses.

The μ PD8080AF has the capability to accept a multiple byte instruction upon an interrupt. This means that a CALL instruction can be inserted so that any address in the memory can be the starting location for an interrupt program. This allows the assignment of a separate location for each interrupt operation, and as a result no polling is required to determine which operation is to be performed.

NEC offers three versions of the μ PD8080AF. These processors have all the features of the μ PD8080AF except the clock frequency ranges from 2.0 MHz to 3.0 MHz. These units meet the performance requirements of a variety of systems while maintaining software and hardware compatibility with other 8080A devices.



BLOCK DIAGRAM

FUNCTIONAL

PIN IDENTIFICATION

		PIN	
NO.	SYMBOL	NAME	FUNCTION
1, 25-27, 29-40	A ₁₅ – A ₀	Address Bus (output three- state)	The address bus is used to address memory (up to 64K 8-bit word or specify the 1/O device number (up to 256 input and 256 outpu devices). Ao is the least significant bit,
2	VSS	Ground (input)	Ground
3-10	D7 D0	Data Bus (input/ output three-state)	The bidirectional data bus communicates between the processor, memory, and 1/0 devices for instructions and data transfers. During each sync time, the data bus contains a status word that describes the current machine cycle. Do is the least significant bit.
11	V _{BB}	VBB Supply Voltage (input)	-5V ± 5%
12	RESET	Reset (input)	If the RESET signal is activated, the program counter is cleared. After RESET, the program starts at location 0 in memory. The INTE and HLDA flip-flops are also reset. The flags, accumulator, stack pointer, and registers are not cleared. (Note: External syn- chronization is not required for the RESET input signal which must be active for a minimum of 3 clock periods.)
	HOLD	Hold (input)	HOLD requests the processor to enter the HOLD state. The HOLI state allows an external device to gain control of the μ PD8080AF address and data buses as soon as the μ PD8080AF has completed its use of these buses for the current machine cycle. It is recognized under the following conditions: • The processor is in the HALT state. • The processor is in the T2 or TW stage and the READY signal is active. As a result of entering the HOLD state, the ADDRESS BUS (A15 – A0) and DATA BUS (D7 – D0) are in their high impedance state. The processor indicates its state on the HOLD ACKNOWLEDGE (HLDA) pin.
14	INT	Interrupt Request (input)	The μ PD8080AF recognizes an interrupt request on this line at the end of the current instruction or while halted. If the μ PD8080AF is in the HOLD state, or if the Interrupt Enable flip-flop is reset, it will not honor the request.
15	φ2	Phase Two (input)	Phase two of processor clock.
16	INTE (1)	Interrupt Enable (output)	INTE indicates the content of the internal interrupt enable flip- flop. This flip-flop is set by the Enable (EI) or reset by the Disable (DI) interrupt instructions and inhibits interrupts from being accepted by the processor when it is reset. INTE is auto- matically reset (disabling further interrupts) during T ₁ of the instruction fetch cycle (M ₁) when an interrupt is accepted and is also reset by the RESET signal.
17	DBIN	Data Bus In (output)	DBIN indicates that the data bus is in the input mode. This signal is used to enable the gating of data onto the μ PD8080AF data bus from memory or input ports.
18	ŴŔ	Write (output)	\overline{WR} is used for memory WRITE or I/O output control. The data on the data bus is valid while the WR signal is active (WR = 0).
19	SYNC	Synchronizing Signal (output)	The SYNC signal indicates the beginning of each machine cycle.
20	V _{CC}	VCC Supply Voltage (input)	+5V ± 5%
21	HLDA	Hold Acknowledge (output)	 HLDA is in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at: T₃ for READ memory or input operations. The clock period following T₃ for WRITE memory or OUTPUT operations. In either case, the HLDA appears after the rising edge of \$\phi_1\$ and high impedance occurs after the rising edge of \$\phi_2\$.
22	<i>¢</i> 1	Phase One (input)	Phase one of processor clock.
23	READY	Ready (input)	The READY signal indicates to the µPD8080AF that valid mem- ory or input data is available on the µPD8080AF data bus. READY is used to synchronize the processor with slower memory or I/O devices. If after sending an address out, the µPD8080AF does not receive a high on the READY pin, the µPD8080AF enter a WAIT state for as long as the READY pin is low. (READY can
	1		also be used to single step the processor.)
24	WAIT	Wait (output)	also be used to single step the processor.) The WAIT signal indicates that the processor is in a WAIT state.

Note: ① After the El instruction, the uPD8080AF accepts interrupts on the second instruction following the El. This allows proper execution of the RET instruction if an interrupt operation is pending after the service routine.

Operating Temperature	0°C to +70°C	ABSOLUTE MAXIMUM
Storage Temperature (Ceramic Package)	-65°C to +150°C	RATINGS*
Storage Temperature (Plastic Package)	–40°C to +125°C	지수는 영국은 가격에 있는 것은 것은 것을 통했다.
All Output Voltages ①	-0.3 to +20 Volts	
All Input Voltages ①		
Supply Voltages VCC, VDD and VSS ①	-0.3 to +20 Volts	
Power Dissipation	1.5W	
Note: 1 Relative to VBB.		
COMMENT OF THE REPORT OF THE PARTY OF THE PA		

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


 $*T_{a} = 25^{\circ}C$

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C, V_{DD} = +12V \pm 5\%, V_{CC} = +5V \pm 5\%, V_{BB} = -5V \pm 5\%, V_{SS} = 0V,$ unless otherwise specified.

		LIMITS		1		
PARAMETER	SYMBOL	MIN	TYP	MAX		TEST CONDITIONS
Clock Input Low Voltage	VILC	V _{SS} - 1		V _{SS} + 0.8	v	
Clock Input High Voltage	∨інс	9.0		V _{DD} + 1	v	
Input Low Voltage	VIL	V _{SS} - 1		V _{SS} + 0.8	v	
Input High Voltage	∨ін	3.3		VCC + 1	v	
Output Low Voltage	VOL			0.45	V	IOL = 1.9 mA on all outputs
Output High Voltage	VOH	3.7			V	IOH = - 150 μA ②
Avg. Power Supply Current (VDD)	IDD(AV)		40	70	mА	
Avg. Power Supply Current (VCC)	ICC(AV)		60	80	mA	tCY min
Avg. Power Supply Current (VBB)	BB(AV)		0.01	1	mA	
Input Leakage	ЧL			±10 ②	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
Clock Leakage	ICL			±10 ②	μA	V _{SS} ≤ V _{CLOCK} ≤ V _{DD}
Data Bus Leakage in Input Mode	IDL ①			- 100 -2 ②	μA mA	$V_{SS} \leq V_{IN} \leq V_{SS} + 0.8V$ $V_{SS} + 0.8V \leq V_{IN} \leq V_{CC}$
Address and Data Bus Leakage During HOLD	IFL			+10 - 100 ②	μA	VADDR/DATA = VCC VADDR/DATA = VSS + 0.45V

DC CHARACTERISTICS

TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED (3)



Notes: (1) When DBIN is high and $V_{\text{IN}} > V_{\text{IH}}$ internal active pull-up resistors will be switched onto the data bus.


② Minus (-) designates current flow out of the device.

(3) ΔI supply/ $\Delta T_a = -0.45\%$ /°C.

 $T_a = 25^{\circ}C, V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V.$

			LIMIT	S		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Capacitance	Сφ		17	25	pF	f _c = 1 MHz
Input Capacitance	CIN		6	10	pF	Unmeasured Pins
Output Capacitance	COUT		10	20	pF	Returned to VSS

CAPACITANCE



PROCESSOR STATE TRANSITION DIAGRAM

 T_a = 0°C to +70°C, V_DD = +12V \pm 5%, V_CC = +5V \pm 5%, V_BB = -5V \pm 5%, V_SS = 0V, unless otherwise specified.


LIMITS PARAMETER SYMBOL MIN түр MAX UNIT TEST CONDITIONS Clock Period tсу 3 0.48 2.0 µsec. Clock Rise and Fall Time 0 50 nsec t_r, t_f of Pulse Width 60 tø1 nsec 220 *d***2 Pulse Width** t_{¢2} nsec Delay of to o2 ^tD1 0 nsec 70 Delay $\phi 2$ to $\phi 1$ ^tD2 nsec 80 Delay of to of Leading Edges nsec tD3 tda ② Address Output Delay From $\phi 2$ 200 nsec CL = 100 pF tDD 2 220 Data Output Delay From $\phi 2$ nsec Signal Output Delay From ϕ 1, or $\phi 2$ (SYNC, WR, WAIT, CL = 50 pF HLDA) t<u>DC</u> 120 nsec DBIN Delay From $\phi 2$ tdf 🛛 25 140 nsec Delay for Input Bus to Enter Input Mode τ_{DI} ① nsec ^tDF Data Setup Time During ϕ 1 and 30 DBIN tDS1 nsec Data Setup Time to ¢2 During DBIN 150 nsec tDS2 Data Hold Time From #2 During 1 тон 🛈 DBIN nsec INTE Output Delay From \u03c62 200 CL = 50 pF tie 🛛 nsec READY Setup Time During ¢2 120 tRS nsec 140 HOLD Setup Time to \$\$\phi2\$ nsec tHS INT Setup Time During Ø2 (During ¢1 in Halt Mode) 120 nsec tis Hold Time from $\phi 2$ (READY, INT, HOLD) 0 tн nsec Delay to Float During Hold (Address and Data Bus) 120 ^tFD nsec t_{AW} ② Address Stable Prior to WR 6 nsec tDW 2 Output Data Stable Prior to WR 6 nsec twd 0 Output Data Stable From WR nsec CL = 100 pF: Address, twa 🕐 0 Data Address Stable from WR nsec the 2 8 CL = 50 pF: WR, HLDA to Float Delay nsec HLDA, DBIN WR to Float Delay twf ② 9 nsec Address Hold Time after DBIN ¹ан ② -20 during HLDA nsec

AC CHARACTERISTICS µPD8080AF


사람이 가지 않는 것 같아. 이 이 않는

Notes: ① Data input should be enabled with DBIN status, No bus conflict can then occur and data hold time is assured, t_{DH} = 50 ns or t_{DF}, whichever is less.

2 Load Circuit.



(3) Actual $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} > t_{CY}$ Min.



AC CHARACTERISTICS μPD8080AF-2

 $T_a = 0^{\circ}$ C to +70°C, V_{DD} = +12V ± 5%, V_{CC} = +5V ± 5%, V_{BB} = -5V ± 5%, V_{SS} = 0V, unless otherwise specified.

,			IMITS								
PARAMETER	SYMBOL	MIN TYP MA			UNIT	TEST CONDITIONS					
Clock Period	tCY 3	0.38		2.0	μsec						
Clock Rise and Fall Time	t _r , t _f	-0		50	nsec						
ø1 Pulse Width	^t ø1	60			nsec						
φ2 Pulse Width	t _{¢2}	175			nsec						
Delay Ø1 to Ø2	^t D1	0			nsec						
Delay ϕ 2 to ϕ 1	^t D2	70			nseç						
Delay ϕ 1 to ϕ 2 Leading Edges	^t D3	70			nsec						
Address Output Delay From $\phi 2$	tDA ②			175	nsec	0 100 - 5					
Data Output Delay From $\phi 2$	tDD 2			200	nsec	– CL = 100 pF					
Signal Output Delay From φ1, or φ2 (SYNC, WR, WAIT, HLDA)	tDC ②			120	nsec	С _L = 50 рF					
DBIN Delay From $\phi 2$	^t DF ②	25		140	nsec						
Delay for Input Bus to Enter Input Mode	tDI ()			^t DF	nsec	2 - 1 -					
Data Setup Time During ϕ 1 and											
DBIN	^t DS1	20			nsec						
Data Setup Time to ¢2 During DBIN	tDS2	130			nsec						
Data Hold Time From ϕ 2 During DBIN	^т рн (1)	1			nsec						
INTE Output Delay From $\phi 2$	tie ②			200	nsec	CL = 50 pF					
READY Setup Time During $\phi 2$	tRS	90			nsec						
HOLD Setup Time to $\phi 2$	tHS	120			nsec						
INT Setup Time During ¢2 (for all modes)	tis	100			nsec						
Hold Time from ϕ 2 (READY, INT, HOLD)	tн	0			nsec						
Delay to Float During Hold (Address and Data Bus)	tFD			120	nsec	· · · ·					
Address Stable Prior to WR	tAW 2	6			nsec						
Output Data Stable Prior to WR	tow 2	6			nsec						
Output Data Stable From WR	twp ②	0			nsec	CL ≈ 100 pF: Address					
Address Stable from WR	twa 2	Ō			nsec	Data					
HLDA to Float Delay	the 2	8			nsec	С _L = 50 pF: WR,					
WR to Float Delay	twf 2	Ő			nsec	HLDA, DBIN					
Address Hold Time after DBIN during HLDA	¹ ан (2)	-20			nsec						

Notes Continued:

(4) The following are relevant when interfacing the μ PD8080AF to devices having V_{IH} = 3.3V.

a. Maximum output rise time from 0.8V to 3.3V = 100 ns at C_L = SPEC.

a. Maximum output rise time from 0.87 to 3.57 - 100 is at CL = SPEC. b. Output delay when measured to 3.07 = SPEC +60 ns at CL = SPEC. c. If CL \neq SPEC, add 0.6 ns/pF if CL > CSPEC, subtract 0.3 ns/pF (from modified delay) if CL < CSPEC.



 T_a = 0° C to +70° C, V_DD = +12V \pm 5%, V_CC = +5V \pm 5%, V_BB = -5V \pm 5%, V_SS = 0V, unless otherwise specified.

AC CHARACTERISTICS μPD8080AF-1

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Clock Period	tcy 3	0,32		2.0	μsec	1.
Clock Rise and Fall Time	t _r , t _f	0		25	nsec	
¢1 Pulse Width	tø1	50			nsec	
¢2 Pulse Width	t _{ø2}	145			nsec	
Delay of to of 2	^t D1	0		·	nsec	
Delay ϕ 2 to ϕ 1	tD2	60			nsec	
Delay ϕ 1 to ϕ 2 Leading Edges	tD3	60			nsec	
Address Output Delay From $\phi 2$	tDA ②			150	nsec	CL = 50 pF
Data Output Delay From $\phi 2$	t _{DD} ②			180	nsec	C[- 50 pr
Signal Output Delay From ϕ 1, or ϕ 2 (SYNC, \overline{WR} , WAIT, HLDA)	tdc @			110	nsec	CL = 50 pF
DBIN Delay From Ø2		25	·	130	nsec	
Delay for Input Bus to Enter					11300	
Input Mode	^т DI ①			^t DF	nsec	
Data Setup Time During ϕ 1 and DBIN	^t DS1	10	·		nsec	
Data Setup Time to φ2 During DBIN	tDS2	120			nsec	
Data Hold Time From ¢2 During DBIN	^т он (1)	1			nsec	
INTE Output Delay From ϕ 2	tie ②			200	nsec	CL = 50 pF
READY Setup Time During $\phi 2$	tRS	90			nsec	
HOLD Setup Time to $\phi 2$	tHS	120			nsec	
INT Setup Time During $\phi 2$ (for all modes)	tis	100			nsec	
Hold Time from ¢2 (READY, INT, HOLD)	тн	0			nsec	
Delay to Float During Hold (Address and Data Bus)	tfD			120	nsec	
Address Stable Prior to WR	taw 2	5			nsec	
Output Data Stable Prior to WR	tDW 2	6			nsec	
Output Data Stable From WR	twd 2	0			nsec	CL = 50 pF: Address,
Address Stable from WR	twa 🕗	0			nsec	Data
HLDA to Float Delay	the 2	8			nsec	$C_L = 50 pF: \overline{WR},$
WR to Float Delay	twf 2	9			nsec	HLDA, DBIN
Address Hold Time after DBIN during HLDA	^т ан @	-20			nsec	

Notes Continued: (5)

*AW
$2 t_{CY} - t_{D3} - t_{r\phi 2} - 140$
$2 t_{CY} - t_{D3} - t_{r\phi 2} - 130$
$2 t_{CY} - t_{D3} - t_{r\phi 2} - 110$

Device	tDW
µPD8080AF	t _{CY} - t _{D3} - t _{rø2} - 170
µPD8080AF-2	tCY - tD3 - tro2 - 170
µPD8080AF-1	tCY - tD3 - tro2 - 150


(7) If not HLDA, $t_{WD} = t_{WA} = t_{D3} + t_{r\phi2} + 10$ ns. If HLDA, $t_{WD} = t_{WA} = t_{WF}$.


(8) $t_{HF} = t_{D3} + t_{r\phi 2} - 50 \text{ ns.}$

(9) $t_{WF} = t_{D3} + t_{r\phi 2} - 10$ ns.

TIMING WAVEFORMS

173





- Notes: 1 Data in must be stable for this period during DBIN T3. Both tDS1 and tDS2 must be satisfied.
 - (2) Ready signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)
 - ③ Hold signal must be stable for this period during T₂ or T_W when entering hold mode, and during T₃, T₄, T₅ and T_{WH} when in hold mode. (External synchronization is not required.)
 - (a) Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized in the following instruction. (External synchronization is not required.)
 - 5 This timing diagram shows timing relationships only; it does not represent any specific machine cycle.
 - (6) Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V, "0" = 1.0V; INPUTS "1" = 3.3V; "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.



#PD8080AF

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the μ PD8080AF has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the μ PD8080AF. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the μ PD8080AF instruction set.

The special instruction group completes the μ PD8080AF instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

Data in the μ PD8080AF is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

DATA AND INSTRUCTION FORMATS

 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D0

 MSB
 DATA WORD
 LSB

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One Byte Instructions

D7	D6	D5	D4	D3	D ₂	D1	D ₀	OP CODE
Two	Byte	Insti	ructio	ons				
D7	D ₆	D5	D4	D3	D ₂	D1	D ₀	OP CODE
D7	D ₆	D5	D4	D3	D ₂	D1	D ₀	OPERAND
Thre	e Byt	e Ins	trucț	ions				
D7	D6	D_5	D4.	D3	D ₂	D ₁	D ₀	OP CODE
D7	D6	D5	D4	D_3	D ₂	D ₁	D ₀	LOW ADD
D7	D6	D_5	D 4	D3	D ₂	D1	D ₀	HIGH ADD

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical rotate, return, push, pop, enable, or disable interrupt instructions

Immediate mode or I/O instructions

Jump, call or direct load and store instructions DRESS OR OPERAND 1

GH ADDRESS OR OPERAND 2

INSTRUCTION SET

INSTRUCTION SET TABLE

· · · · · · · · · · · · · · · · · · ·													\GS ⁴			8 a							· .		*			FLA	≻ ≻
MNEMONIC ¹	DESCRIPTION	D7			RUC				Do	Clock Cycles ³	SIGN	ZERO	PARITY	CARRY	MNEMONIC ¹	DESCRIPTION	D7							1 Dn	Cloc Cycle		SIGN	ZERO	CARRY
				101								,					L'OA	_		_		·							
MOV d,s	Move register to register	0	1	d	d	d	s	s	\$	5		<u> </u>		-	LXI B,D16	Load immediate register													
MOV M,s MOV d,M	Move register to memory Move memory to register	0	1	1 d	1 d	0 d	s 1	s 1	s O	7					LXI D,D16	pair BC Load immediate register	0	Ó	0	0	0	0	0	1	10)			
MVI d,D8 MVI M,D8	Move immediate to register Move immediate to memory	0	0 0	d 1	d 1	d 0	1	1	0	7 10					LXI H,D16	pair DE Load immediate register	0	0	0	្រា	0	0	0	1	10) , .			
		NCRE													LXI SP,D16	pair HL Load immediate Stack	0	0	1	0	0	0	0	1	10)			
INR d	Increment register	0	0	d	d	d	1	0	0	5	•	•	•			Pointer	0	ò	1	1	0	0	0	1	10				
DCR d INR M	Decrement register Increment memory	0	0 0	d 1	d 1	d 0	1	0	1 0	5 10	•	:	:						PUS	н								·	
DCR M .	Decrement memory	0	0	1	1	0	1	0	1	10	•	•	•		PUSH B	Push register pair BC on stack	1	1	0	0	0	1	0	1	11				
	ALU														PUSH D	Push register pair DE on stack	í	1	0	·		1	0	1	11				
ADD s ADC s	Add register to A Add register to A with	1	0	0	0	0	\$	\$	s	. 4	•	•	•	•	PUSH H	Push register pair HL on stack	1	1	1	0	0	1	0	1	·. 11				
SUB s	carry Subtract register from A	1	0 0	0	0	1 0	s s	s s	s s	4	:	:	:	:	PUSH PSW	Push A and flags on stack	1	1	1	1	0	1			11				
SBB s	Subtract register from A with borrow	1	0	0	1	1	s	s	s	4		•	۰.						POP	, 									
ANA s XRA s	AND register with A Exclusive OR Register	1	0	1	0	0	5	s	5	4	•	•	•	0	POP B	Pop register pair BC off stack	1	1	0	0	0	0	0	1	10	,			
ORAs	with A	1 1	0	1	0 1	1 0	s	s	s	4	•	•	•	0	POP D	Pop register pair DE off stack	,	1	0	1	0	0		1	10				
CMP s	OR register with A Compare register with A	1	0	1		1	s s	s s	s s	4	:	:	:	•	POP H	Pop register pair HL off			.0	, 0	0			1	10				
	ALU -	MEN	IOR	́ то	ACC	UML	JLAT	OR							POP PSW	 stack Pop A and flags off stack 	1	1	1	1	0				10 10		•	•	••
ADD M ADC M	Add memory to A Add memory to A with	1	0	0	0	0	1	1	0	7	•	•	•	•				DO	UBLE	E AD	D								
SUB M	carry Subtract memory from A	1	0 0	0 0	0	1 0	1	1	0 0	7	•	•	:	•	DAD B DAD D	Add BC to HL Add DE to HL	0	0			1	0			10 10				:
SBB M	Subtract memory from A									,	•		•	Ī	DAD H	Add HL to HL	0	0	1	0	Ţ	0	0	1	10				:
ANA M	AND memory with A	1	0 0	0 1	1 0	1 0	1	1	0 0	7	:	:	:	o	DAD SP	Add Stack Pointer to HL	O	0			1		0	1	10				
XRA M	Exclusive OR memory with A	1,	0	1	0	1	1	1	0	7	•	•	•	0	INX B	Increment BC	O	0	0		0	0			5				
ORA M CMP M	OR memory with A Compare memory with A	1	0 0	1	1	0 1	1	1	0	7	:	:	:	•	INX D	Increment DE	0	0	0	- 1	0	0	1		5				
	ALU – I	MME	DIAT	ΈΤΟ	O AC	сим	ULA	TOR							INX H INX SP	Increment HL Increment Stack Pointer	0	0 0	1		0 0	0 0		1	5				
ADI D8	Add immediate to A	1	1	0	0	0	1	1	0	7	•	•	•	•		D	ECREM	MEN	TRE	GIST	'ER F	PAIR							
ACI D8	Add immediate to A with carry	1	1	0	0	1	1	1	0	7	•	•		•	DCX B DCX D	Decrement BC Decrement DE	0	0	0	0	1	0		1	5				
SUI D8 SBI D8	Subtract immediate from A Subtract immediate from A	1	1	0	1	0	1	1	0	7	•	•	•	•	DCX H	Decrement HL	0	0	1	0	1	0	1	1	5				
ANI D8	with borrow AND immediate with A	1	1	0	1 0	1 Ó	1	1	0	7	:	:	:	•	DCX SP	Decrement Stack Pointer	0	0	1 TER I	1	1	0	1	1	5				
XRI D8	Exclusive OR immediate with A	1	1	1	0	1	1	1	0	7				0	STAX B	Store A at ADDR in BC	0	0	0	0	0	0	1	0	7				
ORI D8 CPI D8	OR immediate with A Compare immediate with A	1	1	1	1	0	1	1	,0 0	7		•	:	0	STAX D	Store A at ADDR in DE	0	0	0	· 1	Ó	0	1	0	7				
CFT D8	Compare inimediate with A		_		TAT			<u> </u>			-	<u> </u>	-	-	LDAX B	Load A at ADDR in BC Load A at ADDR in DE	0	0	0	1	-1 1	• 0	1	0	ר 7				Š.,
RLC	Rotate A left, MSB to																	C	DiRE	ст									
RRC	carry (8-bit) Rotate A right, LSB to	0	0	0	0	0	1	1	1	4				•	STA ADDR	Store A direct Load A direct	0	0	1	1	0	0		0	13 13				
RAL	carry (8-bit)	0	0	0	0	1	1	1	1	4				٠	SHLD ADDR	Store HL direct	0	0	1	0	0	0	1	0	16				
	Rotate A left through carry (9-bit)	0	0	0	1	0	1	1	1	4				•	LHLD ADDR	Load HL direct	0	0	1	0	1	0	1	0	16				
RAR	Rotate A right through carry (9-bit)	0	0	0	1	1	1	1	1	4				•	ХСНБ	Exchange DE and HL	MO	VE	REGI	STEF		н							
			J	UMP	,										XTHL	register pairs Exchange top of stack	1	1	1	0	1	0	1	1	- 4				
JMP ADDR JNZ ADDR	Jump unconditional Jump on not zero	1	1	0	0	0	0	11	1 0	10 10					SPHL	and HL	1	1	1	0	0	0	1	1	18				
JZ ADDR	Jump on zero Jump on no carry	i	1	0 0	0	1	0	i	0	10 10					PCHL	HL to Stack Pointer HL to Program Counter	1	i	1	1	1	0	0 0	1	5				
JC ADDR JPO ADDR	Jump on carry Jump on carry Jump on parity odd	1	i	0	1	1	0	1	0	10 10							IN	NPU	T/OU	ITPU	г								
JPE ADDR	Jump on parity even	i	1	1	0	1	0	1	0	10					IN A OUT A	Input Output	1	1	0	1	1 0	0	1 1	1	10 10				
JP ADDR JM ADDR	Jump on positive Jump on minus	1	1	1	1	0 1	0	1	0 0	10 10					EI	Enable interrupts Disable interrupts	i	į	. 1	1	1	0	1	i	4				
			с	ALL											RSTA	Restart	1	1	1 A	1 A	0 A	0 1	1	1	4 11				
CALL ADDR	Call unconditional	1	1	0	0	1	1	0	1	- 17							MIS	SCE	LLAP	VEOL	JS								
CZ ADDR CZ ADDR CNC ADDR	Call on not zero Call on zero	1	1	0	0	1	1	0	0	11/17 11/17					CMA STC	Complement A Set carry	0	0	1	0	1	1	1	!	4				
CC ADDR	Call on no carry Call on carry	1	1	0	1	0 1	1	0 0	0	11/17 11/17					CMC	Complement carry	0	ō	1	1	1	1	1	i	4				- cy
CPO ADDR CPE ADDR	Call on parity odd Call on parity even				0				0	11/17 11/17					NOP	Decimal adjust A No operation			0						4		•. •	•	•
CP ADDR CM ADDR	Call on positive Call on minus	1	1	1	1 1	0	1	0	0 0	11/17 11/17					HLT	Halt ,	0	1	-1	1	ò	1	1	0	7				
			RET												Notes: ¹ Operand Symt	pols used		2	ddd -	or ***	იი	0 R -	- 001	c - 1	010 D	011	F = 14		
RET	Return	1	1	0	0	1	0	0	1	10					A = 8-b	ois address or expression arce register			101L	- 1	0 Me	mor	y – 1	11 A.		911	1		
RNZ RZ	Return on not zero Return on zero	1	1	0	0	0 1	0	0	0	5/11 5/11					d = des	tination register									indicat				
RNC	Return on no carry	1	1	0	1	0		0 0	0	5/11					SP = Sta	cessor Status Word ick Pointer			instru flags,		i cycl	es de	pend	ent or	conditi	ion			
RPO	Return on carry Return on parity odd	1	1	1	0	0	ō	o	0	5/11 5/11					D8 = 8-b	it data quantity, expression, c istant, always B2 of instructio		4	• = fi	lag af	fecte	d							
RPE RP	Return on parity even Return on positive	1		1	1			0	0 0	5/11 5/11					D16 = 16-	bit data quantity, expression, stant, always B3B2 of instruc	or		= fi 0 = fi	lag no	ot affi	ected							
RM	Return on minus	1	1	1	1	1	0	0	0	5/11					ADDR = 16-	bit Memory address expressio	n		1 = fl	ag se									

One to five machine cycles (M1 -- M5) are required to execute an instruction. Each machine cycle involves the transfer of an instruction of data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times $(T_1 - T_5)$. During $\phi_1 \cdot SYNC$ of each machine cycle, a status word that identifies the type of machine cycle is available on the data bus.

INSTRUCTION CYCLE

TIMES

Execution times and machine cycles used for each type of instruction are shown below.

INSTRUCTION	MACHINE CYCLES EXECUTED	CLOCK TIMES (MIN/MAX)
RST X and PUSH RP	PCR5 (1) SPW3 (5) SPW3 (5)	11
All CALL Instructions	PCR5 (1) PCR3 (2) PCR3 (2) SPW3 (5) SPW3 (5)	11/17
Conditional TURN Instructions	PCR5 () SPR3 () SPR3 ()	5/11
RET Instruction	PCR4 () SPR3 () SPR3 ()	10
XTHL	PCR4 (1) SPR3 (4) SPR3 (4) SPW3 (5) SPW5 (5)	18
DAD RP	PCR4 ① PCX3 🛞 PCX3 🛞	10
INR R; INX RP, DCR R; DCX RP; PCHL; MOV R, R; SPHL	PCR5 ①	5
All JUMP Instructions and LXI RP	PCR4 ① PCR3 ② PCR3 ②	10
POP RP	PCR4 () SPR3 () SPR3 ()	10
LDA	PCR4 (1) PCR3 (2) PCR3 (2) BBR3 (2)	13
STA	РСR4 () РСR3 (2) РСR3 (2) ВВW3 (3)	13
LHLD	PCR4 (1) PCR3 (2) PCR3 (2) BBR3 (2) BBR3 (2)	16
SHLD	PCR4 (1) PCR3 (2) PCR3 (2) BBW3 (3) BBW3 (3)	16
STAX B	PCR4 () BCW3 (3)	7
STAX D	PCR4 1 DEW3 3	7
LDAX B	PCR4 1 BCR3 2	7
LDAX D	PCR4 () DER3 (2)	7
MOV R, M; ADD M; ADC M; SUB M; SB B M; ANA M; XRA M; ORA M; CMP M	PCR4 () HLR3 (2)	7
INR M and DCR M	PCR4 () HLR3 (2) HLW3 (3)	10
MVI M	PCR4 1 PCR3 2 HLW3 3	10
MVI R; ADI; ACI; SUI; SBI; ANI; XRI; ORI; CPI	PCR4 () PCR3 ()	7
MOV M, R	PCR4 1 HLW3 3	7
EI; DI ADD R; ADC R; SUB R; SBB R; ANA R; XRA R; ORA R; CMP R; RLC; RRC; RAL; RAR; DAA; CMA; STC; CMC; NOP; XCHG	PCR4 ()	4
OUT	PCR4 ① PCR3 ② ABW3 ⑦	10
IN	PCR4 1 PCR3 2 ABR3 6	10
HLT	PCR4 1 PCX3 9	7

Machine Cycle Symbol Definition

Underlined (XXYZN) indicates machine cycle is executed if condition is True.

μΡD8080AF

STATUS INFORMATION DEFINITION


STATUS WORD CHART

SYMBOLS	DATA BUS BIT	DEFINITION
inta 🛈	Do	Acknowledge signal for INTERRUPT request. Signal should be used to gate a restart or CALL instruction onto the data bus when DBIN is active.
WO	D1	Indicates that the operation in the current machine cycle will be a WRITE memory or OUTPUT function (WO = 0). Otherwise, a READ memory or INPUT operation will be executed.
STACK	D2	Indicates that the address bus holds the pushdown stack address from the Stack Pointer.
HLTA	D3	Acknowledge signal for HALT instruction.
OUT	D4	Indicates that the address bus contains the address of an output device and the data bus will contain the output data when WR is active.
Mį	D5	Provides a signal to indicate that the CPU is in the fetch cycle for the first byte of an instruction.
INP ①	D ₆	Indicates that the address bus contains the address of an input device and the input data should be placed on the data bus when DBIN is active.
MEMR ①	D7	Designates that the data bus will be used for memory read data.

Note: (1) These three status bits can be used to control the flow of data onto the μ PD8080AF data bus,

		TYPE OF MACHINE CYCLE										
- Charles	OR TR DE MACHINE CICLE							NEDEC INI				
(·	($\overline{\bigcirc}$	2	3	(4)	5	6	$\overline{\bigcirc}$	8	9	10	N STATUS WORD
Do	INTA	0	0	0	0	0	0	0	1	0	1	1
D1	WO	1	1	0	1	0	1	0	1	1	1	1
D ₂	STACK	0	0	0	1	1	0	•0	0	0	0	1
D3	HLTA	0	0	0	0	0	0	0	0	1	1	1
D4	OUT	0	0	0	0	0	0	1	0	0	0	1
D5	M1	1	0	0	0	0	0	0	1	0	1	1
D ₆	INP	0	0	0	0	0	1	0	0	0	0]
D7	MEMR	. 1	1	0	1	0	0	0	0	1	0]


.



PACKAGE OUTLINE µPD8080AFC/D

Plastic

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.028 MAX.
В	1.62 MAX.	0.064 MAX.
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN.	0.047 MIN.
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.019 MIN.
I	5.22 MAX.	0.206 MAX.
J	5.72 MAX.	0.225 MAX.
ĸ	15.24 TYP.	0.600 TYP.
L	13.2 TYP.	0.520 TYP.
м	0.25 +0.1 -0.05	0.010 +0.004 -0.002



Coratilic						
ITEM	MILLIMETERS	INCHES				
А	51.5 MAX.	2.03 MAX.				
В	1.62 MAX.	0.06 MAX.				
С	2.54 ± 0.1	0.1 ± 0.004				
D	0.5 ± 0.1	0.02 ± 0.004				
E	48.26 ± 0.1	1.9 ± 0.004				
F	1.02 MIN.	0.04 MIN.				
G	3.2 MIN.	0.13 MIN.				
Н	1.0 MIN.	0.04 MIN.				
I	3.5 MAX.	0.14 MAX.				
J	4.5 MAX.	0.18 MAX.				
ĸ	15.24 TYP.	0.6 TYP.				
L	14.93 TYP.	0.59 TYP.				
M	0.25 ± 0.05	0.01 ± 0.0019				

NEC Microcomputers, Inc.

NEC μPD8085A μPD8085A-2

μPD8085A SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR


DESCRIPTION

The μ PD8085A is a single chip 8-bit microprocessor which is 100 percent software compatible with the industry standard 8080A. It has the ability of increasing system performance of the standard 8080A by operating at a higher speed. Using the μ PD8085A in conjunction with its family of ICs allows the designer complete flexibility with minimum chip count.

FEATURES

- Single Power Supply: +5 Volt
- Internal Clock Generation and System Control
- Internal Serial In/Out Port.
- Fully TTL Compatible
- Internal 4-Level Interrupt Structure
- Multiplexed Address/Data Bus for Increased System Performance
- Complete Family of Components for Design Flexibility
- Software Compatible with Standard 8080A
- Higher Throughput: μPD8085A 3 MHz μPD8085A – 2-5 MHz
- Available in Either Plastic or Ceramic Package

PIN CONFIGURATION



7

The μ PD8085A contains six 8-bit data registers, an 8-bit accumulator, four testable flag bits, and an 8-bit parallel binary arithmetic unit. The μ PD8085A also provides decimal arithmetic capability and it includes 16-bit arithmetic and immediate operators which greatly simplify memory address calculations, and high speed arithmetic operations.

The μ PD8085A has a stack architecture wherein any portion of the external memory can be used as a last in/first out (LIFO) stack to store/retrieve the contents of the accumulator, the flags, or any of the data registers.

The μ PD8085A also contains a 16-bit stack pointer to control the addressing of this external stack. One of the major advantages of the stack is that multiple level interrupts can easily be handled since complete system status can be saved when an interrupt occurs and then restored after the interrupt is complete. Another major advantage is that almost unlimited subroutine nesting is possible.


The μ PD8085A was designed with speed and simplicity of the overall system in mind. The multiplexed address/data bus increases available pins for advanced functions in the processor and peripheral chips while providing increased system speed and less critical timing functions. All signals to and from the μ PD8085A are fully TTL compatible.

The internal interrupt structure of the μ PD8085A features 4 levels of prioritized interrupt with three levels internally maskable.

Communication on both the address lines and the data lines can be interlocked by using the HOLD input. When the Hold Acknowledge (HLDA) signal is issued by the processor, its operation is suspended and the address, data and control lines are forced to be in the FLOATING state. This permits other devices, such as direct memory access channels (DMA), to be connected to the address and data busses.

The μ PD8085A features internal clock generation with status outputs available for advanced read/write timing and memory/IO instruction indications. The clock may be crystal controlled, RC controlled, or driven by an external signal.

On chip serial in/out port is available and controlled by the newly added RIM and SIM instructions.



FUNCTIONAL DESCRIPTION

PIN IDENTIFICATION

	PIN		
NO.	SYMBOL	NAME	FUNCTION
1, 2	x ₁ , x ₂	Crystal In	Crystal, RC, or external clock input
3	RO	Reset Out	Acknowledge that the processor is being reset to be used as a system reset
4	SOD	Serial Out Data	1-bit data out by the SIM instruction
5	SID	Serial In Data	1-bit data into ACC bit 7 by the RIM instruction
6	Trap	Trap Interrupt Input	Highest priority nonmaskable restart interrupt
7 8 9	RST 7.5 RST 6.5 RST 5.5	Restart Interrupts	Priority restart interrupt inputs, of which 7.5 is the highest and 5.5 the lowest priority
10	INTR	Interrupt Request In	A general interrupt input which stops the PC from incrementing, generates INTA, and samples the data bus for a restart or call instruction
11	INTA	Interrupt Acknowledge	An output which indicates that the processor has responded to INTR ,
12-19	AD ₀ - AD ₇	Low Address/Data Bus	Multiplexed low address and data bus
20	VSS	Ground	Ground Reference
21.28	A8 - A15	High Address Bus	Nonmultiplexed high 8-bits of the address bus
29, 33	s ₀ , s ₁	Status Outputs	Outputs which indicate data bus status - Halt, Write, Read, Fetch
30	ALE	Address Latch Enable Out	A signal which indicates that the lower 8-bits of address are valid on the AD lines
31, 32	WR, RD	Write/Read Strobes Out	Signals out which are used as write and read strobes for memory and I/O devices
34	IO/M	I/O or Memory Indicator	A signal out which indicates whether \overline{RD} or \overline{WR} strobes are for $1/O$ or memory devices
35	Ready	Ready Input	An input which is used to increase the data and address bus access times (can be used for slow memory)
36	Reset In	Reset Input	An input which is used to start the processor activity at address 0, resetting IE and HLDA flip-flops
37	CLK	Clock Out	System Clock Output
38, 39	HLDA, HOLD	Hold Acknowledge Out and Hold Input Request	Used to request and indicate that the processor shoul relinquish the bus for DMA activity. When hold is acknowledged, RD, WR, IO/M, Address and Data busses are all 3-stated.
40	'∨cc	5V Supply	Power Supply Input

ABSOLUTE MAXIMUM **RATINGS***

Operating Temperature	
Storage Temperature (Ceramic Package)	
(Plastic Package)	-40°C to +125°C
All Output Voltages	-0.3 to +7 Volts
All Input Voltages	-0.3 to +7 Volts
Supply Voltage V _{CC}	-0.3 to +7 Volts
Power Dissipation	1.5W

COMMENT Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

•T_a = 25 C

DC CHARACTERISTICS T_a = 0 C to +70 C, V_{CC} = +5V · 5%, V_{SS} = GND, unless otherwise specified

			LIMITS	3	1.1	TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voitage	VIL	V _{SS} 0.5		V _{SS} + 0.8	V	in the second second
Input High Voltage	VIH	2.0		V _{CC} + 0.5	V	14 - C
Output Low Voltage	VOL			0 45	v	IOL = 2 mA on all outputs
Output High Voltage	VOH	2.4			v	i _{OH} = 400 μs ①
Power Supply Current (VCC)	ICC (AV)			170	mA ·	tCY min
Input Leakage	hι			· 10 ·①	μA	VIN VCC
Output Leakage	LO			•10 ①	μA	0.45V VOUT VCC
Input Low Level, Reset	VILR	· 0.5		+0.8	V	
Input High Level, Reset	VIHR	2.4		V _{CC} + 0.5	· v	
Hysteresis, Reset	VHY	0.25			V	•

Note: 1 Minus (-) designates current flow out of the device.


 $T_a = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{CC} = 5V \pm 5\%; V_{SS} = 0V$

			LIN	NITS			
		μPD	8085A	μ PD 8	085A-2		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
CLK Cycle Period	Тсус	320	2000	200	2000	ns	
CLK Low Time	t1	80		40		ns	6
CLK High Time	t2	120		70		ns .	1
CLK Rise and Fall Time	t _r , t _f		30		30	ns	T _{CYC} = 320 ns
Address Valid Before Trailing Edge of ALE	^t AL	110		50		ns	CL = 150 pF
Address Hold Time After ALE	tLA .	100		50	1	ns	
ALE Width	tLL	140		80		· ns	
ALE Low During CLK High	^t LCK	100		50		ns	Output Voltages
Training Edge of ALE to Leading Edge of Control	tLC -	130.	1.1	60		ns	V _L = 0.8 Volts V _H = 2.0 Volts
Address Float After Leading Edge of READ (INTA)	^t AFR		0		. 0	ns	
Valid Address to Valid Data In	^t AD		575		350	ns	Input Voltages
READ (or INTA) to Valid Data	tRD		300		150	ns	V _L = 0.8 Volts
Data Hold Time After READ (INTA)	tRDH	0		0		ns	V _H = 1.5 Volts at
Training Edge of READ to Re-Enabling of Address	^t RAE	150		90		ns	20 ns rise and fall times
Address (Ag-A15) Valid After Control ①	^t CA	120		60		ns	For outputs where
Data Valid to Training Edge of WRITE	tDW	420		230		ns	CL = 150 pf, correct
Data Valid After Training Edge of WRITE	twp	100		60		ns	as follows: $25 \text{ pf} \le CL \le 150 \text{ pf}$
Width of Control Low (RD, WR, INTA)	tCC	400		230		ns	-0.10 ns/pf
Training Edge of Control to Leading Edge of ALE	tCL	50		25		ns	
READY Valid from Address Valid	TARY		220		100	ns	150 pf < CL ≤
READY Setup Time to Leading Edge of CLK	TRYS	110		100		ns	300 pf + 0.30 ns/pf
READY Hold Time	^t RYH	0		0		ns	
HLDA Valid to Training Edge of CLK	^t HACK	110		40		ns	Outputs measured
Bus Float After HLDA	^t HABF		210		150	ns	with only
HLDA to Bus Enable	^t HABE		210		150	ns	capacitive load
ALE to Valid Data In	^t LDR		460		270	ns	
Control Training Edge to Leading Edge of Next Control	^t RV	400		220		ns	
Address Valid to Leading Edge of Control	tAC	270		115		ns]
HOLD Setup Time to Training Edge of CLK	tHDS	170		120		ns	1
HOLD Hold Time	tHDH	0		0		ns	1
INTR Setup Time to Leading Edge of CLK (M1, T1 only). Also RST and TRAP	tINS	160		150		ns	
INTR Hold Time	tINH	0		0		ns]
X1 Falling to CLK Rising	^t XKR	30	120	30	100	ns	1
X1 Falling to CLK Falling	^t XKF	30	150	30	110	ns	1

AC CHARACTERISTICS


Note: 1 10/M, SO, SI


CLOCK TIMING



тз

т,






TIMING WAVEFORMS


TIMING WAVEFORMS

(CONT.)


WRITE OPERATION




HOLD OPERATION



INTERRUPT TIMING








Notes: (1) BI indicates that the bus is idle during this machine cycle. (2) CK indicates the number of clock cycles in this machine cycle. 는 고수가 있는 한 것으로. 는 것 수 같은 도 수 교육을 해야 한다.

CLOCK INPUTS 1

As stated, the timing for the μ PD8085A may be generated in one of three ways; crystal, RC, or external clock. Recommendations for these methods are shown below.



Note: 1 Input frequency must be twice the internal operating frequency.

STATUS OUTPUTS

The Status Outputs are valid during ALE time and have the following meaning:

	S1	SO
Halt	0	0
Nrite	0	1
Read	-1	0
⁼ etch	1	1

These pins may be decoded to portray the processor's data bus status.

The μ PD8085A has five interrupt pins available to the user. INTR is operationally the same as the 8080 interrupt request, three (3) internally maskable restart interrupts: RESTART 5.5, 6.5 and 7.5, and TRAP, a nonmaskable restart.

INTERRUPTS


PRIORITY	INTERRUPT	RESTART ADDRESS
Highest	TRAP	2416
	RST 7.5	3C ₁₆
	RST 6,5	3416
1	RST 5.5	2C ₁₆
Lowest	INTR	

INTR, RST 5.5 and RST 6.5 are all level sensing inputs while RST 7.5 is set on a rising edge. TRAP, the highest priority interrupt, is nonmaskable and is set on the rising edge or positive level. It must make a low to high transition and remain high to be seen, but it will not be generated again until it makes another low to high transition.

Serial input and output is accomplished with two new instructions not included in the 8080: RIM and SIM. These instructions serve several purposes: serial I/O, and reading or setting the interrupt mask.

SERIAL I/O

The RIM (Read Interrupt Mask) instruction is used for reading the interrupt mask and for reading serial data. After execution of the RIM instruction the ACC content is as follows:



Note: After the TRAP interrupt, the RIM instruction must be executed to preserve the status of IE.

The SIM (Set Interrupt Mask) instruction is used to program the interrupt mask and to output serial data. Presetting the ACC for the SIM instruction has the following meaning:

ſ	SOD	SOE	×	M 6.5	M 5.5							
-	ERIAL OUT DATA	-		RESET RST 7.9 ENABL	5	RST MASKS (1 = SET)						
	I	SERIA OUT DATA ENABI = ENA	.E		MASK SET ENABL = ENAE	E						

INSTRUCTION SET

The instruction set includes arithmetic and logical operators with direct, register, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, register, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with direct, conditional, or computed jumps. Also, the ability to call and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Conditional jumps, calls and returns execute based on the state of the four testable flags (Sign, Zero, Parity and Carry). The state of each flag is determined by the result of the last instruction executed that affected flags. (See Instruction Set Table.)

The Sign flag is set (High) if bit 7 of the result is a "1"; otherwise it is reset (Low). The Zero flag is set if the result is "0"; otherwise it is reset. The Parity flag is set if the modulo 2 sum of the bits of the result is "0" (Even Parity); otherwise (Odd Parity) it is reset. The Carry flag is set if the last instruction resulted in a carry or a borrow out of the most significant bit (bit 7) of the result; otherwise it is reset.

In addition to the four testable flags, the μ PD8085A has another flag (ACY) that is not directly testable. It is used for multiple precision arithmetic operations with the DAA instruction. The Auxiliary Carry flag is set if the last instruction resulted in a carry or a borrow from bit 3 into bit 4; otherwise it is reset.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the μ PD8085A. The ability to increment and decrement memory, the six general registers and the accumulator are provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the μ PD8085A instruction set.

Two instructions, RIM and SIM, are used for reading and setting the internal interrupt mask as well as input and output to the serial I/O port.

The special instruction group completes the μ PD8085A instruction set: NOP, HALT stop processor execution; DAA provides decimal arithmetic capability; STC sets the carry flag; CMC complements it; CMA complements the contents of the accumulator; and XCHG exchanges the contents of two 16-bit register pairs directly.

DATA AND INSTRUCTION FORMATS

Data in the μ PD8085A is stored as 8-bit binary integers. All data/instruction transfers to the system data bus are in the following format:

D7	D6	D5	D4	D3	D_2	D1	D ₀
A AC D		0		MOC	0		1.00

Instructions are one, two, or three bytes long. Multiple byte instructions must be stored in successive locations of program memory. The address of the first byte is used as the address of the instruction.

One Byte Instructions D7 D6 D5 D4 D3 D2 D1 D0 OP CODE

Two Byte Instructions

1 100	Dyte	11150	ucit	5115				
D7	D6	D5	D4	D3	D ₂	D1	D ₀	OP CODE
D7	D6	D5	D4	D3	D ₂	D1	D ₀	OPERAND
Thre	e Byt	e Ins	truct	ions				
D7	D6	D5	D4	D3	D ₂	D1	D ₀	OP CODE
D7	De	D ₅	Da	Da	D2	D1	Do	LOW ADDF

reference, arithmetic or logical rotate, return, push, pop, enable, or disable interrupt instructions Immediate mode or I/O instructions

TYPICAL INSTRUCTIONS

Register to register, memory

 D7
 D6
 D4
 D3
 D2
 D1
 D0
 OP CODE
 Jump, call or direct load and store instructions

 07
 06
 05
 04
 03
 02
 01
 00
 OP CODE
 Jump, call or direct load and store instructions

 07
 06
 05
 04
 03
 02
 01
 00
 LOW ADDRESS OR OPERAND 1

 07
 06
 05
 04
 03
 02
 01
 00
 HIGH ADDRESS OR OPERAND 2

INSTRUCTION SET TABLE


				,										1														
							CODE		Clock	SIGN	SERO.	PARITY S	CARRY		Ч. — н					стю					Clock	SIGN	ELAC SERO	PARITY 5
MNEMONIC ¹	DESCRIPTION	· D7				D3	D ₂ 1	D1 D0	Cycles ³	s	Ā	4	-0	MNEMONIC ³	DESCRIPTION							D2	D1	D ₀	Cycles ³	٥.	N C	ă (
	· · · · · · · · · · · · · · · · · · ·			OVE								:		ļ		LOA	DR	EGI	STEF	₹ PA	IR							
MOV d,s MOV M,s	Move register to register Move register to memory	0, 0	1	d 1	-d -1	11 0	\$ \$2		4.					LXI B,D16	Load immediate register pair BC	0	0	c		с	0	0	0	17	10			
MOV d,M MVI d,D8	Move memory to register Move immediate to register	0	; 0		d d			10 10	7					LXI D,D16	Load immediate register pair DE	0	0	c		1	0	0	0	1	10			
MVI M,D8	Move immediate to memory		Ó	1	ï	0		1 0	10					LXI H,D16	Load immediate register	0	0	,			0	0	0	1	10			
	I	NCRE	MEN	T 'DE	CRE	MEN	r							LXI SP,D16	Load immediate Stack													
INR di- DCR d	Increment register Decrement register	0	0 ' 0	d d	d d	d d		0 0	4	•	:	:			Pointer	0	0				0	0	0	1	10			
INR M	increment memory	0	0	1	1	0	1	o j	10	:	•	٠						PU	ы								· · · ·	
DCR M	Decrement memory	0	0	1	1	0		1 0	10	•	•	•		PUSH B	Push register pair BC on stack	1	1	c)	0	1	0	1	12			
• •		REGIS					ATOH							PUSH D	Push register pair DE on stack	1	1	c		1	0	1	0	1	12			
ADD \ ADC \	Add register to A	. 1	0	.0	0	0		\$ \$	4	•	•	•	•	PUSH H	Push register pair HL on stack	1	,	1	(5	0	1	0	1	12			
SUB V	carry Subtract register from A	1	0	0	0	3 0	ì		4	:	:	:	:	PUSH PSW	Push A and flags on stack	1	1	1				1	õ	1	12			
SBB v	Subtract register from A with borrow	1	υ	0	1	1			4									PO	Р									
ANA	AND register with A	i	ñ	1	o	ΰ			4	•		•	0	POP 8	Pop register pair BC off			c)	~	0	0	1	10			
XRA	Exclusive OR Register with A	1,	0	1	0	ı.	,		4	•	•	•	0	POP D	stack Popiregister pair DE off		1											
ORA 5 CMP 5	OR register with A Compare register with A	1	0	1	1	0	\$		4	:	:	:	0	POPH	stack Popingister pan HE off	1	۱	c		1	0	0	0	ł	10			
	ALU	MEM	IORY	10	ACCI	JMUL	ATOP							POP PSW	stack Pop A and tlags off stack	1	1	1					0 0	1	10 10		•	
ADD M	Add memory to A	1	0	0	0	0		1 0	7	•	•	•	•					_	E AL		~							
ADC M	Add memory to A with catry	1	0	0	0	1	1.		,			•		DAD B	Add BC to H1	0	00				1	0	0	,	10			
SUB M	Subtract memory from A	i	ŏ	õ	ï	o		1 0	,	•	•	•	÷	DAD D	Add DE to HL	0	0	0)	1	1	0	0	1	10			•
SBB M	Subtract memory from A with borrow	1	υ	0			1		7	•	•	•	•	DAD H DAD SP	Add HL to HL Add Stack Pointer to HL	0	0						0	1	10 10			:
ANA M XRA M	AND memory with A Exclusive OR memory	1	0	1	0	0	, 1	1 0	'	•	•	•	0		IN	CRE	MEN	1 RI	GIS	TER	PAI	R						
OBA M	with A OR memory with A	1	0	1	0 ;	1	1	1 0 9 0	,	:	• •	:	0	INX B	Increment BC	0	0					0	1	1	6			
СМР М	Compare memory with A	i	ō	1	1	ĩ	1	1 0	,	•	•	•	•	INX D ' INX H	Increment DE Increment HL	0	0					0	1	1	6 6			
	ALU	IMME	DIATI	ETO	ACC	UMU	I ATO	н		.,				INX SP	Increment Stack Pointer	0	0	1				0	1	1	6			
ADI D8	Add immediate to A	1	1	U	0	υ	1	1 0	1	•	•	•	•		DE	ECRE	MEN	ITR	EGIS	STEF	PA	R						
40108	Add immediate to A with carry	1	1	0	0	1		1 0	1	•	•	•	•	DCX B DCX D	Decrement BC Decrement DE	0	0					0	1	1	6 6			
SULD8 SBLD8	Subtract immediate from A Subtract immediate from A	1	1	0	1	0	1	1 0	1	•	•	•	•	DCX H	Decrement HI	0	0	1	0)	1	0	1	i	6			
ANI D8	with borrow AND immediate with A	1 1	1	0	1 0	1 0		1 0	',	:	:	:	•	DCX SP	Decrement Stack Pointer	0	0					0	1		6			
XRI D8	Exclusive OR immediate with A		1	1	0	1		-												IREC								
ORI D8	OR immediate with A	1	1	1	1	0	1		7	:	:	:	0	STAX B STAX D	Store A at ADDR in BC Store A at ADDR in DE	0	0	C		1	0		1	0	,			
CPI D8	Compare immediate with A	1		1	1	1	1	1 0	/	•	•	•	•	LDAX B	Load A at ADDR in BC Load A at ADDR in DE	0	0					0 0	1	0	;			
		Α	a u	RO	TATE												1	DIRE	CT									
RLC	Rotate A left, MSB to carry (8-bit)	υ	U	0	0	o Ö	$\mathbf{i}^{(1)}$	1 1	4					STA ADDR	Store A direct	υ	υ	1		1	0	0	1	0	13			
RRC	Rotate A right, LSB to carry (8-bit)	υ	o	0	0	1	,	1 1	4					LUA ADDR SHED ADDR	Load A direct Store HL direct	0	0		i			0	1	0	13 16			
RAL	Rotate A left through carry (9-bit)	0	0	0	,	0	,	1 1	4					THED ADDR	Load HL direct	Û	0					0		0	16			
RAH	Rotate A right through	o				1										мо	VE	REG	ISTE	RP	AIR							
	'carry (9 bit)			0 UMP			1		4				÷	хснб	Exchange DE and HL register pairs	1	,	,			1	0	1	1	4			
JMP ADDR	Jump unconditional		1	0	0	0	0	1 1	10				-	хтні	Exchange top of stack	ż	,											
JNZ ADDR	Jump on not zero	i	i.	0	0	0	0	1 0	//10					SPHL	and HL HL to Stack Pointer	1.	1	1		1	1	0	1 0	1	16 6			
JZ ADDR JNC ADDR	Jump on zero Jump on no carry	1	1	0	0 1	1 0	0	10	7 10 7 10					PCHL	HL to Program Counter	1	1				1	0	0		6			
JC ADDR JPO ADDR	Jump on carry Jump on parity odd	1	1	0	1	1		1 0 1 0	7.10 7.10					······		1	NPU	~~~~	UTP	UT								
JPE ADDR JP ADDR	Jump on parity even Jump on positive	1	1	1 1	0	1	0	1 0 1 0	7/10 7/10					IN A OUT A	Input Output	1	1	0		1		0	1	1	10 10			
JM ADDR	Jump on minus	1	1	1	1	1		i o	2/10					EL	Enable interrupts Disable interrupts	1	1	1				0	1	1	4			
	,		C.	Aιι			1							RIM	Read Interrupt Mask Set Interrupt Mask	0	0)	0	0	0	0	4			
CALL ADDR	Call unconditional	1	1	0	0	1 0	1		18 9·18					HST A	Restart	1	1		,				1	1	12			
CZ ADDR	Call on not zero Call on zero	1	1.	0	0	1	1	0 0	9.18							M	ISCE	LLA	NEC	ous								
CNC ADDR CC ADDR	Call on no carry Call on carry	1	1	0 0	1	0		0 0	918 918					CMA	Complement A	0			(1	1	1	4			
CPO ADDH CPE ADDH	Call on parity odd Call on parity even	1	1	1	0	0	1 1		9/18 9/18					STC CMC	Set carry Complement carry	0	0				0 1	1	1	1	4			1 C-
CP ADDR CM ADDR	Call on positive Call on minus	1	1	1	1	0	1 0	0 0	9/18					DAA NOP	Decimal adjust A No operation	0	0					1	1 0	1 0	4	•	• •	•
UNI AUUR	Gan on minus						1		9/18				_	HLT	Halt	0	1	1				1	1	0	5			
RET	D												_	Notes														
BNZ	Peturn Beturn on not zero	1	1 1	0 0	0 0	1 0	0	0 0	10 6/12						oit address or expression		1	ddd 101	or si L	110 I	000 E Merm	з (оту	001 C	о1 д	0 D 01	16	100 H	
RZ RNC	Return on zero Return on no carry	1	1	0	0	1 0	0		6/12 6/12					s so d de	urce register stination register		:	Two	pos	sible	cycli	e tin	nes i 7	10)	ndicate			
HC RPO	Return on carry	1	1	0	1	1	0	0 0	6/12					PSW Pro SP Sta	ocessor Status Word ack Pointer			inst flag	ructi	on cy	rcles	depe	nden	t on c	ondition			
RPE	Return on parity odd Return on parity even	1	1	1	0	1	0	0 0	6/12 6:12					D8 8-t	oit data quantity, expression, o nstant, always B2 of instructio	or an	4			affec	tect							
HP	Return on positive	1	1	1	1	0	0		6/12 6/12					D16 16	bit data quantity, expression, instant, always B3B2 of instruc	. 01			flag i	rot a eset	ffect	ed						
RM	Return on minus	1																										

INSTRUCTION CYCLE TIMES

One to five machine cycles $(M_1 - M_5)$ are required to execute an instruction. Each machine cycle involves the transfer of an instruction or data byte into the processor or a transfer of a data byte out of the processor (the sole exception being the double add instruction). The first one, two or three machine cycles obtain the instruction from the memory or an interrupting I/O controller. The remaining cycles are used to execute the instruction. Each machine cycle requires from three to five clock times $(T_1 - T_5)$.

Machine cycles and clock states used for each type of instruction are shown below.


INSTRUCTION TYPE	MACHINE CYCLES EXECUTED MIN/MAX	CLOCK STATUS MIN/MAX
ALU R	1	4
CMC	1	4
CMA	· · · · · 1	4
DAA	1	4
DCR R	1	4
DI	1 .	4
EI	1	4
INR R	1	4
MOV R, R	1	4
NOP	1	4
ROTATE	1	4
RIM	1	4
SIM	1	4
STC	1	4
XCHG	1	4
HLT	1	. 5
DCX	1	6
INX	1	6
PCHL	1	6
RET COND.	1/3	6/12
SPHL	1	6
ALUI	2	7
ALU M	2	7
JNC	2/3	7/10
LDAX	2	7
MVI	2	7
MOV M, R	2	7
MOV R, M	2	7
STAX	2	7.
CALL COND.	2/5	9/18
DAD	3	10
DCR M	3	10
IN	3	10
INR M	3	10
JMP	3	10
LOAD PAIR	3	10
MVIM	3	10
OUT	3	10
POP	3	10
RET	3	10
PUSH	3	12
RST	3	12
LDA 🔗	4	13
STA	· 4	13
LHLD	5	16
SHLD	5	16
XTHL	5	16
CALL	5	18



PACKAGE OUTLINE µPD8085AC/D

Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
K	15.24	0.600
L	13.2	0.520
м	0.25 + 0.1 0.05	0.010 + 0.004 0.002




	Ceramic	
ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
Н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
ĸ	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.001

µPD8085A

μPD8085A FAMILY MINIMUM SYSTEM CONFIGURATION

A minimum computer system consisting of a processor, ROM, RAM, and I/O can be built with only 3-40 pin packs. This system is shown below with its address, data, control busses and I/O ports.



SP8085A-10-79-CAT

 $(f_{1,1},\ldots,f_{n+1}) \in \mathbb{N}^{n+1}(\mathbb{N})$

NEC Microcomputers, Inc.



SINGLE CHIP 8-BIT MICROCOMPUTER

DESCRIPTION

The NEC μ PD7801 is an advanced 8-bit general purpose single chip microcomputer using N-channel silicon gate MOS technology. All the basic functional blocks – 4096 x 8 of ROM program memory, 128 x 8 of RAM data memory, 8-bit ALU, 48 I/O lines, 12-bit timer and clock generator are provided on-chip to enhance single chip applications. The μ PD7801 is fully compatible with the industry standard 8080A's bus structure. Thus, expanded system operation can be easily implemented using any of the 8080A peripherals. Total memory space can be increased to 65K bytes with industry standard ROM and RAM products.

The powerful 125 instruction set coupled with 4K bytes of ROM program memory and 128 bytes of RAM data memory greatly extends the range of single chip microcomputer applications. Five level vectored interrupt capability plus a 2 μ s cycle time enables the μ PD7801 to compete with multi-chip microprocessor systems with the advantage that most of the support functions are on-chip.

FEATURES


- NMOS Silicon Gate Technology Requiring a Single +5V Supply
- 2 μs Cycle Time
- 4096 x 8 ROM Program Memory
- 128 x 8 RAM Data Memory
- 48 I/O Lines
- Serial I/O Lines
- Powerful 125 Instruction Set.
- 12-Bit Timer
- Vectored Interrupts 3 External, 2 Internal
- Internal Clock Generator
- Fully Bus Compatible with 8080A
- Expandable using 8080A Peripherals and Standard Memories
- Direct Addressing Capability to 65K Bytes
- Available in 64 Pin Plastic Quad-In-Line Package

PIN CONFIGURATION

PE15 [] 1 \$\$ 0UT [] 2 DB7]] 4 DB5 [] 1 DB6 [] 1 DB6 [] 1 DB3]] 10 INT2 [] 12 INT0 [] 13 WAIT II INT1 I 15 WE [] 19 PC5 [] 21 PC2 [] 22 PC2 [] 22 PC2 [] 22 PC3	μPD 7801	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
		33 - PAO

<u> </u>	'IN ·	
NO.	SYMBOL	FUNCTION
2	¢OUT	ϕOUT provides a prescaled output clock for use with external peripherals, I/O devices, or memories. The prescaling is performed on the XTAL frequency and is fXTAL \div 2.
3-10	DB0.7	This is the 8-bit bidirectional data bus. Data moves between external memory or I/O and the accumulator is handled through this port.
11-13	INT ₀₋₂	INT ₀₋₂ are the three interrupt lines featuring three different modes of activation. INT ₀ is level sensitive, triggered when an active high level is detected. INT ₁ is rising edge sensitive, and is triggered when a low-to-high level transition is made. INT ₃ is a programmable edge sensitive interrupt input. If the ES-bit of the MASK register is set to a logic 1, INT ₂ will be rising edge sensitive. If ES is a logic 0, then INT ₂ will be falling edge sensitive. The priorities are as follows: INT ₀ > INTT > INT ₂ > INT ₂ > INT ₃ where INTT and INTS are interrupts. Refer to later sections.
14	WAIT	WAIT is the wait request input. The $\mu PD7801$ can be wait-stated if memories with slower access times are used by applying an active low signal to this input.
15	M1	M1 is an output pin signifying the first machine cycle of each instruc- tion. It will go to an active high level during the fetch cycle of the first opcode from T ₁ to T ₃ . M1 is also useful for single step or break operations.
16	WR	\overline{WR} is an active low signal generated by the $\mu PD7801$ to initiate data flow from the processor to the peripheral, memory, or I/O device.
17	RD	\overline{RD} is an active low signal generated by the $\mu PD7801$ to initiate data flow to the processor from the peripheral, memory or I/O device.
18-25	PC ₀₋₇	This is an 8-bit I/O port. The upper 6 bits (PC ₂₋₇) can be programmed to provide various control capabilities using the MODE register. A more detailed description of this port's operation will follow in a later section.
26	SCK	SCK is the Serial In/Serial Out clock for the serial data port.
27	SI	SI is the Serial Input Port. Data is loaded through this port into the processor, Serial Register with the rising edge of SCK. The bit order for input data is from MSB to LSB.
28	SO	SO is the Serial Output Port. Serial output data is strobed from this port by the falling edge of SCK. The bit order for output data is from MSB to LSB.
29	RESET	$\overrightarrow{\text{RESET}}$ is an active low input for processor initialization. See subsequent sections for detailed description of the initialization process.
30,31	x ₂ ,x ₁	These are the crystal inputs for the internal clock generator. X1 can be used as an external clock input. Refer to following sections for suggested clock input circuits.
32	V _{SS} (0V)	The processor's ground potential.
33-40	PA ₀₋₇	Port A is an 8-bit output port. Data at this port remains latched until written over by new data. Reference subsequent sections for further explanation.
41-48	РВ ₀₋₇	Port B is an 8-bit I/O port. Both input and output data are latched here. Each I/O line of Port B can be programmed through the MODE B Register to either an input or an output. A more detailed description follows later.
49-63	PE0-15	Port E is a 16-bit address bus/output port. Three different program- mable modes are selectable under software control. A more detailed description follows later.
64	Vcc	Processor's +5V supply input.

PIN DESCRIPTION



FUNCTIONAL DESCRIPTION

PA0.7 (Port A)

Port A is an 8-bit latched output port. Data can be readily transferred between the accumulator and the output latch buffers. The contents of the output latches can be modified using Arithmetic and Logic instructions. Data remains latched at Port A unless acted on by another Port A instruction or a RESET is issued.

PB0.7 (Port B)

Port B is an 8-bit I/O port. Data is latched at Port B in both the Input or Output modes. Each bit of Port B can be independently set to either Input or Output modes. The Mode B register programs the individual lines of Port B to be either an Input (Mode $B_n = 1$) or an Output (Mode $B_n = 0$).

PC0.7 (Port C)

Port C is an 8-bit I/O port. The Mode C register is used to program the upper 6 bits of Port C to provide control functions or to set the I/O structure per the following table.

	MODE Cn = 0	MODE Cn = 1
PCO	OUTPUT	INPUT
PC1	OUTPUT	INPUT
PC2	SCS INPUT	INPUT
PC3	SAK OUTPUT	OUTPUT
PC4	TO OUTPUT	OUTPUT
PC5	IO/M OUTPUT	OUTPUT
PC6	HLDA OUTPUT	OUTPUT
PC7	HOLD INPUT	INPUT

DB0.7 (Data Bus)

 $\mathsf{DB}_{0.7}$ form the 8-bit bidirectional data bus. Data moves between external memory or I/O and the accumulator are handled through this bus.

PE0.15 (Port E)

Port E is a 16-bit address bus/output port. It can be set to one of three operating modes using the PER, PEN, or PEX instructions.

- 16-Bit Address Bus the PER instruction sets this mode for use with external I/O or memory expansion (up to 60K bytes, externally).
- 4-Bit Output Port/12-Bit Address Bus the PEN instruction sets this mode which allows for memory expansion of up to 4K bytes, externally, plus the transfer of 4-bit nibbles.
- 16-Bit Output Port the PEX instruction sets Port E to a 16-bit output port. The contents of the B and C registers appear on PE8.15 and PE0.1, respectively.

M1 (Machine Cycle 1)

M1 is an output pin used to signal external devices at the first machine cycle of each instruction. It can also be used in single step or breakpoint operation.

WAIT (Wait Request)

WAIT (active-low) is used to extend the read/write timing for systems using slow speed external memories. A logic 0 detected at the end of T2 forces the μ PD7801 to a wait state until WAIT goes high.

INT₀, INT₁, INT₂ (Interrupt Request)

 $INT_{0.2}$ are the interrupt request lines. Their priorities are as follows: $INT_0 > INTT > INT_1 > INT_2 > INT_2 > INT_5$, where INTT and INTS are internal interrupts. In order to minimize any possible noise interference, an internal sampling technique is used requiring an external interrupt be held for 4 μ s to be recognized.

- INTo is an active-high level-sensitive interrupt line.
- INT₁ is a rising-edge-sensitive interrupt line.
- INT₂ is a programmable edge-sensitive interrupt line.
- If the ES-bit in the MASK register is set to ES = 1, then INT₂ is rising-edge-sensitive.
 If ES = 0, INT₂ is falling-edge-sensitive.

SCK (Serial Clock)

SCK is the serial input/output clock for the serial data port. The rising edge of SCK loads data from the Serial Input Port (SI) into the Serial Register (S/P). The falling edge of SCK loads data from the Serial Register to the Serial Output Port (SO). The bit order of data flow into and out of the Serial Ports is MSB first.

RESET (Reset)

An active low-signal on this input for more than 4 μ s forces the μ PD7801 into a Reset condition. RESET affects the following internal functions:


- The Interrupt Enable Flags are reset, and Interrupts are inhibited.
- The Interrupt Request Flag is reset.
- The HALT flipflop is reset, and the Halt-state is released.
- The contents of the MODE B register are set to FF_H, and Port B becomes an input port.
- The contents of the MODE C register are set to FFH. Port C becomes an I/O port and output lines go low.
- All Flags are reset to 0.
- The internal COUNT register for timer operation is set to FFF_H and the timer F/F is reset.
- The ACK F/F is set.
- The HLDA F/F is reset.
- The contents of the Program Counter are set to 0000H.
- The Address Bus (PE₀₋₁₅), Data Bus (DB₀₋₇), RD, and WR go to a high impedance state.

Once the $\overrightarrow{\text{RESET}}$ input goes high, the program is started at location 0000H.

FUNCTIONAL DESCRIPTION (CONT.)

REGISTERS

The μ PD7801 contains sixteen 8-bit registers and two 16-bit registers



General Purpose Registers (B, C, D, E, H, L)

There are two sets of general purpose registers (Main: B, C, D, E, H, L: Alternate: B', C', D', E', H', L'). They can function as auxiliary registers to the accumulator or in pairs as data pointers (BC, DE, HL, B'C', D'E', H'L'). Auto Increment and Decrement addressing mode capabilities extend the uses for the DE, HL, D'E', and H'L' register-pairs. The contents of the BC, DE, and HL register-pairs can be exchanged with their Alternate Register counterparts using the EXX instruction.

Vector Register (V)

When defining a scratch pad area in the memory space, the upper 8-bit memory address is defined in the V-register and the lower 8-bits is defined by the immediate data of an instruction. Also the scratch pad indicated by the V-register can be used as 256 x 8-bit working registers for storing software flags, parameters and counters.

Accumulator (A)

All data transfers between the μ PD7801 and external memory or I/O are done through the accumulator. The contents of the Accumulator and Vector Registers can be exchanged with their Alternate Registers using the EX instruction.

Program Counter (PC)

The PC is a 16-bit register containing the address of the next instruction to be fetched. Under normal program flow, the PC is automatically incremented. However, in the case of a branch instruction, the PC contents are from another register or an instruction's immediate data. A reset sets the PC to 0000H.

Stack Pointer (SP)


The stack pointer is a 16-bit register used to maintain the top of the stack area (last-infirst-out). The contents of the SP are decremented during a CALL or PUSH instruction or if an interrupt occurs. The SP is incremented during a RETURN or POP instruction.

TIMER

The μ PD7801 contains a 12-bit programmable interval timer. It is composed of TIMER REG 0 (8-bit), TIMER REG 1 (4-bit), PRESCALER, and 12-bit DOWN COUNTER and is capable of counting from 4 μ s to 16 ms with a 4 μ s increment.

The μ PD7801 can directly address up to 64K bytes of memory. Except for the on-chip ROM (0-4095) and RAM (65, 408-65, 535), any memory location can be used as either ROM or RAM. The following memory map defines the 0-64K byte memory space for the μ PD7801 showing that the Reset Start Address, Interrupt Start Address, Call Tables, etc., are located in the internal ROM area.

MEMORY



ITEM	MILLIMETERS	INCHES
Α	41.8 MAX.	1.65
В	1.22	0.05
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	39.37	1.55
F	1.27	0.05
G	6.75	0.27
н	9.3	0.37
I	3.6	0.14
J	35.1	1.38
к	30.0	1.18
L.	16.5	0.65
м	0.25 ± 0.05	0.01 ± 0.002

MEMORY-MAP

PACKAGE OUTLINE µPD7801B

NEC Microcomputers, Inc.



SINGLE CHIP 8-BIT MICROCOMPUTER

DESCRIPTION

The NEC μ PD8021 is a stand alone 8-bit parallel microcomputer incorporating the following features usually found in external peripherals. The μ PD8021 contains: 1K x 8 bits of mask ROM program memory, 64 x 8 bits of RAM data memory, 21 I/O lines, an 8-bit interval timer/event counter, and internal clock circuitry.

FEATURES

- 8-Bit Processor, ROM, RAM, I/O, Timer/Counter
- Single +5V Supply (+4.5V to +6.5V)
- NMOS Silicon Gate Technology
- 8.38 μ s Instruction Cycle Time
- All Instructions 1 or 2 Cycles
- Instructions are Subset of µPD8048/8748/8035
- High Current Drive Capability 2 I/O Pins
- Clock Generation Using Crystal or Single Inductor
- Zero-Cross Detection Capability
- Expandable I/O Using µ8243's
- Available in 28 Pin Plastic Package


PIN CONFIGURATION

P22 1	-	
P23 🗖 2		27 🏳 P21
PROG 🗖 3		²⁶ P20
P00 4		25 P17
P01 🗖 5		24 🏳 P16
P02 🗖 ⁶		23 🔁 P15
P03 🗖 7	μPD 8021	22 🗖 P14
P04 🗖 8	0021	21 P13
P05 🗖 9		20 P P12
P 06 [10		19 P11
P07 🗖 11		18 P10
ALE 🗖 12		17 BRESET
T1 🗖 13		16 XTAL 2
Vss □ 14		15 XTAL 1

8

The NEC μ PD8021 is a single component, 8-bit, parallel microprocessor using N-channel silicon gate MOS technology. The self-contained 1K x 8-bit ROM, 64 x 8-bit RAM, 8-bit timer/counter, and clock circuitry allow the μ PD8021 to operate as a single-chip microcomputer in applications ranging from controllers to arithmetic processors.

The instruction set, a subset of the μ PD8048/8748/8035, is optimum for high-volume, low cost applications where I/O flexibility and instruction set power are required. The μ PD8021 instruction set is comprised mostly of single-byte instructions with no instructions over two bytes.



FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM

Operating Temperature
Storage Temperature (Ceramic Package)65°C to +150°C
(Plastic Package) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots -65^{\circ}$ C to $+125^{\circ}$ C
Voltage on Any Pin
Power Dissipation

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

 $T_a = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5.5V \pm 1V$; $V_{SS} = 0V$

			LIMIT	s		TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	-0.5		+ 0.8	v	
Input High Voltage (All Except XTAL 1, XTAL 2)	∨ін	2.0		Vcc	v	V _{CC} = 5.0V ± 10%
Input High Voltage (All Except XTAL 1, XTAL 2)	VIH1	3.0		Vcc	v	V _{CC} = 5.5V ± 1V
Output Low Voltage	VOL			0.45	V	IOL = 1.6 mA
Output Low Voltage (P10, P11)	VOL1			2.5	v	10L = 7 mA
Output High Voltage (All Unless Open Drain)	∨он	2.4			v	l _{OH} = 50 μA
Output Leakage Current (Open Drain Option — Port 0)	IOL			-10	μA	V _{CC} ≥ V _{IN} ≥ V _{SS} +0.45V
V _{CC} Supply Current	lcc			60	mA	

DC CHARACTERISTICS

ABSOLUTE MAXIMUM

RATINGS*

PIN IDENTIFICATION

	PIN	,
NO.	SYMBOL	FUNCTION
1-2, 26-27	P20-P23 (Port 2)	P ₂₀ -P ₂₃ comprise the 4-bit bi-directional I/O port which is also used as the expander bus for the μ PD8243.
3	PROG	PROG is the output strobe pin for the μ PD8243.
4-11	P00-P07 (Port 0)	One of the two'8-bit quasi bi-directional I/O ports.
12	ALE	Address Latch Enable output (active-high). Occurring once every 30 input clock periods, ALE can be used as an output clock.
13	T1	Testable input using transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction. T1 also provides zero-cross sensing for low-frequency AC input signals.
14	VSS	Processor's ground potential.
15	XTAL 1	One side of frequency source input using resistor, inductor, crystal or external source. (non-TTL compatible V_{1H}).
16	XTAL 2	The other side of frequency source input.
17	RESET	Active high input that initializes the processor and starts the program at location zero.
18-25	P10-P17 (Port 1)	The second of two 8-bit quasi bi-directional I/O ports.
28	Vcc	+5V power supply input.

AC CHARACTERISTICS

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = 5.5V \pm 1V$; $V_{SS} = 0V$

			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Cycle Time	ТСҮ	8.38		50.0	μs	3.58 MHz XTAL ① ^{for T} CY ^{Min.}
Oscillator Frequency Variation (Resistor Mode)	ΔF	-20		+20	%	F = 2.5 MHz ①

Note: (1) Control outputs: $C_L = 80 \text{ pF}$; $R_L = 2.2 \text{K}/4.3 \text{K}$

PACKAGE OUTLINE µPD8021C

L


М

13.2

0.25 + 0.10 0.05

0.52

0.01 + 0.004 0.002



INSTRUCTION SET

MNEMONIC	FUNCTION	DESCRIPTION		INSTRUCTION CO					D1	Do	CYCLES	BYTES	FLAG	
MINEMUNIC	FONCTION	ACCUMULA	2.1		5	04	- 3	D ₂		20			Ļ	
ADD A, = data	(A) ← (A) + data	Add immediate the specified Data to the	0	0	0	0	0	0	1	1	2	2	•	
Add A, Rr	(A) ← (A) + (Rr)	Accumulator. Add contents of designated register to	d7 0	d6 1	d5 1	d4 0	d3 1	d2 r	d 1 r	d0 r	1	1		
ADD A, @ Rr	for r = 0 - 7 (A) ← (A) + ((Rr))	the Accumulator. Add indirect the contents the data	0	1	1	0	0	0	0	r	1	1		
	for r = 0 - 1	memory location to the Accumulator.		0	0	1	o	o		1	2	2		
ADDC A, = data	(A), ← (A) + (C) + data	Add immediate with carry the specified data to the Accumulator.	d7	d6	d5	d4	d3	d2	1 d1	d0			•	
ADDC A, Rr	(A) ← (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	r	r	r	1	1	•	
ADDC A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•	
ANLA, = data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2		
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 – 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1	1		
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 - 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1		
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1		
CLR A	(A) ← 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1		
DA A		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•	
DEC A	(A) ← (A) – 1	DECREMENT by 1 the Accumulator's contents.	0	0	0	0	0	1	1	1	1	1		
INC A	(A) ← (A) + 1	Increment by 1 the Accumulator's contents.	0	0	0	1	0	1	1	1	1	1		
ORLA, = data	(A) ← (A) OR data	Logical OR specified immediate data	0	1	0	0	0	0	1	1	2	2		
ORL A, Rr	(A) ← (A) OR (Rr)	with Accumulator Logical OR contents of designated	d7 0	d6 1	d5 0	d4 0	d3 1	d2 r	d1 r	d0 r	1	1		
ORL A @ Rr	for r = 0 – 7 (A) ← (A) OR ((Rr))	register with Accumulator. Logical OR Indirect the contents of data	0	1	0	0	0	0	0	r	1	1		
RLA	for r = 0 - 1 (AN + 1)← (AN)	memory location with Accumulator. Rotate Accumulator left by 1-bit with-	1	1	1	0	0	1	1	1	1	1		
	(A ₀) ← (A ₇) for N = 0 - 6	out carry.												
RLC A	$(AN + 1) \leftarrow (AN); N = 0 - 6$ $(A_0) \leftarrow (C)$ $(C) \leftarrow (A_7)$	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	. 1	1	1.	1		
RR A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1		
RRC A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (C)$	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•	
SWAP A	(C) ← (A ₀) (A _{4.7}) ≓ (A ₀ - 3)	Swap the 24-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	. 1	1		
XRL A, = data	(A) ← (A) XOR data	Logical XOR specified immediate data	1	1	0	1	0	0	1	1	2	2		
XRL A, Rr	(A) ← (A) XOR (Rr)	with Accumulator. Logical XOR contents of designated	d7 1	d6 1	d5 0	d4 1	d3 1	d2 r	d1 r	d0 r	1	1		
	(A) ← (A) ×OR ((Rr)) for r = 0 - 7 (A) ← (A) ×OR ((Rr))	register with Accumulator.		1	0	1	0	, 0	0	r		1		
XRL A, @ Rr	for $r = 0 - 1$	Logical XOR Indirect the contents of data memory location with Accumulator.			0				0	r				
DJNZ Rr, addr	(Rr) ← (Rr) - 1; r = 0 - 7	BRANC Decrement the specified register and	н 1	1	1	0	1		r	r	2	2	1.	
	If (Rr) ≠ 0 (PC 0 - 7) ← addr	test contents.	a7	⁹⁶	a5	a4	ag	a2	aı	аŌ				
JC addr	$(PC 0 - 7) \leftarrow addr \text{ if } C = 1$ $(PC) \leftarrow (PC) + 2 \text{ if } C = 0$	Jump to specified address if carry flag	1 97	1 ¤6	1 85	1 84	0 a3	1 82	1 a1	0 a0	2	2		
JMP addr `	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	- a10 a7	а9 а6	а <u>8</u> . а5	0 a4	0 a3	1 a2	0 a1	0 a0	2	2		
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with address page.	1	0	1	1	0	0	. 1	1	2	1		
JNC addr	(PC 0 – 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 87	1 86	- 1 a5	0 a4	0 a3	1 82	1 81	0 a0	2 '	2		
JNT1 addr	(PC 0 - 7) ← addr if T1 = 0 (PC) ← (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	a7 0 a7	1	0	ад 0 ад	a3 0 a3	a2 1 a2	41 1 81	۵0 ۵0 ۵0	2	2		
JNZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if Accumulator is non-zero.	1	a6 0	a5 0	1	0	1	1	0	2	2		
JTF addr	(PC 0 - 7) ← addr if TF = 1	Accumulator is non-zero. Jump to specified address if Timer Flag	а7 0	а6 О	а <u>5</u> О	84 1	ag O	a2 1	a1 1	9 0	2	2		
JT1 addr	(PC) ← (PC) + 2 if TF = 0 (PC 0 - 7) ← addr if T1 = 1	is set to 1. Jump to specified address if Test 1 is a 1.	87	^a 6	a5	a4	a3 0	^a 2	aı	aO	2	2		
	(PC) ← (PC) + 2 if T1 = 0		0 87	1 86	0 a5	1. a4	a3	1 a2	1 81	0 a0				
JZ addr	(PC 0 – 7) ← addr if A = 0	Jump to specified address if Accumulator	1	1	0	0	0	1	1	0	2 '	2	1	

					INC.	TRUCT				FLAG			
MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	D5	D4	D3	D2	D1	DO	CYCLES	BYTES	
		DATA MO		- 0	- 0	- 4	- 3	-2		-0	010220		
MOV A, = data	(A) ← data	Move Immediate the specified data into	0	0	1	0	0.	0	1	1	2	2	
		the Accumulator.	d7	d6	d5	d4	d3	d2	dı	d0	-	-	
MOV A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1	
MOV A, @ Rr	(A) ← ((Rr)); r = 0 – 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1	
MOV Rr, = data	(Rr) ← data; r = 0 - 7	Move Immediate the specified data into the designated register.	1 d7	0 d6	1 d5	1 d4	1 d3	r d2	r d1	r d0	2 '	2	
MOV Rr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1	1	
MOV @ Rr, A	((Rr)) ← (A); r = 0 – 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1	
MOV @ Rr, = data	((Rr)) ← data; r = 0 - 1	Move Immediate the specified data into data memory.	1 d7	0 d6	- 1 d5	1	0 d3	0 d2	0 d1	r do	2	2	
MOVP A, @ A	(PC 0 - 7) ← (A)	Move data in the current page into the	1	0	1	d4 0	0	0	1	1	2	1	
	(A) ← ((PC))	Accumulator.	•	Ŭ		Ŭ	Ŭ	v	•	•	-		
XCH A, Rr	(A) ≓ (Rr); r = 0 - 7	Exchange the Accumulator and desig- nated register's contents.	0	0	1	0	1	r	r	r	1	1	
XCH A, @ Rr	(A) ≓ ((Rr)); r = 0 – 1	Exchange Indirect contents of Accumu- lator and location in data memory.	0	0	1	0	0	0	0	ŕ	1.	1	
XCHD A, @ Rr	(A 0 - 3) ≓ ((Rr)) 0 - 3)); r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1	
		FLAG	S										
CPL C	(C) ← NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•
	(C) ← 0	Clear content of carry bit to 0.	1	0	0	1	0	1	1	1	1	1	•
		INPUT/OU									·····		r
ANLD Pp, A	$(P_p) \leftarrow (P_p) \text{ AND } (A 0 - 3)$ p = 4 - 7	Logical and contents of Accumulator with designated port (4 – 7).	1	0	0	1	1	1	р	р	2	1	
IN A, Pp	(A) ← (P _p); p = 1 - 2	Input data from designated port (1 - 2) into Accumulator.	0	0	0	0	1	0	Р.	р	2	1	
MOVD A, Pp	$\begin{array}{l} (A \ 0 - 3) \leftarrow (P_p); \ p = 4 - 7 \\ (A \ 4 - 7) \leftarrow 0 \end{array}$	Move contents of designated port (4 - 7) into Accumulator.	0	0	0	0	1	1	р	р	2	1	
MOVD P _p , A	(P _p) ← A 0 - 3; p = 4 - 7	Move contents of Accumulator to desig- nated port (4 – 7).	0	0	1	1	1	1	р	р	1	1	
ORLD P _p , A	$(P_p) \leftarrow (P_p) OR (A 0 - 3)$ p = 4 - 7	Logical or contents of Accumulator with designated port (4 – 7).	1	0	0	0	1	1	р	р	1	1	
OUTL P _p , A	$(P_p) \leftarrow (A); p = 1 - 2$	Output contents of Accumulator to designated port (1 – 2).	0	0	1	1	1	0	р	р	1	· 1	
		REGIST	ERS										
INC Rr	(Rr) ← (Rr) + 1; r = 0 - 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	. r	1	1	
INC @ Rr	((Rr)) ← ((Rr)) + 1; r = 0 ~ 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1	
		SUBROUT	INE									•	
CALL addr	((SP)) ← (PC), (PSW 4 - 7)	Call designated Subroutine.	a10	ag	ag	1	0	1	0	0	2	2	
	(SP) ← (SP) + 1 (PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF		a7	^a 6	a5	a4	ag	a2	aı	aO			
RET	(SP) ← (SP) – 1 (PC) ← ((SP))	Return from Subroutine without restor- ing Program Status Word.	1	0	0	0	0	0	1	1	2	1	
		TIMER/COL	INTER							,			
MOV A, T	(A) ← (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1	
MOV T, A	(T) ← (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1	
STOP TCNT		Stop Count for Event Counter.	· 0	1	1	Ģ	0	1	0	1	1	1	
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	· 1	1	
STRT T		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1	
		MISCELLA	EOUS										
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1	

Notes: 1) Instruction Code Designations r and p form the binary representation of the Registers and Ports involved. 2) The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in. 3) References to the address and data are specified in bytes 2 and/or 1 of the instruction. 4) Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions

SYMBOL	DESCRIPTION
Α	The Accumulator
addr	Program Memory Address (12 bits)
с	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
Р	"In-Page" Operation Designator
Pp	Port Designator (p = 1, 2 or 4 - 7)
Rr	Register Designator (r = 0, 1 or 0 - 7)

SYMBOL	DESCRIPTION
т	Timer
• T1	Testable Flag 1
x	External RAM
-	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location
+	Replaced By

S. R. Levin, R. C. L. S. Salari, S. S. Salari, S. S. Salari, S. S. Salari, S. Salari,

an a ser à são a conserva-

NEC Microcomputers, Inc.



SINGLE CHIP 8-BIT MICROCOMPUTER WITH ON-CHIP A/D CONVERTER

DESCRIPTION

The NEC μ PD8022 is designed for low cost, high volume applications requiring large ROM space, analog to digital conversion capability, a capacitive touchpanel keyboard interface and/or a power line time base. The μ PD8022 satisfies these requirements by integrating on one chip, an 8-bit μ PD8021 type processor with 2K of ROM, a 2 channel 8-bit A/D converter, a high impedance comparator input port, and a zero crossing detector.


FEATURES

- 8-Bit Processor, ROM, RAM, I/O and Clock Generator
 - Single +5V Supply (4.5V to 6.5V)
 - NMOS Silicon Gate Technology
 - 2K x 8 ROM, 64 x 8 RAM, 26 I/O Lines
 - On Chip 8-Bit A/D Converter with 2 Input Channels
 - 8.3 µs Instruction Cycle Timer
 - Instructions are a Subset of µPD8048; Superset of µPD8021
 - Internal Timer/Event Counter
 - External and Timer/Counter Interrupts
 - On Chip Zero-Cross Detector
 - High Impedance Comparator Port with Variable Threshold
 - Clock Generator Using a Crystal or Single Inductor
 - High Current Drive Capability on 2 I/O Pins
 - Expandable I/O Utilizing the μPD8243
- Available in 40-Pin Plastic Dual-In-Line Package

PIN CONFIGURATION

P26	1		40 VCC
P27	2		39 🗖 P25
AVCC C	3		38 P24
VAREF	4		37 PROG
	.5		36 P23
	6		35 P22
	7		34 5 P21
Tor	8		33 P20
∨тнС	9		320P17
Po 🗖	10	μPD	31 P16
P1 🗖	11	8022	30 P15
P2	12		29 P14
P3 🗖	13		28 P13
P4	14		27 P12
P5 🗖	15		26 P11
P6 🗖	16		25 P10
P7 🗖	17		24 RESET
ALE 🗖	18		23 XTAL 2
т1 🗖	19		22 XTAL 1
VSS 🗖	20		
19 A 77 A			

BLOCK DIAGRAM



Operating Temperature	C to +70°C
Storage Temperature (Ceramic Package)	to +150°C
√(Plastic Package)	to +125°C
Voltage on Any Pin	7 Volts①
Power Dissipation	1 Watt

Note: ① With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = 0^{\circ}C$ to 70°C, $V_{CC} = 5.5V \pm 1V$, $V_{SS} = 0V$

PARAMETER	SYMBOL		LIMITS	5	UNIT	TEST
FANAMETEN	STWBUL	MIN	түр	MAX		CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V,	V _{TH} Floating
Input Low Voltage (Port 0)	VIL1	-0.5		V _{TH} -0.1	۰V	
Input High Voltage (All except XTAL 1, RESET)	VIH	2.0		Vcc	V	V _{CC} = 5.0V ± 10% V _{TH} Floating
Input High Voltage (All except XTAL 1, RESET)	VIH1	3.0		Vcc		V _{CC} = 5.5V ± 1V V _{TH} Floating
Input High Voltage (Port 0)	VIH2	VTH+0.1		Vcc	v	
Input High Voltage (RESET, XTAL 1)	V _{IH3}	3.0		Vcc	v	. *
Port 0 Threshold Voltage	Vтн	0		0.4 VCC	V	
Output Low Voltage	VOL			0.45	V	IOL = 1.6 mA
Output Low Voltage (P10, P11)	VOL1			0.25	v	I _{OL} = 7 mA
Output High Voltage (All unless open drain option for Port 0)	VOH.	2.4			V	I _{OH} = 50 μA
Input Current (T1)	IL1			±200	μA	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45V
Output Leakage Current (Open drain option for Port 0)	10			±10	μA	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45V
V _{CC} Supply Current	1cc			100	mA	

ABSOLUTE MAXIMUM RATINGS*

DC CHARACTERISTICS

PIN IDENTIFICATION


PIN		EUNCTION						
NO.	SYMBOL	FUNCTION						
8	То	Active low interrupt input if enabled. Also testable using the conditional jump instructions JTO and JNTO.						
19	^т 1	Zero-cross detector input. After executing a STRT CNT instruc- tion this becomes the event counter input. Also testable using the conditional jump instructions JT1 and JNT1. Optional ROM mask pull-up resistor available.						
6	AN0	Analog input to the A/D converter after execution of the SEL AN0 instruction.						
5	AN1	Analog input to the A/D converter after execution of the SEL AN1 instruction.						
22	XTAL 1	Input for internal oscillator connected to one side of a crystal or inductor. Serves as an external frequency input also (Non-TTL compatible $\rm V_{IH}$).						
23	XTAL 2	Input for internal oscillator connected to the other side of a crystal or inductor. This pin is not used when employing an external frequency source.						
37	PROG	Strobe output for the μ PD8243 I/O expander.						
18	ALE	Active high address latch enable output occurring once every instruction cycle. Can be used as an output clock.						
24	RESET	Active high input that initializes the processor to a defined state and starts the program at memory location zero.						
40	V _{CC}	+5V power supply.						
3	AVcc	+5V A/D converter power supply.						
20	V _{SS}	Power supply ground potential.						
7	av _{ss}	A/D converter power supply ground potential. Sets conversion range lower limit.						
4	VA _{REF}	Reference voltage for A/D converter. Sets conversion range upper limit.						
9	∨ _{TH}	Port 0 comparator threshold reference input.						
21	SUBST	Substrate connection used with bypass capacitor to $V_{\mbox{SS}}$ for substrate voltage stabilization and improvement of A/D accuracy.						
10-17	P00 ^{-P} 07	Port 0. 8-bit open drain I/O port with comparator inputs. The reference threshold is set via $\rm V_{TH}.$ Optional ROM mask pull-up resistors available.						
25-32	P10 ^{-P} 17	Port 1. 8-bit quasi-bidirectional port. TTL compatible.						
1-2 33-36 38-39	P20 ^{-P} 27	Port 2. 8-bit quasi-bidirectional port. TTL compatible. P_{20} - P_{23} also function as an I/O expander port for the μ PD8243.						

 $T_a = 0^{\circ} C$ to $70^{\circ} C$, $V_{CC} = 5.5 V \pm 1 V$, $V_{SS} = 0 V$

PARAMETER	SYMBOL		LIMIT	s	UNIT	TEST	
PARAMETER	STMBUL	MIN	ТҮР	MAX		CONDITIONS	
Cycle Time	tCY	8.38	n Second Second	50.0	μs	3.58 MHz XTAL for t _{CY} min.	
Zero-Cross Detection Input (T1)	V _{T1}	1	·	3	VAC _{pp}	AC coupled	
Zero-Cross Accuracy	Azc			±135	mV	60 Hz Sine Wave	
Zero-Cross Detection Input Frequency (T1)	FT1	0.06		1	kHz		
Port Control Setup Before Falling Edge of PROG	^t CP	0.5			μs	t _{CY} = 8.38 μs, C _L = 80 pF	
Port Control Hold After Falling Edge of PROG	^t PC	0.8			μs	tcγ = 8.38 μs, CL = 80 pF	
PROG to Time P2 Input Must be Valid	tpr			1.0	μs	tCY = 8.38 μs, CL = 80 pF	
Output Data Setup Time	tpp	7.0			μs	t _{CY} = 8.38 μs, C _L = 80 pF	
Output Data Hold Time	tPD	8.3			μs	tcγ = 8.38 μs, CL = 80 pF	
Input Data Hold Time	tPF	0		150	μs ,	t _{CY} = 8.38 μs, C _L = 80 pF	
PROG Pulse Width	tpp	8.3			μs	t _{CY} = 8.38 μs, C _L = 80 pF	
ALE to Time P2 Input Must be Valid	tPRL			3.6	μs	t _{CY} = 8.38 μs, C _L = 80 pF	
Output Data Setup Time	tPL	0.8			μs	t _{CY} = 8.38 μs, C _L = 80 pF	
Output Data Hold Time	tLP	1.6			μs	t _{CY} = 8.38 μs, C _L = 80 pF	
Input Data Hold Time	tPFL	0			μs	t _{CY} = 8.38 μs, C _L = 80 pF	
ALE Pulse Width	tLL	3.9		23.0	μs	tCY = 8.38 μs for min.	

AC CHARACTERISTICS

PORT 2 TIMING




TIMING WAVEFORM

A/D CONVERTER CHARACTERISTICS


 T_a = 0°C to 70°C, V_{CC} = 5.5V ± 1V, V_{SS} = 0V, AV_{CC} = 5.5V ± 1V, AV_{SS} = 0V $AV_{CC}/2 \le V_{AREF} \le AV_{CC}$


PARAMETER	SYMBOL		LIMITS	UNITS	TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	CONDITIONS
Resolution		8			BITS	1 a
Switch Point Accuracy	ASP		± 1/2		LSB	2
Absolute Accuracy	AAB		±1		LSB	
Sample Setup Before Falling Edge of ALE	tSS		0.20	,	^t CY	1
Sample Hold After Falling Edge of ALE	^t SH		0.10		tCY	1
Input Capacitance (ANO, AN1)	C _{AD}		1		pF	
Conversion Time	^t CNV	4		4	tCY	
Conversion Range		AV _{SS}		VAREF	V	
Reference Voltage	VAREF	AV _{CC} /2		AVCC	V	

Note: (1) The analog signal on AN0 and AN1 must remain constant during the sample time ${}^{\rm t}{\rm SS} + {}^{\rm t}{\rm SH}$



TIMING WAVEFORM





ITEM	MILLIMETERS	INCHES
A ·	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 + 0.1 0.25 - 0.05	0.010 + 0.004

INSTRUCTION SET

PACKAGE OUTLINE

µPD8022C

The instruction set of the μ PD8022 is a subset of the μ PD8048 instruction set except for three instructions, SEL AN0, SEL AN1, and RAD, which are unique to the μ PD8022. The μ PD8022 instruction set is also a superset of the μ PD8021, meaning that the μ PD8022 will execute ALL of the μ PD8021 instructions PLUS some additional instructions which are listed below. For a summary of the μ PD8021 instruction set, please refer to that section. Symbols used below are defined in the same manner as in that section. Also note that the instructions listed below do not affect any status flags.

					NSTF	RUCT	ION	COD	E			
MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	D5	D4	D3	D2	D1	D ₀	CYCLES	BYTES
JTO addr	$(PC_{0.7}) \leftarrow addr \text{ if}$ T0 = 1 (PC) \leftarrow (PC) + 2 if T0 = 0	Jump to specified address if TO is high	0 ^a 7	0 ª6	1 a5	1 a4	0 a3	1 a2	1 a1	0 a0	2	2
JNTO addr	(PC ₀₋₇) ← addr if T0 = 0 (PC) ← (PC) + 2 if T0 = 1	Jump to specified address if T0 is low	0 ^a 7	0 ª6	1. a5	0 a4	0 a3	1 a2	1 a1	90 90	2	2
RAD	(A) ← (CRR)	Move to A the contents of the A/D conversion result register (CRR)	1	0	0	0	0	0	0	0	2	1
SEL ANO		Select ANO as the input for the A/D converter	1	0	0	0	0	1	0	1	1	1
SEL AN1		Select AN1 as the input for the A/D converter	1	0	0	. 1	0	1	0	1	1	1
ENI		Enable the external interrupt input TO	0	0	0	0	0	1	0	1	1	1
DISI		Disable the external interrupt input T0	0	0	0	1	0	1	0	1	1	1
EN TCNTI	1. C	Enable internal timer/ counter interrupt	0	0	1	0	0	1	0	1	1	1
DIS TCNTI		Disable internal timer/ counter interrupt	0	0	1	1	0	1	0	1	1	1
RETI	(SP) ← (SP) – 1 (PC) ← ((SP))	Return from interrupt and re-enable interrupt input logic	1	0	0	1	0	0	1	1	2	1

NEC Microcomputers, Inc.

μΡD8041 μPD8741A*

NEC

UNIVERSAL PROGRAMMABLE PERIPHERAL INTERFACE 8-BIT MICROCOMPUTERS

DESCRIPTION

The μ PD8041 and μ PD8741A are 8-bit single component microcomputers which function as general purpose programmable interfaces between the host processor and many various peripheral devices. The μ PD8041 and μ PD8741A differ only in their internal program memories. The μ PD8041 contains 1024 x 8 bytes of mask ROM, while the μ PD8741A contains 1024 x 8 bytes of UV EPROM. Some of the features offered by both devices include 64 x 8 bytes of RAM data memory, an 8-bit programmable counter/timer, 16 TTL compatible I/O lines, and two test inputs.

FEATURES

- Fully Compatible with 8080A, 8085A, and 8048 Families
 - Single +5V Supply
- Fully Compatible ROM and EPROM Versions
- 1024 x 8 ROM/EPROM, 64 x 8 RAM
- 18 Programmable I/O Lines
- Expandable I/O
- Two Single Level Interrupts
- Single Package: 8-Bit Processor, ROM, RAM, Timer, I/O and Clock
- Asynchronous Data Register for Master Processor Interface
- Available in Both Plastic and Ceramic 40-Pin Packages


PIN CONFIGURATION

the second se	VSS 20 21 2 P20	D7 🗖 19 22 📮 P ₂₁		X1 X2 RESET SS CS EA RD A0 WR SYNC D0 D1 D2 D3 D4 D5 D5 D7	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	μPD 8041/ 8741Α	 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 	T1 P27 P26 P25 P24 P17 P16 P15 P14 P13 P10 P10 P10 P10 P10 P22 P21 P22 P21
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$D_6 \square 18$ 23 $\square P_{22}$					24	P ₂₃
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} D_6 & \square & 18 \\ D_7 & \square & 19 \\ \end{array} \begin{array}{c} 23 & \square & P_{22} \\ P_{21} \\ \end{array}$	D ₆ 18 23 P ₂₂	$D_5 \square 17$ 24 $\square P_{23}$					
D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	$\begin{array}{cccccccccccccccccccccccccccccccccccc$						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	D4 16 25 PROG D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	D4 16 25 PROG D5 17 24 P23 D6 18 23 P22	D4 16 25 PROG					P10
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22	D ₃ 15 26 VDD D ₄ 16 25 PROG		_			P P11
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	D ₂ 14 27 P ₁₀ D ₃ 15 26 V _{DD} D ₄ 16 25 PROG					
D0 12 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	D0 12 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	8741A		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D0 12 8/41A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	B/41A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			8041/		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	WR 10 8041/ 31 P14 SYNC 11 8741A 30 P13 D0 12 8741A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	WR 10 8041/ 31 P14 SYNC 11 8741A 30 P13 D0 12 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PR0G D5 17 24 P23 D6 18 23 P22	WR 10 8041/ 31 P14 SYNC 11 8741A 30 P13 D0 12 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG		_	μPD		P15
WR 10 B041/ 31 P14 SYNC 11 8041/ 30 P13 D0 12 8741A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	WR 10 B041/ 31 P14 SYNC 11 8041/ 30 P13 D0 12 8741A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	WR 10 B041/ 31 P14 SYNC 11 8041/ 30 P13 D0 12 8741A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22	WR 10 8041/ 31 P14 SYNC 11 8041/ 30 P13 D0 12 8741A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG					P16
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	•	·····			
RD 8 33 P16 A0 9 µPD 32 P15 WR 10 8041/ 31 P14 SYNC 11 8741A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22 D7 19 22 P21	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RD 8 33 P16 A0 9 µPD 32 P15 WR 10 8041/ 31 P14 SYNC 11 8741A 29 P12 D1 13 28 P11 D2 14 27 P10 D3 15 26 VDD D4 16 25 PROG D5 17 24 P23 D6 18 23 P22	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					P P25
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RESET	_		37	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	x2			38	P P27
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	×1 I			39	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	⊤o 1		\cup	40	□ vcc

*All data pertaining to the µPD8741A is Preliminary.

μPD8041/8741A

BLOCK DIAGRAM



COMMENT Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure absolute maximum rating conditions for extended periods may affect device reliability.

Note: (1) With respect to ground.

*Ta = 25 C

 $T_a = 0^{\circ}C$ to +70°C; $V_{DD} = V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$

						TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Low Voltage (All except X ₁ and X ₂)	VIL	-0.5		+0.8	v		
Input High Voltage (All except X ₁ , X ₂ , RESET)	VIH1	2.0		Vcc	v		
Input High Voltage (X1, X2, RESET)	VIH2	3.0		Vcc	v		
Output Low Voltage (D ₀ -D ₇ , SYNC)	VOL1			0.45	v	I _{OL} = 2.0 mA	
Output Low Voltage (All other outputs except PROG)	VOL2			0.45	v	IOL = 1.6 mA	
Output Low Voltage (PROG)	VOL3			0.45	v	IOL = 1.0 mA	
Output High Voltage (D0-D7)	VOH1	2.4			v	lon = -400 μA	
Output High Voltage (All other outputs)	∨он2	2.4			v	^I OH = -50 µА	
Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, EA, A ₀)	μL			±10	μA	V _{SS} < V _{IN} < V _{CC}	
Output Leakage Current (Dg-D7; High Z State)	IOL			±10	μA	V _{SS} + 0.45 < V _{IN} < V _{CC}	
VDD Supply Current	IDD			25	mA		
Total Supply Current	ICC + IDD	1.1		135	mA		
Low Input Source Current (P10-P17; P20-P27)	ILI1			0.4	mA	V _{IL} = 0.8V	
Low Input Source Current (SS; RESET)	¹ L12			0.2	mA	V _{IL} = 0.8V	

DC CHARACTERISTICS

μPD8041/8741A

PIN IDENTIFICATION

PIN						
NO. SYMBOL		FUNCTION				
1,39	т ₀ , т ₁	Testable input pins using conditional transfer functions JT0, JNT0, JT1, JNT1. T ₁ can be made the counter/ timer input using the STRT CNT instruction. The PROM programming and verification on the 8741A uses T ₀ .				
2	X ₁	One side of the crystal input for external oscillator or frequency source.				
3	X2	The other side of the crystal input.				
4	RESET	Active-low input for processor initialization. RESET is also used for EPROM programming, verification, and power down.				
5	SS	Single Step input (active-low). \overline{SS} together with SYNC output allows the μ PD8741A to "single-step" through each instruction in program memory.				
6	<u>Çs</u>	Chip Select input (active-low). $\overline{\text{CS}}$ is used to select the appropriate $\mu\text{PD8041/8741A}$ on a common data bus.				
7	EA	External Access input (active-high) is used for EPROM programming and EPROM/ROM verification.				
8	RD	Read strobe input (active low). $\overline{\text{RD}}$ will pulse low when the master processor reads data and status words from the DATA BUS BUFFER or Status Register.				
9	A ₀	Address input which the master processor uses to indicate if a byte transfer is a command or data.				
10	WR	Write strobe input (active-low). \overline{WR} will pulse low when the master processor writes data or status words to the DATA BUS BUFFER or Status Register.				
11	SYNC	The SYNC output pulses once for each μ PD8041/8741A instruction cycle. It can function as a strobe for external circuitry. SYNC can also be used together with \overline{SS} to "single-step" through each instruction in program memory.				
12-19	D ₀ -D ₇ BUS	The 8-bit, bi-directional, tri-state DATA BUS BUFFER lines by which the μ PD8041/8741A interfaces to the 8-bit master system data bus.				
20	V _{SS}	Processor's ground potential.				
21-24, 35-38	P20-P27	PORT 2 is the second of two 8-bit, quasi-bi-directional I/O ports. P20-P23 contain the four most significant bits of the program counter during external memory fetches. P20-P23 also serve as a 4-bit I/O bus for the μ PD8243, INPUT/OUTPUT EXPANDER.				
25	PROG	Program Pulse. PROG is used in programming the μ PD8741A. It is also used as an output strobe for the μ PD8243.				
26	VDD	V_{DD} is the programming supply voltage for programming the μ PD8741A. It is +5V for normal operation of the μ PD8041/8741A. V_{DD} is also the Low Power Standby input for the ROM version.				
27-34	P10-P17	PORT 1 is the first of two 8-bit quasi-bi-directional I/O ports.				
40	Vcc	Primary power supply. V _{CC} must be +5V for programming and operation of the μ PD8741A and for the operation of the μ PD8041.				


		LIMITS					
		μPD8041		μPD8741			TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
DBB READ							
CS, A ₀ Setup to RD ↓	^t AR	0		6 0		ns	
CS, A0 Hold after RD ↑	tRA	0		30		ns	
RD Pulse Width	tRR	250		300	2 x tCY	ns	t _{CY} = 2.5 μs
CS, A ₀ to Data Out Delay	tAD		150		370	ns	
RD ↓ to Data Out Delay	^t RD		150		200	ns	
RD ↑ to Data Float Delay	^t DF	10		10		ns	
4			100		140	ns	
Recovery Time between Reads and/or Writes	^t RV	1		1		μs	
Cycle Time	tCY	2.5		2.5		μs	6 MHz Crystal
DBB WRITE							
CS, A ₀ Setup to WR ↓	tAW	0		60		ns	
CS, A0 Hold after WR †	tWA	0		30		ns	
WR Pulse Width	tww	250		300	2 × tCY	ns	tCY = 2.5 μs
Data Setup to WR ↑	tDW	150		250		ns	
Data Hold after ₩R ↑	twD	0		30		ns	

 $T_a = 0^{\circ}C$ to +70°C; $V_{DD} = V_{CC} = +5V$; $V_{SS} = 0V$


READ OPERATION – DATA BUS BUFFER REGISTER

TIMING WAVEFORMS

AC CHARACTERISTICS




WRITE OPERATION - DATA BUS BUFFER REGISTER




μPD8041/8741A

PACKAGE OUTLINE μPD8041C/D μPD8741AC/D



(Plastic)						
ITEM	MILLIMETERS	INCHES				
А	51.5 MAX	2.028 MAX				
В	1.62	0.064				
С	2.54 ± 0.1	0.10 ± 0.004				
D	0.5 ± 0.1	0.019 ± 0.004				
E	48.26	1.9				
F	1.2 MIN	0.047 MIN				
G	2.54 MIN	0.10 MIN				
н	0.5 MIN	0.019 MIN				
I	5.22 MAX	0.206 MAX				
J	5.72 MAX	0.225 MAX				
к	15.24	0,600				
L	13.2	0.520				
м	0.25 ^{+0.1} - 0.05	0.010 + 0.004				

10



Ceramic						
ITEM	MILLIMETERS	INCHES				
A	51,5 MAX.	2.03 MAX.				
В	1.62 MAX.	0.06 MAX.				
С	2.54 ± 0.1	0.1 ± 0.004				
D	0.5 ± 0.1	0.02 ± 0.004				
E	48.26 ± 0.1	1.9 ± 0.004				
F	1.02 MIN.	0.04 MIN.				
G	3.2 MIN.	0.13 MIN.				
н	1.0 MIN.	0.04 MIN.				
I	3.5 MAX.	0.14 MAX.				
J	4.5 MAX.	0.18 MAX.				
ĸ	15.24 TYP.	0.6 TYP.				
L	14.93 TYP.	0.59 TYP.				
М	0.25 ± 0.05	0.01 ± 0.0019				

μPD8041/8741A

INSTRUCTION SET

		. * .	1		INS	TRUCT	ION C	ODE		,				 LAG	;	
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	DO	CYCLES	BYTES	C A		, IBF ວຸເ	BF
ADD A, = data	(A) + (A) + data	ACCUM		OR	0	0	0	0	1	1	2			 		
1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	(A) = (A) = data	Add Immediate the specified Data to the Accumulator.	0 d7	.0 d6	d5	d4	d3	.d2	dı	dO	<i>2</i> .	2	• •			
ADD A, Rr	(A) ⋅ (A) + (Rr) for r = 0 - 7	Add contents of designated register to the Accumulator.	0	Į,	1	0	1	r	r	r	1	1.	•			
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	٢	1	1	•			
ADDC A, = data	(A) • (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	0 d6	0 d5	1 04	0 d3	0 d2	1 d1	1 d0	2	2	•			
ADDC A, Rr	(A) + (A) + (C) + (Rr) for r = 0 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1.	1.	1	r	r	r	1	1	•			
ADDC A, @ Rr	(A) - · (A) + (C) + ((Rr)) for r = 0 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•			
ANL A, = data	(A) + (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	0 d5	1 . d4	0 d3	0 d2	1 d1	1 d0	2	2				
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	.1	r	r	1	1				
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 1	Logical and Indirect the contents of data memory with Accumulator.	0	۱	0	1	0	0	0	r	1	1				
CPL A	(A) + NOT (A)	Complement the contents of the Accumulator.	0	0	1	۱	0	1	1	1	1	1.				
CLR A	(A) · 0	CLEAR the contents of the Accumulator:	0	0	1	0	0	1	1	1	1	1				
DAA		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•			
DEC A	(A) · (A) 1	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1				
INC A	(A) · (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	۱	1	۱	1	1				
ORLA, = data	(A) (A) OR data	Logical OR or specified immediate data	0	1	0	0	0	0	1	1	2	2				
ORL A, Rr	(A) + (A) OR (Br) for r = 0 7	with Accumulator Logical OR contents of designated	d7 0	^d 6 1	d5 0	d4 0	d3 1	d2 r	d1 r	d 0 r	1	1				
ORL A, @ Rr	(A) · (A) OR ((Br))	register with Accumulator. Logical OR Indirect the contents of data	o	۱	0	0	0	0	0	r	1	1				
RLA	for r = 0 1 (AN + 1) - (AN) (A ₀) ← (A ₇)	memory location with Accumulator. Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	۱	1	1	1	1				
RLC A	for N = 0 6 (AN + 1) ← (AN); N = 0 6 (A ₀) ← (C)	Rotate Accumulator left by 1-bit through carry.	1	۱	1	1	0	۱	1	1	1	1				
RR A	(C) - (A7) (AN) ← (AN + 1); N = 0 6	Rotate Accumulator right by 1-bit	0	1	1	1	0	1	1	1	1	ļ ,				
RRC A	(A ₇) - (A ₀) (AN) ← (AN + 1); N = 0 - 6 (A ₇) - (C)	without carry. Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•			
SWAP A	$(C) - (A_0)$ $(A_{4-7}) \cdot (A_0 - 3)$	Swap the 24-bit nibbles in the	0	1	0	0	0	1	1	1	1	ļ ,				
XRL A, # data	(A) · (A) XOR data	Accumulator. Logical XOR specified immediate data	Ι,	1	0	1	0	0	1	1	2	2				
		with Accumulator.	d7	d6	d5	d4 .	d3	d2	dı	dÓ	1					
XRL A, Br	(A) (A) XOR (Rr) for r = 0 - 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r ·	r	1	'				
XRL A, @ Rr	(A) - (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	١	1	0	1	0	0	0	'	1	1				
	· · · · · · · · · · · · · · · · · · ·		NCH								_			 		
DJNZ Rr, addr	(Rr) ← (Rr) – 1;r = 0 – 7 If (Rr) ≠ 0: (PC 0 – 7) ← addr	Decrement the specified register and test contents.	1 87	1 86	1 85	0 a4	1 a3	, a2	r aı	a0	2	2				
JBb addr	(PC 0 - 7) ← addr (PC 0 - 7) ← addr if Bb = 1 (PC) + (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b2 a7	ь ₁ аб	ь0 а5	1 84	0 a3	0 82	1 81	0 a0	2	2				
JC addr	$(PC 0 - 7) \leftarrow addr if C = 1$ $(PC) \leftarrow (PC) + 2 if C = 0$	Jump to specified address if carry flag	1	₽6 1 ₽6	45 1 85	°4 1 ∂4	аз 0 аз	₽2 1 ₽2	1 å1	90 90	2	2				
JF0 addr	(PC 0 - 7) ← addr if FO = 1 (PC) ←)(PC) + 2 if FO = 0	Jump to specified address if Flag F0 is set.	a7 1 a7	₽6 0 ₽6	95 1 95	34 1 34	аз 0 аз	₽2 1 ₽2	1 a1	۵0 مو	2	2				
JF1 addr	(PC 0 - 7) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0	1	45 1 85	04 1 84	аз 0 аз	a2 1 a2	81 1 81	90 90	2	2				
JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	a7 a10 a7	96 99 96	a5 a8 a5	0 84	a-3 0 a-3	₽2 1 ₽2	0 21	90 90	2	2				
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with with address page.	1	0	1	1	o	0	1	• 1	2	1				
JNC addr	(PC 0 - 7) ← addr if C = 0 ← (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1	1 86	1 85	0 84	0 83	1 82	1 81	0 20	2	2	1			
JNIBF addr	(PC 0 - 7) ← addr if IBF = (PC) ← (PC) + 2 if IBF = 1	Jump to specified address if input buffer full flag is low.	1	1	0	1	0	•2 . 1 a2	1 a1	-0 20 20	2	2				
JOBF	(PC 0 - 7) ← addr if OBF = 1	Jump to specified address if output	a7 1	а6 О	а <u>5</u> О	а 4 О	аз 0	1	1	0	2	2	1			
	(PC) ← (PC) + 2 if OBF = 0	buffer full flag is set.	a7	⁹⁶	a5	a4	ag	92	81	90				 		

INSTRUCTION SET (CONT.)

	1		,					· · · ·					1.1.1			
					INS	RUCI	TION C	ODE						FL	AGS	
MNEMONIC	FUNCTION		D7	D ₆	D5	D4	D3	D2	D1	D ₀	CYCLES	BYTES	C' AC			BF OBF
		BRAN	сн (со	NT.)				/								
JNT0 addr	(PC 0 − 7) ← addr if T0 = 0 (PC) ← (PC) + 2 if T0 = 1	Jump to specifiéd address if Test 0 is low.	0 97	0 86	1 a5	0 a4	0 a3	1 82	1 81	0 a0	2	2				
JNT1 addr	(PC 0 – 7) ← addr if T1 = 0 (PC) ← (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0 87	1 ¤6	0 a5	0 a4	0 a3	1 a2	1 a1	0 a0	2	2				
JNZ addı	(PC 0 − 7) ← addr if A ≠ 0 (PC) ← (PC) + 2 if A = 0	Jump to specified address if accumulator is non-zero.	1 87	0 86	0 85	1 84	0 a3	1 a2	1 a1	90 0	2	2				
JTF addi	(PC 0 – 7) ← addr if TF = 1 (PC) ← (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0 97	0 a6	0 95	1 84	0 a3	1 a2	1 a1	0 a0	2	2				
JTO addr	(PC 0 − 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a 1.	0 87	0 ª6	1 85	1 a4.	0 a3	1 82	1 81	0 a0	2	2				
JT1 addr	(PC 0 - 7) ← addr if T1 = 1 (PC) ← (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0 97	1 86	0 85	1 a4	0 ag	1 82	1 21	0 a0	2	2				
JZ addr	(PC 0 - 7) ← addr if A = 0 (PC) ← (PC) + 2 if A + 0	Jump to specified address if Accumulator is 0.	1 a7	1 ¤6	0 a5	0 a4	0 a3	1 a2	1 81	90 0	2	2				
		CON	TROL								·		A			
EN I		Enable the External Interrupt input	0	ō	0	0	0	1	0	1	1	1				
DIS I SEL RBO	(BS) ← 0	Disable the External Interrupt input Select Bank 0 (locations 0 - 7) of Data	0	0 1	0 0	1 0	0 0	1 1	0 0	1	1	1				
SEL RB1	(BS) ← 1	Memory. Select Bank 1 (locations 24 31) of		1	0	1	0		0	1						
		Data Memory.			Ů				Ů							
			MOVE	S												
MOV A, = data	(A) ← data	Move Immediate the specified data into	0	0	1	0	0	0	1	1	- 2	2				
MOV A, Rr	(A) ← (Rr); r = 07	the Accumulator. Move the contents of the designated registers into the Accumulator.	d7 1	d6 1	d5 1	d4 1	d3 1	d2 r	d1 r	d0 r	1.	1				
MOV A, @ Rr	(A) ← ({Rr}); r = 0 · 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1				
MOV A, PSW	(A) ← (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	. 1	-1	1	1	1				
MOV Rr, # data	(Rr) ← data; r = 0 - 7	Move Immediate the specified data into the designated register.	1	0 de	1	1 d4	1 d3	d ₂	, d1	r	2	2				
MOV Rr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents into the designated register,	d7 1	d6 0	d5 1	0	1	r	r	d0 r	1	1				
MOV @ Rr, A	((Rr)) ← (A); r = 0 – 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1				
MOV @ Rr, # data	((Rr)) ← data; r = 0 - 1	Move Immediate the specified data into data memory.	1 d7	0 d6	1 d5	1 d4	0 d3	0 d2	0 d1	d0	2	2				
MOV PSW, A	(PSW) - (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	1	1	1 5.	1				
MOVP A, @ A	(PC 0 - 7) ← (A) (A) ← ((PC))	Move data in the current page into the Accumulator.	1	o	1	0	0	0	1	1	2	1				
MOVP3 A, @ A	(PC 0 - 7) ← (A) (PC 8 - 10) ← 011 (A) ← ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1				
XCH A, Rr	(A) 컱 (Rr); r = 0 − 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1				
XCH A, @ Rr	(A) ≓ ((Rr)); r = 0 – 1	Exchange Indirect contents of Accumu- lator and location in data memory.	0	0	1	0.	0,	0	0	r	1	1				
XCHD A, @ Rr	(A 0 - 3) ≒ ((Rr)) 0 - 3)); r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0 .	1	1	0	0	Ō	r	1	1				
		FL	AGS													
CPL C	(C) ← NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•			
CPL FO	(F0) ← NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1	l I	•		
CPL F1	(F1) ← NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1	1		• .	
CLR C	(C) ← C	Clear content of carry bit to 0.	1	0	0	1	0	1	1	1	1	1.	•			
CLR FO	(F0) ← 0	Clear content of Flag 0 to 0.	1	o	0	0	0	1	0	1	ï	1	1	•		
CLR F1	(F1) ← Ó	Clear content of Flag 1 to 0.	1	0	1	0	0	1	0	1	1	1 .	1		•	
			Ľ								L	<u> </u>	1			

μPD8041/8741A

INSTRUCTION SET (CONT.)

19 19 N.					INST	RUCT	ION C	ODE						FL	AGS		
MNEMONIC	FUNCTION	DESCRIPTION	07	D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C AC	FO	F1	IBF	ŌF
	- E - F	INPUT/	OUTPU	UT													
ANL Pp, # data	(Pp) + (Pp) AND data p 1 2	Logical and Immediate specified data with designated port (1 or 2)	1 d7	0 d6	0. d5	1 d4	1 d3	0 d2	р d1	p d0	2	2					
ANLD Pp, A	(Pp) + (Pp) AND (A 0 3) p_4 7	Logical and contents of Accumulator with designated port $(4 - 7)$.	1	0	0	1	1	1	р	р	2	1					
IN A, Pp	(A) (Pp), p 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1.	0	р	р	2	1					
IN A, DBB	(A) ← (DBB)	Input strobed DBB data into Accumulator and clear IBF	0	. 0	1.	0,	0 ·	0	1	0	1	1				•	
MOVD A, Pp	(A 0 3) + (Pp), p = 4 7 (A 4 7) + 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	ρ	ρ	2	1					
MOVD Pp. A	(Pp) - A 0 3 p 4 7	Move contents of Accumulator to designated port (4 7)	0	0	1	1	1	1	ρ	р	. 1	1	. .				
ORLD Pp. A.	(Pp) - (Pp) OR (A 0 3)	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	ρ	p	1 '	1	{				
RLPp,≓data	(Pp) - (Pp) OR data p - 1 - 2	Logical or Immediate specified data with designated port (1 2)	1 d7	- 0 d6	0 d5	0 d4	1 d3	0 d2	p d1	р dD	2	2					
OUT DBB, A	(DBB) (A)	Output contents of Accumulator onto DBB and set OBF.	0	0	0	0	0	0	1	0	1	1					•
OUTL Pp, A	(Pp) - (A), p 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	0	p	p	1	1					
		REG	ISTER	S													-
EC Rr (Rr)	(Rr) - (Rr) 1, r - 0 7:	Decrement by 1 contents of designated register	1	1	0	0	1	r	r	r	1	1					
NC Rr	(Rr) - (Rr) +1, r = 0 7	Increment by 1 contents of designated register	0	0	0	1	1	r	r	r	1	1					
NC @ Rr	((Rr)) + ((Rr)) + 1, ∵r = 0 = 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1					
	and the second	SUBR	OUTIN	NE .		_											
ALL addr	((SP)) · (PC), (PSW 4 7)	Call designated Subroutine.	a10	ag	ag	1	0	1	0	0	2	2					
	(SP) - (SP) + 1 (PC 8 10) - addr 8 10 (PC 0 7) - addr 0 7 (PC 11) - DBF		a7	a6	aş	ə4	ag	₽2	a1	90							
EΤ	(SP) · (SP) 1 (PC) · ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1					
TR	(SP) - (SP) 1 (PC) - ((SP)) (PSW 4 7) - ((SP))	Return from Subroutine restoring Program Status Word.	1	0 ,	0	1	0	0	1	1	2	1					
		TIMER	COUN	TER													-
N TCNTI	·	Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1					
IS TONTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1					
10V A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1					
IOV T, Á	(T) · (A)	Move content: of Accumulator into Timer/Counter.	0	1	1	0	0	0	1,	0	1	1					
		Stop Count for Event Counter	0	1	1	0	0	1	0	Ξ'n.	1	1					
TOP TONT												ι.	1				
TOP TONT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	. 1					
		Start Count for Event Counter. Start Count for Timer.	0	1	0 0	0 · 1	0 0	1	0	1	1	1					

Notes () Instruction Code Designations Cantrip form the binary representation of the Registers and Ports involved The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in
 The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in
 References to the address and table are specified in bytes 2 and or 10 the instruction
 Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = $0 - 7$)
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F ₀ , F ₁	Flags 0, 1
-	Interrupt
P	"In-Page" Operation Designator
IBF	Input Buffer Full Flag

SYMBOL	DESCRIPTION
Pp	Port Designator ($p = 1, 2 \text{ or } 4 - 7$)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or $0 - 7$)
SP	Stack Pointer
Т	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
X	External RAM
#	Prefix for Immediate Data
@	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
+	Replaced By
OBF	Output Buffer Full
DBB	Data Bus Buffer

NEC Microcomputers, Inc.



μPD8048 FAMILY OF SINGLE CHIP **8-BIT MICROCOMPUTERS**

DESCRIPTION

The μ PD8048 family of single chip 8-bit microcomputers is comprised of the μ PD8048, μ PD8748 and μ PD8035L. The processors in this family differ only in their internal program memory options: The μ PD8048 with 1K x 8 bytes of mask ROM, the μ PD8748 with 1K x 8 bytes of UV erasable EPROM and the μ PD8035L with external memory.

FEATURES • Fully Compatible With Industry Standard 8048/8748/8035

• NMOS Silicon Gate Technology Requiring a Single +5V Supply

- 2.5 µs Cycle Time. All Instruction 1 or 2 Bytes .
- Interval Timer/Event Counter
- 64 x 8 Byte RAM Data Memory
- Single Level Interrupt
- 96 Instructions: 70% Single Byte
- 27 I/O Lines
- Internal Clock Generator
- 8 Level Stack
- Compatible With 8080A/8085A Peripherals
- Available in Both Ceramic and Plastic 40 Pin Packages

PIN CONFIGURATION

™⊡	1	\cup	40	
XTAL 1	2		39	
XTAL 2	3		38	D P27
RESET	4		37	D P26
ss 🗖	5		36	D P25
	6		35	D P24
EA 🗖	7		34	P17
	8	μPD	33	P16
PSEN	9	8048/	32	P 15
	10	8748/	31	D P14
ALE 🗖	11		30	D P13
DB ₀ 🗖	12	8035L	29	P 12
	13		28	D P11
	14		27	D P10
	15		26	
	16		25	PROG
	17		24	D P23
	18		23	D P22
	19		22	D P21
v _{ss} d	20		21	P 20
50 L				•

The NEC μ PD8048, μ PD8748 and μ PD8035L are single component, 8-bit, parallel microprocessors using N-channel silicon gate MOS technology. The μ PD8048/8748/8035L efficiently function in control as well as arithmetic applications. The flexibility of the instruction set allows for the direct set and reset of individual data bits within the accumulator and the I/O port structure. Standard logic function implementation is facilitated by the large variety of branch and table look-up instructions.

The μ PD8048/8748/8035L instruction set is comprised of 1 and 2 byte instructions with over 70% single-byte and requiring only 1 or 2 cycles per instruction with over 50% single-cycle.

The μ PD8048 series of microprocessors will function as stand alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The μ PD8048 contains the following functions usually found in external peripheral devices: 1024 x 8 bits of ROM program memory; 64 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; oscillator and clock circuitry.

The μ PD8748 differs from the μ PD8048 only in its 1024 x 8-bit UV erasable EPROM program memory instead of the 1024 x 8-bit ROM memory. It is useful in preproduction or prototype applications where the software design has not yet been finalized or in system designs whose quantities do not require a mask ROM.

The μ PD8035L is intended for applications using external program memory only. It contains all the features of the μ PD8048 except the 1024 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.

BLOCK DIAGRAM EXPANSION TO ADDITIONAL EXTERNAL MEMORY AND LC PORT 2 LATCH -LOW-AND EXPANDER PORT 1.0 PORT 2 LATCH GHER PROGRAM +480 PROGRAI STATUS BUS JFFEI TIMER AND AND LATCH TEMPORARY REGISTER IS INSTRUCTION EGISTER/DECODE RAM ADDRESS REGISTER MULTIPLEXER FLAGS ACCUMULATOR REGISTERO BEGISTER REGISTER : ACCUMULATOR 1£ST REGISTER : REGISTER 5 BRANCH REGISTER 6 EGISTER TIMERFLAG CARBY ARIABLE WORD LENGT DECIMA ADJUST Acc PTIONAL SECOND GISTER BA Acc BIT TEST RESIDENT DATA MEMOR CONTROL AND TIMING 164 1 8 ADDRESS PROGRAM LATCH MEMORY STROBE: ENABLE CYCLE CLOCK STEE

FUNCTIONAL DESCRIPTION

PIN IDENTIFICATION

, I	PIN	
NO.	SYMBOL	FUNCTION
1	Τ _Ο	Testable input using conditional transfer functions JTO and JNTO. The internal State Clock (CLK) is available to To using the ENTO CLK instruction. To can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal input for external oscillator or frequency (non TTL compatible ${\rm V}_{1\rm H}$).
3	XTAL 2	The other side of the crystal input.
4	RESET	Active low input for processor initialization. RESET is also used for PROM programming verification and power-down (non TTL compatible V_{IH}).
5	SS	Single Step input (active-low). SS together with ALE allows the processor to "single-step" through each instruction in program memory.
6	INT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe output (active-low). RD will pulse low when the processor performs a BUS READ. RD will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low). PSEN becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). WR <u>wi</u> ll pulse low when the processor performs a BUS WRITE. WR can also function as a WRITE STROBE for external DATA MEMORY.
. 11	ALE	Address Latch Enable output (active high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12 – 19	D ₀ – D ₇ BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the $D_0 - D_7$ BUS can be latched in a static mode.
		During an external memory fetch, the $D_0 - D_7 \underline{BUS}$ holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the $D_0 - D_7 \underline{BUS}$, controlled by ALE, RD and WR, contains address and data information.
20	Vss	Processor's GROUND potential.
21 – 24, 35 – 38	P ₂₀ – P ₂₇ : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in $P_{20} - P_{23}$. Bits $P_{20} - P_{23}$ are also used as a 4-bit I/O bus for the μ PD8243, INPUT/OUTPUT EXPANDER.
25	PROG	Program Pulse. A +25V pulse applied to this input is used for programming the μ PD8748. PROG is also used as an output strobe for the μ PD8243.
26	VDD	Programming Power Supply. V _{DD} must be set to +25V for programming the μ PD8748, and to +5V for the ROM and PROM versions for normal operation. V _{DD} functions as the Low Power Standby input for the μ PD8048.
27 – 34	P10 - P17: PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction.
40	Vcc	Primary Power Supply. V _{CC} must be +5V for programming and operation of the μ PD8748, and for operation of the μ PD8035L and μ PD8048.

Operating Temperature
Storage Temperature (Ceramic Package)
Storage Temperature (Plastic Package).
Voltage on Any Pin \ldots
Power Dissipation

ABSOLUTE MAXIMUM RATINGS*

Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

LIMITS PARAMETER SYMBOL TEST CONDITIONS UNIT MIN TYP MAX Input Low Voltage 0.5 v VIL 0.8 (All Except XTAL 1, XTAL 2) Input High Voltage 2.0 Vcc v ⊻ін (All Except XTAL 1, XTAL 2, RESET) Input High Voltage VIH1 3.0 Vcc ٠V (RESET, XTAL 1, XTAL 2) Output Low Voltage (BUS, RD, VOL 0.45 v IOL = 2.0 InA WR, PSEN, ALE) Output Low Voltage (All Other VOL1 0.45 v IOL = 1.6 mA Outputs Except PROG) Output Low Voltage (PROG) VOL2 0.45 v Output High Voltage (BUS, RD, ۷он 2.4 ٧ IOH = -100 µA WR, PSEN, ALE) Output High Voltage (All Other 2.4 v I_{OH} = -50 μA VOH1 Outputs) Input Leakage Current μA μL ±10 $V_{SS} \leq V_{IN} \leq V_{CC}$ (T1, EA, INT) Output Leakage Current μA $V_{CC} \ge V_{IN} \ge V_{SS} + 0.45V$ 10L 10 (BUS, To - High Impedance State) Power Down Supply Current 10 IDD 20 mΑ T_a = 25 C Total Supply Current IDD + ICC 65 135 mΑ T_a = 25 C

 $T_a = 0 C to +70 C; V_{CC} = V_{DD} = +5V \pm 5\%; V_{SS} = 0V$

DC CHARACTERISTICS

$T_a = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = +5V \pm 5\%; V_{DD} = +25V \pm 1V$

	0/11001		LIMIT	s	UNIT	TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS	
VDD Program Voltage High-Level	VDOH	24.0		26.0	v		
V _{DD} Voltage Low-Level	VDDL	4.75		5.25	V		
PROG Voltage High-Level	VPH	21.5		24.5	V		
PROG Voltage Low-Level	VPL		*	0.2	V		
EA Program or Verify Voltage High-Level	VEAH	21.5		24.5	v		
EA Voltage Low-Level	VEAL			5.25	V		
VDD High Voltage Supply Current	IDD			30.0	mA		
PROG High Voltage Supply Current	IPROG			16.0	mA		
EA High Voltage Supply Current	IEA -			1.0	mΑ		

DC CHARACTERISTICS PROGRAMMING THE µPD8748

AC CHARACTERISTICS

READ, WRITE AND INSTRUCTION FETCH – EXTERNAL DATA AND PROGRAM MEMORY

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = V_{DD} = +5V \pm 5\%$; $V_{SS} = 0V$

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL	400			ns	
Address Setup before ALE	^t AL	150			ns	
Address Hold from ALE	tLA	80			ns	
Control Pulse Width (PSEN, RD, WR)	tCC	900			ns	
Data Setup before WR	^t DW	500			ns	
Data Hold after WR	tWD	120			ns	CL = 20 pF
Cycle Time	tCY	2.5		15.0	μs	6 MHz XTAL
Data Hold	^t DR	0		200	ns	
PSEN, RD to Data In	^t RD			500	ns	
Address Setup before WR	tAW	230			ns	
Address Setup before Data In	tAD			950	ns	
Address Float to RD, PSEN	^t AFC	0			ns	

Notes: 1) For Control Outputs: CL = 80 pF

② For Bus Outputs: CL = 150 pF

(3) $t_{CY} = 2.5 \,\mu s$ $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 5\%$

PORT 2 TIMING


			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Port Control Setup before Falling Edge of PROG	tCP	110			ns	
Port Control Hold after Falling Edge of PROG	tPC	140			ns	
PROG to Time P2 Input must be Valid	^t PR			810	ns	
Output Data Setup Time	tDP	220			ns	
Output Data Hold Time	^t PD	65			ns	
Input Data Hold Time	tPF			150	ns	
PROG Pulse Width	tpp	1510			ns	
Port 2 I/O Data Setup	tpl	400			ns	
Port 2 I/O Data Hold	tLP	150			ns	

PROGRAMMING SPECIFICATIONS – µPD8748


 $T_a = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = +5V \pm 5\%; V_{DD} = +25V \pm 1V$

PARAMETER	SYMBOL		LIMITS		UNIT	TEST
FARAMETER	STWBUL	MIN	TYP	MAX	UNIT	CONDITIONS
Address Setup Time before RESET ↑	tAW	4 tCY				
Address Hold Time after RESET ↑	twA	4 tCY			``	,
Data In Setup Time before PROG ↑	tDW	4 tCY				
Data In Hold Time after PROG ↓	twD	4 tCY				
RESET Hold Time to VERIFY	tPH	4 tCY				
V _{DD}	tVDDW	4 tCY				
V _{DD} Hold Time after PROG ↓	tVDDH	0				
Program Pulse Width	tpw	50		60	ms	
Test 0 Setup Time before Program						
Mode	tTW	4 tCY				· · ·
Test 0 Hold Time after Program						1
Mode	twT	4 tCY				
Test 0 to Data Out Delay	tDO			4 tCY		
RESET Pulse Width to Latch	5					
Address	tww	4 tCY				
VDD and PROG Rise and Fall Times	t _r ,tf	0.5		2.0	μs	
Processor Operation Cycle Time	tCY	5.0			μ́s	
RESET Setup Time before EA 1	^t RE	4 tCY				


^{. . .}



INSTRUCTION FETCH FROM EXTERNAL MEMORY




READ FROM EXTERNAL DATA MEMORY





WRITE TO EXTERNAL MEMORY

TIMING WAVEFORMS (CONT.)



PORT 2 TIMING





VERIFY MODE TIMING (µPD8048/8748 ONLY)

Notes ① Conditions ČŠ TTLLopic "1", Ao TTLLopic "0" must be met fuse 10% resistor to Vpc for ČŠ and 10% resistor to Vpg for Ao) ② tçv Sus can be achieved using a 3 MHz i requency source LLC, XTAL or external a time XTAL 1 and XTAL 2 mouts.

INSTRUCTION SET

					1410	TRUC		ODE		<u> </u>			FLAGS		
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D ₁	Do	CYCLES	BYTES		AGS	F
		ACCUM													-
ADD A, # data	(A) ← (A) + data	Add Immediate the specified Data to the Accumulator.	0 d7	0	0 d5	0 d4	0 d3	0 d2	1 d1	1 d0	2	2	•		
ADD A, Rr	(A) ← (A) + (Rr) for r = 0 – 7	Add contents of designated register to the Accumulator.	0	d6 1	1	0	1	r	r	r	1	1	.		
ADD A, @ Rr	(A) ← (A) + ((Rr)) for r = 0 − 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•		
ADDC A, # data	(A) ← (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	0 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2	•		
ADDC A, Rr	(A) + (A) + (C) + (Rr) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	1	٢.	r	r	1	1	•		
ADDC A, @ Rr	(A) ← (A) + (C) + ((Rr)) for r = 0 - 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•		
ANL A, ≖ data	(A) ↔ (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	0 d5	1 d4	0 d3	0 d2	1 d1	i d0	2	2			
ANL A, Rr	(A) ← (A) AND (Rr) for r = 0 - 7	Logical and contents of designated register with Accumulator.	0	1	0	1	1	r	r	r	1.	1			
ANL A, @ Rr	(A) ← (A) AND ((Rr)) for r = 0 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1			
CPL A	(A) + NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1			
CLR A	(A)+0.	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1			
DAA		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•		
DEC A	(A) · (A) 1	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1			
INC A	(A) (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1			
ORLA, = data	(A) + (A) OR data	Logical OR specified immediate data with Accumulator	0 d7	1 d6	0 d5	0 d4	0 d3	0 d2	1 d1	1 d0	2	2			
ORL A, Rr	(A) ⊷ (A) OR (Rr) for r = 0 · 7	Logical OR contents of designated register with Accumulator.	0	1	0	0	1	r	r	r	1	1			
ORL A, @ Rr	(A) (A) OR ((Rr)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	С	C	0	0	r	1	1			
RLA	$(AN + 1) \leftarrow (AN)$ $(A_0) \leftarrow (A_7)$ for N = 0 - 6 $(AN) + 1) \leftarrow (AN) + 0 = 0$	Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	1	1	1	1	1			
RLC A	(AN + 1) ← (AN); N = 0 - 6 (A ₀) ← (C) (C) ← (A ₇)	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1	•		
RR A	(AN) ← (AN + 1); N = 0 - 6 (A ₇) ← (A ₀)	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1			
RRC A	(AN) ← (AN + 1); N = 0 – 6 (A ₇) ← (C) (C) + (A ₀)	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1	•		
SWAP A	(A ₄₋₇) ≓ (A ₀ - 3)	Swap the 2.4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1			
XRLA, ≠data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d7	1 •d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2			
XRL A, Rr	(A) ← (A) XOR (Rr) for r = 0 — 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1			
XRL A, @ Rr	(A) ← (A) XOR ((Rr)) for r = 0 — 1	Logical XOR Indirect the contents of data memory location with Accumulator.		1	0	1	0	0	0	r	1	1			
0.012.0			ANCH			_						2			_
DJNZ Rr, addr	(Rr) ← (Rr) – 1;r = 0 – 7 If (Rr) ≠ 0: (PC 0 – 7) ← addr	Decrement the specified register and test contents.	1 87	1 96	1 85	0 a4	1 a3	r a2	a1	r a0	2	2			
JBb addr	(PC 0 - 7) ← addr if Bb = 1 (PC) ← (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b2 87	^b 1 ª6	ь0 95	1 84	0 a3	0 a2	1 a1	90 0	2	2			
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	1 87	1 ^a 6	1 85	1 a4	0 a3	1 a2	1 81	90 0	2	2			
JF0 addr	(PC 0 – 7) ← addr if FO = 1 (PC) ←)(PC) + 2 if FO = 0	Jump to specified address if Flag FO is set.	1 · a7	0 ¤6	1 85	1 84	0 a3	1 a2	1 81	0 a0	2	2			
JF1 addr	(PC 0 - 7) ← addr if F1 = 1 (PC) ← (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is set.	0 87	1 86	1 a5	1 84	0 a3	1 a2	1 81	90 0	2	2			
JMP addr	(PC 8 - 10) ← addr 8 - 10 (PC 0 - 7) ← addr 0 - 7 (PC 11) + DBF	Direct Jump to specified address within the 2K address block.	a10 a7	ag a6	ag a5	0 84	0 a3	1 a2	0 ^a 1	. 0 a0	2	2			
JMPP @ A	(PC 0 - 7) ← ((A))	Jump indirect to specified address with with address page.	1	0	1	1	0	0	1	1	2•	1			
JNC addr	(PC 0 – 7) ← addr if C = 0 (PC) + (PC) + 2 if C = 1	Jump to specified address if carry flag is low.	1 87	1 86	1 85	0 a4	0 a3	1 a2	1 a1	0 a0	2	2			
	(PC 0 - 7) ← addr if I = 0	Jump to specified address if interrupt	1	0	0	0	0	1	1	0	2	2	1		

INSTRUCTION SET (CONT.)

μPD8048/8748/8035L

	INSTRUCTION CODE						EL ACC						
MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	D5	D4	D3	D ₂	D1	D ₀	CYCLES	BYTES	FLAGS C AC F0
	1	BRANG	сн (сс	DNT.)									
IN TO addr	(PC 0 7) - addr if T0 - 0	Jump to specified address if Test 0 is low	0	0	1	0	0	1	· 1	0	2	2	
	(PC) · (PC) + 2 if T0 - 1		37	^a 6	a5	a4	ag	a2	a1	90			
INT1 addr	(PC 0 7) + addr if T1 - 0 (PC) + (PC) + 2 if T1 - 1	Jump to specified address if Test 1 is low	0 97	1 26	0 a5	0 a4	0 a3	1 a2	1 a1	90 0	2	2	
INZ addi	(PC 0 7) - addr if A ≠ 0	Jump to specified address if accumulator	1	ō	0	1	0	1	1	Ő	2	2	
· .	(PC) · (PC) + 2 if A = 0	is non-zero.	a 7	aG	a5	a4	9 3	^a 2	a1	a0			
ITF addr	(PC 0 7) • addr if TF - 1 (PC) • (PC) + 2 if TF 0	Jump to specified address if Timer Flag is set to 1.	0	0 86	0 a5	. 1 a <u>a</u>	0 a3	1 a2	· 1 a1	90 0	2	2	
T0 addr	(PC 0 7) • addr if T0 - 1	Jump to specified address if Test 0 is a	0	0	1	- 1	0	1	1	0	2	2	
	(PC) · (PC) + 2 if TO - 0	sump to specified address in rest o is a	87	^a 6	a5	a4	аз	^a 2	aı	aO		-	
JT1 addi	(PC 0 7) + addr if T1 - 1	Jump to specified address if Test 1 is a 1.	0.	1	0	1	0	1	1	0	2	2	
	(PC) · (PC) + 2 · f T1 0		a7 1	^a 6	a5 0	a4 0	аз 0	a2 1	a1 1	0e 90	2	2	
IZ addi	(PC 0 7) - addrif A - 0 (PC) - (PC) + 2 if A 0	Jump to specified address if Accumulator is 0.	ə7	a6	0 85	a4	ag	a2	a1	90 0	2	2	
			TROL							_	·		
ENI		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1	
DIST		Disable the External Interrupt input	0	0	0	1	0	-1	0	1	T	1	
ENTO CLK		Enable the Clock Output pin T0	0	1	1	1	0	1	0	1	1	1	
SEL MBO	(DBF) · O	Select Bank 0 (locations 0 2047) of	1	1	1	0.	0	1	0	1	. 1	1	
SEL MB1	(DBF) - 1	Program Memory. Select Bank 1 (locations 2048 4095) of	1	,	,	1	. 0	,	0.	1		12	· ·
DEC WIGT	(DBF) 1	Program Memory.	1		'		0		0		1		
SEL RBO	(BS) · 0	Select Bank 0 (locations 0 - 7) of Data	1	1	0	0	0	1	0	1	1	1	
· ·		Memory.											
SEL RB1	(BS) · 1	Select Bank 1 (locations 24 31) of . Data Memory	1	1	0	1	0	1	0	1	1	1	
		DATA	MOV	ES							L	L	
MOV A, data	(A) - data	Move Immediate the specified data into	0	0	2×1	0	0	0	1	1	2	2	
		the Accumulator.	d7	ct6	d5	d4	d3	d2	dı	q0	1.		
MOV A, Ri	(A) · (Rr), r 0 7	Move the contents of the designated registers into the Accumulator	1	1	1	1	1	1	1		1	1	
MOV A, (+ Br	(A) · ((Br)), r · 0 1	Move Indirect the contents of data	1	1	1	1	0	0	0.	,	1	1	
		memory location into the Accumulator		-			-	-	-				
MOV A, PSW	(A) · (PSW)	Move contents of the Program Status Word into the Accumulator	1	1	0	0	0	1	1	1	1	1	
MOV Rr, data	(Ri) data, i 0 7	Move Immediate the specified data into	1	0	1	1	1	,	,	,	2	2	
		the designated register.	d7	d6	d5	d4	d3	d2	dı	d0			
MOV RI, A	(Rr) (A), i 0 7	Move Accumulator Contents into the:	1	0	1	0	1	'	r	1	1	1 '	
MOV @ Rr, A	((Ri)) - (A), r 0 1	Move Indirect Accumulator Contents	1	. 0	1	0	0	0	0		1	1	
NOV G HI, A		into data memory location	1'	0	,	0	0	0	~				
MOV 🕾 Rr, 🛛 data .	((Ri)) data i 0 1	Move Immediate the specified data into	1	0	1	1.	0	0	0		2	2	
		data memory	d7	d6	d5	d4	d3	d2	d1	d0		1	
VOV PSW, A	(PSW) · (A)	Move contents of Accumulator into the program status word	1	1	0	1	0	1	1	1	1	1	
MOVP A, @ A	(PC 0 7) · (A)	Move data in the current page into the	1	0	1	0	0	0	1	1	2	1	
	(A) · ((PC))	Accumulator.									1		
MOVP3 A, @ A	(PC 0 7) - (A) (PC 8 10) - 011	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1	
	(A) - ((PC))	Accomption.											
MOVX A, @ R	(A) - ((Rr)), r 0 1	Move Indirect the contents of external	1.	0	0	0	0	0	0	1	2	1	
MOVX@R,A	((Rr)) - (A), r 0 1	data memory into the Accumulator.	.	*			0	0	0		2	1	
WOVX @ H, A	(INT) (AL, CUT	Move Indirect the contents of the Accumulator into external data memory	{ '	0	0	1	0	U	. 0	'	2		
KCH A, Ri	(A) .* (Rr); r ÷ 0 – 7	Exchange the Accumulator and	0	0	'n	0	1	r	r	r	1	1	
1		designated register's contents											
XCH A, @ Rr	(A). ((Rr)), r = 0 1	Exchange Indirect contents of Accumu- lator and location in data memory.	0	0	1	0	0	0	0	· `	1	1	
XCHD A, @ Rr	(A 0 3) *. ((Rr)) 0 - 3));	Exchange induced 4 bit contents of	0	0	1	1	0	0	0	,	1	1	
	r - 0 1	Accumulator and data memory.						-					
		يليا المركبان والمحاجبين والمنازية والمتعارية والمعالية والمعادية والمحاجب والمحادة المحاد	AGS										1
CPL C	(C) · NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1	•
PLFO	(F0) • NOT (F0)	Complement Content of Flag F0	1	0	0	1	0	1	0	1	1	1 .	•
CPL F1	(F1) · NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1.	1.
CLR C	(C) 0	Clear content of carry bit to 0.	1	0	0	1	0	.1	1	1			· ·
1 D EN	(F0) · 0	Clear content of Flag 0 to 0.	1 1	0	0	0	0	1	. 0	1	1	1	•

INSTRUCTION SET (CONT.)

			1	1.0	INS	TRUC		ODE			1)	FL	AGS
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C AC	F0 F
		INPUT/	OUTP	UT									*	
ANL BUS, # data	(BUS) · (BUS) AND data	Logical and Immediate-specified data	1	. 0	0	1	1	0	0	0	2	2		
		with contents of BUS.	_d7	d6	d5 .	d4 .	d3	d2	d1	q0				
ANL Pp, # data	(Pp) · (Pp) AND data p 1 2	Logical and Immediate specified data with designated port (1 or 2)	1 d7	0 d6	0 (15	1 (14)	1 d3	0 d2	р d1	р 0b	2	. 2 .		
ANLD Pp, A	(Pp) + (Pp) AND (A 0 3) p 4 7	Logical and contents of Accumulator with designated port (4 7).	1	0	0	1	1	1	р	р	2	1		
IN A, Pp	(A) (Pp); p 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1	0	ρ	μ	2	1		
INS A, BUS	(A) · (BUS)	Input stiobed BUS data into Accumulator	0	0	0	0	1	0	0	0	2	1		
MOVD A, Pp	(A 0 3) · (Pp); p 4 7 (A 4 7) · 0	Move contents of designated port (4 7) into Accumulator.	· 0	0	0	0	1	1	p	р	2	1		
MOVD Pp, A	(Pp) - A 0 3, p 4 7	Move contents of Accumulator to designated port (4 = 7).	0	0	1	1	1	1	ρ	р	1	1		`
ORL BUS, data	(BUS) - (BUS) OR data	Lógical or Immediate specified data with contents of BUS.	1 d7	0 d6	0 d5	0 d4	1 d3	0 d2	0 d1	0 0b	2	2		
ORLD Pp, A	(Pp) - (Pp) OR (A 0 3) p 4 7	Logical or contents of Accumulator with designated port (4 7).	1	0 ·	0	0	1	1	р	a	1	1		
ORLPp, √ data	(Pp) · (Pp) OR data p 1 2	Logical or Immediate specified data with designated port (1 2)	1 d7	0 d6	0 d5	0 d4	1 d3	0 d2	p di	q Ob	2	2		
OUTL BUS, A	(BUS) (A)	Output contents of Accumulator onto BUS.	0	0	0	0	0	0	1	0	1	1		
OUTL Pp, A	(Pp) - (A); p 1 2	Output contents of Accumulator to designated port (1 = 2).	0	0	1	1	1	0	р	p ·	. 1 .	1		
			STER	S ·										
DEC Rr (Rr)	(Br) · (Br) 1: 1 · 0 7	Decrement by 1 contents of designated	1	1	0	0	1	1	·····	1	1	1	1	
		register.												
INC Rr	(Rr) - (Rr) +1, r - 0 7	Increment by 1 contents of designated register.	0	0	0	1	1	,	1	t	1	1		
INC @ RI	((Rr)) - ((Rr)) + 1, r = 0 = 1	Increment Indirect by 1 the contents of data memory location	0	0.	.0	1	0	0	0	,	1	1		
		SUBR	NITUC	IE .										
CALL addr	((SP)) · (PC), (PSW 4 7)	Call designated Subroutine.	a10	99	ag	1	0	1	0	0	2	2		
	(SP) - (SP) + 1 (PC 8 10) - addi 8 10 (PC 0 7) - addr 0 7 (PC 11) - DBF		a7	a6	a5	94	ag	^a 2	aı	aO				
RET	(SP) - (SP) 1 (PC) - ((SP))	Return from Subroutine without restoring Program Status Word.	1	0	. 0	0	0	0	1	١	2	1		
RETR	(SP) · (SP) 1 (PC) · ((SP)) (PSW 4 7) · ((SP))	Return from Subroutine (estoring) Program Status Word,	1	0	0	1	0	0	1	1	2	1		
		TIMER	COUN	TER										
EN TCNTI		Enable Internal interrupt Flag for	0	0	1	0	0	1	0	1	1	1	1	
DIS TONTI		Timer/Counter output. Disable Internal interrupt Flag for	0	0	1	1	0	1	0	1	1	1		
MOV A, T	(A) · (T)	Timer/Counter output. Move contents of Timer/Counter into	0	1	0	0	0	0	1	0	1	1		
MOV T, A	(T) · (A)	Accumulator. Move contents of Accumulator into	0	.1	1	0	0	0	1	0	1	,		
· · ·		Timer/Counter.	Ĩ			-	-	-		-		1	1	
STOP TONT		Stop Count for Event Counter	0	1	1	0	0	1	0	1	1	1		
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1		
STRTT		Start Count for Timer	0	1	0	1	0	1	0	1	1	1		
		MISCEL	LANE	ous										

Notes ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved

2 The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in

3 References to the address and data are specified in bytes 2 and/or 1 of the instruction

(i) Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.


Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = $0 - 7$)
BS	The Bank Switch
BUS	The BUS Port
С	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
1	Interrupt
P ·	"In Page" Operation Designator


SYMBOL	DESCRIPTION
Pρ	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or $0 - 7$)
SP	Stack Pointer
Т	Timer
TF	Timer Flag
T ₀ , T ₁	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
0	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
•	Replaced By

LOGIC SYMBOL

μPD8048/8748/8035L



	Plastic											
ITEM	MILLIMETERS	INCHES										
А	51.5 MAX	2.028 MAX										
В	1.62	0.064										
С	2.54 ± 0.1	0.10 ± 0.004										
D	0.5 ± 0.1	0.019 ± 0.004										
E	48.26	1.9										
F	1.2 MIN	0.047 MIN										
G	2.54 MIN	0.10 MIN										
н	0.5 MIN	0.019 MIN										
I.	5.22 MAX	0.206 MAX										
J.	5.72 MAX	0.225 MAX										
к	15.24	0.600										
L	13.2	0.520										
м	0.25 ^{+ 0.1} 0.05	0.010 ⁺ 0.004 0.002										



. '	Čeramic											
ITEM	MILLIMETERS	INCHES										
А	51.5	2.03										
В	1.62	0.06										
С	2.54	0.1										
D	0.5 ± 0.1	0.02 ± 0.004										
E	48.26	1.9										
F	1.02	0.04										
G	3.2	0.13										
н	1.0	0.04										
1	3.5	0.14										
J	4.5	0.18										
ĸ	15.24	0.6										
L	14.93	0.59										
м	0.25 ± 0.05	0.01 ± 0.0019										

NOTES

NEC Microcomputers, Inc.



HIGH PERFORMANCE SINGLE CHIP 8-BIT MICROCOMPUTERS

DESCRIPTION

N The NEC μ PD8049 and μ PD8039L are single chip 8-bit microcomputers. The processors differ only in their internal program memory options: the μ PD8049 with 2K x 8 bytes of mask ROM and the μ PD8039L with external program memory. Both of these devices feature new, high performance 11 MHz operation.

FEATURES

- High Performance 11 MHz Operation
- Fully Compatible with Industry Standard 8049/8039
- Pin Compatible with the μPD8048/8748/8035
- NMOS Silicon Gate Technology Requiring a Single +5V ±10% Supply.
- 1.36 µs Cycle Time. All Instructions 1 or 2 Bytes
- Programmable Interval Timer/Event Counter
- 2K x 8 Bytes of ROM, 128 x 8 Bytes of RAM
- Single Level Interrupt
- 96 Instructions: 70 Percent Single Byte
- 27 I/O Lines
- Internal Clock Generator
- Expandable with 8080A/8085A Peripherals
- Available in Both Ceramic and Plastic 40-Pin Packages

PIN CONFIGURATION

- 1				7
	1	\cup	40	₽ v _{cc}
XTAL 1 🗖	2		39	Ьτί
XTAL 2 🗖	3		38	P27
RESET	4		37	D P26
55 🗖	5		36	P 25
INT C	6		35	D P24
EA 🗖	7		34	D P17
	8		33	D P16
PSEN	9	μPD	32	D P15
	10	8049/	31	D P14
ALE 🗖	11	8039L	30	P13
^{DB} 0 🗖	12		29	P 12
DB 🕺 🗖	13		28	D P11
	14		27	P 10
	15		26	
	16		25	PROG
	17		24	D P23
	18		23	D P22
	19		22	D P21
° v _{ss} ⊏	20		21	P20


The NEC μ PD8049 and μ PD8039L are high performance, single component, 8-bit parallel microcomputers using N-channel silicon gate MOS technology. The μ PD8049 and μ PD8039L function efficiently in control as well as arithmetic applications. The powerful instruction set eases bit handling applications and provides facilities for binary and BCD arithmetic. Standard logic functions implementation is facilitated by the large variety of branch and table look-up instructions.

The μ PD8049 and μ PD8039L instruction set is comprised of 1 and 2 byte instructions with over 70 percent single-byte. The instruction set requires only 1 or 2 cycles per instruction with over 50 percent single-cycle.

The μ PD8049 and μ PD8039L microprocessors will function as stand-alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The μ PD8049 contains the following functions usually found in external peripheral devices: 2048 x 8 bits of mask ROM program memory; 128 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; and oscillator and clock circuitry.

The μ PD8039L is intended for applications using external program memory only. It contains all the features of the μ PD8049 except the 2048 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.



FUNCTIONAL DESCRIPTION

PIN IDENTIFICATION

	PIN	FUNCTION
NO.	SYMBOL	Folicitoli
1	т _о	Testable input using conditional transfer functions JT0 and JNT0. The internal State Clock (CLK) is available to T_0 using the ENTO CLK instruction. T_0 can also be used during programming as a testable flag
2	XTAL 1	One side of the crystal, LC, or external frequency source. (Non-TTL compatible v_{1H})
3	XTAL 2	The other side of the crystal or LC frequency source. For external sources, XTAL 2 must be driven with the logical complement of the XTAL 1 input.
4	RESET	Active low input from processor initialization. $\ensuremath{\overline{RESET}}$ is also used fo PROM programming verification and power-down (non-TTL compatible V_{1H}).
5	ŜŜ	Single Step input (active-low), \overline{SS} together with ALE allows the processor to "single-step" through each instruction in program memory.
6	ĪNT	Interrupt input (active-low). INT will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. INT can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input com- mands the processor to perform all program memory fetches from external memory.
8	RD	READ strobe outputs active-low). \overline{RD} will pulse low when the processor performs a BUS READ. \overline{RD} will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	PSEN	Program Store Enable output (active-low), <u>PSEN</u> becomes active only during an external memory fetch.
10	WR	WRITE strobe output (active-low). WR will pulse low when the processor performs a BUS WRITE. WR can also function as a WRITE STROBE for external DATA MEMORY.
11 .	ALE	Address Latch Enable output (active-high). Occurring once each cycle the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12-19	D ₀ -D ₇ BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the D ₀ -D ₇ BUS can be latched in a static mode. During an external memory fetch, the D ₀ -D ₇ BUS holds the least significant bits of the program counter. PSEN controls the incoming addressed instruction. Also, for an external RAM data store instruction the D ₀ -D ₇ BUS, controlled by ALE, RD and WR, contains address and data information.
20	V _{SS}	Processor's GROUND potential.
21-24, 35-38	P20-P27: PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For externa data memory fetches, the four most significant bits of the program counter are contained in P ₂₀ -P ₂₃ . Bits P ₂₀ -P ₂₃ are also used as a 4-bit I/O bus for the μ PD8243, INPUT/OUTPUT EXPANDER.
25	PROG	PROG is used as an output strobe for μ PD8243's during I/O expansion. When the μ PD8049 is used in a stand-alone mode the PROG par can be allowed to float.
26	V _{DD}	V_{DD} is used to provide +5V to the 128 x 8 bit RAM section. During normal operation V_{CC} must also be +5V to provide power to the othe functions in the device. During stand-by operation V_{DD} must remain at +5V while V_{CC} is at ground potential.
27-34	P10 ^{-P} 17 [:] PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T1	Testable input using conditional transfer functions JT1 and JNT1. T1 can be made the counter/timer input using the STRT CNT instruction
40	Vcc	Primary Power supply. V _{CC} is +5V during normal operation.

Operating Temperature	• • • • • • • •	 0°C to +70°C
Storage Temperature (Ceramic Packa		
Storage Temperature (Plastic Package	.)	 $65^{\circ}C \text{ to } +125^{\circ}C$
Voltage on Any Pin		 0.5 to +7 Volts 🛈
Power Dissipation		

Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = V_{DD} = +5V \pm 10\%$; $V_{SS} = 0V$

·		1		s		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Low Voltage (All Except XTAL 1, XTAL 2)	VIL	- 0.5		0.8	V	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	VIH	2.0	-	Vcc	v	
Input High Voltage (RESET, XTAL 1, XTAL 2)	VIH1	3.8		vcc	v	
Output Low Voltage (BUS, RD, WR, PSEN, ALE)	VOL			0.45	v	IOL = 2.0 mA
Output Low Voltage (All Other Outputs Except PROG)	VOL1			0.45	v	IOL = 1.6 mA
Output Low Voltage (PROG)	VOL2			0.45	v	I _{OL} = 1.0 mA
Output High Voltage (BUS, RD, WR, PSEN, ALE)	∨он	2.4		·	v	ЮН = - 100 µА
Output High Voltage (All Other Outputs)	Vон1	2.4			v	I _{OH} = -50 μA
Input Leakage Current (T1, EA, INT)	μ ε .			±10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
Output Leakage Current (BUS, To – High Impedance State)	^I OL		•	±10	μA	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45V
Power Down Supply Current	IDD		25	50	mA	T _a = 25°C
Total Supply Current	IDD + ICC		100	170	mA	T _a = 25°C

ABSOLUTE MAXIMUM RATINGS*

DC CHARACTERISTICS

PORT #1 XTAL PORT #2 8 RESET READ SINGLE WRITE STEP μPD EXTERNAL 8049/ 8039L PROGRAM STORE MEMOR ENABLE TEST ADDRESS LATCH ENABLE INTERRUPT PORT EXPANDER BUS STROBE 8

LOGIC SYMBOL

AC CHARACTERISTICS

READ, WRITE AND INSTRUCTION FETCH – EXTERNAL DATA AND PROGRAM MEMORY

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = V_{DD} = +5V \pm 5\%$; $V_{SS} = 0V$

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
ALE Pulse Width	tLL	150			ns	
Address Setup before ALE	tAL	70			ns	
Address Hold from ALE	tLA	50			ns	
Control Pulse Width (PSEN, RD, WR)	tCC	300			ns	
Data Setup before WR	^t DW	250			ns	
Data Hold after WR	tWD	40			ns	CL = 20 pF ③
Cycle Time	tCY	1.36		15.0	μs	
Data Hold	^t DR	0		100	ns	
PSEN, RD to Data In	^t RD			200	ns	
Address Setup before WR	tAW	200			ns	
Address Setup before Data In	^t AD			400	ns	
Address Float to RD, PSEN	^t AFC	-40			ns	

Notes: 1) For Control Outputs: CL = 80 pF


2 For Bus Outputs: CL = 150 pF

③ t_{CY} = 1.36 μs


PORT 2 TIMING

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$


ſ		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Port Control Setup before Falling Edge of PROG	t _{CP}	100			ns	
Port Control Hold after Falling Edge of PROG	tPC	60			ns	×
PROG to Time P2 Input must be Valid	tPR			650	ns	
Output Data Setup Time	tDP	200			ns	
Output Data Hold Time	tPD	20			ns	
Input Data Hold Time	tPF	0		150	ns	
PROG Pulse Width	tpp	700			ns	
Port 2 I/O Data Setup	tPL	150			ns	
Port 2 I/O Data Hold	tLP	20			ns	




INSTRUCTION FETCH FROM EXTERNAL MEMORY



READ FROM EXTERNAL DATA MEMORY







PORT 2 TIMING

INSTRUCTION SET (CONT.)

µPD8049/8039L

ANL BUS, = data (BUS) ANL Pp, = data $(Pp) - ($ $p = 1 - 1$ $(Pp) - ($ ANLD Pp, A $(Pp) - ($ $(Pp) - ($ $(Pp) - ($ IN A, Pp (A) - (E INS A, BUS (A) - (E MOVD A, Pp (A - 3 MOVD Pp, A $(Pp) - ($ OR L BUS, = data (BUS) ORL Pp, A $(Pp) - ($ OR L Pp, A $(Pp) - ($ OUTL BUS, A (BUS) OUTL BUS, A (BUS) OUTL Pp, A $(Pp) - ($ DEC Rr $(Rr) - (Rr) $	$\begin{array}{l} Pp) \; AND \; (A \; O - 3) \\ 7 \\ 7p); \; p = 1 - 2 \\ 3US \\ 3US \\ 1) \; (Pp); \; p = 4 - 7 \\ 1 - O \\ O - 3 ; \; p = 4 - 7 \\ (BUS) \; OR \; data \\ Pp) \; OR \; (A \; O - 3) \\ 7 \\ 2 \end{array}$	designated port (4 7). Input data from designated port (1 2) into Accumulator. Input strobed BUS data into Accumulator Move contents of designated port (4 7) into Accumulator. Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with designated port (4 - 7). Logical or Immediate specified data with designated port (4 - 7). Logical or Immediate specified data with designated port (1 - 2). Output contents of Accumulator on Re- BUS Output contents of Accumulator to	1 d7 1 d7 1 0	D6 JT 0 d6 0 d6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 d5 0 d5 0 d5 0 0 0 0 0 1 0 0 1 0 d5 0 0	D4 1 d4 1 d4 1 0 0 0 1 0 d4 0 d4 0	1 d3 1 d3 1 1 1 1 1 1 1 1 1 d3	D2 0 d2 0 d2 1 0 0 1 1 1 0	D1 0 d1 p d1 p 0 p P	00 0b 0b 0b 0b 9 9 9 9	2 2 2 2 2 2 2 2 2 1	BYTES 2 2 1 1 1 1 1	FLA C AC	
ANL Pp, = data $(Pp) - ($ $p = 1 - 1$ ANLD Pp, A $(Pp) - ($ $p = 4 - 1$ IN A, Pp (A) - (F INS A, BUS (A) - (F MOVD A, Pp (A) - 3 MOVD Pp, A (Pp) - (ORL BUS, = data (BUS) - ORLD Pp, A (Pp) - (ORL Pp, A (Pp) - (ORL Pp, A (Pp) - (OUTL BUS, A (BUS) - OUTL BUS, A (BUS) - OUTL Pp, A (Pp) - (DEC Rr (Rr) INC Rr (Rr) - (INC @ Rr ((SP)) - (CALL addr (SP) - ((PC 0 - 1) (PC 1) - (RET (SP) - ((PC 1) - (((PC) - (((PC) - (((PC) - (((PC) - ((Pp) AND data 2 Pp) AND (A 0 − 3) 7 P); p = 1 − 2 3US)) − (Pp); p = 4 − 7 − (BUS) OR data Pp) OR (A 0 − 3) Pp) OR data 2 (A)	INPUT/ Logical and Immediate-specified data with contents of BUS. Logical and Immediate specified data with designated port (1 or 2) Logical and contents of Accumulator with designated port (4 7), Input data from designated port (1 2) into Accumulator. Input strobed BUS data into Accumulator Move contents of designated port (4 7) into Accumulator. Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with contents of BUS. Logical or Immediate specified data with designated port (4 - 7). Logical or Immediate specified data with designated port (4 - 7). Logical or Immediate specified data with designated port (1 - 2) Output contents of Accumulator on Re- BUS Output contents of Accumulator to	OUTPI 1 d7 1 d7 1 0 0 0 0 1 d7 1 d7 1 d7 d7 d7 d7 d7 d7 d7 d7 d7 d7	0 d6 0 0 0 0 0 0 0 0 0 0 0 0 0	d5 0 d5 0 0 0 0 1 1 0 d5	d4 1 d4 1 0 0 0 0 1 1 0 d4	d3 1 d3 1 1 1 1 1 1 d3	d2 0 d2 1 0 1 1	d1 p d1 p p 0 p	00 00 9 9 9 9	2 2 2 2 2 2 2	2 2 1 1 1		
ANL Pp, $=$ data $(Pp) - ($ $p = 1 - 2$ ANL D Pp, A $(Pp) - ($ $(Pp) - ($ $(Pp) - ($ $(Pa) - ($ $(Pa) - ($ IN A, Pp (A) - (F INS A, BUS (A) - (A) MOVD A, Pp (A) - 3 MOVD Pp, A (Pp) - (ORL BUS, = data (BUS) - ORL Pp, A (Pp) - (ORL Pp, = data (BUS) - OUTL BUS, A (BUS) - OUTL PD, A (Pp) - (DEC Rr (Rr) INC Rr (Rr) - (INC Rr (Rr) - (CALL addr ((SP)) - ((PC 0 - 1) (PC 0 - 1) RET (SP) - ((PC 11) (PC 1) - (RETR (SP) - ((PS) - (((PC - ((PC - (Pp) AND data 2 Pp) AND (A 0 − 3) 7 P); p = 1 − 2 3US)) − (Pp); p = 4 − 7 − (BUS) OR data Pp) OR (A 0 − 3) Pp) OR data 2 (A)	Logical and Immediate-specified data with contents of BUS. Logical and Immediate specified data with designated port (1 or 2) Logical and contents of Accumulator with designated port (1 7). Input data from designated port (1 2) into Accumulator. Input strobed BUS data into Accumulator Move contents of designated port (4 7) into Accumulator. Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with contents of BUS. Logical or contents of Accumulator with designated port (4 7). Logical or Immediate specified data with designated port (1 2) Output contents of Accumulator onte- BUS.	1 d7 1 d7 1 0 0 0 1 d7 1 d7	0 d6 0 0 0 0 0 0 0 0 0 0 0 0 0	d5 0 d5 0 0 0 0 1 1 0 d5	d4 1 d4 1 0 0 0 0 1 1 0 d4	d3 1 d3 1 1 1 1 1 1 d3	d2 0 d2 1 0 1 1	d1 p d1 p p 0 p	00 00 9 9 9 9	2 2 2 2 2 2	² 2 1 1 1		
ANL Pp, = data $(Pp) - ($ $p = 1 - 2$ $(Pp) - ($ $p = 4 - 3$ $(Pp) - ($ $IN A, Pp$ $(A) - (P)$ $MOVD A, Pp$ $(A - 3)$ $MOVD Pp, A$ $(Pp) - ($ $ORL BUS, = data$ $(BUS) - 0$ $ORLD Pp, A$ $(Pp) - ($ $ORL Pp, = data$ $(Pp) - ($ $OUTL BUS, A$ $(BUS) - 0$ $OUTL BUS, A$ $(BUS) - 0$ $OUTL Pp, A$ $(Pp) - ($ $INC @ Rr$ $((Rr)) - ($ $(PC) = ($ $($ $(PC) = ($ $($ $(PC) = ($ $($ $(PC) = ($ $($	Pp) AND data 2 Pp) AND (A 0 − 3) 7 P); p = 1 − 2 3US)) − (Pp); p = 4 − 7 − (BUS) OR data Pp) OR (A 0 − 3) Pp) OR data 2 (A)	with contents of BUS. Logical and Immediate specified data with designated port (1 or 2) Logical and contents of Accumulator with designated port (4 7), Input data from designated port (1 2) into Accumulator. Input strobed BUS data into Accumulator Move contents of designated port (4 7) into Accumulator. Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with contents of BUS. Logical or contents of Accumulator with designated port (4 7). Logical or Immediate specified data with designated port (4 7). Logical or Immediate specified data with designated port (1 2) Output contents of Accumulator onte- BUS	d7 1 d7 1 0 0 0 0 1 d7 1 1 d7	d6 0 d6 0 0 0 0 0 d6 0	d5 0 d5 0 0 0 0 1 1 0 d5	d4 1 d4 1 0 0 0 0 1 1 0 d4	d3 1 d3 1 1 1 1 1 1 d3	d2 0 d2 1 0 1 1	d1 p d1 p p 0 p	00 00 9 9 9 9	2 2 2 2 2 2	² 2 1 1 1		
$ \begin{array}{c} p = 1 - \\ (Pp) - (l) \\ p = 4 - \\ (Pp) - (l) \\ p = 4 - \\ (A) - (P) \\ (A) - (A) \\ (A$	2 Pp) AND (A 0 – 3) 7 Pp); p = 1 – 2 SUS) i) – (Pp); p = 4 – 7 A 0 – 3; p = 4 – 7 (BUS) OR (Ata Pp) OR (A 0 – 3) Pp) OR (data 2 (A)	 with designated port (1 or 2) Logical and contents of Accumulator with designated port (4 7). Input data from designated port (1 2) into Accumulator. Input strobed BUS data into Accumulator Move contents of designated port (4 7) into Accumulator. Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with contents of BUS. Logical or contents of Accumulator with designated port (1 2). Logical or contents of Accumulator with designated port (1 2). Output contents of Accumulator onte- BUS. Output contents of Accumulator to 	d7 1 0 0 1 d7 1 1 d7	d6 0 0 0 0 0 d6 0 0	d5 0 0 0 0 1 1 0 d5	d4 1 0 0 0 1 1 0 4	d3 1 1 1 1 1 1 1 d3	d2 1 0 1 1	d1 p p 0 p	d p p 0 p	2 2 2 2	1 1 1		
$ \begin{array}{c c} \text{ANLD Pp, A} & (Pp) \leftarrow (\\ p = 4 & \\ p = 4 & \\ \text{IN A, Pp} & (A) \leftarrow (E \\ \text{MOVD A, Pp} & (A) - (E \\ \text{MOVD A, Pp} & (A - 3 \\ (A 4 - 7 \\ \text{MOVD Pp, A} & (Pp) \leftarrow A \\ \text{OR L BUS, = data} & (BUS) - \\ \text{OR L DP, A} & (Pp) \leftarrow (A - 3 \\ p = 4 - 3 \\ \text{OR L Pp, = data} & (BUS) - \\ \text{OR L Pp, = data} & (BUS) - \\ \text{OR L Pp, = data} & (BUS) - \\ \text{OR L Pp, = data} & (BUS) - \\ \text{OR L Pp, = data} & (BUS) - \\ \text{OR L Pp, = data} & (BUS) - \\ \text{OR L Pp, = data} & (BUS) - \\ \text{OR L Pp, = data} & (BUS) - \\ \text{OUT L BUS, A} & (BUS) - \\ \text{OUT L BUS, A} & (BUS) - \\ \text{OUT L BUS, A} & (BUS) - \\ \text{OUT L RP, A} & (Pp) \leftarrow (C \\ \text{INC Rr} & (Rr) - (F \\ (Rr) - (F \\ (FR) - (F \\ (FC) - (I \\ (FSW 4 \\ ($	Pp) AND (A 0 – 3) 7 Pp); $p = 1 – 2$ 3US) (- (Pp); p = 4 – 7) (- 0 - 3; p = 4 – 7 (- (BUS) OR data Pp) OR data Pp) OR data 2 (A)	Logical and contents of Accumulator with designated port (4 7), Input data from designated port (1 2) into Accumulator, Input strobed BUS data into Accumulator Move contents of designated port (4 7) into Accumulator, Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with designated port (1 2) Output contents of Accumulator on Te- BUS Output contents of Accumulator to	1 0 0 1 d7 1 1 d7	0 0 0. 0 d6 0 0	0 0 0 0 1 0 d5	1 0 0 1 1 0	1 1 1 1 1 d3	1 0 0 1	р р 0 р	р р 0 р	2 2 2	1 1		
IN A, Pp (A) - (F INS A, BUS (A) - (E MOVD A, Pp (A 0 - 3) (A 4 - 7) (A 0 - 3) MOVD Pp, A (Pp) - (A) ORL BUS, = data (BUS) - ORLD Pp, A (Pp) - (I) ORL Pp, a (Pp) - (I) ORL Pp, A (Pp) - (I) ORL Pp, A (Pp) - (I) OUTL BUS, A (BUS) - OUTL Pp, A (Pp) - (I) INC Rr (Rr) - (IR) INC Rr (Rr) - (IR) INC @ Rr (ISP) - (SP) - (I) CALL addr (SP) - (I) RET (SP) - (I) RETR (SP) - (I)	P(p): p = 1 - 2 $SU(S)$ $(1 - (Pp): p = 4 - 7) - 0$ $(3 - 3: p = 4 - 7) - 0$ $(BU(S) OR data$ $P(p) OR (A - 3)) - 7$ $P(p) OR data$ $(A - 3) - 3$ $(A - 3$	Input data from designated port (1 2) into Accumulator. Input strobed BUS data into Accumulator Move contents of designated port (4 7) into Accumulator. Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with contents of BUS. Logical or contents of Accumulator with designated port (4 7). Logical or Immediate specified data with designated port (1 2) Output contents of Accumulator onte- BUS.	0 0 1 d7 1 1 d7	0 0. 0 d6 0	0 0 1 0 d5	0 0 1 0 d4	1 1 1 1 d3	0 1 1	0 p	0 P	2 2	1		
$\begin{array}{llllllllllllllllllllllllllllllllllll$	 (Pp); p = 4 - 7 → 0 A 0 - 3; p = 4 - 7 (BUS) OR data Pp) OR (A 0 - 3) 7 Pp) OR data 2 (A) 	Move contents of designated port (4 7) into Accumulator. Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with contents of BUS. Logical or contents of Accumulator with designated port (1 2) Output contents of Accumulator onTe- BUS. Output contents of Accumulator to	0 0 1 d7 1 d7	0. 0 d6 0	0 1 0 d5	0 1 0 d4	1 1 1 d3	1 1	p	P	2			
$ \begin{array}{c} \text{MOVD A, Pp} & (A, 0 - 3 \\ (A 4 - 7 \\ (B 4 - 7$	 (Pp); p = 4 - 7 → 0 A 0 - 3; p = 4 - 7 (BUS) OR data Pp) OR (A 0 - 3) 7 Pp) OR data 2 (A) 	Move contents of designated port (4 7) into Accumulator. Move contents of Accumulator to designated port (4 7). Logical or Immediate specified data with contents of BUS. Logical or contents of Accumulator with designated port (1 2) Output contents of Accumulator onTe- BUS. Output contents of Accumulator to	0 0 1 d7 1 d7	0 d6 0	0 1 0 d5	0 1 0 d4	1 1 d3	1			2	1		
$\begin{split} \text{MOVD Pp, A} & (Pp) \leftarrow A \\ \text{ORL BUS, = data} & (BUS) \leftarrow \\ \text{ORLD Pp, A} & (Pp) \leftarrow (1) \\ p = 4 - 2 \\ \text{ORL Pp, = data} & (Pp) \leftarrow (1) \\ p = 1 - 2 \\ \text{OUTL BUS, A} & (BUS) \leftarrow \\ \text{OUTL BUS, A} & (BUS) \leftarrow \\ \text{OUTL Pp, A} & (Pp) \leftarrow (1) \\ \text{OUTL Pp, A} & (Pp) \leftarrow (1) \\ \text{OUTL Pp, A} & (Pp) \leftarrow (2) \\ \text{OUTL Pp, A} & ($	A 0 - 3; p = 4 - 7 - (BUS) OR data Pp) OR (A 0 - 3) 7 - Pp) OR data 2 - (A)	Move contents of Accumulator to designated port (4 - 7). Logical or Immediate specified data with contents of BUS. Logical or contents of Accumulator with designated port (4 - 7). Logical or Immediate specified data with designated port (1 - 2) Output contents of Accumulator on Te- BUS.	1 d7 1 1 d7	0 d6 0	0 d5	0 d4	1 d3	1 [°]	p	р	1			
ORLD Pp, A $(Pp) - (1)$ $p = 4 - 2$ $(Pp) - (1)$ $p = 1 - 3$ $(Pp) - (1)$ $DEC Rr$ (Rr) $(Rr) - 1$ $(Pp) - (1)$ $DEC Rr$ $(Rr) - (1)$ $INC \otimes Rr$ $((Rr)) - (1)$ $(SP) - (1)$ $(SP) - (1)$ $(SP) - (1)$ $(SP) - (1)$ $(PC) - 1$	Pp) OR (A 0 – 3) 7 . Pp) OR data 2 • (A)	Logical or Immediate specified data with contents of BUS. Logical or contents of Accumulator with designated port (4 - 7). Logical or Immediate specified data with designated port (1 - 2) Output contents of Accumulator on Re- BUS Output contents of Accumulator to	d7 . 1 1 d7	d6 0	d5	d4	d3	0				1		
$\begin{array}{c} p = 4 - ; \\ (Pp) \leftarrow (1) \\ p = 1 - ; \\ (Pp) \leftarrow (1) \\ p = 1 - ; \\ (Pp) \leftarrow (1) \\ p = 1 - ; \\ (Pp) \leftarrow (1) \\ (P$	7 Pp) OR data 2 - (A)	Logical or contents of Accumulator with designated port (4 - 7). Logical or Immediate specified data with designated port (1 - 2) Output contents of Accumulator onte- BUS Output contents of Accumulator to	1 1 d7	0				d2	0 d1	0 d0	2	2		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Pp) OR data 2 - (A)	Logical or Immediate specified data with designated port (1 2) Output contents of Accumulator on te- BUS Output contents of Accumulator to	d7	-			1	1	p	p	1	1		
p = 1 - 2 OUTL BUS, A (BUS) OUTL Pp, A (Pp) (. DEC Rr (Rr) (Rr) (i INC Rr (Rr) (i INC @ Rr ((Rr)) (r CALL addr ((SP)) (. (SP) (SP) (SP) (. (PC 11) RET (SP) (. (PC 11) (PC 11) RET (SP) (. (PC 11) (, SP)	2 - (A)	designated port (1 2) Output contents of Accumulator onte- BUS. Output contents of Accumulator to	d7	-	0 ·	0	1	0	p	_	2 .	2		
OUTL Pp, A $(Pp) \leftarrow (, Pp) \leftarrow (, Pp)$		Output contents of Accumulator onte- BUS. Output contents of Accumulator to	1		dg	d4	dg	d2	d1	р d0	-	Ĺ		
$\begin{array}{c c} \text{DEC } Rr & (Rr) & (Rr) \leftarrow (Ir) \\ \text{INC } Rr & (Rr) \leftarrow (Ir) \\ \text{INC } @ Rr & ((Rr)) - \\ r = 0 - 1 \\ \hline \\ \text{CALL } addr & ((SP) - \\ (SP) - (SP)$	A);p=1 [°] 2			o	o	0	0	0	1	o	1	1		
INC $\Re r$ $(\Re r) \leftarrow (\Re r)$ INC $@$ $\Re r$ $((\Re r)) - r = 0 - 1$ CALL addr $((SP) - G = 1)$ (PC 0 - 7) (PC 0 - 7) (PC 1) - (1) (PC) - (1) RET $(SP) - (G = 1)$ (PC 1) - (1) (PC) - (1) RETR $(SP) - (G = 1)$ (PSW 4 (PSW 4		designated port (1 2).	0	0	1	1	1	0	p	q	1	1		
INC Rr $(Rr) \leftarrow (r)$ INC @ Rr $((Rr)) - r = 0 - 1$ CALL addr $((SP) - (r) - (r) - 1)$ CALL addr $((SP) - (r) - 1)$ RET $(SP) - (SP) - (r) - (r) - 1)$ RET $(SP) - (sP) - (r) - (r) - 1)$ RET $(SP) - (r) - (r)$		REGI	STERS						_					
INC @ Rr (((Rr)) - r = 0 - 1 CALL addr ((SP)) ((PC 0 - (PC 0 - (PC 11)) RET (SP) (5 (PC) - (1)) (PC) - (1) (PC) - (1) (PC) - (1) (PC) - (1) (PC) - (1)	Rr) – 1;r = 0 – 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r.	r	r	1	1		
r = 0 - 1 ((SP) - ((SP) - ((PC 8 - (PC 1)) RET (SP) - ((PC) - ((PC) - ((PC) - ((PC) - ((PC) - ((PC) - ((PSW 4	Rr)+1;r=0-7	Increment by 1 contents of designated register.	0	0	0	1	1 .	r	r	r	1	1		
CALL addr ((SP) - ((SP) - ((PC 8 - (PC 0 - (PC 1 - (PC - (PC) - ((PC) - ((PC) - ((PSW 4	((Rr)) + 1;	Increment Indirect by 1 the contents of data memory location.	0	0	. 0	1	0	0	0	r	T	1	21	
(SP) - (5 (PC 8 - 1 (PC 0 - 7 (PC 11)) (SP) - (5 (PC) - (1 (PC) - (1 (PC) - (1 (PC) - (1 (PC) - (1))		SUBRO		F			-							
(SP) - (5 (PC 8 - 1 (PC 0 - 7 (PC 11)) (SP) - (5 (PC) - (1 (PC) - (1 (PC) - (1 (PC) - (1 (PC) - (1))	(PC), (PSW 4 7)	Call designated Subroutine.	a10	ag.	ag	1	0	1	0	0	2	2		
RET (SP) (S (PC) () (SP) () (SP) () (PC) () (PSW 4	SP) + 1 10) + addr 8 10 7) ← addr 0 - 7	· · · · · · · · · · · · · · · · · · ·	a7	a6 .	a5	a4	ag	a2	aı	a0	· · ·		r.	
(PC) ((SP) ((SP) ((PC) ((PC) ((PSW 4												1.1		
(PC) (I (PSW 4		Return from Subroutine without restoring Program Status Word.	1	0	0	0	0	0	1	1	2	1		
		Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2.	1		
	,	TIMER/C	COUNT	ER										
EN TONTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1		
DISTONTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1		
MOV A, T (A) · (T)	Move contents of Timer/Counter into Accumulator.	ò	1	0	0	0	0	1	0	1	1		
иоv т, а (т) - (а)	Accumulator. Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1		
STOP TONT		Stop Count for Event Counter.	0	1	1	0	0	1	0	1	1	1		
STRT CNT		Start Count for Event Counter.	L.	1	0		0		0		1	1		
			0		-	0		1						
STRT T		Start Count for Timer.	0	1	0	1	0	1	0	1	1	1		_
NOP			LANEC	US										


Notes: ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved. ② The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.

References to the address and data are specified in bytes 2 and/or 1 of the instruction.
 Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions:

SYMBOL	DESCRIPTION		
A	The Accumulator		
AC	The Auxiliary Carry Flag		
addr	Program Memory Address (12 bits)		
Bb	Bit Designator (b = $0 - 7$)		
BS	The Bank Switch		
BUS	The BUS Port		
С	Carry Flag		
CLK	Clock Signal		
CNT	Event Counter		
D	Nibble Designator (4 bits)		
data	Number or Expression (8 bits)		
DBF	Memory Bank Flip-Flop		
F0, F1	Flags 0, 1		
1	Interrupt		
P	"In-Page" Operation Designator		


SYMBOL	DESCRIPTION
Pp	Port Designator ($p = 1, 2 \text{ or } 4 - 7$)
PSW	Program Status Word
Rr	Register Designator ($r = 0, 1 \text{ or } 0 - 7$)
SP	Stack Pointer
Т	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
x	External RAM
=	Prefix for Immediate Data
0	Prefix for Indirect Address
\$	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
+	Replaced By



PACKAGE OUTLINES μPD8049C/D μPD8039LC/D

PI	а	S	ti	iC

ITEM	MILLIMETERS	INCHES
А	51.5 MAX.	2.028 MAX.
В	1.62 MAX.	0.064 MAX.
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0,1	1.9 ± 0.004
F	1.2 MIN.	0.047 MIN.
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.019 MIN.
I	5.22 MAX.	0.206 MAX.
J	5.72 MAX.	0.225 MAX.
К	15.24 TYP.	0.600 TYP.
L	13.2 TYP.	0.520 TYP.
м	0.25 +0.1 -0.05	0.010 +0.004 -0.002



	Ceramic	
ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
к	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.0019

SP8049/8039-8-79-7K-GN

PIN IDENTIFICATION

NO. SYMBOL NAME OUTPUT TO FUNCTION 1 RST Rest Input Processor Places FDC in idle state, Resets output lines to FDD to '0'' (Nov). Does not command: An interring idgal is gen- erated approximately 1.3 ms after 3 receipt of reset pulse. 2 RD Reed Input() Processor Control signal for transfer of data from FDC to Data Bu, when '0'' (Nov). Does not command: Bu, when '0'' (Nov). Does not receipt of transfer of data to FDC via Data Bu, when '0'' (Nov). allowing RD and 'RN to be enabled. 4 CS Chip Select Input() Processor Control signal for transfer of data to FDC via Data Bu, when '0'' (Nov), allowing RD and 'RN to be enabled. 5 Ag Data/Status Reg Select Input() Processor Select Data Reg (Ag-11 or Status Reg (Ag-0D to be tent) 14 DRQ Data Bus Output DMA DMA Request is being made by FDC when DRG*''. 15 DACK DMA Acknowledge Input DMA DMA request is being made by FDC when DRG*''. 16 TC Terminal Count Input DMA DMA request is being made by FDC when DRG*''. 17 IDX Index Input DMA	PIN		PIN INPUT/ CONNECTION						
1 RST Rest Input Processor Places FDC in idle state. Resets output interes to FDD to '0' (low). Does not effect STI, HUT or HL' in Specify care and approximately 1.3 m after * receipt of rest pulse. 2 RD Read Input() Processor Control signal for transfer of data from FDC to Data Bus, when '0'' (low). 3 WR Write Input() Processor Control signal for transfer of data form FDC to Data Bus, when '0'' (low). 4 CS Chip Select Input () Processor Input () Control signal for transfer of data to FDC wide bata Bus, when '0'' (low). 5 Aq Data/Status Reg Select Input () Processor InDerectional B-Bit Data Bus. Input () 14 DRQ Data Bus, when '0'' (low). Induct Reg Select Input () DMA DMA cycle is active when '0'' (low) and Controls is performing DMA transfer. 16 TC Terminal Count Input () DMA DMA cycle is active when '0'' (low) and Controls is performing DMA transfer. 17 IDX Index Input () DMA DMA cycle is active when '0'' (low). 18 INT Interrups I exput Photocos ()	NO.	SYMBOL				FUNCTION			
Instruction Processor FDC to Data Bus, when "0" (low). 3 WR Write Input() Processor FDC to Data Bus, when "0" (low). 4 CS Chip Select Input Processor IC select when "0" (low). 5 Aq Data/Status Reg Select Input() Processor E select Data Reg (Aq=1) or Status Reg (Aq=1) or Reg (Aq=1) or Status Reg (Aq=1)	1	RST		Input	Processor	lines to FDD to "0" (low). Does not effect SRT, HUT or HLY in Specify command. An interrupt signal is gen- erated approximately 1.3 ms after			
A CS Chip Select Input Processor IC Select when "0" (low), allowing RD and WR to be enabled. 5 Ag Data/Status Reg Select Input() Processor Selects Data Reg (Ag+1) or Status Reg Ag+0) cours to of the PDC to be sent to Data Bus. 6-13 DBg-DB7 Data Bus Ourput DMA Bi-Directional 8-Bit Data Bus. 14 DRQ Data DMA Request Ourput DMA DMA request is being made by FDC when DRO*"1". 15 DACK DMA Acknowledge Input DMA DMA cycle is active when "0" (low) and Controller is performing OMA transfer. 16 TC Terminal Count Input DMA Indicates the teginning of a disk track. 17 IDX Index Input PDD Indicates the selection of a DMA transfer. 19 CLK Clock Input Processor Interrupt Request (Benarded by FDC. 20 GND Ground D.C. Power Return. D.C. Power Return. 21 WCK Write Clock Input Phase Lock Loop Generated by PLL, and used to sample diats from FDD.	2	RD	Read	Input	Processor				
and WR to be enabled. 5 A ₀ Data/Status Reg Select Input(0) Processor Select Data Reg (A ₀ +1) or Status Reg (A ₀ +1) or Reg (A	3		Write	Input	Processor				
Input/Q Processor Input/Q Processor Bi-Directional 8-Bit Data Bus. 14 DRQ Data DMA Request Output DMA DMA Request is being made by FDC when DRQ='1'. 15 DACK DMA Acknowledge Input DMA DMA Request is being made by FDC when DRQ='1'. 16 TC Terminal Count Input DMA DMA reguest is being made by FDC when DRQ='1'. 17 IDX Index Input DMA Indicates the beginning of a disk track. 18 INT Index Input FDD Indicates the Beginning of a disk track. 19 CLK Clock Input Single Phase MHz Squareway Clock. 20 GND Ground Input Write data rate to FDD. FM = 500 kHz, WMM = 1 MHZ, with a pulse width of 250 ns for both FM and MFM. 21 WCK Write Clock Input Phase Lock Loop Inhibits VCO in PLL when ''0'' (low), enables VCO when ''1''. FM mode when ''0''. 23 RDD Read Data Output Phase Lock Loop MFM mode when ''1''. FM mode when ''0''. 24 VCO VCO Sync<						and WR to be enabled.			
Output Output DMA DMA 14 DRQ Data DMA Request Output DMA DMA Request is being made by FDC when DRQ="1". 15 DACK DMA Acknowledge Input DMA DMA cycle is active when "0" (low) and Controller is performing DMA transfer. 16 TC Terminal Count Input DMA Indicates the termining of a disk track. 17 Index Index Input FDD Indicates the tegrining of a disk track. 18 INT Interrupt Output Processor Interrupt Request Generated by FDC. 20 GND Ground D.C. Power Return. D.C. Power Return. 250 ns for both FM and FM. 21 WCK Write Clock Input Phase Lock Loop Generated by PLL, and used to sample data from FDD. 250 ns for both FM and FM. 22 RDW Read Data Input Phase Lock Loop Inhibits VCO in PLL when "0" (low), enables VCO when "1", FM mode when "1", FM mode when "0". 23 RDD Read Data Output FDD Enables write data infor FDD. 24						(A ₀ =0) contents of the FDC to be sent to Data Bus.			
Dr.C. Dr.B. Strike Strike Strike Dr.M. DRA = "1"." DRA = "1"." 15 DACK DMA Acknowledge Input DMA DMA cycle is active when "0" (low) and Controller is performing DMA transfer. 16 TC Terminal Count Input DMA Indicates the termination of a DMA transfer. 17 IOX Index Input FDD Indicates the tegrinming of a disk track. 18 INT Interrupt Output Processor Interrupt Request Generated by FDC. 20 GND Ground Input Single Phase 8 MH2 Squarewave Clock. 21 WCK Write Clock Input Processor Interrupt Request Generated by FDC. 22 RDW Read Data Input Phase Lock Loop Generated by PLL, and used to sample data from FDD. 23 RDD Read Data Input FDD Read data from FDD. 24 VCO VCO Sync Output FDD Head ta bits. 24 WE Write Enable Output FDD Head ta selected when "1". FM mode when		• •		Output	Processor				
Indicates Controller is performing DMA transfer. 16 TC Terminal Count Input DMA Indicates the termination of a DMA transfer. 17 IDX Index Input FDD Indicates the termination of a DMA transfer. 18 INT Interrupt Output Processor Indicates the termination of a DMA transfer. 20 GND Ground Output Processor Interrupt Request Generated by FDC. 21 WCK Write Clock Input Write data rate to FDD. FM = 500 kHz, MFM = 1 MHz, with a pulse, width of 250 ns for both FM and MFM. 22 RDW Read Data Input Phase Lock Loop Generated by PLL, and used to sample data from FDD. 23 RDD Read Data Input FDD Read data from FDD. 24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO in PLL when "0" (low), enables VCO when "1" 26 MFM MFM Mode Output FDD Enables write data into FDD. 27 HD Head Select Output FDD Head 1 selected when "1" (hi					· ·	DRQ="1".			
17 IDX Index Input FDD Indicates the beginning of a disk track. 18 INT Interrupt Output FDD Indicates the beginning of a disk track. 19 CLK Clock Input Processor Interrupt Request Generated by FDC. 20 GND Ground D.C. Power Return. D.C. Power Return. 21 WCK Write Clock Input Write data rate to FDD. FM = 500 kHz, MFM = 1 MHz, with a pulse width of 250 ns for both FM and MFM. 22 RDW Read Data Window Input Phase Lock Loop Generated by FDL, and used to sample data from FDD. 23 RDD Read Data Input FDD Read data from FDD., containing clock and data bits. 24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO in PLL when "0" (low), enables VCO when "1". 25 WE Write Enable Output Phase Lock Loop Inhibits VCO in PLL when "0" (low), enables VCO when "1". 26 MFM MFM Mode Output Phase Lock Loop Inhibits VCO in PLL when "1". (high), Head 0 selected when "1".			-	•		Controller is performing DMA transfer.			
18 INT Interrupt Output Processor Interrupt Request Generated by FDC. 19 CLK Clock Input Single Phase BMLZ Squarewave Clock. 20 GND Ground D.C. Power Return. D.C. Power Return. 21 WCK Write Clock Input Write data rate to FDD. FM = 500 kHz, MFM = 1 MHz, with a pulse width of 250 ns for both PLL, and used to sample data from FDD. Containing clock and data from FDD. Containing clock and data bits. 23 RDD Read Data Input FDD Read data from FDD, containing clock and data bits. 24 VCO VCO Sync Output FDD Enables write data into FDD. 25 WE Write Enable Output FDD Enables write data into FDD. 26 MFM MFM Mode Output FDD Head 1 selected when "1" (logh), Head 3 selected when "1" (low). 30 WDA Write Data Output FDD FDD unit Selected. FDD. Senese FDD fault co						fer when "1" (high).			
19 CLK Clock Input Single Phase 8 MHz Squarewave Clock. 20 GND Ground D.C. Power Return. D.C. Power Return. 21 WCK Write Clock Input Write data rate to FDD. FM = 500 KHz, MFM = 1 MHz, with a pulse width of 250 ns for both FM and MFM. 22 RDW Read Data Window Input Phase Lock Loop Generated by PLL, and used to sample data from FDD, containing clock and data bits. 23 RDD Read Data Input FDD Read data from FDD, containing clock and data bits. 24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO in PLL when "0" (low), enables VCO when "1". 26 MEM MFM Mode Output FDD Enables write data into FDD. 27 HD Head Select Output FDD Head 1 selected when "1". fM mode when "0". 30 WDA Write Data Output FDD FDD FDD Inhidestrop 31,32 PS1,PS0 Unit Select Output FDD Selected when "1". (high), threes. 31,32 PS1,PS0 Precompensation (pre-shift) Output FDD Selected.									
20 GND Ground D.C. Power Return. 21 WCK Write Clock Input Write dara rate to FDD. FM = 500 kHz, MFM = 1 MHz, with a pulse with of 250 ns for both FM and MFM. 22 RDW Read Data Window Input Phase Lock Loop Generated by PLL, and used to sample data from FDD. containing clock and data bits. 23 RDD Read Data Input FDD Read data from FDD. containing clock and data bits. 24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO in PLL when "0" (low), enables Worle when "1" (figh), enables write data into FDD. 26 MFM MFM Mode Output FDD Enables write data into FDD. 27 HD Head Select Output FDD Head 1 selected when "1" (high), Head 0 selected. 30 WDA Write Data Output FDD Serial clock and data bits to FDD. 31,32 PS1,PS0 Precompensation (pre-shift) Output FDD Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode. 34 WP/TS Write Protect/ Two-Side Input FDD Command which caus					Processor				
21 WCK Write Clock Input Write data rate to FDD. FM = 500 kHz, MFM = 1 MHz, with a puise width of 250 ns for both PL, and MFM. 22 RDW Read Data Window Input Phase Lock Loop Generated by PLL, and used to sample data from FDD. containing clock and data bits. 23 RDD Read Data Input FDD Read data from FDD, containing clock and data bits. 24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO in PLL when "0" (low), enables VCO when "1" 25 WE Write Enable Output FDD Enables write data into FDD. 26 MFM MFM Mode Output FDD Head 1 selected when "1" (high), Head 3 selected when "1" (high), Head 3 selected when "1" (low). 28,29 US1,US0 Unit Select Output FDD FDD Unit Selected. 30 WDA Write Data Output FDD Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode. 31,32 PS1,PS0 Precompensation (pre-shift) Input FDD Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode. 34 WP/TS <td></td> <td></td> <td></td> <td>Input</td> <td></td> <td></td>				Input					
MFM = 1 MFM = 1 MFM = 1 MFX with a pulse width of 250 ns for both FM and MFM. 22 RDW Read Data Window Input Phase Lock Loop Generated by PLL, and used to sample data from FDD, containing clock and data bits. 23 RDD Read Data Input FDD Read data from FDD, containing clock and data bits. 24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO in PLL when "10" (low), enables VCO when "11" 25 WE Write Enable Output FDD Enables write data into FDD. 26 MFM MFM Mode Output FDD Had 1 selected when "11", FM mode when "0". 27 HD Head Select Output FDD Head 1 selected when "11" (high), Head 1 selected when "11" (high), Head 1 selected when "11" (high) Add 2 selected when "0" (low). 28,29 US1,US0 Unit Select Output FDD FDD Unit Select 30 WDA Write Select Output FDD Selected when "11" (high), mode. Netwing MFM mode, interak 0 condition in Selected. 31,32 PS1,PS0 Precompensation (Dreshift) Output FDD									
data from FDD. 23 RDD Read Data Input FDD Read data from FDD, containing clock and data bits. 24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO in FLL when "0" (low), enables VCO when "1" 25 WE Write Enable Output FDD Enables write data into FDD, 26 MFM MFM Mode Output FDD Enables write data into FDD, 27 HD Head Select Output FDD Head 1 selected when "1" (high), Head 0 selected. 30 WDA Write Data Output FDD FDD Unit Selected. 30 WDA Write Data Output FDD Serial clock and data bits to FDD. 31,32 PS1,PS0 Precompensation (pre-shift) Output FDD Series FDD fault condition, in Read/ Write mode, and Track 0 condition in Seek mode. 34 WP/TS Write Protect/ Input FDD Senses Write Protect status in Read/Write mode, contain steek mode. 36 HDL Head Load Output FDD Incates FDD is ready to send or receive data. <td></td> <td>WCK</td> <td>Write Clock</td> <td>Input</td> <td></td> <td>MFM = 1 MHz, with a pulse width of</td>		WCK	Write Clock	Input		MFM = 1 MHz, with a pulse width of			
24 VCO VCO Sync Output Phase Lock Loop Inhibits VCO in PLL when "10" (low), enables VCO when "1" 25 WE Write Enable Output FDD Enables VCO when "1" 26 MFM MFM Mode Output Phose Lock Loop MFM mode when "1", FM mode when "0". 27 HD Head Select Output FDD Head 1 selected when "1" (high), Head 0 selected when "0" (low). 28,29 US1,US0 Unit Select Output FDD FDD in Selected. 30 WDA Write Data Output FDD Serial clock and data bits to FDD. 31,32 PS1,PS0 Precompensation (pre-shift) Output FDD Series FDD full condition, in Read/ Write precompensation in Seek mode; and Track 0 condition in Seek mode; and Two Side Media in Seek mode. 33 FLT/TR0 Fault/Track 0 Input FDD Indicates FDD is ready to send or receive data. 36 HDY Ready Input FDD Indicates FDD is ready to send or receive data. 37 FR/STP Fit Reset/Step Output FDD Indicates FDD is ready to sen				Input					
25 Weight Product FDD enables VCO when "1" 25 WE Write Enable Output FDD Enables write data into FDD, 26 MFM MFM Mode Output Phase Lock Loop MFM mode when "1", FM mode when "1", FM mode when "0", FM 27 HD Head Select Output FDD Head 1 selected when "1" (high), Head 0 selected when "0" (low). 28,29 US1,US0 Unit Select Output FDD FDD win Selected. 30 WDA Write Data Output FDD Selected. Mode. 31,32 PS1,PS0 Precompensation (pre-shift) Output FDD Senses FDD fault condition, in Read/ 33 FLT/TR0 Fault/Track 0 Input FDD Senses Write Protect status in Read/Write mode; and Track 0 condition in Seek mode. 34 WP/TS Write Protect/ Input FDD Indicates FDD is ready to send or receive data. 36 HDL Head Load Output FDD Command which cause read/write head in FDD to contact diskette. 37 FR/STP						data bits.			
26 MFM MFM Mode Output Phase Lock Loop MFM mode when "1", FM mode when "0". 27 HD Head Select Output FDD Head 1 selected when "1", FM mode when "0". 28,29 US1,US0 Unit Select Output FDD Head 1 selected when "0" (low). 28,29 US1,US0 Unit Select Output FDD FDD Unit Selected. 30 WDA Write Data Output FDD Serial clock and data bits to FDD. 31,32 PS1,PS0 Precompensation (pre-shift) Output FDD Write precompensation status during MFM mode. Determines early, late, and normal times. 33 FLT/TR0 Fault/Track 0 Input FDD Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode. 34 WP/TS Write Protect/ Two-Side Input FDD Senses Write Protect status in Read/Write mode; and Track 0 condition in Seek mode. 35 RDY Ready Input FDD Command which cause read/write head in FDD to contact diskette. 37 FR/STP Fit Reset/Step Output FDD						enables VCO when "1"			
27 HD Head Select Output FDD Head 1 selected when "1" (high), Head 0 selected when "0" (low), 28,29 US1,US0 Unit Select Output FDD FDD FDD Unit Selected. 30 WDA Write Data Output FDD Selected when "0" (low), 31,32 PS1,PS0 Precompensation (pre-shift) Output FDD Write precompensation status during MFM mode. Determines early, late, and normal times. 33 FLT/TR0 Fault/Track 0 Input FDD Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode. 34 WP/TS Write Protect/ Two Side Input FDD Indicates FDD is ready to send or receive data. 36 HDL Head Load Output FDD Indicates FDD is ready to send or receive data. 37 FR/STP Fit Reset/Step Output FDD Resets fault F.F. in FDD in Read/Write mode, contain step pulses to move head to another cylinder in Seek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write current on inner tracks in Read of Write command prior to the occurrence of the Head Load signal. <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
Head 0 selected when ''0'' (low). 28,29 US1,US0 Uhit Select Output FDD FDD Unit Selected. 30 WDA Write Data Output FDD Selected. Selected. 31,32 PS1,PS0 Precompensation (pre-shift) Output FDD Write precompensation status during MFM 33 FLT/TR0 Fault/Track 0 Input FDD Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode. 34 WP/TS Write Protect/ Input FDD Senses Write Protect status in Read/Write mode; and Two Side Media in Seek mode. 35 RDY Ready Input FDD Command which cause read/write head in FDD to contact diskette. 36 HDL Head Load Output FDD Rests fault F.f. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode. 37 FR/STP Fit Reset/Step Output FDD Lowers Write current on inner tracks in Read or Write current on inner tracks in liver critic command prior to the occurrence of the Head Load signal. 39 RW/SEEK Read Write/SEEK Output FDD <t< td=""><td>1.1</td><td></td><td></td><td></td><td></td><td>"0".</td></t<>	1.1					"0".			
30 WDA Write Data Output FDD Serial clock and data bits to FDD. 31,32 PS1,PS0 (pre-shift) Precompensation (pre-shift) Output FDD Write precompensation status during MFM mode. Determines early, late, and normal times. 33 FLT/TR0 Fault/Track 0 Input FDD Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode. 34 WP/TS Write Protect/ Two-Side Input FDD Senses Write Protect status in Read/Write mode; and Track 0 condition in Seek mode. 35 RDY Ready Input FDD Indicates FDD is ready to send or receive data. 36 HDL Head Load Output FDD Command which causes read/write head in FDD to contact diskette. 37 FR/STP Fit Reset/Step Output FDD Reests fault F. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write current on inner tracks in Read or Write command prior to the occurrence of the Head Load signal. 39 RW/SEEK Read Write/SEEK Output FDD W						Head 0 selected when ''0'' (low).			
31,32 PS1,PS0 (pre-shift) Precompensation (pre-shift) Output (pre-shift) FDD Write precompensation status during MFM mode. Determines early, late, and normal times. 33 FLT/TR0 Fault/Track 0 Input FDD Senses FDD fault condition, in Read/ Write mode; and Track 0 condition in Seek mode. 34 WP/TS Write Protect/ Two-Side Input FDD Senses Write Protect status in Read/Write mode; and Two Side Media in Seek mode. 35 RDY Ready Input FDD Indicates FDD is ready to send or receive data. 36 HDL Head Load Output FDD Command which cause read/write head in FDD to contact diskette. 37 FR/STP Fit Reset/Step Output FDD Resets fault F.F. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write command prior to the occurrence of the Head Load signal. 39 RW/SEEK Read Write/SEEK Output FDD When "1" (high) Seek mode selected and when "0" (low) Read/Write mode selected.									
Image: Second									
Write mode Write mode Write mode 34 WP/TS Write Protect/ Two-Side Input FDD Seeks write Protect status in Read/Write mode; and Two-Side Media in Seek mode. 35 RDY Ready Input FDD Indicates FDD is ready to send or receive data. 36 HDL Head Load Output FDD Command which causes read/write head in FDD to contact diskette. 37 FR/STP FIt Reset/Step Output FDD Reests fault F.F. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write current on inner tracks in Read of Write current on inner tracks in Read or Write command prior to the occurrence of the Head Load signal. 39 RW/SEEK Read Write/SEEK Output FDD When "1" (high) Seek mode selected and when "0" (how Read/Write mode selected.		PS ₁ ,PS ₀	(pre-shift)	Output	FDD	mode. Determines early, late, and normal			
Two-Side mode: and Two Side Media in Seek mode. 35 RDY Ready Input FDD Indicates FDD is ready to send or receive data. 36 HDL Head Load Output FDD Command which cause read/write head in FDD to contact diskette. 37 FR/STP Fit Reset/Step Output FDD Rests fault F.F. in FDD in Read/Write mode. 38 LCT/DIR Low Current/ Output FDD Lowers Write current on inner tracks in Read/Write mode. 39 RW/SEEK Read Write/SEEK Output FDD When "1" (high) Seek mode signal.	33	FLT/TR ₀	Fault/Track 0	Input	FDD	Write mode; and Track 0 condition in			
36 HDL Head Load Output FDD Command which causes read/write head in FDD to contact diskette. 37 FR/STP Fit Reset/Step Output FDD Resets fault F.F. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write current on inner tracks in Read/Write mode, determines direction head will step in Seek mode. A fault reset pulse is issued at the beginning of each Read or Write command prior to the occurrence of the Head Load signal. 39 RW/SEEK Read Write/SEEK Output FDD When "1" (high) Seek mode selected and when "0" (how Read/Write mode selected.			Two-Side	Input					
37 FR/STP Fit Reset/Step Output FDD Resets fault F. in FDD in Read/Write mode, contains step pulses to move head to another cylinder in Seek mode. 38 LCT/DIR Low Current/ Direction Output FDD Lowers Write current on inner tracks in Read/Write mode, determines direction head will step in Seek mode. A fault reset pulse is issued at the beginning of each Read or Write command prior to the occurrence of the Head Load signal. 39 RW/SEEK Read Write/SEEK Output FDD When "1" (high) Seek mode selected and when "0" (how Read/Write mode selected.					1.2	data.			
38 LCT/DIR Low Current/ Direction Output FDD Lowers Write current on inner tracks in Read/Write current on inner tracks in head will step in Seek mode. A fault reset pulse is issued at the beginning of each Read or Write command prior to the occurrence of the Head Load signal. 39 RW/SEEK Output FDD When "1" (high) Seek mode selected and when "0" (low) Read/Write mode selected.				Output	FDD	in FDD to contact diskette.			
Direction Read/Write mode, determines direction head will step in Seek mode. A fault rest pulse is issued at the beginning of each Read or Write command prior to the occurrence of the Head Load signal. 39 RW/SEEK Output FDD When "1" (high) Seek mode selected and when "0" (low) Read/Write mode selected.				Output	FDD	mode, contains step pulses to move head			
when "0" (low) Read/Write mode selected.			Direction	Output	FDD	Read/Write mode, determines direction head will step in Seek mode. A fault reset pulse is issued at the beginning of each Read or Write command prior to the			
40 V _{CC} +5V D.C. Power.	39	RW/SEEK	Read Write/SEEK	Output	FDD	when "0" (low) Read/Write mode			
	40	Vcc	+5V			D.C. Power.			

Note: 1 Disabled when CS = 1.

CAPACITANCE

$T_a = 25^{\circ}C; f_c = 1 MHz; V_{CC} = 0V$

DADAMETER		LIMITS				TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS	
Clock Input Capacitance	C _{IN} (Φ)			20		All Pins Except	
Input Capacitance	CIN			10	рF	Pin Under Test Tied to AC	
Output Capacitance	COUT			20	pF	Ground	

 T_{a} = -10°C to +70°C; V_{CC} = +5V \pm 5% unless otherwise specified.

AC CHARACTERISTICS


PARAMETER	SYMBOL		LIMITS		UNIT	TEST	
		MIN	түр()	MAX	on in	CONDITION	
Clock Period	ΦCY	120	125	500	ns		
Clock Active (High)	Φ0.	40			ns		
Clock Rise Time	Φr			20	ns		
Clock Fall Time	Φf			20	ns		
A ₀ , CS, DACK Set Up Time to RD ↓	TAR	0			ns		
A0, CS, DACK Hold Time from RD †	TRA	0			ns		
RD Width	TRR	250			ns		
Data Access Time from RD ↓	TRD			200	ns	CL = 100 p	
DB to Float Delay Time from RD ↑	TDF	20		100	ns	CL = 100 p	
A ₀ , CS, DACK Set Up Time to WR ↓	TAW	0			ns		
A0, CS, DACK Hold Time to WR 1	TWA	0			ns		
WR Width	Tww	250			ns		
Data Set Up Time to WR 1	TDW	150			ns		
Data Hold Time from WR ↑	TWD	5			ns	,	
INT Delay Time from RD †	TRI		1	500	ns		
INT Delay Time from WR ↑	TWI		1	500	ns		
DRQ Cycle Time	TMCY	13		,	μs		
DRQ Delay Time from DACK ↓	TAM		1	200	ns		
TC Width	Ттс	1			φςγ		
Reset Width	TRST	14			ΦCY		
WCK Cycle Time	Тсү		2 or 4② 1 or 2		μs	MFM = 0 MFM = 1	
WCK Active Time (High)	то	80	250	350	ns		
WCK Rise Time	T _r		1	20	ns		
WCK Fall Time	Tf			20	ns		
Pre-Shift Delay Time from WCK 1	ТСР	20		100	ns		
WDA Delay Time from WCK †	TCD	20		100	ns		
RDD Active Time (High)	TRDD	40			ns		
Window Cycle Time	TWCY		2.0 1.0		μs	MFM = 0 MFM = 1	
Window Hold Time to/from RDD	TRDW TWRD	15			ns		
US0.1 Hold Time to RW/SEEK ↑	TUS	12		1	μs		
SEEK/RW Hold Time to LOW CURRENT/ DIRECTION ↑	T _{SD}	7			μs		
LOW CURRENT/DIRECTION Hold Time to FAULT RESET/STEP ↑	TDST	1.0			μs		
US _{0,1} Hold Time from FAULT RESET/STEP †	TSTU	5.0			μs	8 MHz Cloc Period	
STEP Active Time (High)	TSTP		5.0		μs		
STEP Cycle Time	⊤sc	33	3	3	μs		
FAULT RESET Active Time (High)	TFR	8.0		10	μs	1	
Write Data Width	TWDD	T ₀ -50			ns		
US0,1 Hold Time After SEEK	Ts∪	15			μs		
Seek Hold Time from DIR	TDS	30			μs	8 MHz Clo Period	
DIR Hold Time after STEP	TSTD	24		Ι	μs		
Index Pulse Width	TIDX	625		1	μs	1	
RD ↓ Delay from DRQ	TMR	800			ns		
WR ↓ Delay from DRQ	TMW	250			ns	8 MHz Cloc Period	
WE or RD Response Time from DRQ †	TMRW		1	12	μs		


Notes: (1) Typical values for $T_a = 25^{\circ}C$ and nominal supply voltage.

 $\widehat{\mathbb{O}}$ The former value of 2 and 1 are applied to Standard Floppy, and the latter value of 4 and 2 are applied to Mini-floppy.


③ Under Software Control. The range is from 1 ms to 16 ms at 8 MHz Clock Period, and 2 to 32 ms at 4 MHz Clock Period.


TIMING WAVEFORMS





FDD WRITE OPERATION





RESET



The μ PD765 contains two registers which may be accessed by the main system processor; a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (actually consists of several registers in a stack with only one register presented to the data bus at a time), which stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after a particular command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and μ PD765.

The relationship between the Status/Data registers and the signals $\overline{RD}, \overline{WR},$ and A0 is shown below.

A0	RD	WR	FUNCTION
0	0	1	Read Main Status Register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal ·
1	0	1	Read from Data Register
1	1	0	Write into Data Register

TIMING WAVEFORMS (CONT.)


INTERNAL REGISTERS

INTERNAL REGISTERS (CONT.)

The bits in the Main Status Register are defined as follows:

			10
BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DBO	FDD 0 Busy	D ₀ B	FDD number 0 is in the Seek mode.
DB1	FDD 1 Busy	D ₁ B	FDD number 1 is in the Seek mode.
DB2	FDD 2 Busy	D ₂ B	FDD number 2 is in the Seek mode.
DB3	FDD 3 Busy	D ₃ B	FDD number 3 is in the Seek mode.
DB4	FDC Busy	СВ	A read or write command is in process.
DB5	Non-DMA mode	NDM	Indicates the FDC is in the non-DMA mode. This bit is set only during execution phase in non-DMA mode. When DB ₅ goes low, execu- tion phase has ended.
DB ₆	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If $DIO = "1"$ then transfer is from Data Register to the Processor. If $DIO = "0"$, then transfer is from the Processor to Data Register.
DB7	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the Processor. Both bit DIO and RQM should be used to perform the hand-shaking functions of "ready" and "direction" to the processor.

The DIO and RQM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus. The max time from the trailing edge of the last $\overline{\text{RD}}$ in the result phase to when DB4 (FDC Busy) goes low is 12 μ s.



PACKAGE OUTLINE µPD765C

ITEM	MILLIMETERS	INCHES				
А	51.5 MAX	2.028 MAX				
В	1.62	0.064				
С	2.54 ± 0.1	0.10 ± 0.004				
D	0.5 ± 0.1	0.019 ± 0.004				
E	48.26	19				
F	1.2 MIN	0.047 MIN				
G	2.54 MIN	0.10 MIN				
н	0.5 MIN	0.019 MIN				
1	5.22 MAX	0.206 MAX				
J	5.72 MAX	0.225 MAX				
к	15.24	0,600				
L	13.2	0.520				
м	0.25 + 0.1	0.010 + 0.004				

COMMAND SEQUENCE

The μ PD765 is capable of performing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the μ PD765 and the processor, it is convenient to consider each command as consisting of three phases:

- Command Phase: The FDC receives all information required to perform a particular operation from the processor. Execution Phase: The FDC performs the operation it was instructed to do.
- Result Phase: After completion of the operation, status and other housekeeping information are made available to the processor.

INSTRUCTION SET 12

	r		r	r	<u>r</u>	I	r
PHASE	R/W	DATA BUS D7 D6 D5 D4 D3 D2 D1 D0	REMARKS	PHASE	R/W	DATA BUS D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
		READ DATA		111AOL	1.000	READ A TRACK	nemarks
Command	w	MT MF SK 0 0 1 1 0	Command Codes	Command	w	0 MF SK 0 0 0 1 0	Command Codes
	w	X X X X X HD US1 ÚS0	Command Codes		w	X X X X X HD US1 US0	Command Codes
	w	C	Sector ID information prior	1	w	C	Sector ID information prior
	w	H	to Command execution		w		to Command execution
	w				w		
	w	NEOT	No. 1		W.	N	
	Ŵ	GPL		÷.,	w	EUT	
	w	DTL	· · · ·		w	DTL	
Execution		· · ·	Data-transfer between the	Execution			Data izantar baturan tha
Encourien		· · · · · · · · · · · · · · · · · · ·	FDD and main-system	Execution			Data-transfer between the FDD and main-system. FDC
Denute		ST 0)		1.1		reads all data fields
Result	R		Status information after Command execution				from index hole to EOT.
	R	ST 2		Result	R	ST 0	Status information after
	R	C	Sector ID information after		R	ST 1	Command execution
	R		Command execution	1	R	ST 2	Sector ID information after
	R	N			R	н ———————	Command execution
	.	READ DELETED DATA		1	R	R	
Command	w	MT MF SK 0 1 1 0 0	Command Codes	·	R	N	
	w	X X X X X HD US1 US0				READ ID	
	w	-	Sector ID information prior	Command	W	0 MF 0 0 1 0 1 0	Commands
	w		to Command execution		W	X X X X X HD US1 US0	
	w	R		Execution			The first correct ID information
	Ŵ	EOT					on the Cylinder is stored in
	w	GPL					Data Register
	w	DTL		Result	R	ST 0	Status information after
Execution			Data-transfer between the		R	ST 1	Command execution
			FDD and main-system		R	ST 2	Sector ID information during
Result	R	ST 0	Status information after		R	H	Execution Phase
lingent	R	ST 1	Command execution		R	R	
	R	ST 2			R	N N	
	R	C	Sector ID information after Command execution			FORMAT A TRACK	
	R		Command execution	Command	w	0 MF 0 0 1 1 0 1	Command Codes
	R	N			w	X X X X X HD US1 US0	
•		WRITE DATA		1	w		Bytes/Sector
Command	w	MT MF 0 0 0 1 0 1	Command Codes	1	w		Sectors/Track Gap 3
	w	X X X X X HD US1 US0			w	D	Filler Byte
	w	c c	Sector ID information prior	Execution	1		FDC formats an entire track
	w w	H H	to Command execution				i De formata an entire track
	Ŵ	N		Result	R	ST 0 ST 1	Status information after Command execution
	w	EOT			R		Command execution
	w w	GPL			R	c	In this case, the ID information
		DI[R		has no meaning
Execution	Į	5	Data-transfer between the		R	N	
			main-system and FDD			SCAN EQUAL	
Result	R	ST 0	Status information after	Command	w	MT MF SK 1 0 0 0 1	Command Codes
	R	ST 1 ST 2	Command execution	Command	w		
	R	ST 2	Sector ID information after		w	C	Sector ID information prior
	R	H	Command execution		w	H	to Command execution
	R	R			w		
	R	N	l	4	w	N EOT	
		WRITE DELETED DATA		-	w	GPL	
Command	w	MT MF 0 0 1 0 0 1	Command Codes		w	STP	
	w	X X X X X HD US1 US0		Execution			Data-compared between the
	w	C	Sector ID information prior		1		FDD and main-system
			to Command execution	Result	R	ST 0	Status information after
	w		1	nesult	R	ST 0	Status information after Command execution
	w	N					
	w	N EOT			R	ST 2	
	w				R	c	Sector ID information after
	w w w				R		Sector ID information after Command execution
Execution	w w w		Data-transfer between the		R	С H	
Execution	w w w		Data-transfer between the FDD and main-system		R R R	С Н В	
Execution	W W W R		FDD and main-system Status information after		R R R	С Н В	
	W W W R R		FDD and main-system		R R R		
	W W W R		FDD and main-system Status information after		R R R		
	W W W W R R R R R R R R	N E0T GPL DTL ST 0 ST 1 ST 2 C H	FDD and main-system Status information after Command execution		R R R		
	w w w w w w w w w w w w w w w w w w w		FDD and main-system Status information after Command execution Sector ID information after		R R R		

Note: (1) Symbols used in this table are described at the end of this section.

② A₀ should equal binary 1 for all operations.

③ X = Don't care, usually made to equal binary 0.

INSTRUCTION SET (CONT.)

μPD765

				1.1	DA	ТАВ	US			· · · ·	Γ					DA	TA	8U	S.				
PHASE	R/W	D7	D ₆	D5	D4	D3	D ₂	2	D1 D0	REMARKS	PHASE	R/W	P 7	D6	Dg	; D,	4 C	03	D2	ʻD1	Ľ	DO	REMARKS
				5	SCA	NLO	wo	REC	UAL		RECALIBRATE												
Command	w	мт	MF	sк	1	1	0		0 1	Command Codes	Command	- W .	0	0	0	0		0	1	1		1	Command Codes
· .	w	×	х	х	x	х	нс	υ	S1 US0	4		w	X	х	х	х	4	×	с	US1	1 1	120	
	w	-				- c				Sector ID information prior	Execution	•											Head retracted to Track 0
	w			-		-н				Command execution	·	·····			SE	NSE	INT	TER	RUP	PT ST	AT	US	
	w					-N				1	Command	w	0	0	0	0		1	0	0		0	Command Codes
	w					EOT- GPL-																	
	w					GPL- STP-					Result	· R R	-				STO					_	Status information at the end of seek-operation about the FDC
Execution										Data-compared between the FDD and main-system	Command	w	0	0	0	0		-	-	1		1	Command Codes
											Contraine	w								н			
Result	R	-				ST 0- ST 1-				Status information after Command execution		w											
	R	_				ST 2 ·				Command execution					5	SENS	E D	RIN	E S	TAT	US		
	R	-				- c -				Sector ID information after	Command	w	0	0	0	0		0	1	0		0	Command Codes
	R					-H				Command execution		w	×	х	x	x		x	нD	US	1 U	JSO	
	R	—				- N					Résult	R					ST :						Status information about FDD
				s	CAN	HIG	но	REC	JUAL	N 191	nesuit	<u> </u>	4					SEE	v				status momation about 1 DD
Command	W ·	мт	MF	SК	1	1	1		0 1	Command Codes	Command	w	0	0	0	0		1		1		1	Command Codes
	w	×	х	х	х	х	нс	υσ	S1 US0		Command	w	x			-				US			Command Codes
	w					-c—				Sector ID information prior		w		~	~		NC					-	
	w					-н				Command execution	Execution						- NCI	N				_	
	w	_				- N						1.1										I	Head is positioned over proper Cylinder on
	w	-								4.4												1	Diskette
· · · ·	w					GPL ~ STP -																	
												-					l	NV,	ALII	D			*
Execution										Data-compared between the FDD and main-system	Command	w				Inval	id C	ode	s				Invalid Command Codes
										, , , , , , , , , , , , , , , , , , , ,	1.1												(NoOp – FDC goes into Standby State)
Result	R					ST 0 -				Status information after Command execution													
	R					ST 2 -				Command execution	Result	R					ST	0				-	ST 0 = 80 (16)
	R					- c —				Sector ID information after	i												
	R					•н				Command execution	N 1	4											
	R					- N																	
										L		· · · · ·											


COMMAND SYMBOL DESCRIPTION

SYMBOL	NAME	. DESCRIPTION
A0	Address Line 0	$^{\prime}$ A ₀ controls selection of Main Status Register (A ₀ = 0) or Data Register (A ₀ = 1)
C Cylinder Number		C stands for the current/selected Cylinder (track) number 0 through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a Sector.
D7·D0	Data Bus.	8-bit Data Bus, where D7 stands for a most significant bit, and D0 stands for a least significant bit.
DTL Data Length		When N is defined a: 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT	· End of Track	EOT stands for the final Sector number on a Cylinder.
GPL	Gap Length	GPL stands for the length of Gap 3 (spacing between Sectors excluding VCO Sync. Field).
н	Head Address	H stands for head number 0 or 1, as specified in ID field.
HD	Head	HD stands for a selected head number 0 or 1. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).
HUT	Head Unioad Time	HUT stands for the head unload time after a read or write operation has occurred. (16 to 240 ms in 16 ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
MT .	Multi-Track	If MT is high, a multi-track operation is to be performed. (A cylinder under both HD0 and HD1 will be read or written.)

μ PD765

SYMBOL	NAME	DESCRIPTION
N .	Number	N stands for the number of data bytes written in a Sector.
NCN	New Cylinder Number	NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.
ND	Non-DMA Mode	ND stands for operation in the Non-DMA Mode.
PCN	Present Cylinder Number	PCN stands for the Cylinder number at the com- pletion of SENSE INTERRUPT STATUS Command. Position of Head at present time.
R	Record	R stands for the Sector number, which will be read or written.
R/W	Read/Write	R/W stands for either Read (R) or Write (W) signal.
SC	Sector	SC indicates the number of Sectors per Cylinder.
SK	Skip	SK stands for Skip Deleted Data Address Mark.
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD. (1 to 16 ms in 1 ms increments.) Stepping Rate applies to all drives, (F = 1 ms, E = 2 ms, etc.).
ST 0 ST 1 ST 2 ST 3	Status 0 Status 1 Status 2 Status 3	ST 0.3 stand for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be con- fused with the main status register (selected by $A_0 = 0$). ST 0.3 may be read only after a com- mand has been executed and contain informatic relevant to that particular command.
STP		During a Scan operation, if STP = 1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP = 2, then alternate sectors are read and compared.
US0, US1	Unit Select	US stands for a selected drive number 0 or 1.

COMMAND SYMBOL DESCRIPTION (CONT.)



SYSTEM CONFIGURATION

10.000

PROCESSOR INTERFACE

During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the μ PD765. Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the μ PD765. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register. Note, this reading of the Main Status Register. Note, this reading of the Main Status Register before each byte transfer to the μ PD765 is required in only the Command and Result Phases, and NOT during the Execution Phase.

During the Execution Phase, the Main Status Register need not be read. If the μ PD765 is in the NON-DMA Mode, then the receipt of each data byte (if μ PD765 is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal (RD = 0) will reset the Interrupt as well as output the Data onto the Data Bus. If the processor cannot handle Interrupts fast enough (every 13 μ s) then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the WR signal performs the reset to the Interrupt signal.

If the μ PD765 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The μ PD765 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a DACK = 0 (DMA Acknowledge) and a RD = 0 (Read signal). When the DMA Acknowledge signal goes low (DACK = 0) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a WR signal will appear instead of RD. After the Execution Phase has been completed (Terminal Count has occurred) then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase. When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The μ PD765 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The μ PD765 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after successfully completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the μ PD765 to form the Command Phase, and are read out of the μ PD765 in the Result Phase, must occur in the order shown in the Command Table. That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the μ PD765, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command may be truncated (prematurely ended) by simply sending a Terminal Count signal to pin 16 (TC = 1). This is a convenient means of ensuring that the processor may always get the μ PD765's attention even if the disk system hangs up in an abnormal manner.

POLLING FEATURE OF THE µPD765

After the Specify command has been sent to the μ PD765, the Unit Select line US0 and US1 will automatically go into a polling mode. In between commands (and between step pulses in the SEEK command) the μ PD765 polls all four FDD's looking for a change in the Ready line from any of the drives. If the Ready line changes state (usually due to a door opening or closing) then the μ PD765 will generate an interrupt. When Status Register 0 (STO) is read (after Sense Interrupt Status is issued), Not Ready (NR) will be indicated. The polling of the Ready line by the μ PD765 occurs continuously between instructions, thus notifying the processor which drives are on or off line.

μ PD765

READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte to byte to the main system via the data bus.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multitrack), MF (MFM/FM), and N (Number of Bytes/Sector). Table 1 below shows the Transfer Capacity.

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette		
0	0	00	(128) (26) = 3,328	26 at Side 0		
0	1	01	(256)(26) = 6,656	or 26 at Side 1		
1	0	00	(128) (52) = 6,656	26 at Side 1		
1	1	01	(256) (52) = 13,312	20 at Side 1		
0	0	01	(256) (15) = 3,840	15 at Side 0		
0	1	02	(512) (15) = 7,680	or 15 at Side 1		
1	0	01	(256) (30) = 7,680	15 at Side 1		
1	1	02	(512) (30) = 15,360	To at olde 1		
0	0	02	(512) (8) = 4,096	8 at Side 0		
0	1	03	(1024) (8) = 8,192	or 8 at Side 1		
1	0	02	(512) (16) = 8,192	8 at Side 1		
1	1	03	(1024) (16) = 16,384	o at Side I		

Table 1. Transfer Capacity

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 0, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

Status Register 2 to a 1 (high), and terminates the Read Data Command.

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector. The CRC bits in the deleted data field are not checked when SK = 1.

During disk data transfers between the FDC and the processor, via the data bus, the FDC, must be serviced by the processor every 27 μ s in the FM Mode; and every 13 μ s in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the Command.

FUNCTIONAL DESCRIPTION OF COMMANDS

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

мт	EOT	Final Sector Transferred to Processor	ID Information at Result Phase						
WH	EUT	Final Sector Transferred to Processor	С	н	R	N			
	1A	Sector 1 to 25 at Side 0							
	OF	Sector 1 to 14 at Side 0	NC	NC	R + 1	NC			
	08	Sector 1 to 7 at Side 0							
	1A	Sector 26 at Side 0				· .			
	0F	Sector 15 at Side 0	C + 1	NC	R = 01	NC			
0	08	Sector 8 at Side 0							
0	1A	Sector 1 to 25 at Side 1							
	0F	Sector 1 to 14 at Side 1	NC	NC	R+1	NC			
	08	Sector 1 to 7 at Side 1							
	1A ·	Sector 26 at Side 1							
	0F	Sector 15 at Side 1	C+1	NC	R = 01	NC			
	08	Sector 8 at Side 1			· ·				
	1A	Sector 1 to 25 at Side 0							
	OF	Sector 1 to 14 at Side 0	NC	NC	R + 1	NC			
	08	Sector 1 to 7 at Side 0							
	1A	Sector 26 at Side 0			L.				
	OF	Sector 15 at Side 0	NC	LSB	R = 01	NC			
1	08	Sector 8 at Side 0							
·	1A	Sector 1 to 25 at Side 1							
	OF	Sector 1 to 14 at Side 1	NC	NC	R + 1	NC			
	08	Sector 1 to 7 at Side 1							
	1A	Sector 26 at Side 1							
	0F	Sector 15 at Side 1	C + 1	LSB	R = 01	NC			
	08	Sector 8 at Side 1							

Notes: 1 NC (No Change): The same value as the one at the beginning of command execution.

2 LSB (Least Significant Bit): The least significant bit of H is complemented.

Table 2: ID Information When Processor Terminates Command

WRITE DATA

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified heat settling time (defined in the Specify Command), and begins reading ID Fields. When the current sector number ("R"), stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) riag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

- Transfer Capacity
- Head Unload Time Interval
- EN (End of Cylinder) Flag
- ID Information when the processor terminates command (see Table 2)
- ID Information when the processor terminates command (see Fable)
- ND (No Data) Flag
- Definition of DTL when N = 0 and when $N \neq 0$

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 31 μ s in the FM mode, and every 15 μ s in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)

WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

READ DELETED DATA

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

READ A TRACK

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire data field from each of the sectors are read. Immediately after encountering the INDEX HOLE, the FDC starts reading all data fields on the track, as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when EOT number of sectors have been read. If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.)

READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high). The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively.

FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with non-sequential sector numbers, if desired.

After formatting each sector, the processor must send new values for C, H, R, and N to the μ PD765 for each sector on the track. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively.

Table 3 shows the relationship between N, SC, and GPL for various sector sizes:

				8"	STANDAF	D FLOPPY					
FORMAT	SECTOR SIZE	Ν	SC	GPL (1)	GPL (2)	REMARKS	SECTOR SIZE	N	sc	GPL ①	GPL (2
	128 bytes/Sector	00	1A ₍₁₆₎	.07 ₍₁₆₎	^{1B} (16)	IBM Diskette 1	128 bytes/Sector	00	12	07	09
FM Mode	256	01	0F(16)	0E ₍₁₆₎	2A ₍₁₆₎	IBM Diskette 2	128	00	10	10	19
	512	02	08	^{1B} (16)	3A ₍₁₆₎		256	01	08	18	30
	1024 bytes/Sector	03	04	47	8A		512	02	04	46	87
FM Mode	2048	04	02	C8	FF		1024	03	02	C8	FF
	4096	05	01	C8	FF		2048	04	01	C8	FF
	256	01	^{1A} (16)	0E(16)	³⁶ (16)	IBM Diskette 2D	256	01	12	0A	0C
	512	02	0F(16)	^{1B} (16)	⁵⁴ (16)		256	01	10	20	32
	1024	03	08	³⁵ (16)	74(16)	IBM Diskette 2D	512	02	08	2A	50
MFM Mode	2048	04	04	99	FF		1024	03	04	80	F0
÷.,	4096	05	02	C8	FF		2048	04	02	C8	FF
	8192	06	01	C8	FF		4096	05	01	C8	FF

Table 3

Note: ① Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

(2) Suggested values of GPL in format command.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system (Processor in NON-DMA mode, and DMA Controller in DMA mode). The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of DFDD = DProcessor. DFDD \leq DProcessor or DFDD \geq DProcessor. Ones complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremented (R + STP \rightarrow R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 4 shows the status of bits SH and SN under various conditions of SCAN.

001111110	STATUS R	EGISTER 2	COMMENTS			
COMMAND	BIT 2 = SN	BIT 3 = SH	COMMENTS			
Scan Equal	0 1	1 0	DFDD = DProcessor DFDD ≠ DProcessor			
Scan Low or Equal	0 0 1	1 0 0	DFDD = DProcessor DFDD < DProcessor DFDD > DProcessor			
Scan High or Equal	0 0 1	1 0 0	DFDD = DProcessor DFDD > DProcessor DFDD < DProcessor			

Table 4

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27 μ s (FM Mode) or 13 μ s (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and if there is a difference performs the following operation:

PCN < NCN: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.) PCN > NCN: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

μ PD765

RECALIBRATE

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 0 (low) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulse have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 is set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
 - a. Read Data Command
 - b. Read a Track Command
 - c. Read ID Command
 - d. Read Deleted Data Command
 - e. Write Data Command
 - f. Format a Cylinder Command
 - g. Write Deleted Data Command
 - h. Scan Commands
- 2. Ready Line of FDD changes state
- 3 End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. However, interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the inverrupt.

SEEK END	INTERRU	IPT CODE	CAUSE
BIT 5	BIT 6	BIT 7	CAUSE
0	1	1	Ready Line changed state, either polarity
1	.0	0	Normal Termination of Seek or Recalibrate Command
1	1 -	0	Abnormal Termination of Seek or Recalibrate Command

Table 5

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN).

SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms.... OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time interval between adjacent step pulses. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms... 7F = 254 ms).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information.

INVALID

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. No interrupt is generated by the μ PD765 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high ("1") indicating to the processor that the μ PD765 is in the Result Phase and the contents of Status Register 0 (STO) must be read. When the processor reads Status Register 0 it will find a 80 hex indicating an invalid command was received.

A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

STATUS REGISTER	
IDENTIFICATION	NC

BIT			DESCRIPTION						
NO.	NAME	SYMBOL	DESCRIPTION						
	STATUS REGISTER 0								
D7.	Interrupt Code	IC	D7 = 0 and D6 = 0 Normal Termination of Command, (NT). Com- mand was completed and properly executed.						
D ₆		х х	D7 = 0 and D ₆ = 1 Abnormal Termination of Command, (AT). Execution of Command was started, but was not successfully completed.						
			$D_7 = 1$ and $D_6 = 0$ Invalid Command issue, (IC). Command which was issued was never started.						
			$D_7 = 1$ and $D_6 = 1$ Abnormal Termination because during command execution the ready signal from FDD changed state.						
D5	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).						
D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.						
D ₃	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.						
D ₂	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.						
D1	Unit Select 1	US 1	These flags are used to indicate a Drive Unit						
D0	Unit Select 0	US 0	Number at Interrupt						
		STA	TUS REGISTER 1						
D ₇	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.						
D6			Not used. This bit is always 0 (low).						
D5	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.						
D ₄	Over Run	OR	If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.						
D3			Not used. This bit always 0 (low).						
D ₂	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set.						
			During executing the READ ID Command, if the FDC cannot read the ID field without an error, then this flag is set. During the execution of the READ A Cylinder						
			Command, if the starting sector cannot be found, then this flag is set.						

	BIT		DESCRIPTION
NO.	NAME	SYMBOL	DESCRIPTION
		STATUS	S REGISTER 1 (CONT.)
D1	Not Writable	NW	During execution of WRITE DATA, WRITE DELETED DATA or Format A Cylinder Com- mand, if the FDC detects a write protect signal from the FDD, then this flag is set.
D ₀	Missing Address Mark	MA	If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set.
			If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.
		ST	ATUS REGISTER 2
D7			Not used. This bit is always 0 (low).
D ₆	Control Mark	СМ	During executing the READ DATA or SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.
D5	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.
D4	Wrong Cylinder	ŴC	This bit is related with the ND bit, and when the contents of C on the medium is different from that stored in the IDR, this flag is set.
D3	Scan Equal Hit	SH	During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set.
D ₂	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.
D1	Bad Cylinder	BC .	This bit is related with the ND bit, and when the content of C on the medium is different from that stored in the IDR and the content of C is FF, then this flag is set.
D ₀	Missing Address Mark in Data Field	MD	When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.
	······································	ST A	ATUS REGISTER 3
D7	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.
D ₆	Write Protected	WP	This bit is used to indicate the status of the Write Protected signal from the FDD.
D5	Ready	"R _. Y	This bit is used to indicate the status of the Ready signal from the FDD.
D4	Track 0	Т0	This bit is used to indicate the status of the Track 0 signal from the FDD.
D3	Two Side	TS	This bit is used to indicate the status of the Two Side signal from the FDD.
D ₂	Head Address	HD	This bit is used to indicate the status of Side Select signal to the FDD.
D1	Unit Select 1	US 1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.
D ₀	Unit Select 0	US 0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.

STATUS REGISTER IDENTIFICATION (CONT.)

Prive -

NEC Microcomputers, Inc.

DOT MATRIX PRINTER CONTROLLER

DESCRIPTION

The μPD781 is an LSI Dot Matrix Printer Controller chip which contains all the circuitry and control functions for interfacing an 8-bit processor to the Epson model 512, 522, and 542 Dot Matrix Printers. These printers are capable of printing 40 columns per row with a 5 x 7 dot matrix. The μPD781 is ideally suited for low-cost Electronic Cash Registers (ECR) and Point of Sale (POS) systems because it frees the processor from direct control of the printer and simplifies I/O software.

There are nine separate instructions which the μ PD781 will execute. Each of these instructions requires only a single 8-bit byte from the processor to be executed. Upon receipt of the instruction the μ PD781 assumes control of the printer, increments the print head, activates the print solenoids, performs line feed on either receipt or journal registers (or both), and performs these operations for an entire print line of 40 columns.

The μ PD781 contains its own on-board character generator of 96 symbols. It contains a 40 column printer buffer and is capable of supplying status information to the host processor on both the controller itself as well as the printer. Characters to be printed are written into the μ PD781 by the processor, and after the receipt of 40 characters the entire row is printed out with a single print command.

FEATURES

•

- Compatible with most Microprocessors including 8080A, 8085A, μ PD780 (Z80TM)
- Capable of Interfacing to Epson Model 512, 522, or 542 Printers
- Print Technique Serial Dot Matrix
- Print Font 5 x 7 Dot Matrix
- Column Print Capacity: 40 Columns for Model 512 and 522; 18 Columns for Receipt and 18 Columns for Journal-Model
- Buffer Capacity: 40 Columns Model 512 and 522; 2 to 18 Columns Model 542
- 96 Character Set (Alphanumerics Plus Symbols)
- Print Speed Approximately 3 Lines/sec (Bidirectional Printing)
- Paper Feed: Independent or Simultaneous; Receipt and Journal Feed; Fast Feed
- Stamp Drive Output Also Cutter Drive Output and Slip Release for Model 522.
- Sense Printer Status: Validation (Left/Right) Sensor Model 512 and 522; TOF, BOF Sensor – Model 542; Low Paper Detector – Model 512 and 522

PIN NAMES

- On-Board 6 MHz Oscillator (External Crystal Required)
- Operates from a Single +5V Power Supply (NMOS Technology)
- Available in 40-Pin Plastic Package

PIN CONFIGURATION

	RL	Reset Signal (L)
	RR	Reset Signal (R)
	x ₁ ,x ₂	Crystal Inputs
	RESET	Reset
	<u>Ĉ</u> Ŝ	Chip Select
	RD	Read
	C/D	Command/Data
	WR	Write
	D ₀₋₇	Data Bus
	PR1-PR7	Print Solenoids
	VDR/BOF	Validation (R)/BOF Sensor
28 VDL/TOF	VDL/TOF	Validation (L)/TOP Sensor
27 VDR/BOF	NE	Low Paper Detector
26 V _{CC2}	MTD	Motor Drive
25 OPEN2	SLR	Slip Release
24 PR4	STM	Stamp
23 PR3	PFJ	Paper Feed Journal
	PFR	Paper Feed Receipt
21 PR1	TIM	Timing Signal
	27 VDR/BOF 26 V _{CC2} 25 OPEN ₂ 24 PR ₄ 23 PR ₃	39 RR RR 38 TIM X1,X2 37 PR7 RESET 36 PR6 CS 35 PR5 RD 34 PFR C/D 33 PFJ WR 31 SLR D0-7 30 MTD PR1-PR7 29 NE VDR/BOF 28 VDL/TOF VDL/TOF 26 VCC2 MTD 25 OPEN2 SLR 24 PR4 STM 23 PR3 PFJ

TIM BI PRINT BUFFEF POINTEF D0.7 INT BUFFF PRINTER MTD CONTROLLER STATUS BUFFEF PER PFJ SLR STM CHARACTER GENERATOR σs c/b VDR/BOF READ/WRITE CONTROL CONTROL SEQUENCE PRINTER STATUS BUFFER RD VDL/TOP WR NE TIMING

PIN i/O FUNCTION NUMBER SYMBOL NAME 2,3 X1,X2 External 1 This is a connection to external crystal Crystal (Frequency: 6 MHz). X1 could also be Input used as input for external oscillator. RESET 4 Reset Т The Reset signal initializes the μ PD781. When RESET = 0, the buffer and register contents are: Bus Buffer - (IOM-1, IOB=PSR=0). Column Buffer - All characters in this buffer become 20(16) (ASCII). Column Buffer Pointer - It indicates the left side of the buffer. Column Capacity - 40 columns. Print Head - Current Position. ĊS 6 Chip Select 1 If the Chip Select is 0 when the data bus becomes active, it enables the transfer of data between the processor and the μ PD781 via the data bus. If it is 1, the data bus goes into High-Impedance state (inactive). However, the operation of the printer is not affected when $\overline{CS}=1$. 8 RD The Read Control Signal is used to read Read 1 controller status or printer status to the host processor. When RD=1, status information is presented. 10 WR Write I. The Write Control Signal is used to write commands or print data to the μ PD781. When WR=0, data on the data bus is written into the µPD781. C/D The C/\overline{D} Select is used to indicate what 9 Command/ 1 Data Select kind of data is being input/output on the data bus by the host processor. When $C/\overline{D}=1$ in Read Operation, it is a Controller Status and in Write Operation it gives commands, When C/D=0 in Read Operation it is a Printer Status and in Write Operation it is print data.

PIN IDENTIFICATION

BLOCK DIAGRAM

PIN IDENTIFICATION (CONT.)

	PIN			
NUMBER	SYMBOL	NAME	I/O	FUNCTION
12-19	D ₀₋₇	Data Bus	I/O 3-State	It is an 8-bit bi-directional data bus and is used to transfer the data between the host processor and the μ PD781.
5,26, 40	VCC1-3	DC Power		These are connected to +5V power supply.
7,20	V _{SS1-2}	Signal Ground		
11,25	OPEN ₁₋₂	No Connection	ta a c	These pins must be open. Do not connect them to +5V, GND or any other signals.
21-24, 35-37	PR ₁ -PR ₇	Print Solenoid	0	These are drive signals for the print solenoids. When these signals are 0, the print solenoid should be activated. They are syn- chronized with the timing signal (TIM), which is issued from the printer,
38	TIM	Timing Signal	L	The timing signal is issued from the printer. It is used to generate and synchronize all the basic printer operations such as paper feed, paper cut, etc.
1	RL	Reset Signal Left	1	The reset signal (RL=1) is issued by the printer and indicates that the print-head is positioned at the left margin.
39	RR	Reset Signal Right	I	The reset signal (RR=1) is issued by the printer and indicates that the print-head is positioned at the right margin.
30	MTD	Motor Drive	0	The motor drive signal is issued to the printer, and is active during low state.
34	PFR	Paper Feed Receipt	• O	This is the drive signal for the paper feed- magnet and is active during low state. In Model 512 and 542 it is used as a paper feed magnet drive signal, and in Model 522 it is used as a receipt paper feed magnet drive signal.
33	PFJ	Paper Feed Journal	0	This is the drive signal for the journal paper feed and is active during low state. It is used only with Model 522, and is not used at all in Model 512 and 542.
32	STM	Stamp	0	This is the drive signal for both the stamp- magnet and the paper cutter and is active during the low state. This signal is used only with Model 522. If partial-cut or stamp and full-cut are required, they may be imple- mented by using the Fast Feed command which is synchronized with each timing pulse before it is output. This signal is not used in the Model 512 and 542.
31	SLR	Slip Release	0	This is the drive signal for the slip release magnet and is active during low state. It is used only with Model 542, and is active only during the Print command or Fast Feed com- mand. This signal is not used in the Model 512 and 522.
27	VDR/BOF	Validation Right/BOF Sensor ①		In Model 512 and 522, the Validation Right signal (VDR) is used to detect when the print-head is located at the right side of the paper. In Model 542, the BOF Sensor signal (BOF) is used to detect the end of the paper.
28	VDL/TOF	Validation Left/TOF Sensor (1)	1	In Model 512 and 522, the Validation Left signal (VDL) is used to detect when the print-head is located at the left side of the paper. In Model 542, the TOF Sensor signal (TOF) is used to detect the top of the paper.
29	NE	Low Paper Detector①	- - -	This signal is used to indicate a low paper condition and is active in high state.

Note: (1) The VDR/BOF, VDL/TOF and NE signals are available on the data bus when a Printer Status is requested by the host processor. The μ PD781 passes these signals onto the host processor.

Operating Temperature $\dots \dots \dots$
Storage Temperature
Voltage On Any Pin \dots -0.5 to +7 Volts \oplus

Note: ① With Respect to Ground.

COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25[°]₂C

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC1-3} = +5V \pm 5\%$; $V_{SS1-2} = 0V$

PARAMETER	CYMPOL		LIMIT	S	UNIT	TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input High Voltage (All except XTAL 1, XTAL 2, RESET)	V _{IH1}	2.0	N.	vcc	V		
Input High Voltage (XTAL 1, XTAL 2, RESET)	VIH2	3.5		Vcc	v		
Input Low Voltage (All except XTAL 1, XTAL 2)	VIL	-0.5		0.8	V		
Output High Voltage (D ₀₋₇)	V _{OH1}	2.4			V	I _{OH} = -400 μA	
Output High Voltage (All Other Outputs)	V _{OH2}	2.4			V	I _{OH} = -50 μA	
Output Low Voltage (D ₀₋₇)	V _{OL1}			0.45	V	I _{OL} = 2.0 mA	
Output Low Voltage (All Other Outputs except D ₀₋₇)	V _{OL2}			0.45	V	I _{OL} = 1.6 mA	
Low Input Source Current (VDR/B <u>OF,</u> VDL/TOF, NE, TIM)	ILI1			0.4	mA	V _{IL} = 0.8V	
Low Input Source Current (RESET)	LI2			*0.2	mA	V _{IL} = 0.8V	
Input Leakage Current (RL, RR, RD, WR, CS, C/D)	HL			±10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}	
Output Leakage Current (D ₀₋₇ , High Impedance State)	IOL			±10	μA	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$	
Total Supply Current (I _{CC1} + I _{CC2} + I _{CC3})	ICC		65	135	mA	T _a = 25°C	

DC CHARACTERISTICS


ABSOLUTE MAXIMUM

RATINGS*


AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC1-3} = +5V \pm 5\%$; $V_{SS1-2} = 0V$

LIMITS									
PARAMETER	SYMBOL	MIN	TYP	S MAX	UNIT	TEST CONDITIONS			
			1.17	MIAA		CONDITIONS			
READ OPERATION									
\overline{CS} , C/ \overline{D} Setup to $\overline{RD}\downarrow$	tAR .	0			ns				
CS, C/D Hold After RD ↑	^t RA	0			ns				
RD Pulse Width	^t RR	250	-	5000	ns				
$\overline{\text{CS}}$, C/ $\overline{\text{D}}$ to Data Out Delay	^t AD			180	ns	D ₀₋₇ Input			
RD ↓ to Data Out Delay	^t RD			180	ns				
RD↑ to Data Float Delay	^t DF	10	4.5	100	ns ns				
Recovery Time Between Reads And/Or Write	^t RV	1			μs				
WRITE OPERATION									
CS, C/D Setup to WR↓	tAW	0			ns				
CS, C/D Hold After WR ↑	tWA	0	·		ns				
WR Pulse Width	tww	250		5000	ns	D ₀₋₇ Output C _L = 100 pF			
Data Setup to WR ↑	tDW	150			ns	CL 100 pr			
Data Hold After WR ↑	tWD	. 0			ns				
PRINT OPERATION									
TIM ↓ to PR ₁₋₇ ↓ Delay	^t TP			167.5	μs				
PR ₁₋₇ Pulse Width	tpp		600		μs	т			
TIM ↓ to PFJ, PFR ↓ Delay	^t TF1			140	μs				
TIM ↓ to PFJ, PFR ↑ Delay	^t TF2			127.5	μs	6 MHz Crystal			
$\overline{TIM}\downarrowto\overline{SLR}\downarrowDelay$	^t TR1			60	μs	0 1112 01 yatu			
TIM ↓ to SLR ↑ Delay	^t TR2			50	μs				
$\overline{TIM} \downarrow to \ \overline{STM} \downarrow Delay$	^t TS1			72.5	μs				
TIM ↓ to STM ↑ Delay	^t TS2			37.5	μs				


PACKAGE OUTLINE µPD781C




ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.028 MAX
8	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN ,	0,047 MIN
G	2.54 MIN	0,10 MIN
н	0.5 MIN	0,019 MIN
I	5.22 MAX	0,206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0,520
м	0.25 + 0.1	0.010 + 0.004



TIMING WAVEFORMS



PRINT OPERATION



COMMANDS

All transfer of information between the μ PD781 and the host processor is via the data bus, and the four (4) control signals, \overline{CS} , $\overline{C/D}$, \overline{WR} and \overline{RD} . The four control signals determine what type of data transfer will occur on the data bus.

<u>Cs</u>	c/D	RD	WR	DATA BUS	OPERATION	
`O `	0	. 0	0	_	Inhibited	
0	0	1	0	Print Data	Write Data into Column Buffer	
0	0	0	1	Printer Status	Read Printer Status	
0	0	1	1	· _	No Operation	
0	-1	0	0	·	Inhibited	
0	1	1	0	Command	Write Command for Printer	
0	1.	0	1	Controller Status	Read Controller Status	
0	1	1	1	-	No Operation	
· 1	s X	х	х	· _ ·	Disable μ PD781	

Before issuing any new command or loading new data into the column buffer, the host processor should check the controller status bits IOM, IOB and PSR. No new operation should be performed if IOB bit indicates that the μ PD781 is busy.

Controller Status Register

X	l v	V V	X	IOM	IOB	PSB
L.Â			^	10IVI	IOD	131

Printer Status Register

							_		
-	х	X	×	X	R	S	. Т. ^с	U	

					DATA	BUS	¢		
	COMMAND	DB7	DB ₆ ,	DB5	DB4	DB3	DB2	DB1	DB0
Initiali	ze	0	0	0	L/R	x	×	x	×
Reque	st Printer Status	0	0	1	×	x	×	x	x
Printer	Format	0	1	b1	p0	×	×	x	×
Increment Column Printer		0	1	1	1	ng	n2	n1	n0
Print	Model 512 and 542	1	0	0	0	x	LF	x	SR
Frint	Model 522	1	0	a1	aO	LFJ	LFR	×	×
Fast F	eed	1	1	C1	c0	ng	n2	n1	nÖ
Write F	Print Data	x	d6	d5	d4	d3	d2	d1	d0

Note: X = Not Acceptable

CONTROLLER STATUS REGISTER

IOM – Input/Output Buffer Mode

The IOM flag indicates the direction of data on the data bus. If IOM=1 data is from processor to μ PD781 (write into μ PD781). If IOM=0 data is from μ PD781 to processor (read from μ PD781). Immediately after reading printer status, IOM goes from 0 to 1.

IOB - Input/Output Buffer Busy

The IOB flag indicates when the I/O buffer is busy and an operation is in process. If IOB=1 I/O buffer is busy and no new command should be performed. If IOB=0 μ PD781 is ready to accept new command.

PSR - Printer Status Ready

The PSR flag indicates that the printer status may be read by the processor. If PSR=1 printer status is ready to be read by processor. If PSR=0 printer status is not ready.

PRINTER STATUS REGISTER

R – Location of Print Head

R=1 Print Head located at left side of carriage. R=0 Print Head located at right side of carriage.

R	s 🛈	т①	υÛ	OPERATION
×	x	×	1	Detection of R/BOF Sensor
×	x	1	×	Detection of L/TOF Sensor
x	1	x	×	Detection of Low Paper (NE)

Note: (1) These bits could have other meanings depending on the signals connected to pins 27, 28, 29.

INITIALIZE COMMAND

This command is similar to the RESET command, but it also allows to position the print head.

L/R - Print Head Left/Right Side

L/R=1 Print Head is positioned at the left side. L/R=0 Print Head is positioned at the right side.

Contents of column buffer is set to 20 hexadecimal (equal to blank), reset condition.

REQUEST PRINTER STATUS COMMAND

This command will latch the status of the printer in the internal register. It must be followed by a Printer Status Read Operation. No other command will be accepted until the printer status is read.

COMMAND SYMBOLS (CONT.)

COMMAND SYMBOLS (CONT.)

PRINTER FORMAT COMMAND

This command sets the controller for the appropriate printer model.

b1,b0 - Format for Column Buffer

b <u>1</u>	b0	COLUMN FORMAT	MODEL PRINTER	COMMENTS
0	0	40 columns	512 or 542	Column Buffer Set at 40 Column
0	1	18 columns	522	Both Receipt and Journal Print Identical 18 Column
1	0	2 x 18 columns	522	Receipt and Journal Print Separate 18 Columns, With Receipt First and Journal Second

INCREMENT COLUMN POINTER COMMAND

The column pointer within the buffer is incremented to the right by the binary value indicated by n₀ through n₃. In the case of the 2 x 18 column format for the Model 522, the pointer can only move within the receipt or journal side, depending upon which side it is presently located.

PRINT COMMAND

The entire column buffer is printed and after the print operation is complete the contents of the buffer are reset to 20 hexidecimal (blank). During the execution of the print command no other commands are executed.

Models 512 and 542

LF	SR	OPERATION					
0	0	Print Only					
0	1	After Printing Perform Slip Release Only					
1	0	After Printing Perform Line Feed Only					
1	1.	After Printing Perform Both Line Feed and Slip Release					

Model 522

aj	aO	OPERATION					
0	1	Print Receipt Only					
1	0	Print Journal Only					
1	1	Print Receipt and Journal					

Model 522

LFJ	LFR	OPERATION					
0	0	Print Only					
0	1	After Printing Perform Line Feed on Receipt Only					
1	0	After Printing Perform Line Feed on Journal Only					
1	1	After Printing Perform Line Feed on Both Receipt and Journal					

FAST FEED COMMAND

The binary number indicated by no through no determines the number of continuous line feeds which will be performed. After the last line feed, the contents of the column buffer is reset to 20 hexadecimal (blank). During this operation no other commands are accepted.


¢1	c 0	OPERATION	MODEL
0	0	Performs Fast Feed Only	512,522,542
0	1	After Fast Feed, Perform Partial Cut	522
1	0	After Fast Feed, Perform Stamp and Full Cut	522
1	1	After Fast Feed, Perform Slip Release	542

WRITE PRINT DATA COMMAND

After each character is written into the column buffer, the column printer is incremented by one. Do not exceed the column capacity defined in the printer format command. The following table defines the relationship between print data (d₀ through d₆) and the character set.

				(MSB) d ₆	0	0	1	1	1	1
				d5	1	1	0	0	1	1,
				d4	0	1	0	1	0	1
d3	d2	d1	(LSB) d ₀		2	3	4	5	6	7
0	0	0	0	0		8	8.800 8.8000 8.80000 8.8000 8.8000 8.8000 8.80000 8.80000 8.8000 8.8000 8.80000 8.80000000 8.800000000		83	
0	0	0	1	1	88	ფიიიც	8			888°
0	0	1	0	2	88	8°°8		Ĩ	ູ ໃ	
0	0	1	1	3	8000 8000 8000	800,088		888 888	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	888°°
0	1	0	0	4	888 8888 8988			00000 00000	00000	
0	1	0	1	5	°°88	888 888 888	2000 2000 2000		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
0	1	1	0	6	3888 8888 8888	**************************************	88	8 ₀ 0		000 00000
0	1	1	1	7		8000			2000 2000 2000 2000	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1	0	0	0	8		888 888		8 8 8 8	<u>چ</u>	
1	0	0	1	9	888	8.88	ട്ട്	808		, , , , , , , , , , , , , , , , , , ,
1	0	1	0	А	ိစ္တီလို	88 88 88 0	good g	8888	****	
1	0	1	1	В	388 888	****	°°°° .	°	**** ***	
1	1	0	0	с	88	°°°°	80000		88 88	**************************************
1	1	0	1	D	8888	888			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	°°° 8
1	1	1 -	0	Ę	88	°	ಹ್ಯಾ ಹೆಯ	8000 0000	8°~8	00800 8888
1	1	1	1	F	0 ⁰⁰⁰⁰	8 8			8° 80 8°	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

OPERATING PROCEDURES



Power-on Reset

Initialize the $\mu\text{PD781}.$ (Reset the Column Buffer and set the Print-Head at the left/ right side.)

Check the Bus Buffer Status.

Indicate the format of the Column Buffer. (40 columns, 18 columns x 1, 18 columns x 2.)

Check the Bus Buffer Status.

Write up to maximum number of characters into the column buffer.

Check the Bus Buffer Status.

Print the entire contents of the column buffer. Indicate "Line Feed" or "Slip Release."



NEC Microcomputers, Inc.



DOT MATRIX PRINTER CONTROLLER

DESCRIPTION

The µPD782 is an LSI Dot Matrix Printer Controller chip which contains all the circuitry and control functions for interfacing an 8-bit processor to the Epson Model 210, 220 and 240 Dot Matrix Printers. These printers are capable of printing up to 31 columns per row with 7 x 7 dot matrix. The µPD782 is ideally suited for low-cost Electronic Cash Registers (ECR) and Point of Sale (POS) systems because it frees the processor from direct control of the printer and simplifies I/O software.

There are nine separate instructions, which the µPD782 will execute. Each of these instructions requires a single 8-bit byte from the processor to be executed. Upon receipt of the instruction, the µPD782 assumes the control of the printer, increments the position of the print head, activates the print solenoids, performs line feeds in either receipt or journal mode (or both), and performs all these operations for an entire print line.

The µPD782 contains its own on-board character generator of 96 symbols. It contains a 31 column printer buffer and is capable of supplying status information to the host processor on both the controller itself as well as the printer. After the character buffer is loaded from the host processor the entire row is printed out with a single print command.

FEATURES

- Compatible with most Microprocessors Including 8080A, 8085A, Z-80TM and others Capable of Interfacing to Epson Model 210, 210S, 220 and 240 Printers
 - Print Technique Serial Dot Matrix •
 - Print Font 7 x 7 Dot Matrix
 - Column Print Capacity
 - - Model 210 31 Characters with 1 Dot Spacing; 26 Characters with 2 Dot Spacing - Model 210S - 28 Characters with 1 Dot Spacing; 23 Characters with 2 Dot Spacing
 - Model 220 14 + 14 Characters in Receipt/Journal Mode; 31 Characters in Normal Mode

.....


Timing Signal

- Model 240 31 Characters
- 96 Character Set (Alphanumerics Plus Symbols)
- Print Speed Approximately 3 Lines/Sec.
- Paper Feed Receipt and Journal; Fast Feed
- Paper Release and Ink Ribbon Change-Over Outputs
- Motor Error and Write Request Interrupt
- On-Board 6 MHz Oscillator (External Crystal Required)
- Operates from a Single +5V Power Supply (NMOS Technology)
- Available in 40 Pin Plastic Package

PIN CONFIGURATION

		40 VCC1		PIN NAMES
×1 🖬 2			RIN	Reset In
×2 🗖 3			X ₁ X ₂	Crystal Inputs
RESET C 4		37 PR7	RESET	Reset
VCC3 C 5		36 PR6	V _{CC1-3}	DC Power
		35 PR5	V _{SS1-2}	Signal Ground
V <u>SS2</u> ☐ 7		34 VDR/TOF	CS	Chip Select
		33 VDJ/TOB	RD	Read
<u>C/D</u> 9		32 NE	C/D	Command/Data
WR [10	μ PD782		WR	Write
OPEN1 11		30 PFJ	OPEN1-2	No Connection
$D_0 \square 12$		29 RBN/PRS	D0-D7	Data Bus
D1 🖸 13			PR1-PR7	Print Solenoids
			ÎNT	Interrupt
		26 VCC2	STM	Stamp
			RBN/PRS	Ribbon/Paper Release
			PFJ	Paper Feed Journal
D6 4 18			PFR	Paper Feed Receipt
D7 H ¹⁹			NE	Low Paper Detector
V _{SS1} ↓20		21 PR1	VDJ/BOF	Validation J/BOF Sensor
			VDR/BOT	Validation R/BOT Sensor
			MTD	Motor Drive

TIM



BLOCK DIAGRAM

۰,

PIN			1/0	FUNCTION
NUMBER	SYMBOL	NAME	1/0	FUNCTION
1	RIN	Reset In	1.	This pin should be connected to the R Sensor from the printer so that it is active- low.
2,3	× ₁ ,× ₂	External Crystal Input	I	This is a connection to external crystal (Frequency: 6 MHz). X ₁ could also be used as input for external oscillator.
4	RESET	Reset		The Reset signal initializes the μPD782 When RESET = 0, the buffer and register contents are: Bus Buffer – (IOM-1, IOB=PSR=0). Column Buffer – All characters in this buffer become 20(16) Column Buffer Pointer – It indicates the left side of the buffer.
5,26 40	V _{CC1-3}	DC Power		These are connected to +5V power supply.
6	CS	Chip Select	1	If the Chip Select is 0 when the data bus becomes active, it enables the transfer of data between the processor and the μ PD782 via the data bus. If it is 1, the data bus goes into High-Impedance state (inactive). However, the operation of the printer is not affected when CS=1.
7,20	V _{SS1-2}	Signal Ground		÷
8	RD	Read	ļ	The Read Control Signal is used to read controller status or printer status to the host processor. When $\overline{RD} = 0$, status information is presented.
9	C/D	Command/ Data Select	I	The C/\overline{D} Select is used to indicate what kind of data is being input/output on the data bus by the host processor. When $C/\overline{D}=1$ in Read Operation, it is a Controller Status and in Write Operation it gives com- mands. When $C/\overline{D}=0$ in Read Operation it is a Printer Status and in Write Operation it is print data.

PIN IDENTIFICATION

PIN IDENTIFICATION (CONT.)

PIN NUMBER SYMBOL NAME			1/0	FUNCTION		
NUMBER			1/0	FUNCTION		
10	WR	Write	1	The Write Control Signal is used to write commands or print data to the μ PD782. When WR=0, data on the data bus is written into the μ PD782.		
12-19	D ₀₋₇	Data Bus	I/O 3-State	It is an 8-bit bi-directional data bus and is used to transfer the data between the host processor and the μ PD782.		
11,25	OPEN ₁₋₂	No Connection		These pins must be open. Do not connect them to +5V, GND or any other signals.		
21 -24, 35-37	PR ₁ -PR ₇	Print Solenoid	0	These are drive signals for the print solenoids. When these signals are 0, the print solenoid should be activated. They are syn- chronized with the timing signal (TIM), which is issued from the printer.		
39	TIM	Timing Signal	1	The timing signal is issued from the printer. It is used to generate and synchronize all the basic printer operations such as paper feed, paper cut, etc.		
27	ÎNT	Interrupt	0	There are two reasons for this signal to go low. One is when the µPD782 is ready to receive data into the Data Buffer. It gets reset after the first byte of data is loaded. The other reason is the motor error during the printing or line feed. It will get set if the paper is jammed or if the print solenoid is kept on for more than 20 ms. It gets clear by the initialize command.		
28	STM	Stamp	0	Stamp output for Model M-220 printer. After the stamp command is given, this signal goes low for 200 ms.		
29	RBN/PRS	Ribbon/ Paper Release	0	This is low active signal. For Model 210 and 210S it will select red ribbon. For Model 240 it will cause slip release. It is activated by print command.		
30	PFJ	Paper Feed Journal	0	This is the drive signal for the journal paper feed for Model 220 and for normal paper feed for other models. It is a low active signal.		
31	PFR	Paper Feed Receipt	0	This is the drive signal for the receipt paper feed for Model 220 and should be left open for other models.		
32	NE	Low Paper Detector	1	This signal indicates a low paper condition in Model 220 and is active high.		
33,34	VDR/TOF VDJ/TOB	Validation Sensors	-1	These signals indicate the position of the print head in the printer. For Model 220 – right and left position. For Model 240 – top and bottom.		
38	MTD	Motor Drive	0	This signal activates the motor in the printer and is active low.		

Operating Temperature	
Storage Temperature	5° C to +125 $^{\circ}$ C
Voltage On Any Pin	to +7 Volts

Note: With Respect to Ground.

COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC1-3} = +5V \pm 5\%$; $V_{SS1-2} = 0V$

	01/11001	1	LIMIT	S	UNIT	TEST CONDITIONS
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITIONS
Input High Voltage (All except XTAL 1, XTAL 2, RESET)	V _{IH1}	2.0		VCC	V	
Input High Voltage (XTAL 1, XTAL 2, RESET)	VIH2	3.5		Vcc	V	
Input Low Voltage (All except XTAL 1, XTAL 2)	VIL	-0.5		0.8	V	
Output High Voltage (D ₀₋₇)	VOH1	2.4			v	I _{OH} = -400 μA
Output High Voltage (All Other Outputs)	VOH2	2.4			v	I _{OH} = -50 μA
Output Low Voltage (D ₀₋₇)	VOL1			0.45	V	I _{OL} = 2.0 mA
Output Low Voltage (All Other Outputs except D ₀₋₇)	VOL2			0.45	V	1 _{OL} = 1.6 mA
Low Input Source Current (VDR/BOF, VDL/TOF, NE, TIM)	LII			0.4	mA	V _{IL} = 0.8V
Low Input Source Current (RESET)	^I LI2			*0.2	mA	V _{IL} = 0.8V
Input Leakage Current (RL, RR, RD, WR, CS, C/D)	ЧL.			±10	μΑ	V _{SS} ≤ V _{IN} ≤ V _{CC}
Output Leakage Current (D ₀₋₇ , High Impedance State)	IOL			±10	μΑ	$V_{SS} + 0.45 \le V_{IN} \le V_{CC}$
Total Supply Current (ICC1 + ICC2 + ICC3)	ICC		65	135	mA	T _a = 25°C


Ď

DC CHARACTERISTICS

ABSOLUTE MAXIMUM

RATINGS*

PACKAGE OUTLINE µPD782C




м


AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC1-3} = +5V \pm 5\%$; $V_{SS1-2} = 0V$

BARAMETER	0)/11001		LIMITS	6	UNIT	TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
	READ	OPERA	TION			
\overline{CS} , C/ \overline{D} Setup to $\overline{RD} \downarrow$	^t AR	0			ns	
CS, C/D Hold After RD 1	^t RA	0			ns	
RD Pulse Width	^t RR	250		5000	ns	
CS, C/D to Data Out Delay	^t AD			180	ns	D ₀₋₇ Input
RD ↓ to Data Out Delay	^t RD			180	ns	
RD ↑ to Data Float Delay	^t DF	10		100	ns ns	
Recovery Time Between Reads And/Or Write	^t RV	1			μs	
·	WRITE	OPERA	TION			
$\overline{\text{CS}}$, C/ $\overline{\text{D}}$ Setup to $\overline{\text{WR}}\downarrow$	tAW	0			ns	
CS, C/D Hold After WR ↑	^t WA	0			ns	D ₀₋₇ Output
WR Pulse Width	tww	250		5000	ns	$C_{1} = 100 \text{pF}$
Data Setup to WR ↑	^t DW	150			ns	
Data Hold After WR ↑	twd	0			ns	
	PRINT	OPERA	TION			
RIN↓ to T1Preset Time	^t RT			140	μs	
TIM ↓ to PR1-7 \$ Delay	tTP	40		50	μs	
RBN ↓ to MTD ↓ Delay	TRM		5		μs	
RIN ↓ to RBN ↑ Delay	^t RRBN	10		15	μs	
TIM ↓ to PFJ, PFR ‡ Delay	^t TF	135		500	μs	6 MHz
TIM ↓ to SLR ‡ Delay	^t TR	365		385	μs	Crystal
RIN ↓ to STM ↓ Delay	^t RS		12.5		μs	· .
T ₁₂₅ ↓ to STM ↑ Delay	tTS		42.5		μs	
Stamp Time	^t STM	150.03		200.03	ms	1
TIM ↓ to MTD ↑	^t TM			510	μs	


TIMING WAVEFORMS




PRINT OPERATION




LINE FEED OPERATION



STAMP OPERATION



MOTOR ENABLE



TIMING WAVEFORMS (CONT.)

COMMANDS

All transfer of information between the μ PD782 and the host processor is via the data bus, and the four (4) control signals, \overline{CS} , C/\overline{D} , \overline{WR} and \overline{RD} . The four control signals determine what type of data transfer will occur on the data bus.

Cs	C/D	RD	WR	DATA BUS	OPERATION
0	0	0	0	<u> </u>	Inhibited
0	0	1	0	Print Data	Write Data into Column Buffer
0	0	0	1	Printer Status	Read Printer Status
0	0	1	1	<u> </u>	No Operation
0	1	0	0	_	Inhibited
0	1	1	0	Command	Write Command for Printer
0	1	0	1	Controller Status	Read Controller Status
Ó	1	1	1	, ·	No Operation
1	×	х	х		Disable µPD782

Before issuing any new command or loading new data into the column buffer, the host processor should check the controller status bits IOM, IOB and PSR. No new operation should be performed if IOB bit indicates that the μ PD782 is busy.

CONTROLLER STATUS REGISTER

		х	X	x	х	х	IOM	IOB	PSR
--	--	---	---	---	---	---	-----	-----	-----

PRINTER STATUS REGISTER

S	Ť	V	x	х	X	х	M

COMMAND DESCRIPTION

COMMAND		DATA BUS								
COMMAND	DB7	DB6	DB5	DB4	DB3	DB ₂	DB1	DB0		
Initialize	0	0	0	• 1	0	0	0	Ō		
Request Printer Status	0	0	0	0	х	х	x	х		
Printer Format	0	1	а	b4 .	bვ	b2	b1	p 0		
Increment Column Printer	0	0	1	n4	ng	n2	n1	n0		
Print	1	0	LFJ	LFR	x	R	ST	SL		
Fast Feed	1	1	k1	k0	mg	m2	<u>m</u> 1	m0		
Write Print Data	х	d6	d5	d4	d3	d2	d1	d 0		

Note: X = Don't Care



CONTROLLER STATUS REGISTER

COMMAND DESCRIPTION

(CONT.)

IOM - Input/Output Buffer Mode

The IOM flag indicates the direction of data on the data bus. If IOM=1 data is from processor to μ PD782 (write into μ PD782). If IOM=0 data is from μ PD782 to processor (read from μ PD782). Immediately after reading printer status, IOM goes from 0 to 1.

IOB - Input/Output Buffer Busy

The IOB flag indicates when the I/O buffer is busy and an operation is in process. If IOB=1 I/O buffer is busy and no new command should be performed. If IOB=0 μ PD782 is ready to accept new command,

PSR - Printer Status Ready

The PSR flag indicates that the printer status may be read by the processor. If PSR=1 printer status is ready to be read by processor. If PSR=0 printer status is not ready.

S	т	v	М	OPERATION
1	x	x	×	Status of the input pin 34
x	1	х	x	Status of the input pin 33
x	X	1	x	Status of the input pin 32
×	×	x	1	Motor Error $-\mu$ PD782 will suspend output to PR1-PR7 solenoids and turn the motor off. Cleared by the initialize command.

PRINTER STATUS REGISTER

INITIALIZE COMMAND

This command is the same as RESET signal. It clears the Data Buffer (set to blank 20H), set the Data Buffer Pointer to the left side. It also resets the motor error flag, and clears interrupt.

REQUEST PRINTER STATUS COMMAND

This command will latch the status of the input pins 32, 33 and 34 in the Printer Status Register. It must be followed by a Printer Status Read Operation. No other command will be accepted until the printer status is read.

PRINTER FORMAT COMMAND

This command sets the controller for the appropriate printer model and controls the format and timing of printing and line feed for different models of Epson printer. It should be issued after initialize command but before any other command.

a = 0 - 1 dot spacing between characters

a = 1 - 2 dot spacing between characters - only for Model 210 and 210S

b4	b3	b2	b1	p0	MODEL PRINTER
1	1	1	1	0	M-210
1	1	1	0	1	M-210S
0	1	0	1	1	, M-220 – Journal/Receipt mode(14 + 14 characters)
1	1	0	1	1	M-220 – One line print (31 characters)
1	0	1	1	1	M-240

COMMAND DESCRIPTION (CONT.)

INCREMENT DATA BUFFER POINTER COMMAND

The Data Buffer Pointer is incremented to the right by the binary value indicated by n_0 through n_4 . In case of Model 220 in journal/receipt mode the pointer can only move within the receipt or journal side depending upon which side it is presently located.

PRINT COMMAND

The entire Data Buffer is printed and after the print operation is completed the contents of the buffer are reset to 20H (blank). During the execution of the print command no other commands are allowed.

Model 220

LFJ	LFR	OPERATION
0	0	After printing both receipt or journal line feed
0	1	After print performs line feed on receipt side only
1	0	After print performs line feed on journal side only
1	. 1	Print only
	1 .	No stamp
ST	0	The receipt side performs line feed 11 times after printing a line and the stamp solenoid is activated

Model 210, 210S

	LFJ	R	OPERATION
ĺ	0	х	After printing performs line feed
	· 1	Х	Print only
	X	0	Print ribbon set to red
	Х	1	Print ribbon set to black

Model 240

LFJ	SL	OPERATION
0	х	After printing performs line feed
1	Х	Print only
X	0	After print performs slip release (only 29 char- acters allowed in data buffer)
X	1	No slip release

FAST FEED COMMAND

The binary number indicated by m_3 through m_0 determines the number of continuous line feeds which is performed.

For Model 220

k1	k0	OPERATION
0	0	Receipt and Journal line feed
0	1	Receipt line feed only
1	0	Journal line feed only

WRITE PRINT DATA COMMAND


COMMAND SYMBOLS (CONT.)

After each character is written into the column buffer, the column printer is incremented by one. Do not exceed the column capacity defined in the printer format command. The following table defines the relationship between print data (d₀ through d₆) and the character set.

				(MSB) d ₆	0.	0	1	1 .	1.	1
				d5	1	1	0	0	1	1
				d4	0	1	0	1	0	1
d3	d2	d1	(LSB) d ₀		2	3	4	5	6	7
0	0	0	0	0						
0	0	0	1	1	88	ჭითწ	,		°	888
0	0	1	0	2	88				ŝ	
0	0	1	1	3		8°°88		888 88		مستجهد
0	1	0	- 0	4	886 886 886			8880	2000 2000	
0	1	0	1	5	88 °° 88				8888 000	. °
0	1	1	0	6	8486 8486 8486	°.£3				000 00000
0	1	1	1	7	****	888			3388 3388 3388 3388 3388 3388 3388 338	800 800 800
1	0	0	0	8	8			8°8 8°8	<u>چ</u>	888 886 886
1	0	0	1	9			***	8,8	,	
1	. 0	1	0	A	````	888 888	%°	80000 00008		8 8
.1	0	1	1	В	ೲಕೈಯ	السلام		88000	**	
1	1	0	0	с	%	°°°	.		80 80 80 80 80 80 80 80 80 80 80 80 80 8	
1	1	0	1	D	00000		88	88.8	ംം	°°°8
1	1	1	0	E	88	ŗ		.	***	00800 8 8 8
1	1	1	1	F	000 ⁰⁰	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Ĩ.	۵	~ % @	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

이 이 문서 관계 가지 않는 것이 있다.

OPERATING PROCEDURES



Power-on Reset

Initialize the $\mu PD782.$ (Reset the Column Buffer and set the Print-Head at the left side.)

Check the Bus Buffer Status.

Indicate the format of the Column Buffer. Set the controller mode for the printer model.

Check the Bus Buffer Status.

Write up to maximum number of characters into the column buffer.

Check the Bus Buffer Status.

Print the entire contents of the column buffer. Indicate "Line Feed" or "Slip Release."

9

μPD782

NOTES

იგი

NEC Microcomputers, Inc.



PROGRAMMABLE CRT CONTROLLER

DESCRIPTION

The µPD3301 is an LSI chip designed for use in CRT controllers. It contains a synchronous signal generator, row buffer, and attribute memory. This CRT controller is capable of handling not only black and white CRT, but also color CRT. The µPD3301 provides control signals which simplify the design of the external circuitry needed in the systems. Thus, this device is a versatile controller that relieves the main CPU (and users) of many of the control burdens associated with implementing a CRT interface.

There are 8 separate commands which the μ PD3301 will execute. Some of these commands require multiple bytes to fully specify the operation which the processor wishes the CRT controller to perform. The following commands are available:

- RESET
- STOP DISPLAY
- START DISPLAY
 LOAD CURSOR POSITION
- READ LIGHT PEN
 RESET COUNTERS
- RESET INTERRUPT
 •

FEATURES • Programmable Screen and Character Format Capabilities;

- Characters per Row (up to 80 characters/row)
- Lines per Character (up to 32 lines/character)
- Rows per Frame (up to 64 rows/frame)
- Horizontal Retrace Time

SET INTERRUPT MASK

- Vertical Retrace Time
- Blinking Time
- DMA Control Mode
- Cursor Control Mode
- Three Independent Visual Field Attribute Modes such as;
 - Transparent Attribute Color Mode
 - Transparent Attribute Black and White Mode
- Non-Transparent Attribute Black and White Mode
- 12 Independent Field Attribute Functions such as;
 - Vertical Line
 - Over-Line
- Blue – Red
- Reverse Video
- Ur
- Under-Line — High-Light
- Blinking — General Purpose
- Green
- General Purpose Color

Light Pen Detection

- Secret


- Maximum 256 Different Characters Control Capability
- Fully Bus Compatible with 8080
- 3 MHz Single Clock Input
- Single Power Supply, +5V N-MOS Technology
- Available in 40 pin Plastic and Ceramic Dual-In-Line Packages

PIN NAMES

PIN CONFIGURATION	
-------------------	--

VRTC 🔲 1	Ŭ	40 VCC (+5V)
RVV 🗖 2		39 SL0
CSR 🗖 3		38 🗖 L C 0
L PEN 🗖 4		37 LC1
		36 LC2
DRQ 🗖 6		35 🗖 LC3
DACK 🗖 7		34 🗖 VSP
Ao 🗖 8		33 🗖 SL12
RD 🗖 9	μPD	32 🗖 GPA
WR 🖸 10	3301	31 🗖 HLGT
CS 🗖 11		30 🗖 CC7
DB0 🗖 12		29 🗖 CC ₆
DB1 🗖 13		28 🗖 CC5
DB2 🗖 14		27 CC4
DB3 🗖 15		26 🗖 CC3
DB4 🗖 16		25 CC2
DB5 🖸 17		24 CC1
DB6 🗖 18		23 🗖 CC0
DB7 🗖 19		22 🗖 C ČLK
GND 🗖 20		21 🗖 нвтс

	1 111 117 111 = 0
VRTC	Vertical Retrace
RVV	Reverse Video 🖌
CSR	Cursor
L PEN	Light Pen
INT	Interrupt
DRQ	DMA Request
DACK	DMA Acknowledge
A ₀	Address Bus 0
RD	Read
WR	Write
ĈŜ	Chip Select
DB0-7	Data Bus 0 to 7
HRTC	Horizontal Retrace
C CLK	Character Clock
CC0-7	Character Codes 0 to 7
HLGT	High-light
GPA	General Purpose Attribute
SL12	Slit Line 12
VSP	Video Suppression
LC ₀₋₃	Line Counter 0 to 3
SL ₀	Slit Line 0



Character Counter

Counts the characters in a row, up to the number of the characters defined in Characters/Row.

Row Buffer

Consists of a dual RAM buffer. Each buffer can store up to 80 characters. During a DMA operation, the characters are written into the Row Buffer. One of the buffers is used for display purpose. Each character in the buffer is read with Character Clock (C CLK), and the data appears in CC0.7. At the same time, the data on the next row is written into another buffer by DMA control.

Buffer Input/Output Controller

- Writes the characters into the Row Buffer, up to the number defined by Characters/Row.
- Outputs the data from the Row Buffer to CC₀₋₇.
- Writes the attributes and special control character codes into the FIFO, up to the number defined by Attributes/Row.
- Reads the attribute codes from the FIFO and transfers them to the video circuit.
- In case of Non-Transparent Attribute Mode, it distinguishes an ordinary character code from an attribute code among the character data read from the Row Buffer.

FIFO (First Input, First Output)

Consists of a dual RAM buffer. Each buffer can store up to 20 characters. By DMA operation, attribute codes and special control characters are written into the FIFO. One of the buffers is used for display purpose. Whenever the read flag bit for FIFO is detected, an attribute code is read and transferred to the video circuit. And at the same time, the attribute codes in the next row are written into the rest of the buffers (another buffer) by DMA operation.

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION (CONT.)

Line Counter

Counts the events of Rasters/Line, up to the number indicated by Lines/Character.

Raster Timing and Video Control

- Qutputs the HRTC based on the Character Counter during the time indicated by Horizontal Retrace Time.
- Outputs the VRTC based on Row Counter which counts up the contents, row by row, during the time indicated by Vertical Retrace Time.
- Outputs HLGT, RVV, VSP, SL₀, SL₁₂, GPA based on attribute codes transferred from the Buffer Output Controller.
- Outputs the CSR based on the Blinking Time etc. at the position indicated by Cursor Address.

Light Pen Register

Memorizes a row address and column address when the L PEN signal is input. By using READ LIGHT PEN instruction, the CPU can read the contents.

ABSOLUTE MAXIMUM RATINGS*

	Operating Temperature
*	Storage Temperature
	All Output Voltages
	All Input Voltages
	Supply Voltage V _{CC}

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

DC CHARACTERISTICS $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$

DADAMETED	SYMBOL			IITS.	UNIT	TEST
PARAMETER	SYMBOL	MIN	ТΥР	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	V	
Input High Voltage	VIH	2.2		V _{CC} + 0.5	V	
Output Low Voltage	VOL			0.45	V	I _{OL} = 1.6 mA
Output High Voltage	∨он	2.4		Vcc	V	DB ₀₋₇ : I _{OH} = -150 μA, All Others: -80 μA
Low Level Input Leakage	μL			-10	μA	V _{IN} = QV
High Level Input Leakage	Чн			+10	μA	V _{IN} = V _{CC}
Low Level Output Leakage	IOL			-10	μA	V _{OUT} = 0V
High Level Output Leakage	ЮН			+10	μA	V _{OUT} = V _{CC}
Power Supply Current	Icc		90		mA	

CAPACITANCE

Тį	a =	25°	C;	Vcc	= 0V
----	-----	-----	----	-----	------


	0.44501	LIN	AITS		TEST CONDITIONS
PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		. 10	рF	fc = 1 MHz, All Pins Except Pin
Output Capacitance	Соит		20	pF	Under Test Tied to AC Ground

 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$

PARAMETER		SYMBOL	LIM	IITS	UNIT	TEST
PARA	METER	SYMBOL	MIN	МАХ	UNIT	CONDITIONS
Clock Cycle	μPD3301-1	^t CY	0.5	10	μs	
Time	μPD3301-2	^t CY	0.38	10	μs	× .
Clock High L	evel	^t CH	150		ns	
Clock Low L	.evel	^t CL	150	1000	ns	
Clock Rise T	ime	^t CR	5	30	ns	
Clock Fall T	me	^t CL	5	30	ns	i.
Output Dela	y from C CLK ↑	^t CO1	0	150	ns	1TTL + 15 pF: HRTC, CC ₀₋₇
Output Dela		^t CO2	м.,	400	ns	1TTL + 15 pF: Except HRTC, CC ₀₋₇
from C CLK	[↑] μPD3301-2	^t CO2	1	300	ns	,,,,,,,, _
Command C	Command Cycle Time		2t _{CY} + 200		ns	t _{CY} ≥ 400 μs
			1		μs	t _C γ < 400 μs
A ₀ , CS Set L	Ip Time to WR	^t AW	0		ns	
A ₀ , CS Hold	Time to WR	tWA	. 0	· .	ns	
WR Pulse Wi	dth	tww	200		ns	
Data Set Up	Time to WR	tDW	150		ns	
Data Hold T	ime to WR	twD	30		ns	
DACK ↓ Set	Up Time to WR	^t КW	0		ns	
DACK † Hol	d Time to WR	^t WK	0		ns	
DRQ Delay	from DACK ↓	tка	0	250	ns	1TTL + 50 pF
INT Delay fr	om WR ↑	twi	^t CY + 20	2t _{CY} + 300	'ns	1TTL + 50 pF
INT Delay fr	INT Delay from C CLK ↑			300	ns	1TTL + 50 pf
A ₀ , CS Set Up Time to RD		tAR	0		ns	
A_0, \overline{CS} Hold Time to \overline{RD}		^t ŖA	0		ns	
RD Pulse Width		^t RR	300		ns	
Data Access Time from RD ↓		^t RD	0	250	. ns	C _L = 100 pF
Data Eleat D	elay from RD 1			150	ns	C _L = 100 pF
		^t DR	20		ns	C _L = 15 pF


AC CHARACTERISTICS

CLOCK AND OUTPUT DELAY



TIMING WAVEFORMS

READ OPERATION



INT

C CLK -


tCI

9

-twi-


µPD3301

From the external memory which contains the information about characters and attributes, the SYSTEM CONFIGURATION data is transferred to the Row Buffer under the control of μ PD8257 DMA Controller. The data read from the Row Buffer are Video Control Outputs and ROM Address Signal Outputs toward External Character Generator. The μ PD3301 also outputs horizontal and vertical retrace signals.




JAB

PACKAGE OUTLINES µPD3301C/D



Pla	stic

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.028.MAX.
В	1.62 MAX.	0.064 MAX.
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN.	0.047 MIN.
G	2,54 MIN.	0.10 MIN.
н۰	0,5 MIN.	0.019 MIN.
I	5.22 MAX.	0.206 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24 TYP.	0.600 TYP.
L	13.2 TYP.	0.520 TYP.
м	0.25 +0.1 -0.05	0.010 +0.004 -0.002



Ceramic				
ITEM	MILLIMETERS	INCHES		
A	51.5 MAX.	2.03 MAX.		
В	1.62 MAX.	0.06 MAX.		
С	2.54 ± 0.1	0.1 ± 0.004		
D	0.5 ± 0.1	0.02 ± 0.004		
E	48.26 ± 0.1	1.9 ± 0.004		
F	1.02 MIN.	0.04 MIN.		
G	3.2 MIN.	0.13 MIN.		
н	1.0 MIN.	0.04 MIN.		
I	3.5 MAX.	0.14 MAX.		
J	4.5 MAX.	0.18 MAX.		
к	15.24 TYP.	0.6 TYP.		
L	14.93 TYP.	0.59 TYP.		
м	0.25 ± 0.05	0.01 ± 0.0019		

Ceramic



NEC Microcomputers, Inc.



8-BIT SERIAL OUTPUT A/D CONVERTER

DESCRIPTION

The µPD7001 is a high performance, low power 8-bit CMOS A/D converter which contains a 4 channel analog multiplexer and a digital interface circuit for serial data I/O. The A/D converter uses a successive approximation as a conversion technique.

A/D conversion system can be easily designed with the μ PD7001 including all circuits for A/D convertion. The μ PD7001 can be directly connected to 8-bit or 4-bit microprocessors.

FEATURES

- Single chip A/D Converter
- Resolution: 8 Bit
- 4 Channel Analog Multiplexer
- Auto-Zeroscale and Auto-Fullscale Corrections without any external components
- Serial Data Transmission
- High Input Impedance: 1,000 MΩ ⁻
- Single +5V Power Supply
- Conversion Speed: 112 µs (Typ.)
- Low Power Operation
- Available in 16 Pin Plastic Package

PIN CONFIGURATION

EOC	1	V	16	
ᇟ	2		15	
si 🗖	3		14	A G
<u> इск</u> 🗖	4	μPD	13	□^3
so 🗖	5	7001	12	
	6		11	
^{c∟} ₀ ⊏	7		10	
	8		9	⊐∨ _{ss}

PIN NAMES			
EOC	End of Conversion		
DL	Analog Channel Data Load		
SI	Serial Data Input		
SCK	Serial Data Clock		
so①	Serial Data Output		
CS	Chip Select		
CL ₀ ,CL ₁	Successive Approximation Clock		
V _{SS}	Digital Ground		
A ₀ ,A ₁ ,A ₂ ,A ₃	Analog Inputs		
AG	Analog Ground		
V _{REF}	Reference Voltage		
V _{DD}	+5V		

Note: 1 Open Drain.

μPD7001

The 4 channel analog inputs are selected by the 2-bit signal which is applied to a serial input and latched with a DL signal. The converted 8-bit digital signals are output from an open collector serial output (SO). The serial digital signals are synchronized with an external clock signal applied to a SCK terminal. The internal sequence controller controls A/D conversion by initiating a conversion cycle at a rise of the Chip Select (\overline{CS}). At the final step of each A/D conversion cycle the converted data is transmitted to an 8-bit shift register and immediately the next conversion cycle is started. This results in storage of the newest data in a shift register. At the final step of the first A/D conversion cycle, an end of conversion signal (\overline{EOC}) is output indicating that the converted data is stored in a shift register. At a low level (active) of the chip select, the sequence controller and \overline{EOC} are reset and the A/D conversion is stopped.

4 κα**ξ** 4 KQ \$ 0.1 µF v_{DD} DI SCK FOC so (+5V) q ā A₀ **o**-8-BIT SHIFT REGISTER ANALOC C ANALOG MULTI SYSTEM PLEXER A2 0 CS END o cīš A3 0 SUCCESSIVE SEQUENCE OCLO APPROXIMATION CONTROLLER REGISTER OCL. 22 K M VREF O 8 BIT D/A ANALOG GROUND v_{ss} 47 pF

FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM

Supply Voltages -0.3 to +7 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ABSOLUTE MAXIMUM **BATINGS***

 $*T_{a} = 25^{\circ}C$

m

AC CHARACTERISTICS

Та	= 25°	C ±	10%;1	ⁱ CK ≃	500	kHz;	V _{DD} =	+5V;1	
_									the second se

	LIMITS					TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS	
EOC Hold Time	tHECS	0			μs	EOC to CS	
CS Setup Time	^t SCSK	10			μs	CS to SCK, (1)	
Address Data Setup Time	tSIK	150			ns		
Address Data Hold Time	^t HKI	100			ns _		
High Level Serial Clock Pulse Width	^t WHK	400			ns		
Low Level Serial Clock Pulse Width	^t WLK	400			ns		
Data Latch Hold Time	tHKDL	200			ns	SCK to DL	
Data Latch Pulse Width	tWHDL	200			ns		
Serial Data Delay Time	^t DKO			500	ns	$\frac{\overline{SCK} \text{ to } SO, R_{L} = 3K, 2}{C_{L} = 100 \text{ pF}}$	
Delay Time to Floating SO	^t FCSO			250	ns	CS to High Impedance SO	
CS Hold Time	tHKCS	200			ns		

Notes: 1) At a low level of CS the data is exchanged with external digital circuit and at a high level of CS the µPD7001 performs A/D conversion and does not accept any external digital signal. However, 5 pulses of internal clock are needed before digital data output and then the µPD7001 remains at the previous state of high level \overline{CS} .

- The rating corresponds to the 5 pulses of clock signal.
 - tSCSK (Min.) = 5/fCK
- (2) The serial data delay time depends on load capacitance and pull-up resistance.

 $DC \; CHARACTERISTICS \quad \ \ T_a = 25^{\circ}C \pm 10\%; \\ v_{DD} = +5v \pm 10\%; \\ v_{REF} = 2.5v; \\ f_{CK} = 500 \; kHz.$

DADAMETER			LIMITS			TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT		
Resolution			8	8	Bit	V _{DD} = 5V V _{REF} = 2.25 to 2.75V	
Non Linearity				0.8	%FSR		
Full-Scale Error				2	LSB		
Full-Scale Error Temp. Coefficient			30		ppm/°C	V _{DD} <i>≓</i> 5V VREF = 2.25 to 2.75V	
Zero Error				2	LSB		
Zero Error Temp. Coefficient			30		ppm/°C		
Total Unadjusted Error 1	TUE 1	,		2	LSB	V _{DD} = 5V VREF = 2.25 to 2.75V	
Total Unadjusted Error 2	TUE 2			2	LSB	V _{DD} = 4.5 to 5.5V VREF = 2.5V	
Analog Input Voltage	vi	0		VREF	v	1	
Analog Input Resistance	Rj		1000		MΩ	VI = 0 to V _{DD}	
Supply Voltage Rejection	SVR			1	LSB	V _{DD} = 4.5 to 6.0V	
Conversion Time	^t CONV		112		μs	2	
Clock Frequency Range	fск	0.01	0.5	0.65	MHz		
Clock Frequency Distribution	^{∆f} CK		±5	20	%	R = 47 KΩ, C = 20 pF (f _{CK} ≈ 0.5 MHz)	
Serial Clock Frequency	fsck			1	MHz	3	
High Level Voltage	VIH	3.6			v		
Low Level Voltage	VIL			1.4	v		
Digital Input Leakage Current	Ч.,		1.0	10	μA	V1 = VSS to +10V	
Low Level Output Voltage	VOL			0.4 .	v	I _{OL} = 1.7 mA	
Output Leakage Current	١L		1.0	10	μА	V _O = +10V	
Power Dissipation	Pd		5	15	mW		

Notes: (1) All digital outputs are put at a high level when $V_I > V_{REF}$.

(2) The A/D conversion is started with \overline{CS} going to a high level and at the final step of the first A/D conversion the EOC is at a low.

The conversion time is:


tCONV = 14 x 4 x 1/fCK

(3) For f_{SCK} > 500 kHz, the load capacitor (stray capacitance included) and the pull-up resistor which are connected to serial output are required to be not more than 30 pF and 4 K Ω respectively.

μPD7001

DIGITAL DATA OUTPUT

TIMING WAVEFORMS




Notes: ① The address set can be performed simultaneously with the digital data outputting.

2 Analog Multiplexer Channel Selections:

Analog Input Address	D ₀	D1
A ₀	L	L
A ₁	н	L
A ₂	L	н
A3	н	н

(3) Rise and fall time of the above waveforms should not be more than 50 ns.



ITEM	MILLIMETERS	INCHES
А	19.4 MAX.	0.76 MAX.
B	0.81	0.03
с	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
1	4.05 MAX.	0.16 MAX.
J	4.55 MAX.	0.18 MAX.
к	7.62	0.30
L	6.4	0.25
м	0.25+0.10-0.05	0.01

PACKAGE OUTLINE μPD7001C

NEC Microcomputers, Inc.

12-BIT BINARY A/D CONVERTER

DESCRIPTION

The μ PD7002 is a high performance, low power, monolithic CMOS A/D converter designed for microprocessor applications. The analog input voltage is applied to one of the four analog inputs. By loading the input register with the multiplexer channel and the desired resolution (8 or 12 bits) the integrating A/D conversion sequence is started. At the end of conversion EOC signal goes low and if connected to the interrupt line of microprocessor it will cause an interrupt. At this point the digital data can be read in two bytes from the output registers. The μ PD7002 also features a status register that can be read at any time.

FEATURES


•

- Single Chip CMOS LSI
 Resolution: 8 or 12 Bits
- 4 Channel Analog Multiplexer
- Auto-Zeroscale and Auto-Fullscale Corrections without any External Components
- High Input Impedance: 1000 MHz
- Readout of Internal Status Register Through Data Bus
- Single +5V Power Supply
- Interfaces to Most 8-Bit Microprocessors
- Conversion Speed: 5 ms
- Power Consumption: 20 mW
- Available in a 28 Pin Plastic Package

PIN CONFIGURATION

×0		1	$^{-}$	28] EOC	Ż
×I		2		27] A1	
V _{SS}		3		26] A ₀	
cI		4		25] RD	
GD		5		24] WR	
CI	Ц	6		23] cs	
GD		7	μPD	22] D ₀	
VREF	Ц	8	7002	21] D1	
GND		9		20] D ₂	
СНЗ		10		19] D3	
CH2		11		18] D4	
CH1		12		17] D ₅	
CH0		13		16	1 P6	
V _{DD}	디	14		15	D7	

	PIN NAMES
x ₀ ,x _I	Clock Input
V _{SS}	TTL Ground
CI	Integrating Capacitor
GD	Guard
VREF	Reference Voltage
GND	Analog Ground
СНЗ	Analog Channel 3
CH2	Analog Channel 2
CH1	Analog Channel 1
СНО	Analog Channel 0
VDD	TTL Voltage (+5V)
D0-D7	Data Bus
ĈŜ	Chip Select
WR, RD	Control Bus
A ₀ ,A ₁	Address Bus
EOC	End of Conversion Interrupt



 $T_a = 25 \pm 2^{\circ}$ C; $V_{DD} = +5 \pm 0.25$ V, $V_{REF} = +2.50$ V, $f_{CK} = 1$ MHz

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Resolution			12		Bits	
Non Linearity			0.025	0.08	%FSR	
Fullscale Error			0.025	0.08	%FSR	
Zeroscale Error			0.05	0.08	%FSR	VREF = 2.25 to 2.75V;
Fullscale Temperature Coefficient			10		PPM/°C	V _{DD} = 5V
Zeroscale Temperature Coefficient			- 10		PPM/°C	
Analog Input Voltage Range	VIA	0		VREF	v	
Analog Input Resistance	RIA		1000		mΩ	VIA = VSS to VDD
Total Unadjusted Error 1	TUE 1		C.05	0.08	%FSR	VREF = 2.25 to 2.75V VDD = 5V
Total Unadjusted Error 2	TUE 2		0.05	0.08	%FSR	VREF = 2.5V VDD = 4.75 to 5.25V
Clock Input Current	IXI .		5	50	μA	
Clock Input High Level	VXIH	V _{DD} -1.6			v	
Clock Input Low Level	VXIL			V _{SS} +1.4	v	·
High Level Input Voltage	VIH	2.0			v	$T_a = 0^\circ$ to $70^\circ C$
Low Level Input Voltage	VIL			0.8	v	$T_a = 0^\circ$ to $70^\circ C$
High Level Output Voltage	∨он	3.5			v	I ₀ = -2 mA
Low Level Output Voltage	VOL			0.4	v	l ₀ = +2 mA
Digital Input Leakage Current	4		1	10	μA	V _I = V _{SS} to V _{DD}
High-Z Output Leakage Current	Leak		1	10	μA	V ₀ = V _{SS} to V _{DD}
Power Dissipation	Pd		15	25	mW	f _{CK} ≤ 1 MHz

DC CHARACTERISTICS

μPD7002 70°0

ABSOLUTE MAXIMUM **RATINGS***

Operating Temperature
Storage Temperature
All Input Voltages
Power Supply0.3 to +7 Volts
Power Dissipation
Analog GND Voltage
COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent
damage to the device. This is a stress rating only and functional operation of the device at these or
Analog GND Voltage


$$*T_{a} = 25^{\circ}C$$

 $\label{eq:action} \mbox{AC CHARACTERISTICS} \quad \mbox{T}_{a} = 25^{\circ} \pm 2^{\circ}\mbox{C; } \mbox{V}_{DD} = +5 \pm 0.25\mbox{V; } \mbox{V}_{REF} = 2.5\mbox{V; } \mbox{f}_{CK} = 1\mbox{ MHz; } \mbox{C}_{INT} = 0.033\mbox{ } \mbox{μF}$

	LIMITS				TEST	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Conversion Speed (12 bit)	^t CONV	8.5	10	15	ms	^f CK = 1 MHz
Conversion Speed (8 bit)	^t CONV	2.4	4	5	ms	fCK = 1 MHz
Clock Frequency Range	^f CK	0.1	1	3	MHz	1
Integrating Capacitor Value	CINT		1		μF	V _{REF} = 2.50V
Address Setup Time \overline{CS} , A ₀ , A ₁ , to \overline{WR}	^t AŴ	50			ns	\$
Address Setup Time \overline{CS} , A ₀ , A ₁ , to \overline{RD}	^t AR	50			ns	
Address Hold Time \overline{WR} to \overline{CS} , A ₀ , A ₁	^t WA	50			ns	
Address Hold Time \overline{RD} to \overline{CS} , A ₀ , A ₁	^t RA	50			ns	
Low Level WR Pulse Width	tww	400			ns	
Low Level RD Pulse Width	tRR	400			ns	
Data Setup Time Input Data to WR	tDW	300			ns	· · ·
Data Hold Time WR to Input Data	^t WD	50			ns	
Output Delay Time RD to Output Data	^t RD		-	300	ns	1TTL + 100 pF
Delay Time to High Z Output RD to Floating Output	^t DF			150	ns	

Note: (1) $C_{INT} = \frac{29}{f_{CK} (kHz)}$

D7-D0



ter

TIMING WAVEFORMS

297


tDF

CC	CONTROL TERMINALS			INTERNAL	DATA INPUT-OUTPUT		
ĊŚ	RD	WR	A1	A ₀	MODE	FUNCTION	TERMINALS
н	×	×	×	×	Not selected	-	High impedance
L	н	н	x	×	-	-	High impedance
Ĺ	н	L	L	L	Write mode	Data latch A/D start	Input status, D ₁ , D ₀ .= MPX address D ₃ = 8 [°] bit/12 bit conversion designation. ①
L	н	L	L	н	-	-	Lich impedance
L	н	L	Ή.	L	- `	-	High impedance
L	н	L	н	н	Test mode	Test status	Input status 2
L	L	I	L	L	Read mode	Internal status	$D_7 = \overline{EOC}, D_6 = BUSY, D_5 = MSB, D_4 = 2nd MSB, D_3 = 8/12, D_2 = not defined, D_1 = MPX, D_0 = MPX$
L	L	н	н	L	Read mode	High data byte	D ₇ -D ₀ = MSB - 8th bit
L	L	н	L	н	Read mode	Low data byte	D7-D4 = 9th - 12th bit, D3-D0 = L
L	L	H,	н	н	Read mode	Low data byte	

CONTROL TERMINAL FUNCTIONS

Notes: 1) Designation of number of conversion bits: 8 bit = L; 12 bit = H

(2) Test Mode: Used for inspecting the device. The data input-output terminals assume an input state and are connected to the A/D counter. Therefore, the A/D conversion data read out after this is meaningless.



PACKAGE OUTLINE µPD7002C

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX.
в	2.49	0.098
С	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 ⁺ 0.10 - 0.05	0.01 + 0.004 - 0.002

NEC Microcomputers, Inc.

PIN CONFIGURATION

2048 BIT STATIC MOS RAM WITH I/O PORTS AND TIMER

NEC μPD8155 μPD8155-2 μPD8156 μPD8156-2

DESCRIPTION The μ PD8155 and μ PD8156 are μ PD8085A family components having 256 X 8 Static RAM, 3 programmable I/O ports and a programmable timer. They directly interface to the multiplexed μ PD8085A bus with no external logic. The μ PD8155 has an active low chip enable while the μ PD8156 is active high.

FEATURES • 256 X 8-Bit Static RAM

- Two Programmable 8-Bit I/O Ports
- One Programmable 6-Bit I/O Port
- Single Power Supplies: +5 Volt
- Directly interfaces to the µPD8085A and µPD8085A-2
- Available in 40 Pin Plastic Packages


*μPD8155: CE μPD8156: CE

µPD8155/8156

The μ PD8155 and μ PD8156 contain 2048 bits of Static RAM organized as 256 X 8. The 256 word memory location may be selected anywhere within the 64K memory space by using combinations of the upper 8 bits of address from the μ PD8085A as a chip select.

The two general purpose 8-bit ports (PA and PB) may be programmed for input or output either in interrupt or status mode. The single 6-bit port (PC) may be used as control for PA and PB or general purpose input or output port. The μ PD8155 and μ PD8156 are programmed for their system personalities by writing into their Command/Status Registers (C/S) upon system initialization.

The timer is a single 14-bit down counter which is programmable for 4 modes of operation; see Timer Section.



Operating Temperature. 0° C to $+70^{\circ}$ C	ABSO
Storage Temperature (Plastic Package)	RATI
Voltage on Any Pin	
Power Dissipation	

ABSOLUTE MAXIMUM RATINGS*

FUNCTIONAL

DESCRIPTION

Note: 1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

μPD8155/8156

PIN IDENTIFICATION

	PIN		,
NO.	SYMBOL	NAME	FUNCTION
1, 2, 5 39, 38, 37	PC3, PC4, PC5 PC2, PC1, PC0	Port C	Used as control for PA and PB or as a 6-bit general purpose port
3	TIMER IN	Timer Clock In	Clock input to the 14-bit binary down counter
4	RESET	Reset In	From µPD8085A system reset to set PA, PB, PC to the input mode
6	TIMER OUT	Timer Counter Output	The output of the timer function
7	10/ M	I/O or Memory Indicator	Selects whether operation to and from the chip is directed to the internal RAM or to I/O ports
8	CE/CE	Chip Enable	Chip Enable Input. Active low for μ PD8155 and active high for μ PD8156
9	RD	Read Strobe	Causes Data Read
10	WR	Write Strobe	Causes Data Write
11	ALE	Address Low Enable	Latches low order address in when valid
12-19	AD ₀ – AD ₇	Low Address/Data	3-State address/data bus to interface directly to μPD8085A
20 ·	V _{SS}	Ground	Ground Reference
21-28	PA0 - PA7	Port A	General Purpose I/O Port
29.36	PB0 - PB7	Port B	General Purpose I/O Port
40	VCC	5 Volt Input	Power Supply

DC CHARACTERISTICS $T_a = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = 5V \pm 5\%$

			LIMITS			TEST	
PA	RAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Low Voltage		VIL	-0.5		0.8	v	
Input Hi	gh Voltage	∨ін	2.0		VCC+0.5	v	
Output Low Voltage		VOL			0.45	v	IOL = 2 mA
Output	High Voltage	VOH	2.4			v	I _{OH} = 400 μA
Input Le	akage	1 _{1L}			±10	μA	VIN = VCC to 0V
Output Leakage Current		ILO			±10	μA	0.45V ≤ V _{OUT} ≤ V _{CC}
VCC Sup	oply Current	Icc			180	mA	
Chip Enable	μPD8155	IIL (CE)			+100	μA	
Leakage	μPD8156	IIL(CE)		(-100	μA	VIN = VCC to 0V

μPD8155/8156


 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5V \pm 5\%$

		LIMITS					
		8155,	8156	8155-2/	8156-2		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Address to Latch Set Up Time	†AL	50		30		ns	
Address Hold Time after Latch	^t LA	80		30		ns	
Latch to READ/WRITE Control	[†] LC	100		40		ns	
Valid Data Out Delay from READ Control	^t RD		170		140	ns	
Address Stable to Data Out Valid	tAD		400		330	ns	
Latch Enable Width	^t LL	100		70		ns	
Data Bus Float After READ	^t RDF	0	100	0	. 80	ns	
READ/WRITE Control to Latch Enable	^t CL	20		10		ns	
READ/WRITE Control Width	tCC	250		200		ns	
Data In to WRITE Set Up Time	tDW	150		100		ns	
Data In Hold Time After WRITE	twD	0		0		ns	
Recovery Time Between Controls	^t RV	300		200		ns	150 pF Load
WRITE to Port Output	twp		400		300	ns	100 pr Load
Port Input Setup Time	^t PR	70		50		ns	
Port Input Hold Time	^t RP	50		10		ns	
Strobe to Buffer Full	^t SBF		400		300	ns	
Strobe Width	tss	200		150		ns	
READ to Buffer Empty	^t RBE		400		300	ns	
Strobe to INTR On	tSI		400		300	ns	
READ to INTR Off	tRDI		400		300	ns	
Port Setup Time to Strobe	tPSS	50		0		ns	
Port Hold Time After Strobe	^t PHS	120		100		ns	
Strobe to Buffer Empty	^t SBE		400		300	ns	
WRITE to Buffer Full	tWBE		400		300	ns	
WRITE to INTR Off	twi		400		300	ns	
TIMER-IN to TIMER-OUT Low	^t TL		400		300	ns	
TIMER-IN to TIMER-OUT High	tтн		400		300	ns	
Data Bus Enable from READ Control	^t RDE	10		10		ns	


AC CHARACTERISTICS

READ CYCLE











µPD8155/8156




TIMING WAVEFORMS


(CONT.)




BASIC INPUT MODE



BASIC OUTPUT MODE



TIMER OUTPUT



µPD8155/8156

The Command Status Register is an 8-bit register which must be programmed before the μ PD8155/8156 may perform any useful functions. Its purpose is to define the mode of operation for the three ports and the timer. Programming of the device may be accomplished by writing to I/O address XXXXX000 (X denotes don't care) with a specific bit pattern. Reading of the Command Status Register can be accomplished by performing an I/O read operation at address XXXXX000. The pattern returned will be a 7-bit status report of PA, PB and the Timer. The bit patterns for the Command Status Register are defined as follows:

COMMAND STATUS REGISTER

COMMAND	STATUS	WRITE

TM2	тм1	IEB	IEA	PC2	PC1	РВ	PA	
here:								
•	TM2-TM1			Define T	imer Mo	de		
IEB				Enable Port B Interrupt				
IEA				Enable F	Port A In	terrupt		

Define Port C Mode Define Port B/A as In or Out ①

The Timer mode of operation is programmed as follows during command status write:

TM2	TM1	TIMER MODE
0	0	Don't Affect Timer Operation
0	1	Stop Timer Counting
1	0	Stop Counting after TC
1	1	Start Timer Operation

Interrupt enable status is programmed as follows:

PC2-PC1

PB/PA

IEB/IEA	INTERRUPT ENABLE PORT B/A			
0	No			
1	Yes			

Port C may be placed in four possible modes of operation as outlined below. The modes are selected during command status write as follows:

PC2	PC1	PORT C MODE
0	0	ALT 1
0	1	ALT 3
1	0	ALT 4
1	1	ALT 2

The function of each pin of port C in the four possible modes is outlined as follows:

PIN	ALT 1	ALT 2	ALT 3 🖉	ALT 4 🖉
PC0	IN	OUT	A INTR	A INTR
PC1	IN	OUT	A BF	A BF
PC2	IN	OUT	A STB	A STB
PC3	IN	OUT	OUT	BINTR
PC4	IN	OUT	OUT	B BF
PC5	IN	OUT	OUT	B STB

Notes: 1 PB/PA Sets Port B/A Mode: 0 = Input; 1 = Output

② In ALT 3 and ALT 4 mode the control signals are initialized as follows:

CONTROL	INPUT	OUTPUT
STB (Input Strobe)	Input Control	Input Control
INTR (Interrupt Request)	Low	High
BF (Buffer Full)	Low	Low

COMMAND STATUS REGISTER (CONT.)

COMMAND STATUS READ

	E B BF	INTR B	INTE A	A BF	INTR A	
--	-----------	-----------	-----------	---------	-----------	--

Where the function of each bit is as follows:

TI	Defines a Timer Interrupt. Latched high at TC and reset after reading the CS register or starting a new count.
INTE B/A	Defines If Port B/A Interrupt is Enabled. High = enabled.
B/A BF	Defines If Port B/A Buffer is Full-Input Mode or Empty-Output Mode. High = active.
INTR B/A	Port B/A Interrupt Request. High = active.

The programming address summary for the status, ports, and timer are as follows:

I/O Address Number of Bits		Function	
XXXXX000	8	Command Status	
XXXXX001	8	PA	
XXXXX010	8	РВ	
XXXXX011	6	PC	
XXXXX100	8	Timer-Low	
XXXXX101	8	Timer-High	


TIMER The Internal Timer is a 14-bit binary down counter capable of operating in 4 modes. Its desired mode of operation is programmable at any time during operation. Any TTL clock meeting timer in requirements (See AC Characteristics) may be used as a time base and fed to the timer input. The timer output may be looped around and cause an interrupt or used as I/O control. The operational modes are defined as follows and programmed along with the 6 high bits of timer data.

M2	М1	Operation
0	0	High at Start, Low During Second Half of Count
0	1	Square Wave (Period = Count Length, Auto Reload at TC)
1	0	Single Pulse at TC
1	1	Single Pulse at TC with Auto Reload

μPD8155/8156


Programming the timer requires two words to be written to the μ PD8155/8156 at I/O address XXXXX100 and XXXXX101 for the low and high order bytes respectively. Valid count length must be between 2_H and 3FFF_H. The bit assignments for the high and low programming words are as follows:

TIMER (CONT.)



The control of the timer is performed by TM2 and TM1 of the Command Status Word.

Note that counting will be stopped by a hardware reset and a START command must be issued via the Command Status Register to begin counting. A new mode and/or count length can be loaded while counter is counting, but will not be used until a START command is issued.



PACKAGE OUTLINE µPD8155C µPD8156C

Plastic

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 ^{+ 0.1} 0.05	0.010 ⁺ 0.004 - 0.002

NEC Microcomputers, Inc.

EIGHT-BIT INPUT/OUTPUT PORT

DESCRIPTION

The μ PB8212 input/output port consists of an 8-bit latch with three-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the control and generation of interrupts to the microprocessor.

The device is multimode in nature and can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

FEATURES • Fully Parallel 8-Bit Data Register and Buffer

- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current 0.25 mA Max.
- Three State Outputs
- Outputs Sink 15 mA
- 3.65V Output High Voltage for Direct Interface to 8080A Processor
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count
- Available in 24-pin Plastic and Cerdip Packages

PIN CONFIGURATION

Ds₁ □	1	Ŭ	24	□ v _{cc}
МD 🗖	2		23	דאז 🗅
	3		22	
	4	*	21	D DO ₈
	5		20	
D02	6	μPB	19	D07
DI3 🗖	7	8212	18	
DO3 🗖	8		17	
	9		16	
^{DO} 4 🗖	10		15	D D05
STB 🗖	11		14	
GND 🗖	12		13	

PIN NAMES						
DI1 - DI8	Data In					
DO ₁ – DO ₈	Data Out					
DS ₁ , DS ₂	Device Select					
MŅ	Mode					
STB	Strobe					
INT	Interrupt (Active Low)					
CLR	Clear (Active Low)					

μPB8212

Data Latch

FUNCTIONAL DESCRIPTION

The 8 flip-flops that compose the data latch are of a "D" type design. The output (Q) of the flip-flop follows the data input (D) while the clock input (C) is high. Latching occurs when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overrides Reset (CLR).)

Output Buffer

The output of the data latch (Ω) are connected to three-state, non-inverting output buffers. These buffers have a common control line (EN); enabling the buffer to transmit the data from the outputs of the data latch (Ω) or disabling the buffer, forcing the output into a high impedance state (three-state).

This high-impedance state allows the designer to connect the μ PB8212 directly to the microprocessor bi-directional data bus.

Control Logic

The μ PB8212 has four control inputs: \overline{DS}_1 , DS_2 , MD and STB. These inputs are employed to control device selection, data latching, output buffer state and the service request flip-flop.

DS1, DS2 (Device Select)

These two inputs are employed for device selection. When \overline{DS}_1 is low and DS_2 is high $(\overline{DS}_1 \cdot DS_2)$ the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

Service Request Flip-Flop (SR)

The (SR) flip-flop is employed to generate and control interrupts in microcomputer systems. It is asynchronously set by the $\overline{\text{CLR}}$ input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output (Q) of the (SR) flip-flop is connected to an inverting input of a "NOR" gate. The other input of the "NOR" gate is non-inverting and is connected to the device selection logic ($\overline{DS}_1 \cdot DS_2$). The output of the "NOR" gate (\overline{INT}) is active low (interrupting state) for connection to active low input priority generating circuits.

MD (Mode)

This input is employed to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is in the output mode (high) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ($\overline{DS}_1 \cdot DS_2$).

When MD is in the input mode (low) the output buffer state is determined by the device selection logic ($\overline{DS}_1 \cdot DS_2$) and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)


STB is employed as the clock (C) to the data latch for the input mode (MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop triggers on the negative edge of STB which overrides CLR.

Operating Temperature $0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature
All Output or Supply Voltages
All Input Voltages
Output Currents

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ABSOLUTE MAXIMUM RATINGS* **BLOCK DIAGRAM**



SERVICE REQUEST FF

STB	MD	$(\overline{\text{DS}}_1 \cdot \text{DS}_2)$	DATA OUT EQUALS
0	0	0	Three-State
1	0	0	Three-State
0	1	0	Data Latch
1	1	0	Data Latch
0	0	1	Data Latch
1	0	1	Data In
0	1	1	Data In
1	1	1	Data In

ĈLR	$(\widetilde{\text{DS}}_1 \cdot \text{DS}_2)$	STB	SR ②	INT
0	0	0	1	1
0	1	0	1	0
,1	0	0	3	3
1		0	1	1
1	0	$\overline{\ }$	0	0
1	1	0	1	0
1	1	\sim	0	0

Notes: ① CLR resets data latch sets SR flip-flop. (No effect on output buffer)

Internal SR flip-flop
 Previous data remains

DC CHARACTERISTICS

 $T_a = 0^{\circ}C$ to $70^{\circ}C$; $VCC = +5V \pm 5\%$

PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
PARAMETER	STIVIBUL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Load Current ACK, DS2,	١F		-0.14	-0.25	mA	VF = 0.45V
CR, DI1 - DI8 Inputs						
Input Load Current MD Input	١F		-0.25	0.75	mA	VF = 0.45V
Input Load Current DS1 Input	١F		-0.26	-1.0	mA	VF = 0.45V
Input Leakage Current ACK,	IR			10	μΑ	V _R = 5.25V
DS, CR, DI1 – DI8 Inputs						-
Input Leakage Current MD	IR			30	μΑ	V _R = 5.25V
Input						
Input Leakage Current DS1	I _R			40	μΑ	VR = 5.25V
Input						
Input Forward Voltage Clamp	VC		-0.85	1.3	V	IC = -5 mA
Input "Low" Voltage	VIL			0.85	V	
Input "High" Voltage	⊻ін	2.0			V	
Output "Low" Voltage	VOL		0.26	0.45	V	IOL = 15 mA
Output "High" Voltage	∨он	3.65	4.0		V	IOH = -1 mA
Short Circuit Output Current	ISC	-15	38	-75	mA	V0 = 0V
Output Leakage Current High	10			20	μA	Vo = 0.45V/5.25V
Impedance State						
Power Supply Current	1cc		103	130	mA	

9

309

μPB8212


 μ PB8212 T_a = 0°C to +70°C; V_{CC} = +5V ± 5%

	0)/14001	LIMITS				TEST CONDITIONS	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITIONS	
Pulse Width	tpw	30			ns	Input Pulse	
Data To Output Delay	^t pd		20	30	ns ,	Amplitude = 2.5V	
Write Enable To Output Delay	twe			40	ns	Input Rise and Fall	
Data Setup Time	t _{set}	15			ns	Times = 5 ns	
Data Hold Time	th	20			ns	Between 1V and 2V	
Reset to Output Delay	tr			40	ns	Measurement made	
Set To Output Delay	ts			30	ns	at 1.5V with 15 mA	
Output Enable/Disable Time	t _e /t _d			45	ns	① and 30 pF ① Test Load	
Clear To Output Delay	t _c			55	ns	2 Test Load	

AC CHARACTERISTICS


Notes: (1) $R_1 = 300\Omega/10K\Omega$; $R_2 = 600\Omega/1K\Omega$

② $R_1 = 300\Omega; R_2 = 600\Omega$



TEST CIRCUIT

Note: 1 Including Jig and Probe Capacitance



TIMING WAVEFORMS

μPB8212


CAPACITANCE ①


		LIMITS				
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN		7	12	pF	DS ₁ , MD
Input Capacitance	CIN		4	9	pF	DS ₂ , CLR, STB, DI ₁ – DI ₈
Output Capacitance	COUT		6	12	рF	DO ₁ – DO ₈


 $T_a = 25^{\circ}C; V_{CC} = +5V; V_{BIAS} = 2.5V; f = 1 MHz$


Note: (1) This parameter is periodically sampled and not 100% tested


TYPICAL CHARACTERISTICS













TEMPERATURE (°C)

+100

4 L - 25

0 +25 +50 +75






PACKAGE OUTLINE µPB8212C/D

μ PB8212C (Plastic)

ITEM	MILLIMETERS	INCHES
A	33 MAX	1.3 MAX
В	2.53	0.1
с	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F .	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.6
L	13.2	0.52
M	0.25 ^{+0.10} -0.05	0.01 ^{+0.004} -0.0019



µPB8212D (Cerdip)

ITEM	MILLIMETERS	INCHES
A	33.5 MAX,	1.32 MAX.
В	2.78	0.11
С	2.54	0.1
D	0.46	0.018
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN.	0.1 MIN.
н	0.5 MIN.	0.019 MIN.
I	4.58 MAX.	0.181 MAX.
J	5.08 MAX.	0.2 MAX.
к	15.24	0.6
L	13.5	0.53
м	0.25 ^{+0.10} -0.05	0.01 ^{+0.004} -0.002

NEC Microcomputers, Inc.



PRIORITY INTERRUPT CONTROLLER

DESCRIPTION

The μ PB8214 is an eight-level priority interrupt controller. Designed to simplify interrupt driven microcomputer systems, the μ PB8214 requires a single +5V power supply and is packaged in a 24 pin plastic Dual-in-line package.

The μ PB8214 accepts up to eight interrupts, determines which has the highest priority and then compares that priority with a software created current status register. If the incoming requires is of a higher priority than the interrupt currently being serviced, an interrupt request to the processor is generated. Vector information that identifies the interrupting device is also generated.

The interrupt structure of the microcomputer system can be expanded beyond eight interrupt levels by cascading μ PB8214s. The μ PB8214's interrupt and vector information outputs are open collector and control signals are provided to simplify expansion of the interrupt structure.

FEATURES


- Eight Priority Levels
- Current Status Register and Priority Comparator
- Easily Expanded Interrupt Structure
- Single +5 Volt Supply

PIN CONFIGURATION

B0 🗆	1	0	24	Dv _{cc}
	2 .		23	ECS
[₿] 2 □	3		22	
sgs 🗆	4		21	
	5		20	
	6	μPB	19	
	7	8214	18	
$\overline{A_0}$	8		17	
$\overline{A_1}$	9		16	
$\overline{A_2}$	10		15	
	11		14	ENLG
GND	12		13	ETLG

PIN NAMES

Inputs:		,				
$\overline{R_0} - \overline{R_7}$	Request Levels (R7 Highest Priority)					
B0-B2	Current Status					
SGS	Status Group Select					
ECS	Enable Current Status					
INTE	Interrupt Enable					
CLK	Clock (INT F-F)					
ELR	Enable Level Read					
ETLG	Enable This Level Gro	up				
Outputs:						
$\overline{A_0} - \overline{A_2}$	Request Levels Open					
INT	Interrupt (Act. Low) Collector					
ENLG	Enable Next Level Group					



General

The μ PB8214 is an LSI device designed to simplify the circuitry required to implement an interrupt driven microcomputer system. Up to eight interrupting devices can be connected to a μ PB8214, which will assign priority to incoming interrupt requests and accept the highest. It will also compare the priority of the highest incoming request with the priority of the interrupt being serviced. If the serviced interrupt has a higher priority, the incoming request will not be accepted.

A system with more than eight interrupting devices can be implemented by interconnecting additional μ PB8214s. In order to facilitate this expansion, control signals are provided for cascading the controllers so that there is a priority established among the controllers. In addition, the interrupt and vector information outputs are open collector.

Priority Encoder and Request Latch

The priority encoder portion of the μ PB8214 accepts up to eight active low interrupt requests ($\overline{R_0}$ - $\overline{R_7}$). The circuit assigns priority to the incoming requests, with $\overline{R_7}$ having the highest priority and $\overline{R_0}$ the lowest. If two or more requests occur simultaneously, the μ PB8214 accepts the one having the highest priority. Once an incoming interrupt request is accepted, it is stored by the request latch and a three-bit code is output. As shown in the following table, the outputs, ($\overline{A_0}$ - $\overline{A_2}$) are the complement of the request level (modulo 8) and directly correspond to the bit pattern required to generate the one byte RESTART (RST) instructions recognized by an 8080A. Simultaneously with the $\overline{A_0}$ - $\overline{A_2}$ outputs, a system interrupt request that are *not* accepted are not latched and must remain as an input to the μ PB8214 in order to be serviced.

FUNCTIONAL DESCRIPTION

μPB8214

FUNCTIONAL DESCRIPTION (CONT.)

RESTART GENERATION TABLE

		,	D7	D ₆	D ₅	D ₄	D3	D ₂	D ₁	DO
PRIORIT REQUES		RST	1	1	Ā2	Ā1	$\overline{A_0}$	1	1	1
LOWEST	R ₀	7	1	1	1	1	1	1	1	1
	R ₁	6	1	1	1	1	0	1	1	1
	R ₂	5	1	1	1	0	1	1	1	1
	R ₃	4	1	1	1	0	0	1	1	1
	R ₄	3	1	1	0	1	1	1	1	1
	\overline{R}_{5}	2	1	1	0	1	0	1	1	L.
1	R ₆	1	1	1	0	0	1	1	1	1 '
HIGHEST	R ₇	0*	1	1	0	0	0	1	1	1

*CAUTION: RST 0 will vector the program counter to location 0 (zero) and invoke the same routine as the "RESET" input to 8080A.

Current Status Register

The current status register is designed to prevent an incoming interrupt request from overriding the servicing of an interrupt with higher priority. Via software, the priority level of the interrupt being serviced by the microprocessor is written into the current status register on $\overline{B_0}$ - $\overline{B_2}$. The bit pattern written should be the complement of the interrupt level.

The interrupt level currently being serviced is written into the current status register by driving $\overline{\text{ECS}}$ (Enable Current Status) low. The μ PB8214 will only accept interrupts with a higher priority than the value contained by the current status register. Note that the programmer is free to use the current status register for other than as above. Other levels may be written into it. The comparison may be completely disabled by driving $\overline{\text{SGS}}$ (Status Group Select) low when $\overline{\text{ECS}}$ is driven low. This will cause the μ PB8214 to accept incoming interrupts only on the basis of their priority to each other.

Priority Comparator

The priority comparator circuitry compares the level of the interrupt accepted by the priority encoder and request latch with the contents of the current status register. If the incoming request has a priority level higher than that of the current status register, the \overline{INT} output is enabled. Note that this comparison can be disabled by loading the current status register with $\overline{SGS}=0$.

Expansion Control Signals

A microcomputer design may often require more than eight different interrupts. The μ PB8214 is designed so that interrupt system expansion is easily performed via the use of three signals: ETLG (Enable This Level Group); ENLG (Enable Next Level Group); and ELR (Enable Level Read). A high input to ETLG indicates that the μ PB8214 may accept an interrupt. In a typical system, the ENLG output from one μ PB8214 is connected to the ETLG input of another μ PB8214, etc. The ETLG of the μ PB8214 with the highest priority is tied high. This configuration sets up priority among the cascaded μ PB8214's. The ENLG output will be high for any device that does not have an interrupt pending, thereby allowing a device with lower priority to accept interrupts. The ELR input is basically a chip enable and allows hardware or software to selectively disable/enable individual μ PB8214's. A low on the ELR input enables the device.


μPB8214

Interrupt Control Circuitry

The μ PB8214 contains two flip-flops and several gates which determine whether an accepted interrupt request to the μ PB8214 will generate a system interrupt to the 8080A. A condition gate drives the D input of the interrupt flip-flop whenever an interrupt request has been completely accepted. This requires that: the ETLG (Enable This Level Group) and INTE (Interrupt Enable) inputs to the μ PB8214 are high; the ELR input is low; the incoming request must be of a higher priority than the contents of the current status register; and the μ PB8214 must have been enabled to accept interrupt requests by the clearing of the interrupt disable flip-flop.

Once the condition gate drives the D input of the interrupt flip-flop high, a system interrupt (\overline{INT}) to the 8080A is generated on the next rising edge of the \overline{CLK} input to the μ PB8214. This \overline{CLK} input is typically connected to the ϕ 2 (TTL) output of an 8224 so that 8080A set-up time specifications are met. When \overline{INT} is generated, it sets the interrupt disable flip-flop so that no additional system interrupts will be generated until it is reset. It is reset by driving \overline{ECS} (Enable Current Status) low, thereby writing into the current status register.

It should be noted that the open collector \overline{INT} output from the μ PB8214 is active for only one clock period and thus must be externally latched for inputting to the 8080A. Also, because the \overline{INT} output is open collector, when μ PB8214's are cascaded, an \overline{INT} output from any one will set all of the interrupt disable flipflops in the array. Each μ PB8214's interrupt disable flip-flop must then be cleared individually in order to generate subsequent system interrupts.



TYPICAL µPB8214 CIRCUITRY

FUNCTIONAL

DESCRIPTION

(CONT.)

Operating Temperature
Storage Temperature
All Output and Supply Voltages
All Input Voltages 1.0 to +5.5 Volts
Output Currents

ABSOLUTE MAXIMUM RATINGS*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$$*T_{a} = 25^{\circ}C$$

DC CHARACTERISTICS $T_a = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$

BADAMETER	SYMBOL		LIMITS			TEST CONDITIONS	
PARAMETER	STINBUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	
Input Clamp Voltage (all inputs)	٧c			· 1.0	V	IC=-2mA	
Input Forward Current: ETLG input	١F		15	- 0.5	mA	VF=0.45V	
all other inputs			08	-0.25	mA		
Input Reverse Current: ETLG input	IR			80	μA	VR=5.25V	
all other inputs				40	μA		
Input LOW Voltage: all inputs	VIL			0.8	V	V _{CC} =5.0V	
Input HIGH Voltage: all inputs	VIH	2.0			V	V _{CC} =5.0V	
Power Supply Current	1cc		90	130	mA	2	
Output LOW Voltage: all outputs	VOL		.3	.45	V	IOL=10mA	
Output HIGH Voltage: ENLG output	Vон	2.4	3.0		٠V	IOH=- 1mA	
Short Circuit Output Current: ENLG output	los	- 20	- 35	- 55	mA	VOS=0V, VCC=5.0V	
Output Leakage Current: INT and A0-A2	ICEX			100	μA	VCEX=5.25V	

CAPACITANCE ③ $T_a = 25^{\circ}C$

PARAMETER	SYMBOL	LIMITS				TEST CONDITIONS
PARAMETER	STINBUL	MIN.	TYP.①	MAX.	UNT	TEST CONDITIONS
Input Capacitance	CIN		5	10	pF	VBIAS=2.5V
Output Capacitance	COUT		7	12	pF	V _{CC} =5V f=1mHz

AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +5V \pm 5\%$

		LIMITS			LINUT	
PARAMETER	SYMBOL	MIN.	TYP.①	MAX.	UNIT	TEST CONDITIONS
CLK Cycle Time	tCY	80	50		ns	Input pulse
CLK, ECS, INT Pulse Width	tPW	25	15		ns	amplitude: 2.5 Volts
INTE Setup Time to CLK	tiss	16	12		ns .	
INTE Hold Time after CLK	tISH	20	10		ns	
ETLG Setup Time to CLK	tetcs@	25	12		rns	Input rise and fall
ETLG Hold Time After CLK	tetch ④	20	10		ns	times: 5 ns between
ECS Setup Time to CLK	tECCS ④	80	50		ns	1 and 2 Volts
ECS Hold Time After CLK	tecch (5)	0			ns	
ECS Setup Time to CLK	tecrs 5	110	70		ns	
ECS Hold Time After CLK	tecrh ⁵	0				Output loading of
ECS Setup Time to CLK	tecss@	75	70		ns	15 mA and₊30 pF.
ECS Hold Time After CLK	tecsh ④	0			ns	~
SGS and B0-B2 Setup Time to CLK	tDCS ④	70	50		ns	
SGS and B0-B2 Hold Time After CLK	tDCH ④	0			ns	Speed measurements
R0-R7 Setup Time to CLK	trcs (5)	90	55		ns	taken at the 1.5 Volts
R0-R7 Hold Time After CLK	trch ⁵	0 `			ns	levels.
INT Setup Time to CLK	tICS	55	35		ns	
CLK to INT Propagation Delay	tCI		15	25	ns	
R0-R7 Setup Time to INT	tris 6	10	0		ns	
R0-R7 Hold Time After INT	trih 6	35	20		ns	
$\overline{R_0}$ - $\overline{R_7}$ to $\overline{A_0}$ - $\overline{A_2}$ Propagation Delay	^t RA		80	100	ns	
ELR to $\overline{A_0}$ - $\overline{A_2}$ Propagation Delay	tELA		40	55	ns	
ECS to A0-A2 Propagation Delay	^t ECA		100	120	ns	
ETLG to $\overline{A_0}$ - $\overline{A_2}$ Propagation Delay	^t ETA		35	70	ns	
SGS and B0-B2 Setup Time to ECS	tDECS 6	15	10		ns	
SGS and $B_0 - B_2$ Hold Time After ECS	tDECH 6	15	10		ns	
R0R7 to ENLG Propagation Delay	^t REN		45	70	ns	
ELTG to ENLG Propagation Delay	^t ETEN		20	25	ns	
ECS to ENLG Propagation Delay	^t ECRN		85	90	ns	
ECS to ENLG Propagation Delay	tECSN		35	55	ns	

Notes:

1 2

Typical values are for $T_a=25^{\circ}C$, $V_{CC}=5.0V$ $B_{\overline{0}}-B_{\overline{2}}$, \overline{SGS} , \overline{CLK} , $R_{\overline{0}}-R_{\overline{4}}$ grounded, all other inputs and all outputs open.


This parameter is periodically sampled and not 100% tested.

(4) Required for proper operation if INTE is enabled during next clock pulse.

5 These times are not required for proper operation but for desired change in interrupt flip-flop.

Required for new request or status to be properly loaded. 6

μPB8214



TIMING WAVEFORMS

PACKAGE OUTLINE

μPB8214C

. 14 NEC Microcomputers, Inc.



4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER

DESCRIPTION All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V (VOH), and for high capacitance terminated bus structures, the DB outputs provide a high 55 mA (IOL) capability.

FEATURES • Data Bus Buffer Driver for #COM-8 Microprocessor Family

- Low Input Load Current 0.25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to
 µCOM-8 Microprocessor Family
- Three State Outputs
- Reduces System Package Count
- Available in 16 pin packages: Cerdip and Plastic

PIN CONFIGURATION

cs 🗆	1	Ŭ	16	□v _{cc}
DO0 C	2		15	DIEN
ов _о С	3		14] do 3
D10 C	4	μΡΒ 8216/	13	□ _{DB3}
DO	5	8216/	12	ם ם ₃
□В1	6		11	0002
יים	7		10	
GND	8		9	

PIN NAMES

DB0 - DB3	Data Bus Bi-Directional
Dig - Dig	Data Input
DO0 - DO3	Data Output
DIEN	Data in Enable Direction Control
CS	Chip Select

μPB8216/8226

Microprocessors like the μ PD8080A are MOS devices and are generally capable of driving a single TTL load. This also applies to MOS memory devices. This type of drive is sufficient for small systems with a few components, but often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

FUNCTIONAL DESCRIPTION

The μ PD8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

Bi-Directional Driver


Each buffered line of the four bit driver consists of two separate buffers. They are three state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this is used to interface to the system side components such as memories, I/O, etc. Its interface is directly TTL compatible and it has high drive (55 mA). For maximum flexibility on the other side of the driver the inputs and outputs are separate. They can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080A Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080A processor is achieved with an adequate amount of noise immunity (650 mV worst case).


Control Gating CS, DIEN

The \overline{CS} input is used for device selection. When \overline{CS} is "high" the output drivers are all forced to their high-impedance state. When it is "low" the device is selected (enabled) and the data flow direction is determined by the \overline{DIEN} input.

The DIEN input controls the data flow direction (see Block Diagrams for complete truth table). This directional control is accomplished by forcing one of the pair of buffers to its high impedance state. This allows the other to transmit its data. This is accomplished by a simple two gate circuit.

The μ PB8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.





BLOCK DIAGRAMS

DIEN	cs	RESULT
0	0	DI → DB
1	0	DB → DO
0	1	
1	1	High Impedance

μPB8216/8226

TEST CONDITIONS

VF = 0.45

VF = 0.45

VR = 5.25V

VR = 5.25V

 $I_C = -5 \text{ mA}$

V_O = 0.45/5.25V

DO Outputs IOL = 15 mA

DB Outputs IOL = 25 mA

DB Outputs IOL = 55 mA

v

μA

mΑ

mA

v

v

20

100

130

120

0.48

0.7

ABSOLUTE MAXIMUM **RATINGS***

Operating Temperature
Storage Temperature (Cerdip)65°C to +150°C
(Plastic)
All Output and Supply Voltages
All Input Voltages
Output Currents

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

LIMITS

*T_a = 25°C

 $T_a = 0^{\circ}C$ to +70°C, $V_{CC} = +5V+5\%$

Input "High" Voltage

Power Supply Current

Output "Low" Voltage

(3-State)

Output Leakage Current DO

DC CHARACTERISTICS

SYMBOL PARAMETER UNIT MIN TYP ① MAX Input Load Current -0.5 IF1 mÀ DIEN. CS Input Load Current All IF2 -0.25 mΑ Other Inputs Input Leakage Current ^IR1 μA 20 DIEN, CS Input Leakage Current IR2 10 μA **DI Inputs** Input Forward Voltage ٧c -1.0 v Clamp Input "Low" Voltage VIL 0.95 v

۷ін

10

10

lcc

1CC

VOL1

VOL2

Output "Low" Voltage 8226 VOL2 0.7 v DB Outputs IOH = 50 mA Output "High" Voltage VOH1 3.65 DO Outputs IOH = -1 mA v Output "High" Voltage VOH2 2.4 v DB Outputs IOH = -10 mA **Output Short Circuit** 15 -65 DO Outputs VO = 0V los mA -30 Current los -120 mΑ DB Outputs VCC = 5.0V

2.0

Note: (1) Typical values are for $T_a = 25^{\circ}C$, $V_{CC} = 5.0V$.

DB

8216

8226

8216

CAPACITANCE ①

PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS
FANAIWETEN	STWBUL	MIN	TYP	MAX	UNIT	
Input Capacitance	CIN			8	рF	VBIAS = 2.5V
Output Capacitance	COUT1			10 ②	рF	V _{CC} = 5V
Output Capacitance	COUT2			18 ③	pF	T _a = 25°C f = 1 MHz

Notes: 1) This parameter is periodically sampled and not 100% tested.

2 DO Output.


3 DB Output.

µPB8216/8226


$T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V\pm5\%$


PARAMETER		CVMDO1				UNIT	TEAT CONDITIONS	
		STMBUL	MIN	MIN TYP ①		UNIT	TEST CONDITIONS	
Input to Output Delay DO Outputs		tPD1		14	25	ns	$C_L = 30 \text{ pF}, R_1 = 300\Omega, R_2 = 600\Omega$	
Input to Output Delay	8216	tPD2			30	ns	CL = 300 pF, R ₁ = 90Ω,	
DB Outputs	8226	tPD2			25	ns	R ₂ = 180Ω 4	
Output Enable Time	8216	tΕ			65	ns	2 4	
	8226	tΕ			54	ns .		
Output Disable Time	1	tD ·	1.14	,	35	ns	3 4	
Notes: ① Typical value ② DO Outputs, DB Outputs, ③ DO Outputs, ③ DO Outputs, ④ Input pulse ai Input rise and Output loadin Speed measure	CL = 30 CL = 30 CL = 5 p CL = 5 p mplitude I fall tim ng is 5 m	pF, $R_1 = 300$ 0 pF, $R_1 = 9$ 0 F, $R_1 = 300$ F, $R_1 = 300$ F, $R_1 = 90/$ c: 2.5V es of 5 ns be A and 10 pF	0/10 K 0/10 KΩ 0/10 KΩ 10 KΩ, tween 1	Ω, R ₂ = 60 Ω, R ₂ = 180 , R ₂ = 600 R ₂ = 180/1 and 2 volt	0/1 ΚΩ. /1 ΚΩ, Ι ΚΩ.			





TIMING WAVEFORMS





1.5

2.54 MIN

0.5 MIN

4.58 MAX

5.08 MA

0.25 + 0.10

7.62

6.4

A B

D

E

G

-

T

J ĸ

...

INCHES

0.784 MAX

0.042

0.10

0.059

0.10 MIN

0.019 MIN

0.181 MAX

0.20 MAX


0.0098 + 0.0039


0.0019

0.30

0.25

PACKAGE OUTLINE µPB8216C/D µPB8226C/D





0 - 15

Plastic

Flastic						
TEM	MILLIMETERS,	INCHES				
A	19.4 MAX.	0 76 MAX				
B	0 81	0 03				
С	2 54	0 10				
D	0.5	0.02				
E	17.78	0.70				
F	1.3	0.051				
G	2.54 MIN	0.10 MIN.				
н	0.5 MIN	0.02 MIN				
1	4.05 MAX	0.16 MAX				
J	4.55 MAX.	0.18 MAX				
к	7.62	0.30				
L	6.4	0.25				
м	0.25 0.05	0.01				

NEC Microcomputers, Inc.

CLOCK GENERATOR AND DRIVER FOR 8080A PROCESSORS

DESCRIPTION

The μ PB8224 is a single chip clock generator and driver for 8080A processors. The clock frequency is determined by a user specified crystal and is capable of meeting the timing requirements of the entire 8080A family of processors. MOS and TTL level clock outputs are generated.


Additional logic circuitry of the μ PB8224 provides signals for power-up reset, an advance status strobe and properly synchronizes the ready signal to the processor. This greatly reduces the number of chips needed for 8080A systems.

The μ PB8224 is fabricated using NEC's Schottky bipolar process.

FEATURES

- Crystal Controlled Clocks
- Oscillator Output for External Timing
- MOS Level Clocks for 8080A Processor
- TTL Level Clock for DMA Activities
- Power-up Reset for 8080A Processor
- Ready Synchronization
- Advanced Status Strobe
- Reduces System Package Count
- Available in 16-pin Cerdip and Plastic Packages

PIN CONFIGURATION



PIN NAMES					
RESIN	Reset Input				
RESET	Reset Output				
RDYIN	Ready Input				
READY	Ready Output				
SYNC	Sync Input				
STSTB	Status STB Output				
φ1	Processor				
<i>\$</i> 2					
XTAL 1	Crystal				
XTAL 2					
	Used With				
TANK	Overtone				
	Crystal				
	Oscillator				
OSC	Output				
	φ2 CLK				
φ ₂ (TTL)	(TTL Level)				
Vcc	+5V				
VDD	+12V				
GND	0V				

9

FUNCTIONAL DESCRIPTION

μPB8224


Clock Generator

The clock generator circuitry consists of a crystal controlled oscillator and a divide-by-nine counter. The crystal frequency is a function of the 8080A processor speed and is basically nine times the processor frequency, i.e.:

Crystal frequency = $\frac{9}{t_{CY}}$.

where tCY is the 8080A processor clock period.

A series resonant fundamental mode crystal is normally used and is connected across input pins XTAL1 and XTAL2. If an overtone mode crystal is used, an additional LC network, AC coupled to ground, must be connected to the TANK input of the μ PB8224 as shown in the following figure.



The formula for the LC network is: LC = $\left(\frac{1}{2\pi F}\right)$

where F is the desired frequency of oscillation.

The output of the oscillator is input to the divide-by-nine counter. It is also buffered and brought out on the OSC pin, allowing this stable, crystal controlled source to be used for derivation of other system timing signals. The divide-by-nine counter generates the two non-overlapping processor clocks, ϕ_1 and ϕ_2 , which are buffered and at MOS levels, a TTL level ϕ_2 and internal timing signals.

The ϕ_1 and ϕ_2 high level outputs are generated in a 2-5-2 digital pattern, with ϕ_1 being high for two oscillator periods, ϕ_2 being high for five oscillator periods, and then neither being high for two oscillator periods. The TTL level ϕ_2, ϕ_2 (TTL), is normally used for DMA activities by gating the external device onto the 8080A bus once a Hold Acknowledge (HLDA) has been issued.

Additional Logic

In addition to the clock generator circuitry, the μ PB8224 contains additional logic to aid the system designer in the proper timing of several interface signals.


The $\overline{\text{STSTB}}$ signal indicates, at the earliest possible moment, when the status signals output from the 8080A processor are stable on the data bus. $\overline{\text{STSTB}}$ is designed to connect directly to the μ PB8228 System Controller and automatically resets the μ PB8228 during power on Reset.

The RESIN input to the µPB8224 is used to automatically generate a RESET signal to the 8080A during power initialization. The slow rise of the power supply voltage in an external RC network is sensed by an internal Schmitt Trigger. The output of the Schmitt Trigger is gated to generate an 8080A compatible RESET. An active low manual switch may also be attached to the RC circuit for manual system reset.

The RDYIN input to the μ PB8224 accepts an asynchronous "wait request" and generates a READY output to the 8080A that is fully synchronized to meet the 8080A timing requirements.

PB8224

BLOCK DIAGRAM



ABSOLUTE MAXIMUM **RATINGS***

Operating Temperature
Storage Temperature
All Output Voltages (TTL)
All Output Voltages (MOS)
All Input Voltages
Supply Voltage V _{CC} –0.5 to +7 Volts
Supply Voltage VDD
Output Currents

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$

DC CHARACTERISTICS

$T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$; $V_{DD} = +12V \pm 5\%$

PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS	
		MIN	TYP	MAX			
Input Current Loading	۱ _F			-0.25	mA	V _F = 0.45V	
Input Leakage Current	IR			10	μA	V _R = 5.25V	
Input Forward Clamp Voltage	٧c			-1.0	v	IC = -5 mA	
Input "Low" Voltage	VIL			0.8	v	V _{CC} = 5.0V	
Input "High" Voltage	VIH	2.6			v	Reset Input	
		2.0			- A	All Other Inputs	
RESIN Input Hysteresis	VIH-VIL	0.25			v	V _{CC} = 5.0V	
Output "Low" Voltage	VOL			0.45	v	(ϕ_1, ϕ_2) , Ready, Reset, STSTB	
				1		I _{OL} = 2.5 mA	
				0.45	v	All Other Inputs	
						I _{OL} = 15 mA	
Output "High" Voltage	V _{OH}						
φ1, φ ₂		9.4			v	I _{OH} ≈ -100 µA	
READY, RESET		3.6			v	I _{OH} = -100 µA	
All Other Outputs		2.4			v	I _{OH} = -1 mA	
Output Short Circuit Current	ISC O	-10		-60	mA	V ₀ =`0V	
(All Low Voltage Outputs Only)						V _{CC} = 5.0V	
Power Supply Current	1cc			115	mA		
Power Supply Current	^I DD			15	mA		

Note: (1) Caution, ϕ_1 and ϕ_2 output drivers do not have short circuit protection

T_a = 25°C; f = 1 MHz; V_{CC} = 5V; V_{DD} = 12V; V_{BIAS} = 2.5V

CAPACITANCE^①

PARAMETER	SYMBOL	LIMITS		UNIT	TEST CONDITIONS	
		MIN	TYP	MAX		
Input Capacitance	CIN			8	ρF	


Note: (1) This parameter is periodically sampled and not 100% tested.

μPB8224


 $T_a = 0^{\circ}$ C to +70° C; $V_{CC} = +5V \pm 5\%$; $V_{DD} = +12V \pm 5\%$

PARAMETER	SYMBOL	LIMITS ①			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		1. A.
ϕ_1 Pulse Width	^t ø1	$\frac{2t_{CY}}{9}$ -20 ns				
ϕ_2 Pulse Width	^t φ2	5tCY 9 -35 ns		4 -		
ϕ_1 to ϕ_2 Delay	^t D1	0			ns	
ϕ_2 to ϕ_1 Delay	, ^t D2	2t _{CY} 9 −14 ns				C _L = 20 pF to 50 pF
φ ₁ to φ ₂ Delay	^t D3	$\frac{2t_{CY}}{9}$		$\frac{2t_{CY}}{9}$ +20 ns		
ϕ_1 and ϕ_2 Rise Time	^t R			20		
ϕ_1 and ϕ_2 Fall Time	tF			20		
ϕ_2 to ϕ_2 (TTL) Delay	^t Dφ2	-5	· ·	+15	ns	ϕ_2 TTL, CL = 30 pF
						R ₁ = 300Ω
						R ₂ = 600Ω
φ ₂ to STSTB Delay	^t DSS	$\frac{6t_{CY}}{9}$ -30 ns		6tCY 9	ns	
STSTB Pulse Width	^t PW_	t <u>CY</u> −15 ns				STSTB, CL = 15 pF
RDYIN Setup Time to STSTB	^t DRS	50 ns - $\frac{4t_{CY}}{9}$			ns	R ₁ = 2K R ₂ = 4K
RDYIN Hold Time After STSB	^t DRH	$\frac{4t_{CY}}{9}$				
READY or RESET to ϕ_2 Delay	^t DR	$\frac{4t_{CY}}{9} - 25 \text{ ns}$			ns	Ready and Reset CL = 10 pF R ₁ = 2K
						$R_1 = 2K$ $R_2 = 4K$
Crystal Frequency®	fclk		9 tCY		MHz	
Maximum Oscillating Frequency	fMAX			27	MHz	

Note: 1 tCY represents the processor clock period







.

AC CHARACTERISTICS

.

TIMING WAVEFORMS

Voltage Measurement Points: ϕ_1, ϕ_2 Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.


μPB8224

CRYSTAL REQUIREMENTS

Tolerance	
Resonance	Series (Fundamental) (1)
Load Capacitance	
Equivalent Resistance	
Power Dissipation (Min)	


Note: 1) With tank circuit use 3rd overtone mode.

PACKAGE OUTLINE µPB8224C/D



µPB8224C (Plastic)

ITEM	MILLIMETERS	INCHES
A	19.4 MAX.	0.76 MAX.
в	0.81	0.03
С	2.54	0.10
D	0.5	0.02
E	17.78	0.70
F	1.3	0.051
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
I	4.05 MAX.	0.16 MAX.
J	4.55 MAX.	0.18 MAX.
к	7.62	0.30
L	6.4	0.25
м	0.25+0.10 0.05	0.01



μPB8224D (Cerdip)

ITEM	MILLIMETERS	INCHES
A	19.9 MAX	0.784 MAX
В	1.06	0.042
С	2.54	0.10
D	0.46 ± 0.10	0.018 ± 0.004
E	17.78	0.70
F	1.5	0.059
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
1	4.58 MAX	0.181 MAX
J	5.08 MAX	0.20 MAX
к	7.62	0.30
L	6.8	0.27
м	0.25 + 0.10	0.0098 + 0.0039 - 0.0019

NOTES

and a start of the second s Second second

NEC Microcomputers, Inc.



8080A SYSTEM CONTROLLER AND BUS DRIVER

DESCRIPTION

The μ PB8228/8238 is a single chip controller and bus driver for 8080Å based systems. All the required interface signals necessary to connect RAM, ROM and I/O components to a μ PD8080A are generated.

The μ PB8228/8238 provides a bi-directional three-state bus driver for high TTL fan-out and isolation of the processor data bus from the system data bus for increased noise immunity.

The system controller portion of the μ PB8228/8238 consists of a status latch for definition of processor machine cycles and a gating array to decode this information for direct interface to system components. The controller can enable gating of a multi-byte interrupt onto the data bus or can automatically insert a RESTART 7 onto the data bus without any additional components.

Two devices are provided. The μ PB8228 for small systems without tight write timing constraints and the μ PB8238 for larger systems.

- FEATURES System Controller for 8080A Systems
 - Bi-Directional Data Bus for Processor Isolation
 - 3.60V Output High Voltage for Direct Interface to 8080A Processor
 - Three State Outputs on System Data Bus
 - Enables Use of Multi-Byte Interrupt Instructions
 - Generates RST 7 Interrupt Instruction
 - µPB8228 for Small Memory Systems
 - µPB8238 for Large Memory Systems
 - Reduces System Package Count
 - Schottky Bipolar Technology

PIN CONFIGURATION

STSTB C HLDA C MR C DBIN C DB4 C DB4 C DB4 C DB7 C DB3	1 2 3 4 5 6 7 8 9 10 11 12 13	μΡΒ 8228	28 27 26 25 24 23 22 21 20 19 18 17 16		V _{CC} I/OW MEMW I/OR MEMR INTA BUSEN D6 D6 D6 D5 D86 D5 D85 D1 D81 D0
	13 14		16 15	H	DB1 .
	NC:	No Connect	ion	Γ.	

	PIN NAMES				
D7 - D0 Data Bus (Processor Side)					
DB7 DB0	Data Bus (System Side)				
I/OR	I/O Read				
I/OW	I/O Write				
MEMR	Memory Read				
MEMW	Memory Write				
DBIN	DBIN (From Processor)				
INTA	Interrupt Acknowledge				
HLDA	HLDA (From Processor)				
WR	WR (From Processor)				
BUSEN	Bus Enable Input				
STSTB	Status Strobe (From µPB8224)				
Vcc	+5V				
GND	0 Volts				

μPB8228

Bi-Directional Bus Driver

The eight bit, bi-directional bus driver provides buffering between the processor data bus and the system data bus. On the processor side, the μ PB8228/8238 exceeds the minimum input voltage requirements (3.0V) of the μ PD8080A. On the system side, the driver is capable of adequate drive current (10 mA) for connection of a large number of memory and I/O devices to the bus. Signal flow in the bus driver is controlled by the gating array and its outputs can be forced into a high impedance state by use of the BUSEN input.

Status Latch

The Status Latch in the μ PB8228/8238 stores the status information placed on the data bus by the 8080A at the beginning of each machine cycle. The information is latched when $\overline{\text{STSTB}}$ goes low and is then decoded by the gating array for the generation of control signals.

Gating Array

The Gating Array generates "active low" control signals for direct interfacing to system components by gating the contents of the status latch with control signals from the 8080A.


 $\overline{\text{MEM/R}}$, $\overline{\text{I/OR}}$ and $\overline{\text{INTA}}$ are generated by gating the DBIN signal from the processor with the contents of the status latch. $\overline{\text{I/OR}}$ is used to enable an I/O input onto the system data bus. $\overline{\text{MEM/R}}$ is used to enable a memory input.

INTA is normally used to gate an interrupt instruction onto the system data bus. When used with the μ PD8080A processor, the μ PB8228/8238 will decode an interrupt acknowledge status word during all three machine cycles for a multi-byte interrupt instruction. For 8080A type processors that do not generate an interrupt acknowledge status word during the second and third machine cycles of a <u>multi-byte</u> interrupt instruction, the μ PB8228/8238 will internally generate an INTA pulse for those machine cycles.

The μ PB8228/8238 also provides the designer the ability to place a single interrupt instruction onto the bus without adding additional components. By connecting the +12 volt supply to the INTA output (pin 23) of the μ PB8228/8238 through a 1 K ohm series resistor, RESTART 7 will be gated onto the processor data bus when DBIN is active during an interrupt acknowledge machine cycle.

 $\overline{\text{MEM/W}}$ and $\overline{\text{I/OW}}$ are generated by gating the $\overline{\text{WR}}$ signal from the processor with the contents of the status latch. $\overline{\text{I/OW}}$ indicates that an output port write is about to occur. $\overline{\text{MEM/W}}$ indicates that a memory write will occur.

The data bus output buffers and control signal buffers can be asynchronously forced into a high impedance state by placing a high on the BUSEN pin of the μ PB8228/8238. Normal operation is performed with BUSEN low.



FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*


Operating Temperature	* • • • • • • • • • • • • • • • • • • •	\dots 0°C to +70°C
Storage Temperature		-65°C to +150°C
All Output or Supply Voltages		
All Input Voltages		- 1.5 to 5.5 Volts
Output Currents	·	100 mA

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $T_a = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$

		LIMITS			1 s.	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Clamp Voltage, All Inputs	vc			-1.0	v	V _{CC} = 4.75V; I _{CC} = -5 mA
Input Load Current, STSTB	١F			500	μA	
D ₂ and D ₆				750	μA	V _{CC} = 5.25V
D ₀ , D ₁ , D ₄ , D ₅ , and D ₇		·		250	μA	V _F = 0.45V
All Other Inputs				250	μA	2.0
Input Leakage Current, STSTB	IR.	·		100	μA	
DB ₀ through DB ₇				20	μA	V _{CC} = 5.25V
All Other Inputs				100	μA	V _R = 5.0V
Input Threshold Voltage, All Inputs	∨тн	0.8		2.0	v	V _{CC} = 5V
Power Supply Current	^I CC		•	190	mA	V _{CC} = 5.25V
Output Low Voltage, D0 through D7	VOL			0.45	v	V _{CC} = 4.75V; I _{OL} = 2 mA
All Other Outputs				0.48	v	I _{OL} = 10 mA
Output High Voltage, D ₀ through D ₇	∨он	3.6			v	V _{CC} = 4.75V; I _{OH} = -10 μA
All Other Outputs		2.4			v	IOH = -1 mA
Short Circuit Current, All Outputs	los	15		90	mA	V _{CC} = 5V
Off State Output Current,	IO(off)			100	μA	V _{CC} = 5.25V; V _O = 5.0V
All Control Outputs				-100	μA	V _O = 0.45V
INTA Current	INT			5	mA	(See Figure below)



INTA TEST CIRCUIT

CAPACITANCE

			LIMITS		к к	TEST
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			12	pF	VBIAS = 2.5V,
Output Capacitance Control Signals	соит			15	pF	V _{CC} = 5.0V,
I/O Capacitance (D or DB)	CI/O			15	pF	f = 1 MHz


NOTE: This parameter is periodically sampled and not 100% tested.




 $T_a = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$

			LIMITS			TEST
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Width of Status Strobe	^t PW	22			ns	
Setup Time, Status Inputs D ₀ -D ₇	tss	8			ns	
Hold Time, Status Inputs D0-D7	^t SH	5		ſ	ns	
Delay from STSTB to any Control Signal	^t DC	20		60	ns	C _L = 100 pF
Delay from DBIN to Control Outputs	^t RR			30	ns	C _L = 100 pF
Delay from DBIN to Enable/ Disable 8080A Bus	tRE			45	ns	C _L = 25 pF
Delay from System Bus to 8080A Bus during Read	^t RD			30	ns -	C _L = 25 pF
Delay from WR to Control Outputs	twR	5		45	ns	C _L = 100 pF
Delay to Enable System Bus DB ₀ -DB ₇ after STSTB	tWE			30	ns	C _L = 100 pF
Delay from 8080A Bus D ₀ -D ₇ to System Bus DB ₀ -DB ₇ during Write	twD	5		40	ns	CL = 100 pF
Delay from System Bus Enable to System Bus DB0-DB7	۴E			30	ns	C _L = 100 pF
HLDA to Read Status Outputs	tHD			25	ns	
Setup Time, System Bus Inputs to HLDA	^t DS	10			ns	
Hold Time, System Bus Inputs to HLDA	1DH	20			ns	C _L = 100 pF

For D0-D7: R1 = 4 KΩ, R2 = ∞Ω, $C_{L} = 25 \text{ pF. For all other outputs:}$ $R_{1} = 500\Omega, R_{2} = 1 \text{ K}\Omega, C_{L} = 100 \text{ pF.}$



∆^vcc



TIMING WAVEFORMS


AC CHARACTERISTICS

VOLTAGE MEASUREMENT POINTS: D₀:D₇ (when outputs) Logic "0" * 0.8V, Logic "1" * 3.0V. All other signals measured at 1.5V.

SYSTEM BUS OUTPUTS ----


STATUS WORD CHART

28/	57410c	Mc INCORNER	ME. UCTON TION	Mr. MORY REALER	510, WAL	STAL READ	Mo. WALTE	OUT READ	INT. WALT	INT PLUT AC	Hai ACK Mas WOWLER	1.400,000 (10)
		1	2	3	4	(5)	6	\bigcirc	8	9		
D ₀	INTA	0	0	Ő	0	0	0	0	1	0	1	
D ₁	WO	1	1	0	1	0	1	0	1	1	1	
D ₂	STACK	0	0	0	1	1	0	0	0	0	0	
D ₃	HLTA	0	0	0	0	0	0	0	0	1	1	μPD8080A
D ₄	OUT	0	Ö	0	0	0	0	1	0	0	0	OUTPUT
D ₅	M ₁	1	0	0	0	0	0	0	1	0	1	001101
D ₆	INP	0	0	0	0	Û	1	0	0	0	0	
D7	MEMR	1	1	0	1	0	0	0	0	1	0	
24	MEMR	0	0	1	0	1	1	1	1	1	1	
26	MEMW	1	1	0	1	0	1	1	1	1	1	µPB8228/8238
25	I/OR	1	1	1	1	1	0	1	1	1	1	OUTPUT
27	I/OW	1	1	1	1	1	1	0	1	1	1	
23	INTA	1	1	1	1	1	1	1	0	0	1	
PI	NO.			μΡΕ		GNA /8238		TUS	ŞIGN	ALS		



PACKAGE OUTLINE µPB8228C/D

	μΡΒ8228 (Plastic)	
ITEM	MILLIMETERS	INCHES
А	38.0 MAX.	1.496 MAX.
В	2.49	0.098
C ·	2.54	0.10
D	0 5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
1	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 ⁺ 0.10 - 0.05	0.01 ⁺ 0.004 - 0.002



μPB8228 (Ceramic)

ITEM	MILLIMETERS	INCHES
A	36.2 MAX.	1.43
В	1,59 MAX.	0.06
С	2.54	0.1
D	0.46 ± 0.05	0.02 ± 0.004
E	33.02	1.3
F	1.02	0.04
G	3.2 MIN.	0.13
н	1.0	0.04
I	3.5	0.14
J	4.5	0.18
к	15.24	0.6
L	14,93	0.59
м	0.25 ± 0.05	0.01 ± 0.002

NEC Microcomputers, Inc.



INPUT/OUTPUT EXPANDER FOR μPD8048/8748/8035

DESCRIPTION

The μ PD8243 input/output expander is directly compatible with the μ PD8048 family of single-chip microcomputers. Using NMOS technology the μ PD8243 provides high drive capabilities while requiring only a single +5V supply voltage.

The μ PD8243 interfaces to the μ PD8048 family through a 4-bit I/O port and offers four 4-bit bi-directional static I/O ports. The ease of expansion allows for multiple μ PD8243's to be added using the bus port.

The bi-directional I/O ports of the μ PD8243 act as an extension of the I/O capabilities of the μ PD8048 microcomputer family. They are accessible with their own ANL, MOV, and ORL instructions.

FEATURES

- Four 4-Bit I/O Ports
- Fully Compatible with µPD8048 Microcomputer Family
- High Output Drive
- NMOS Technology
- Single +5V Supply
- Direct Extension of Resident µPD8048 I/O Ports
- Logical AND and OR Directly to Ports
- Compatible with Industry Standard 8243
- Available in a 24-Pin Plastic Package

PIN CONFIGURATION

P50	1		24	
P40	2		23	D P51
P41	3		22	D P52
P42	4		21	P53
P43	5		20	P60
cs 🗖	6	μPD 8243	19	D P61
PROG	7	0243	18	P62
P23	8		17	P63
P22	9		16	D P73
^P 21	10		15	D P72
P20	11		14	D P71
GND	12		13	P70

General Operation

The I/O capabilities of the μ PD8048/8748/8035 can be enhanced in four 4-bit I/O port increments using one or more μ PD8243's. These additional I/O lines are addressed as ports 4-7. The following lists the operations which can be performed on ports 4-7.

- Logical AND Accumulator to Port.
- Logical OR Accumulator to Port.
- Transfer Port to Accumulator.
- Transfer Accumulator to Port.

Port 2 (P20-P23) forms the 4-bit bus through which the μ PD8243 communicates with the host processor. The PROG output from the μ PD8048/8748/8035 provides the necessary timing to the μ PD8243. There are two 4-bit nibbles involved in each data transfer. The first nibble contains the op-code and port address followed by the second nibble containing the 4-bit data. Multiple μ PD8243's can be used for additional I/O. The output lines from the μ PD8048/8748/8035 can be used to form the chip selects for the additional μ PD8243's.

Power On Initialization

Applying power to the μ PD8243 sets ports 4-7 to the tri-state mode and port 2 to the input mode. The state of the PROG pin at power on may be either high or low. The PROG pin must make a high-to-low transition in order to exit from the power on mode. The power on sequence is initiated any time V_{CC} drops below 1V. The table below shows how the 4-bit nibbles on Port 2 correspond to the μ PD8243 operations.

Port Address			Op-	Code	
P21	P20	Address Code	P ₂₃	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

For example an 0010 appearing on P_{20} - P_{23} , respectively, would result in a Write to Port 4.

Read Mode

There is one Read mode in the μ PD8243. A falling edge on the PROG pin latches the op-code and port address from input Port 2. The port address and Read operation are then decoded causing the appropriate outputs to be tri-stated and the input buffers switched on. The rising edge of PROG terminates the Read operation. The Port (4,5,6, or 7) that was selected by the Port address (P₂₁-P₂₀) is returned to the tri-state mode, and Port 2 is switched to the input mode.

Generally, in the read mode, a port will be an input and in the write mode it will be an output. If during program operation, the μ PD8243's modes are changed, the first read pulse immediately following a write should be ignored. The subsequent read signals are valid. Reading a port will then force that port to a high impedance state.


Write Modes

There are three write modes in the μ PD8243. The MOVD P_p,A instruction from the μ PD8048/8748/8035 writes the new data directly to the specified port (4,5,6, or 7). The old data previously latched at that port is lost. The ORLD Pp,A instruction performs a logical OR between the new data and the data currently latched at the selected port. The result is then latched at that port. The final write mode uses the ANLD Pp,A instruction. It performs a logical AND between the new data and the data currently latched at that port.

The data remains latched at the selected port following the logical manipulation until new data is written to that port.

FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM



PIN		
NO.	SYMBOL	FUNCTION
2-5 1, 21-23 17-20 13-16	P40-P43 P50-P53 P60-P63 P70-P73	The four 4-bit static bi-directional I/O ports. They are programmable into the following modes: input mode (during a Read operation); low impedance latched output mode (after a Write operation); and the tri-state mode (following a Read operation). Data appearing on I/O lines P20-P23 can be written directly. That data can also be logically ANDed or ORed with the previous data on those lines.
6	CS	Chip Select input (active-low). When the μ PD8343 is deselected (\overline{CS} = 1), output or internal status changes are inhibited.
7	PROG	Clock input pin. The control and address informa- tion are present on port lines P20-P23 when PROG makes a high-to-low transition. Data is present on port lines P20-P23 when PROG makes a low-to-hig transition.
8-11	P20-P23	P20-P23 form a 4-bit bi-directional port. Refer to PROG function for contents of P20-P23 at the rising and falling edges of PROG. Data from a selected port is present on P20-P23 prior to the rising edge of PROG if during a Read operation.
12 .	GND	The μ PD8041/8741 ground potential.
24	Vcc	+5 volt supply.

PIN IDENTIFICATION

9

Operating Temperature $0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature (Ceramic Package)
Storage Temperature (Plastic Package)
Voltage on Any Pin
Power Dissipation

Note: ① With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 5\%$

		LIMITS				TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	v	
Input High Voltage	ViH	2.0		V _{CC} + 0.5	v	
Output Low Voltage (Ports 4-7)	VOL1			0.45	v	I _{OL} = 5 mA ①
Output Low Voltage (Port 7)	VOL2			1	v	I _{OL} = 20 mA
Output Low Voltage (Port 2)	VOL3			0.45	v	I _{OL} = 0.6 mA
Output High Voltage (Ports 4-7)	VOH1	2.4			v	I _{OH} = 240 µA
Output High Voltage (Port 2)	VOH2	2.4			v	I _{OH} = 100 μA
Sum of All IOL From 16 Outputs	IOL			100	mA	5 mA Each Pin
Input Leakage Current (Ports 4-7)	1111	-10		20	μA	VIN = VCC to 0V
Input Leakage Current (Port 2, CS, PROG)	IL2	-10		10	μA	VIN = V _{CC} to 0V
V _{CC} Supply Current	1cc		10	20	mA	

DC CHARACTERISTICS

ABSOLUTE MAXIMUM


RATINGS*


Note: 1 Refer to graph of additional sink current drive.


			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITIONS
Code Valid Before PROG	tA	100			ns	80 pF Load
Code Valid After PROG	tB	60			ns	20 pF Load
Data Valid Before PROG	tC	200			ns	80 pF Load
Data Valid After PROG	tD	20			ns	20 pF Load
Port 2 Floating After PROG	tн	0		150	ns	20 pF Load
PROG Negative Pulse Width	tκ	900			ns.	
Ports 4-7 Valid After PROG	^t PO			700	ns	100 pF Load
Ports 4-7 Valid Before/After PROG	tLP1	100			ns	
Port 2 Valid After PROG	tACC	1		750	ns	80 pF Load
CS Valid Before/After PROG	tCS	50			ns	

AC CHARACTERISTICS


TIMING WAVEFORMS







PACKAGE OUTLINES µPD8243C



ITEM	MILLIMETERS	INCHES
A	33 MAX	1.3 MAX
В	2.53	0.1
C	2.54	0.1
D	0.5 ± 0.1	0.02 • 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
I	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.6
L	13.2	0.52
м	0.25+0.10 -0.05	0.01 +0.004 -0.0019

NEC Microcomputers, Inc.

PROGRAMMABLE COMMUNICATION INTERFACES

DESCRIPTION

The μ PD8251 and μ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters (USARTs) are designed for microcomputer systems data communications. The USART is used as a peripheral and is programmed by the μ PD8080 or other processor to communicate in commonly used serial data transmission techniques including IBM Bi-Sync. The USART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the USART will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The USART will signal the processor when it has completely received or transmitted a character and requires service. Complete USART status including data format errors and control signals such as TxE and SYNDET, is available to the processor at any time.

FEATURES

- Asynchronous or Synchronous Operation

 Asynchronous:
 - 5-8 Bit Characters
 - Clock Rate 1, 16 or 64 x Baud Rate
 - Break Character Generation
 - Select 1, 1-1/2, or 2 Stop Bits
 - False Start Bit Detector
 - Automatic Break Detect and Handling (µPD8251A)
 - Synchronous:
 - 5-8 Bit Characters
 - Internal or External Character Synchronization Automatic Sync Insertion
 - Single or Double Sync Characters
 - Baud Rate (1X Mode) DC to 56K Baud (µPD8251)
 - DC to 64K Baud (µPD8251A)
- Full Duplex, Double Buffered Transmitter and Receiver
- Parity, Overrun and Framing Flags
- Fully Compatible with 8080/8085/µPD780 (Z80TM)
- All Inputs and Outputs are TTL Compatible
- Single +5 Volt Supply
- Separate Device Receive and Transmit TTL Clocks
- 28 Pin Plastic DIP Package
- N-Channel MOS Technology

PIN CONFIGURATION

	2		D7-D0
- 1		- 5 -	C/Ď
D3 🗖 2	2	7 🗖 🗗 00	RD
R x D 🗖 3	2		ŴŔ
			<u>cs</u>
GND 🗖 4	2	5 🗖 RxC	CLK
D4 🗖 5	2		RESET
	-		TxC
D ₅ [] 6 μ	2 OC		TxD
	51/ 2		RxC
· · · · ·	51A		RxD
D7 🖸 8 🛛 🗖 8	2 PIA	1 D RESET	RxRDY
	2		TxRDY
1*0 49	2		DSR
	19	э⊐тхр	DTR
			SYNDET
	18	B ☐ T×E	SYNDET/BD
C/D 12	1		RTS
		SYNDET (#PD8251)	CTS
RD 🗖 13	. 10	SYNDET/BD (#PD8251A)	TxE
R×RDY 14	1		Vcc
		ישיייי ענ	GND

PIN NAMES Data Bus (8 bits)

Chip Enable Clock Pulse (TTL) Reset Transmitter Clock (TTL) Transmitter Data Receiver Clock (TTL) Receiver Data

Data Set Ready Data Terminal Ready Sync Detect Sync Detect/Break Detect Request to Send Data Clear to Send Data Transmitter Empty 15 Volt Supply Ground

Control or Data is to be Written or Read Read Data Command Write Data or Control Command

Receiver Ready (has character for 8080) Transmitter Ready (ready for char, from 8080)

R×RDY [14_____ TM: Z80 is a registered trademark of Zilog.

Rev/	/3
------	----

The μ PD8251 and μ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters are designed specifically for 8080 microcomputer systems but work with most 8-bit processors. Operation of the μ PD8251 and μ PD8251A, like other I/O devices in the 8080 family, are programmed by system software for maximum flexibility.

In the receive mode, the μ PD8251 or μ PD8251A converts incoming serial format data into parallel data and makes certain format checks. In the transmit mode, it formats parallel data into serial form. The device also supplies or removes characters or bits that are unique to the communication format in use. By performing conversion and formatting services automatically, the USART appears to the processor as a simple or "transparent" input or output of byte-oriented parallel data.

The μ PD8251A is an advanced design of the industry standard 8251 USART. It operates with a wide range of microprocessors, including the 8080, 8085, and μ PD780 (Z80TM). The additional features and enhancements of the μ PD8251A over the μ PD8251 are listed below.

- The data paths are double-buffered with separate I/O registers for control, status, Data In and Data Out. This feature simplifies control programming and minimizes processor overhead.
- 2. The Receiver detects and handles "break" automatically in asynchronous operations, which relieves the processor of this task.
- 3. The Receiver is prevented from starting when in "break" state by a refined Rx initialization. This also prevents a disconnected USART from causing unwanted interrupts.
- When a transmission is concluded the TxD line will always return to the marking state unless SBRK is programmed.
- 5. The Tx Disable command is prevented from halting transmission by the Tx Enable Logic enhancement, until all data previously written has been transmitted. The same logic also prevents the transmitter from turning off in the middle of a word.
- Internal Sync Detect is disabled when External Sync Detect is programmed. An External Sync Detect Status is provided through a flip-flop which clears itself upon a status read.
- 7. The possibility of a false sync detect is minimized by:
 - ensuring that if a double sync character is programmed, the characters be contiguously detected.
 - clearing the Rx register to all Logic 1s (VOH) whenever the Enter Hunt command is issued in Sync mode.
- 8. The RD and WR do not affect the internal operation of the device as long as the μ PD8251A is not selected.
- The μPD8251A Status can be read at any time, however, the status update will be inhibited during status read.
- The µPD8251A has enhanced AC and DC characteristics and is free from extraneous glitches, providing higher speed and improved operating margins.
- 11. Baud rate from DC to 64K.

C/D	RD	WR	CS	
0	0	1	0	µPD8251/µPD8251A → Data Bus
0	. 1	0	0	Data Bus → µPD8251/µPD8251A
1	0	1	0	Status → Data Bus
1	1	0	0	Data Bus → Control
X	X	X	1	Data Bus → 3-State
X	1	1	0	Data Bus - S-State


TM:Z80 is a registered trademark of Zilog.

FUNCTIONAL DESCRIPTION

μPD8251A FEATURES AND ENHANCEMENTS

BASIC OPERATION

BLOCK DIAGRAM



ABSOLUTE MAXIMUM **RATINGS***

Operating Temperature	-0° C to $+70^{\circ}$ C
Storage Temperature	-65°C to +125°C
Ali Output Voltages	
All Input Voltages	-0.5 to +7 Volts
Supply Voltages	-0.5 to +7 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

 $T_a = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V

DC CHARACTERISTICS

LIMITS µPD8251 µPD8251A SYMBOL MIN TYP MAX MAX PARAMETER MIN UNIT TEST CONDITIONS -0.5 0.8 0.5 0.8 v Input Low Voltage VIL Input High Voltage ۷ін 2.0 Vcc 2.0 Vcc v μPD8251: IOL = 1.7 mA Output Low Voltage 0.45 0.45 v VOL µPD8251A: IOL = 2.2 mA μPD8251: IOH = -10C μA Output High Voltage 2.4 2.4 v Vон μPD8251A: IOH = -400 μA VOUT = 0.45V -50 -10 Data Bus Leakage IDL uА 10 10 VOUT = VCC Input Load Current ηL 10 10 At 5.5V μA µPD8251A: All Outputs = **Power Supply Current** 45 80 100 Icc. mΑ Logic 1

CAPACITANCE


$T_a = 25^{\circ}C; V_{CC} = GND = 0V$

			LIMITS	N		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			10	pF	fc = 1 MHz
I/O Capacitance	C _{1/O}			20	рF <u>.,</u> ,	Unmeasured pins returned to GND

 $T_a = 0^{\circ}C$ to 70°C, $V_{CC} = 5.0V + 5\%$; GND = 0V.

		LIMITS					
		μPC	08251	μPD	8215A		TEST
PARAMETER	SYMBOL	OL MIN MAX		MIN	MIN MAX		CONDITIONS
	.	RE	AD				
Address Stable before READ, (CS, C/D)	^t AR	50		0		ns	
Address Hold Time for READ, (CS, CD)	^t RA	5		0		ns	
READ Pulse Width	^t RR [°]	430		250		ns	
Data Delay from READ	^t RD		350		200	ns	μPD8251: CL = 100 pF μPD8251A: CL = 150 pF
READ to Data Floating	[†] DF	25	200	10	100	ns	μPD8251 CL = 100 pF CL = 15 pF
		WR	TE				
Address Stable before WRITE	^t AW	20		0		ns	
Address Hold Time for WRITE	twA	20		0	· ·	ns	
WRITE Pulse Width	tww	400		250		ns	
Data Set-Up Time for WRITE	t DW	200		150		ns	
Data Hold Time for WRITE	twD	40		0		ns	
Recovery Time Between WRITES 2	^t RV	6		6		^t CY	
	4	OTHER	TIMING				
Clock Period (3)	1CY	.0.420	1.35	0.32	1.35	μs	
Clock Pulse Width High	'oW	220	0.7tCY	120	tCY-90	ns	
Clock Pulse Width Low	tow			90		ns	
Clock Rise and Fall Time	tR.tF	0	50	5	20	ns	
TxD Delay from Falling Edge of TxC	[†] DTx		1		1	μs	
Rx Data Set-Up Time to Sampling Pulse	^t SRx	2		2		μs	μPD8251: C1 = 100 pF
Rx Data Hold Time to Sampling Pulse	THRX	2		2		μs	
Transmitter Input Clock Frequency	fTx					μ,	
1X Baud Rate		DC	56		64	kHz	
16X Baud Rate 64X Baud Rate		DC	520 520		310 615	kHz kHz	
Transmitter Input Clock Pulse Width	1		520		015	KHZ	
1 X Baud Rate	1TPW	12		12		^t CY	
16X and 64X Baud Rate				1		1CY	
Transmitter Input Clock Pulse Delay	1 TPD						
1 X Baud Rate 16X and 64X Baud Rate		15		15		^t CY	
Receiver Input Clock Frequency	fRx			3		1CY	
1X Baud Rate	I 'Hx	DC	56		64	kHz	
16X Baud Rate 64X Baud Rate		DC	520		310	kHz	
Receiver Input Clock Pulse Width			520		615	kHz	
1X Baud Rate	^t RPW	12		12		^t CY	
16X and 64X Baud Rate		1		1		ICY	
Receiver Input Clock Pulse Delay	^t RPD						
1X Baud Rate 16X and 64X Baud Rate		15		15		tCY	
TxRDY Delay from Center of Data Bit	۲Tx (<u>↓ </u>	16		8	1CY	PD9251: C E0 - F
RxRDY Delay from Center of Data Bit	TRX		20		0 24	1CY	μPD8251: CL = 50 pF
Internal SYNDET Delay from Center of Data Bit	tis .		25		24 24	4СҮ 1СҮ	
External SYNDET Set-Up Time before Falling Edge of RxC	'ES		16 ·		16	ιCλ	
TxEMPTY Delay from Center of Data Bit	tTxE		16		20	1CY	μPD8251: CL = 50 pF
Control Delay from Rising Edge of WRITE (TxE, DTR, RTS)	twc		16		-8	ICY.	
Control to READ Set-Up Time (DSR, CTS)	¹ CR		16		20	1CY	

Notes. (1) AC timings measured at VOH = 2.0, VOL = 0.8, and with load circuit of Figure 1. (2) This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.
 Write: not no one of a subsequent mining or both of an of the second s




AC CHARACTERISTICS


TEST LOAD CIRCUIT


Delay Versus Δ Capacitance (pF)

TIMING WAVEFORM




SYSTEM CLOCK INPUT







RECEIVER CLOCK AND DATA




WRITE DATA CYCLE (PROCESSOR → USART)






TIMING WAVEFORM (CONT.)

TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)





RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

Notes: ① Internal sync, 2 sync characters, 5 bits, with parity. ② External sync, 5 bits, with parity.

PIN FUNCTION SYMBOL NO. NAME An 8-bit, 3-state bi-directional buffer used to 1, 2, $D_7 - D_0$ **Data Bus Buffer** interface the USART to the processor data 27, 28 bus. Data is transmitted or received by the 5 - 8buffer in response to input/output or Read/ Write instructions from the processor. The Data Bus Buffer also transfers Control words, Command words, and Status. 26 Vcc V_{CC} Supply Voltage +5 volt supply 4 GND Ground Ground This logic block accepts inputs from the processor Control Bus and generates control signals for overall USART operation. The Mode Instruction and Command Instruction registers Read/Write Control Logic that store the control formats for device functional definition are located in the Read/ Write Control Logic. 21 RESET Reset A "one" on this input forces the USART into the "Idle" mode where it will remain until reinitialized with a new set of control words. Minimum RESET pulse width is 6 toy. 20 CLK Clock Pulse The CLK input provides for internal device timing and is usually connected to the Phase 2 (TTL) output of the µPB8224 Clock Generator. External inputs and outputs are not referenced to CLK, but the CLK frequency must be at least 30 times the Receiver or Transmitter clocks in the synchronous mode and 4.5 times for the asynchronous mode. 10 WR Write Data A "zero" on this input instructs the USART to accept the data or control word which the processor is writing out on the data bus. RD 13 Read Data A "zero" on this input instructs the USART to place the data or status information onto the Data Bus for the processor to read. C/D 12 The Control/Data input, in conjunction with the Control/Data WR and RD inputs, informs the USART to accept or provide either a data character, control word or status information via the Data Bus. 0 = Data; 1 = Control. čš 11 Chip Select A "zero" on this input enables the USART to read from or write to the processor. The µPD8251 and µPD8251A have a set of Modem Control control inputs and outputs which may be used to simplify the interface to a Modem. DSR 22 Data Set Ready The Data Set Ready input can be tested by the processor via Status information. The DSR input is normally used to test Modem Data Set Ready condition. 24 DTR The Data Terminal Ready output can be con-Data Terminal Ready trolled via the Command word. The DTR output is normally used to drive Modem Data Terminal Ready or Rate Select lines. 23 RTS Request to Send The Request to Send output can be controlled via the Command word. The RTS output is normally used to drive the Modern Request to Send line. 17 **CTS** A "zero" on the Clear to Send input enables the Clear to Send USART to transmit serial data if the TxEN bit in the Command Instruction register is enabled (one).

CONTRACTOR AND


PIN IDENTIFICATION

TRANSMIT BUFFER

The Transmit Buffer receives parallel data from the Data Bus Buffer via the internal data bus, converts parallel to serial data, inserts the necessary characters or bits needed for the programmed communication format and outputs composite serial data on the TxD pin.

PIN IDENTIFICATION (CONT.)

	PIN		5100071001
NO.	SYMBOL	NAME	FUNCTION
		it Control Logic	The Transmit Control Logic accepts and outputs all external and internal signals necessary for serial data transmission.
15	TxRDY	Transmitter Ready	Transmitter Ready signals the processor that the transmitter is ready to accept a data character. TxRDY can be used as an interrupt or may be tested through the Status information for polled operation. Loading a character from the processor automatically resets TxRDY, on the leading edge.
18	Τ×Ε	Transmitter Empty	The Transmitter Empty output signals the processor that the USART has no further char- acters to transmit. TXE is automatically reset upon receiving a data character from the pro- cessor. In half-duplex, TXE can be used to signal end of a transmission and request the processor to "turn the line around." The TXEn bit in the command instruction does not effect TXE.
			In the Synchronous mode, a "one" on this out- put indicates that a Sync character or charac- ters are about to be automatically transmitted as "fillers" because the next data character has not been loaded.
9	TxC	Transmitter Clock	The Transmitter Clock controls the serial charac- ter transmission rate. In the Asynchronous mode, the TxC frequency is a multiple of the actual Baud Rate. Two bits of the Mode Instruc- tion select the multiple to be 1x, 16x, or 64x the Baud Rate. In the Synchronous mode, the TxC frequency is automatically selected to equal the actual Baud Rate. Note that for both Synchronous and Asynchro- nous modes, serial data is shifted out of the
			USART by the falling edge of TxC .
19	TxD	Transmitter Data	The Transmit Control Logic outputs the composite serial data stream on this pin.



μPD8251 AND μPD8251A INTERFACE TO 8080 STANDARD SYSTEM BUS And the second se

DIA

Г

The Receive Buffer accepts serial data input at the $\overline{\text{RxD}}$ pin and converts the data from serial to parallel format. Bits or characters required for the specific communication technique in use are checked and then an eight-bit "assembled" character is readied for the processor. For communication techniques which require less than eight bits, the μ PD8251 and μ PD8251A set the extra bits to "zero."

RECEIVE BUFFER

PIN IDENTIFICATION (CONT.)

		PIN	FUNCTION					
NO.	SYMBOL	NAME	FONCTION					
	Receiver C	ontrol Logic	This block manages all activities related to incoming data.					
14	RxRDY	Receiver Ready	The Receiver Ready output indicates that the Receiver Buffer is ready with an "assembled" character for input to the processor. For Polled operation, the processor can check RxRDY using a Status Read or RxRDY can be con- nected to the processor interrupt structure. Note that reading the character to the pro- cessor automatically resets RxRDY.					
25	RxC	Receiver Clock	The Receiver Clock determines the rate at which the incoming character is received. In the Asyn- chronous mode, the $R \times C$ frequency may be 1.16 or 64 times the actual Baud Rate but in the Syn- chronous mode the $R \times C$ frequency must equal the Baud Rate. Two bits in the mode instruction select Asynchronous at 1x, 16x or 64x or Syn- chronous operation at 1x the Baud Rate. Unlike $\overline{T \times C}$, data is sampled by the μ PD8251 and μ PD8251A on the rising edge of $\overline{R \times C}$.					
3	RxD	Receiver Data	A composite serial data stream is received by the Receiver Control Logic on this pin.					
16	SYNDET (µPD8251)	Sync Detect	The SYNC Detect pin is only used in the Synchronous mode. The μ PD8251 may be programmed through the Mode Instruction to operate in either the internal or external Sync mode and SYNDET then functions as an output or input respectively. In the internal Sync mode, the SYNDET output will go to a "one" when the μ PD8251 has located the SYNC character (bi-sync) operation has been programmed, SYNDET will go to "one" in the middle of the last bit of the second SYNC character. SYNDET is automatically reset to "zero" upon a Status Read or RESET. In the external SYNCDET input will cause the μ PD8251 to start assembling data character on the next falling edge of RxC. The length of the SYNDET input should be at least one RxC period, but may be removed once the μ PD8251 is in SYNC.					
16	SYNDET/BD (µPD8251A)	Sync Detect/ Break Detect	The SYNDET/BD pin is used in both Synchron- ous and Asynchronous modes. When in SYNC mode the features for the SYNDET pin described above apply. When in Asynchron- ous mode, the Break Detect output will go high when an all zero word of the programmed length is received. This word consists of: start bit, data bit, parity bit and one stop bit. Reset only occurs when Rx data returns to a logic one state or upon chip reset. The state of Break Detect can be read as a status bit.					

Note: ① Since the μPD8251 and μPD8251A will frequently be handling both the reception and transmission for a given link, the Receive and Transmit Baud Rates will be same. RxC and TxC then require the same frequency and may be tied together and connected to a single clock source or Baud Rate Generator.
 Examples: If the Baud Rate equals 110 (Async): If the Baud Rate equals 300:

If the Baud Rate equals 110 (Async): RxC or TxC equals 110 Hz (1x) RxC or TxC equals 1.76 KHz (16x) RxC or TxC equals 7.04 KHz (64x) If the Baud Rate equals 300: \overline{RxC} or \overline{TxC} equals 300 Hz (1x) A or S \overline{RxC} or \overline{TxC} equals 4800 Hz (16x) A only \overline{RxC} or \overline{TxC} equals 19.2 KHz (64x) A only

OPERATIONAL DESCRIPTION

A set of control words must be sent to the μ PD8251 and μ PD8251A to define the desired mode and communications format. The control words will specify the BAUD RATE FACTOR (1x, 16x, 64x), CHARACTER LENGTH (5 to 8), NUMBER OF STOP BITS (1, 1-1/2, 2) ASYNCHRONOUS or SYNCHRONOUS MODE, SYNDET (IN or OUT), PARITY, etc.

After receiving the control words, the μ PD8251 and μ PD8251A are ready to communicate. TxRDY is raised to signal the processor that the USART is ready to receive a character for transmission. When the processor writes a character to the USART, TxRDY is automatically reset.

Concurrently, the μ PD8251 and μ PD8251A may receive serial data; and after receiving an entire character, the RxRDY output is raised to indicate a completed character is ready for the processor. The processor fetch will automatically reset RxRDY.

Note: The µPD8251 and µPD8251A may provide faulty RxRDY for the first read after power-on or for the first read after receive is re-enabled by a command instruction (RxE). A dummy read is recommended to clear faulty RxRDY. But this is not the case for the first read after hardware or software reset after the device operation has once been established.

The μ PD8251 and μ PD8251A cannot transmit until the TxEN (Transmitter Enable) bit has been set by a Command Instruction and until the CTS (Clear to Send) input is a "zero". TxD is held in the "marking" state after Reset awaiting new control words.

USART PROGRAMMING

The USART must be loaded with a group of two to four control words provided by the processor before data reception and transmission can begin. A Reset (internal or external) must immediately proceed the control words which are used to program the complete operational description of the communications interface. If an external RESET is not available, three successive 00 Hex or two successive 80 Hex command instructions ($C/\overline{D} = 1$) followed by a software reset command instruction (40 Hex) can be used to initialize the μ PD8251 and μ PD8251A.

There are two control word formats:

1. Mode Instruction

2. Command Instruction

MODE INSTRUCTION

This control word specifies the general characteristics of the interface regarding the SYNCHRONOUS or ASYNCHRONOUS MODE, BAUD RATE FACTOR, CHARACTER LENGTH, PARITY, and NUMBER OF STOP BITS. Once the Mode Instruction has been received, SYNC characters or Command Instructions may be inserted depending on the Mode Instruction content.

COMMAND INSTRUCTION

This control word will be interpreted as a SYNC character definition if immediately preceded by a Mode Instruction which specified a Synchronous format. After the SYNC character(s) are specified or after an Asynchronous Mode Instruction, all subsequent control words will be interpreted as an update to the Command Instruction. Command Instruction updates may occur at any time during the data block. To modify the Mode Instruction, a bit may be set in the Command Instruction which causes an internal Reset which allows a new Mode Instruction to be accepted.

$C/\overline{D} = 1$ MODE INSTRUCTION C/D = 1 SYNC CHARACTER 1 SYNC MODE $C/\overline{D} = 1$ SYNC CHARACTER 2 ONLY COMMAND INSTRUCTION C/D = 1 $C/\overline{D} = 0$ DATA $C/\overline{D} = 1$ COMMAND INSTRUCTION $C/\overline{D} = 0$ DATA $C/\overline{D} = 1$ COMMAND INSTRUCTION

NOTE (1)

The second SYNC character is skipped if MODE instruction has programmed the μ PD8251 and μ PD8251A to single character Internal SYNC Mode. Both SYNC characters are skipped if MODE instruction has programmed the μ PD8251 and μ PD8251A to ASYNC mode.

The μ PD8251 and μ PD8251A can operate in either Asynchronous or Synchronous communication modes. Understanding how the Mode Instruction controls the functional operation of the USART is easiest when the device is considered to be two separate components, one asynchronous and the other synchronous, which share the same support circuits and package. Although the format definition can be changed at will or "on the fly", the two modes will be explained separately for clarity.

When a data character is written into the μ PD8251 and μ PD8251A, the USART automatically adds a START bit (low level or "space") and the number of STOP bits (high level or "mark") specified by the Mode Instruction. If Parity has been enabled, an odd or even Parity bit is inserted just before the STOP bit(s), as specified by the Mode Instruction. Then, depending on CTS and TxEN, the character may be transmitted as a serial data stream at the TxD output. Data is shifted out by the falling edge of TxC at TxC, TxC/16 or TxC/64, as defined by the Mode Instruction.

If no data characters have been loaded into the μ PD8251 and μ PD8251A; or if all available characters have been transmitted, the TxD output remains "high" (marking) in preparation for sending the START bit of the next character provided by the processor. TxD may be forced to send a BREAK (continuously low) by setting the correct bit in the Command Instruction.


The RxD input line is normally held "high" (marking) by the transmitting device. A falling edge at RxD signals the possible beginning of a START bit and a new character. The START bit is checked by testing for a "low" at its nominal center as specified by the BAUD RATE. If a "low" is detected again, it is considered valid, and the bit assembling counter starts counting. The bit counter locates the approximate center of the date, parity (if specified), and STOP bits. The parity error flag (PE) is set, if a parity error occurs. Input bits are sampled at the RxD pin with the rising edge of RxC. If a high is not detected for the STOP bit, which normally signals the end of an input character, a framing error (FE) will be set. After a valid STOP bit, the input character is loaded into the parallel Data Bus Buffer of the μ PD8251 and μ PD8251A and the RxRDY signal is raised to indicate to the processor that a character is ready to be fetched. If the processor has failed to fetch the previous character, the new character replaces the old and the overrun flag (OE) is set. All the error flags can be reset by setting a bit in the Command Instruction. Error flag conditions will not stop subsequent USART operation.

MODE INSTRUCTION DEFINITION

TYPICAL DATA BLOCK

ASYNCHRONOUS TRANSMISSION

ASYNCHRONOUS RECEIVE



As in Asynchronous transmission, the TxD output remains "high" (marking) until the μ PD8251 and μ PD8251A receive the first character (usually a SYNC character) from the processor. After a Command Instruction has set TxEN and after Clear to Send (CTS) goes low, the first character is serially transmitted. Data is shifted out on the falling edge of TxC and the same rate as TxC.

Once transmission has started, Synchronous Mode format requires that the serial data stream at TxD continue at the TxC rate or SYNC will be lost. If a data character is not provided by the processor before the μ PD8251 and μ PD8251A Transmit Buffer becomes empty, the SYNC character(s) loaded directly following the Mode Instruction will be automatically inserted in the TxD data stream. The SYNC character(s) are inserted to fill the line and maintain synchronization until new data characters are available for transmission. If the μ PD8251 and μ PD8251A become empty, and must send the SYNC character(s), the TxEMPTY output is raised to signal the processor that the Transmitter Buffer is empty and SYNC character are being transmitted. TxEMPTY is automatically reset by the next character from the processor.


In Synchronous Receive, character synchronization can be either external or internal. If the internal SYNC mode has been selected, and the Enter HUNT (EH) bit has been set by a Command Instruction, the receiver goes into the HUNT mode.

Incoming data on the RxD input is sampled on the rising edge of \overline{RxC} , and the Receive Buffer is compared with the first SYNC character after each bit has been loaded until a match is found. If two SYNC characters have been programmed, the next received character is also compared. When the SYNC character(s) programmed have been detected, the μ PD8251 and μ PD8251A leave the HUNT mode and are in character synchronization. At this time, the SYNDET (output) is set high. SYNDET is automatically reset by a STATUS READ.

If external SYNC has been specified in the Mode Instruction, a "one" applied to the SYNDET (input) for at least one \overline{RxC} cycle will synchronize the USART.

Parity and Overrun Errors are treated the same in the Synchronous as in the Asynchronous Mode. If not in HUNT, parity will continue to be checked even if the receiver is not enabled. Framing errors do not apply in the Synchronous format.


The processor may command the receiver to enter the HUNT mode with a Command Instruction which sets Enter HUNT (EH) if synchronization is lost.




SYNCHRONOUS TRANSMISSION


SYNCHRONOUS RECEIVE

TRANSMIT/RECEIVE FORMAT SYNCHRONOUS MODE





ASSEMBLED SERIAL DATA OUTPUT (TND)



TRANSMIT FORMAT



PROCESSOR BYTES (5-8 BITS CHAR)

DATA CHARACTERS

RECEIVE FORMAT


Note ① If character length is defined as 5, 6 or 7 bits, the unused bits are set to "zero."

COMMAND INSTRUCTION FORMAT	After the functional definition of the μ PD8251 and μ PD8251A has been specified by the Mode Instruction and the SYNC character(s) have been entered (if in SYNC mode), the USART is ready to receive Command Instructions and begin communication. A Command Instruction is used to control the specific operation of the format selected by the Mode Instruction. Enable Transmit, Enable Receive, Error Reset and Modem Controls are controlled by the Command Instruction. After the Mode Instruction and the SYNC character(s) (as needed) are loaded, all subsequent "control writes" (C/ \overline{D} = 1) will load or overwrite the Command Instruction register. A Reset operation (internal via CMD IR or external via the RESET input) will cause the μ PD8251 and μ PD8251A to interpret the next "control write", which must immediately follow the reset, as a Mode Instruction.
STATUS READ FORMAT	It is frequently necessary for the processor to examine the status of an active interface device to determine if errors have occurred or if there are other conditions which require a response from the processor. The μ PD8251 and μ PD8251A have features which allow the processor to read the device status at any time. A data fetch is issued by the processor while holding the C/D input "high" to obtain device Status Information. Many of the bits in the status register are copies of external pins. This dual status arrangement allows the μ PD8251 and μ PD8251A to be used in both Polled and interrupt driven environments. Status update can have a maximum delay of 16 clock periods in the μ PD8251 and 28 clock periods in the μ PD8251A.
PARITY ERROR	When a parity error is detected, the PE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. PE being set does not inhibit USART operation.
OVERRUN ERROR	If the processor fails to read a data character before the one following is available, the OE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. Although OE being set does not inhibit USART operation, the previously received character is overwritten and lost.
FRAMING ERROR $ {f D} $	If a valid STOP bit is not detected at the end of a character, the FE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. FE being set does not inhibit USART operation.

Note: 1 ASYNC mode only.

9

 $\partial_{i_{i}}^{k}$




COMMAND INSTRUCTION FORMAT


STATUS READ FORMAT

2 TxRDY status bit is not totally equivalent to the TxRDY output pin, the relationship is as follows:


TxRDY status bit = DB Buffer Empty ----




ASYNCHRONOUS SERIAL INTERFACE TO CRT TERMINAL, DC to 9600 BAUD




ASYNCHRONOUS INTERFACE TO TELEPHONE LINES



SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE




SYNCHRONOUS INTERFACE TO TELEPHONE LINES



PACKAGE OUTLINES μPD8251C/D μPD8251AC/D

Plastic

ITEM	MILLIMETERS	INCHES
Α	38.0 MAX.	1.496 MAX.
В	2.49	0.098
с	2.54	0.10
D	0.5 ± 0.1	0.02 ± 0.004
E	33.02	1.3
F	1.5	0.059
G	2.54 MIN.	0.10 MIN.
н	0.5 MIN.	0.02 MIN.
$p \in \mathbf{I}^{-1}$ and	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
к	15.24	0.6
L	13.2	0.52
м	0.25 + 0.10	0.01 + 0.004 0.002



Ceramic							
ITEM	MILLIMETERS	INCHES					
А	51.5 MAX.	2.03 MAX.					
В	1.62 MAX.	0.06 MAX.					
С	2.54 ± 0.1	0.1 ± 0.004					
D	0.5 ± 0.1	0.02 ± 0.004					
E	48.26 ± 0.1	1.9 ± 0.004					
F	1.02 MIN.	0.04 MIN.					
G	3.2 MIN.	0.13 MIN.					
H	1.0 MIN.	0.04 MIN.					
I	3.5 MAX.	0.14 MAX.					
J	4.5 MAX.	0.18 MAX.					
к	15.24 TYP.	0.6 TYP.					
L	14.93 TYP.	0.59 TYP.					
М	0.25 ± 0.05	0.01 ± 0.0019					

.....

NEC Microcomputers, Inc.

SINGLE/DOUBLE DENSITY FLOPPY DISK CONTROLLER

DESCRIPTION

The μ PD765 is an LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 Floppy Disk Drives. It is capable of supporting either IBM 3740 single density format (FM), or IBM System 34 Double Density format (MFM) including double sided recording. The μ PD765 provides control signals which simplify the design of an external phase locked loop, and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a Floppy Disk Interface.

Hand-shaking signals are provided in the μ PD765 which make DMA operation easy to incorporate with the aid of an external DMA Controller chip, such as the μ PD8257. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor every time a data byte is available. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the μ PD765 and DMA controller.

There are 15 separate commands which the μ PD765 will execute. Each of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available:

Read Data	
Read ID	
Read Deleted Data	
Read a Track	
Scan Equal	

Scan High or Equal Scan Low or Equal Specify Write Data Format a Track Write Deleted Data Seek Recalibrate (Restore to Track 0) Sense Interrupt Status Sense Drive Status


FEATURES

Address mark detection circuitry is internal to the FDC which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The µPD765 offers many additional features such as multiple sector transfers in both read and write with a single command, and full IBM compatibility in both single and double density modes.

- IBM Compatible in Both Single and Double Density Recording Formats
- Programmable Data Record Lengths: 128, 256, 512, or 1024 Bytes/Sector
- Multi-Sector and Multi-Track Transfer Capability
- Drive Up to 4 Floppy Disks
- Data Scan Capability Will Scan a Single Sector or an Entire Cylinder's Worth of Data Fields, Comparing on a Byte by Byte Basis, Data in the Processor's Memory with Data Read from the Diskette
- Data Transfers in DMA or Non-DMA Mode
- Parallel Seek Operations on Up to Four Drives
- Compatible with Most Microprocessors Including 8080A, 8085A, μPD780 (Z80TM)
- Single Phase 8 MHz Clock
- Single +5 Volt Power Supply
- Available in 40 Pin Plastic Dual-in-Line Package

PIN CONFIGURATION

RESET 🖸 1	\cup	40口 ∨cc
		39 RW/SEEK
		38 LCT/DIR
cs 🖸 4		37 🗖 F F / STP
A0 🖸 5		36 HDL
		35 🗖 RDY
		. 34 🗇 WP/TS
DB2 48		33 FLT/TR0
DB3 🗍 9	μPD	32 🗖 PS0
DB4 🗖 10	765	31 🗖 PS1
DB5 🗌 11		30 🗖 WDA
DB6 🗖 12		29 US0
DB7 [13		28 US1
DRQ. 🗖 14		27 но
DACK 15		26 🗖 MFM
TC 🗖 16		25 🗖 WE
17 🗖 XQI		24 🗖 vco
INT 🗖 18		23 🗖 RD
CLK 🗖 19		22 🗖 RDW
GND 🗖 20		21 🗖 WCK



Operating Temperature
Storage Temperature
All Output Voltages
All Input Voltages0.5 to +7 Volts
Supply Voltage V _{CC}
Power Dissipation 1 Watt

ABSOLUTE MAXIMUM RATINGS*

BLOCK DIAGRAM

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

 $T_a = -10^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 5\%$ unless otherwise specified.

	0.000		LIMIT	S		TEST		
PARAMETER	SYMBOL	MIN	ТҮРД	MAX	UNIT	CONDITIONS		
Input Low Voltage	VIL	-0.5		0.8	V			
Input High Voltage	ViH	2.0		V _{CC} + 0.5	V			
Output Low Voltage	VOL			0.45	V	I _{OL} = 2.0 mA		
Output High Voltage	∨он	2.4		Vcc	ν.	I _{OH} = -200 µA		
Input Low Voltage (CLK + WR Clock)	VIL(Φ)	-0.5		0.65	V			
Input High Voltage (CLK + WR Clock)	V _{IH(Φ)}	2.4		V _{CC} + 0.5	v			
V _{CC} Supply Current	1cc	1		150	mA			
Input Load Current	161	1		10	μA	VIN = VCC		
(All Input Pins)				-10	μA	V _{IN} = 0V		
High Level Output Leakage Current	LOH			10	μA	VOUT = VCC		
Low Level Output Leakage Current	LOL			-10	μA	V _{OUT} = +0.45V		

Note: ① Typical values for $T_a = 25^{\circ}C$ and nominal supply voltage.

DC CHARACTERISTICS

INSTRUCTION SET

μPD8049/8039L

					INS	TRUC	TION C	ODE						FLAGS	
MNEMONIC	FUNCTION	DESCRIPTION	D7	D ₆	D5	D4	D3	D2	D1	D ₀	CYCLES	BYTES	с	AC FO	F1
ADD A, = data	(A) · (A) + data	ACCUM Add Immediate the specified Data to the		OR 0	ō	0	0	0	1	1	2	2	•		
ADD A, Br	(A) (A) + (Rr)	Accumulator. Add contents of designated register to	d7. 0	d6 1	d5 1	_ d4_ 0	d3 1	d2	d1	d0 .	1				
	for r = 0 - 7	the Accumulator.				'							•		
ADD A, @ Rr	(A) · (A) + ((Rr)) for r = 0 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	. 1	0	0	0	0	'	1	1	•		
ADDC A, # data	(A) • (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0 d7	0 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	?	2	•		
ADDC A, Rr	(A) • (A) + (C) + (Rr) for r = 0 7	Add with carry the contents of the designated register to the Accumulator.	0	1	1	1	. 1	Ţ	<u>_</u>		1	. 1	•		
ADDC A, @ Rr	(A) + (A) + (C) + ((Rr)) for r = 0 1	Add Indirect with carry the contents of data memory location to the Accumulator.	ŏ	'n	1	1	0	0	0	ì	1	.1	•		
ANL A, = data	(A) · (A) AND data	Logical and specified Immediate Data with Accumulator.	0 d7	1 d6	- 0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2			
ANL A, Rr	(A) (A) AND (Rr) for r = 0 7	Logical and contents of designated register with Accumulator.	0	· 1	0	1	1	r	r	r,	1	1			
ANL A, @ Rr	(A) - (A) AND ((Rr)) for r = 0 = 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	, " 0	1	0	0	0	r	1	1, -			
CPL A	(A) • NOT (A)	Complement the contents of the	0	0	1	1	0	1	1	1	1	1 -			
CLR A	(A) · 0	Accumulator CLEAR the contents of the Accumulator.	0	0	1	0	Ō	1	1	1	1	1			
DAA		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1	•		
DEC A	(A) · (A) 1	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1			
INC A	(A) · (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	ò	1	1	1	1	1			
ORLA, = data	(A) - (A) OR data	Logical OR specified immediate data	0	1	0	0	0	0	1	1	2	2			
ORL A, Rr	(A) • (A) OR (Br)	with Accumulator Logical OR contents of designated	d7_ 0	^d 6 1	d5 •0	d4 0	d3 1	d2 r	d1 ∵r	d0 r	.1	1			1 44
ORL A, @ Rr	for r = 0 7 (A) + (A) OR ((Rr))	register with Accumulator. Logical OR Indirect the contents of data	0	1	0	0	0	0	0	r	1 .	1			
RLA	forr=0 1 (AN + 1) - (AN)	memory location with Accumulator. Rotate Accumulator left by 1-bit without	1	1	1	0	0	1	1	1	1	. 1			
RLC A	(A ₀) ← (A ₇) for N = 0 - 6 (AN + 1) ← (AN); N = 0 6	carry. Rotate Accumulator left by 1-bit through	1	, 1	1	1	0	ì	. 1	1	1	1			
	(A ₀)'← (C) (C) ← (A ₇)	Carry.													
RR A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) \leftarrow (A_0)$	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1			
RRC A	$(AN) \leftarrow (AN + 1); N = 0 - 6$ $(A_7) + (C)$ $(C) + (A_0)$	Rotate Accumulator right by 1-bit through carry.	0	1	,1	0	0	1	1	1	1	1	•		
SWAP A	(A4.7) . (A0 - 3)	Swap the 2.4-bit nibbles in the Accumulator.	.0	1	0	0	0	. 1	1	1	1	1			
XRL A, = data	(A) • (A) XOR data	Logical XOR specified immediate data with Accumulator.	1 d7	1 d6	0 d5	1 d4	0 d3	0 d2	1 d1	1 d0	2	2			
XRL A, Rr	(A) + (A) XOR (Rr) for r = 0 - 7	Logical XOR contents of designated register with Accumulator.	1	1	0	1	1	r	r	r	1	1 .			
XRL A, @ Rr	(A) · (A) XOR ((Rr)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1			
		مراجع ومراجع والمستخلف والمعمل المتحد والمتحد والمحمل والمحمل والمحمد والمحمد والمحمد والمحمد والمحمد والمحمد	ANCH								L	L			
DJNZ Rr, addr	(Rr) ← (Rr) - 1;r = 0 - 7 If (Rr) ≠ 0: (PC 0 - 7) ← addr	Decrement the specified register and test contents.	1 87	1 36	1 ^a 5	0 94	1 a3	r a2	r a1	r a0	2	2			
JBb addr	(PC 0 7) ← addr if Bb = 1 (PC) · (PC) + 2 if Bb = 0	Jump to specified address if Accumulator bit is set.	b2 37	^b 1	b0 a5	1 a <u>a</u>	0 'a3	0 a2	1 81	90 0	2	2			· .
JC addr	(PC 0 - 7) ← addr if C = 1 (PC) - (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	- / 1 a7	-0 1 96	-5 -1 a5	1 a4	-3 0 a3	-2 1 a2	-, 1 a1	-0 20	2	2			
JF0 addr	(PC 0 · 7) ← addr if FO = 1 (PC) ·)(PC) + 2 if FO - 0	Jump to specified address if Flag F0 is set.	1	0	1	1	0	1	1	0	2	2			
JF1 addr	$(PC 0 - 7) \leftarrow addr if F1 = 1$ (PC 0 - (PC) + 2 if F1 = 0	Jump to specified address if Flag F1 is	a7 0	a6 1	a5 1	a4 1	a3 0	а2 1	a1 1	90 90	2	2			
JMP addr	(PC 8 10) + addr 8 10 (PC 0 - 7) ← addr 0 - 7	set. Direct Jump to specified address within the 2K address block.	87 810 87	а6 а6	a5 a8 a5	а4 0. а4	93 0 93	а2 1 а2	81 0 81	90 о 90	2	2			
JMPP @ A	(PC 0 7) - ((A))	Jump indirect to specified address with	1	0	1	1	• 0	0	1	1	2	1			
JNC addr	(PC 0 7) - addr if C = 0	with address page. Jump to specified address if carry flag is	1	1	1	0	0	1	1	0	2	2			
JNI addr	(PC) + (PC) + 2 if C = 1 (PC 0 - 7) + addr if 1 = 0	low. Jump to specified address if interrupt	а7 1	^а 6 0	а <u>5</u> О	а 4 О	ag O	а2 1	'a1 1	0 90	2	2			
	(PC) · (PC) + 2 if I = 1	is low.	<u>97</u>	⁹ 6	^a 5	a4	ag	⁹²	91	90	L				

8

μPD8049/8039L

INSTRUCTION SET (CONT.)

					INS	TRUCT		ODE					FL	AGS
MNEMONIC FUNCTION		DESCRIPTION	D7	D ₆	D5	D4	D3	D2	D1	Do	CYCLES	BYTES	C AC	
		BRANC	-		05	54							0 /10	
NT0 addr	(PC 0 - 7) - addr if T0 = 0	Jump to specified address if Test 0 is low.	0	0	1	0	0	1	1	0	2	2	1	
	(PC) (PC) + 2 if T0 = 1		87	^a 6	^a 5	a4	a3	ª2	aı	a0				
JNT1 addr	(PC 0 - 7) - addr if T1 = 0	Jump to specified address if Test 1 is low.	0	1	0	0	0	1	1 . a1	0	2	2		
JNZ addr	(PC) + (PC) + 2 if T1 = 1 (PC 0 - 7) + addr if A ≠ 0	Jump to specified address if accumulator	а7 1	^a 6 0	а <u>5</u> О	а <u>4</u> 1	аз 0	а2. 1	्य। 1	90 90	2	2		
3112 3001	(PC) · (PC) + 2 (f A 0	is non-zero.	a7	a6	a5	a4	ag	a2	a1	aO	1	1 *		
JTF addr	(PC 0 7) ← addr if TF = 1	Jump to specified address if Timer Flag	0	0	0	1	0	<u>,</u> 1	1	0	2	2		
	(PC) - (PC) + 2 if TF · 0	is set to 1.	a7 0	^a 6	^a 5	a4	ag O	a2 1	a1	аО О			[
JT0 addr	(PC 0 – 7) ← addr if T0 = 1 (PC) ← (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a 😳	0 97	0 86	1 a5	1 84	ag	1 82	1 a1	90 80	2	2		
JT1 addr	(PC0 7) + addr if T1 = 1	Jump to specified address if Test 1 is a 1.	o	ĩ.	ŏ	1	ō	1	1	ő	2 .	2		
	(PC) · (PC) + 2 if T1 0		87	^a 6	^a 5	a4	аз	^a 2	a1	a0	1	1.1		
JZ addr	(PC 0 - 7) • addr if A = 0 (PC) • (PC) + 2 if A = 0	Jump to specified address if Accumulator is 0.	1 a7	1.	0 a5	0 a4	0 a3	1 a2	1 91	0	. 2	2		
	(PC) + (PC) + 2 IFA + 0		TBOL	^a 6	a5	. 04	aj	82	01	90 80				_
ENI		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	T 1		
DISI		Disable the External Interrupt input.	0	'n.	0	1	0	1	0	1	1			
ENTO CLK		Enable the Clock Output pin T0.	0	1	1	1	0	1	o	1			1	
SEL MBO	(DBF) · 0	Select Bank 0 (locations 0 2047) of		1	1	0	0	1	0	1]	
		Program Memory.	ľ	•		Ť	, e							
SEL MB1	(DBF) · 1	Select Bank 1 (locations 2048 4095) of	1	1	1	- 1 [°] ,	0	1	0	1	1	1		
SEL RBO	(BS) · 0	Program Memory.	1		0	0	0	ŀ	0	1	1	1,		
SEL HBU	(85) • 0	Select Bank 0 (locations 0 – 7) of Data Memory.	'		U	·	0	r	U	'	1	1'		
SEL RB1	(BS) · 1	Select Bank 1 (locations 24 31) of	1	1	0	1	0	1	0	1	1	1]	
		Data Memory.	L					_					L	
		DATA	_					_						-
MOVA, #data	(A) · data	Move Immediate the specified data into the Accumulator.	0 d7	0 d6	1 d5	0 d4	0 d3	0 d2	1 d1	1 d0	2	2		
MOV A, Br	(A) • (Br); r • 0 7	Move the contents of the designated	1	1	1	1	1	•2 r	r	r	1	1		
		registers into the Accumulator.	l .		·		·			-				
MOV A, @ Rr	(A) • ((Rr)); r = 0 1	Move Indirect the contents of data	1	1	1	1	0	0	0	r	1	1		
		memory location into the Accumulator.											14	
MOV A, PSW	(A) · (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1		
MOV Rr, ⊭ data	(Rr) · data;r=0 7	Move Immediate the specified data into	1	0	1	1	1	r	r	r	2	2		
		the designated register.	d7	d ₆	d5	d4	d3	d2	d1	d0				
MOV Rr, A	(Rr) (A); r = 0 7	Move Accumulator Contents into the	{ 1 .	0	1	0	1	r	r	r	1	1		
MOV @ Rr, A	((Rr)) (A); r = 0 1	designated register. Move Indirect Accumulator Contents		0	1	0	0	0	0	r	1	1		
MOV @ RI, A	((n)// (A), 1 = 0 · 1	into data memory location.	1'	0	'	U	U	0	U		· ·	1 '		
MOV @ Rr, ≃ data	· ((Rr)) · data;r-0 ト	Move Immediate the specified data into	1	0	1	1	0	0	0	r	2	2		
		data memory.	d7	d6	d5	d4	d3	d2	dı	d0				
MOV PSW, A	(PSW) · (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	1	1	1	1	1		
MOVP A, @ A	(PC 0 7) + (A)	Move data in the current page into the	1,	0	1	0	0	0	1	1	2	1		
	(A) - ((PC))	Accumulator.										1.1		
MOVP3 A,@ A	(PC 0 7) · (A)	Move Program data in Page 3 into the	1	1	1	0	0	0	1	1	2	1		1
1. A.	(PC 8 10) 011 (A) - ((PC))	Accumulator.										1		
MÓVX A, @ R	(A) ← ((Rr)); r = 0 1	Move Indirect the contents of external	1	0	o.	0	0	. 0	0	r	2	i i	1	
		data memory into the Accumulator.												
MOVX @ R, A	((Rr)) + (A); r = 0 1	Move Indirect the contents of the	1	0	0	1	0	0	0	r	2	1 .		
XCH A. Br	(A) ≓ (Rr); r = 0 – 7	Accumulator into external data memory. Exchange the Accumulator and	0	0	1	0			r	r	1	1		
	$(A) \leftarrow (Br); r = 0 = 7$	designated register's contents.	0	0	•	U	'	'	'	'	1	{ '		
XCH A, @ Rr	(A) <i>≓</i> ((Rr)); r = 0 – 1	Exchange Indirect contents of Accumu-	0	0	1	0	0	0	0	r	1	1		
	· · · · · · · · · · · · · · · · · · ·	lator and location in data memory.										1	1	
XCHD A, @ Rr	(A 0 – 3) ≒ ((Rr)) 0 – 3));	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	r	1	1		
	r = 0 - 1		AGS	-							1	1	L	
CPL C	(C) · NOT (C)	Complement Content of carry bit.	1	0	1	Ó	0	1	1	í	1 1	1 1	•	
CPL FO	(F0) + NOT (F0)	Complement Content of Flag F0.		0	o	1	o	1	0	,			1	•
CPL FU	(F1) · NOT (F1)	Complement Content of Flag F1		0	1	1	0		0	;				· ·
	(F1) NOT(F1) (C) 0	Clear content of carry bit to 0.		0	0	1	0		1	1				
CLR FO	(E0) ← 0	Clear content of Flag 0 to 0.		0	0	· 0	. 0	1	0	;			1	•
CLR FU	(F0) ← 0 (F1) ← 0	1		0	1	0	0	1	0	1				•
ULN FI	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Clear content of Flag 1 to 0.	1 '	U	'	U	U		U	,	1 .	1 '	1	

NEC Microcomputers, Inc.



PROGRAMMABLE INTERVAL TIMER

DESCRIPTION

The NEC μ PD8253 contains three independent, programmable, multi-modal 16-bit counter/timers. It is designed as a general purpose device, fully compatible with the 8080 family. The μ PD8253 interfaces directly to the busses of the processor as an array of I/O ports.

The μ PD8253 can generate accurate time delays under the control of system software. The three independent 16-bit counters can be clocked at rates from DC to 3 MHz (μ PD8253-5 DC to 4 MHz). The system software controls the loading and starting of the counters to provide accurate multiple time delays. The counter output flags the processor at the completion of the time-out cycles.

System overhead is greatly improved by relieving the software from the maintenance of timing loops. Some other common uses for the μ PD8253 in microprocessor based systems are:

- Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

FEATURES

- Three Independent 16-Bit Counters
- Clock Rate: DC to 2 MHz (μPD8253) DC to 4 MHz (μPD8253-5)
- Count Binary or BCD
- Single +5 Volt Supply
- 24 Dual-In-Line Plastic Package

PIN CONFIGURATION

D7 🗖	1		24	Þvcc
D6 🗆	2		23	
D5 🗆	3		. 22	
D4 🗖	4		21	्र टड
D3 🗖	5		20	D A1
D2 🗆	6	μPD	19	
D1 🗆	7	8253/	18	CLK 2
₽₀ □	8	8253-5	17	0UT 2
СГК О 🗖	9		16	GATE 2
оит о 🗖	10		15	
GATE 0	11		14	GATE 1
	12		13	

PIN NAMES

D ₇ -D ₀	Data Bus (8-Bit)
CLK N	Counter Clock Inputs
GATEN	Counter Gate Inputs
OUT N	Counter Outputs
RD	Read Counter
WR	Write Command or Data
cs	Chip Select
A ₀ , A ₁	Counter Select
V _{CC}	+5 Volts
GND	Ground

Data Bus Buffer

The 3-state, 8-bit, bi-directional Data Bus Buffer interfaces the μ PD8253 to the 8080A microprocessor system. It will transmit or receive data in accordance with the INput or OUTput instructions executed by the processor. There are three basic functions of the Data Bus Buffer.

- 1. Program the modes of the μ PD8253
- 2. Load the count registers.
- 3. Read the count values.

Read/Write Logic

The Read/Write Logic controls the overall operation of the μ PD8253 and is governed by inputs received from the processor system bus.

Control Word Register

Two bits from the address bus of the processor, A_0 and A_1 , select the Control Word Register when both are at a logic "1" (active-high logic). When selected, the Control Word Register stores data from the Data Bus Buffer in a register. This data is then used to control:

- 1. The operational MODE of the counters.
- 2. The selection of BCD or Binary counting.
- 3. The loading of the count registers.

RD (Read)

This active-low signal instructs the μ PD8253 to transmit the selected counter value to the processor.

WR (Write)

This active-low signal instructs the μ PD8253 to receive MODE information or counter input data from the processor.

A1, A0

The A_1 and A_0 inputs are normally connected to the address bus of the processor. They control the one-of-three counter selection and address the control word register to select one of the six operational MODES.

CS (Chip Select)

The μ PD8253 is enabled when an active-low signal is applied to this input. Reading or writing from this device is inhibited when the chip is disabled. The counter operation, however, is not affected.

Counters #0, #1, #2

The three identical, 16-bit down counters are functionally independent allowing for separate MODE configuration and counting operation. They function as Binary or BCD counters with their gate, input and output line configuration determined by the operational MODE data stored in the Control Word Register. The system software overhead time can be reduced by allowing the control word to govern the loading of the count data.


The programmer, with READ operations, has access to each counter's contents. The μ PD8253 contains the commands and logic to read each counter's contents while still counting without disturbing its operation.

The following is a table showing how the counters are manipulated by the input signals to the Read/Write Logic.

C S	RD	WR	A1	A0	FUNCTION
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation, 3-State
1	X	X	X	X	Disable, 3-State
0	1	1	X	X	No-Operation, 3-State

FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM



Note: 1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device realiability.

DC CHARACTERISTICS $T_a = 0^{\circ} C$ to +70°C; $V_{CC} = +5V \pm 5\%$

			LIM	TS		TEST
PARAMETER	SYMBOL	MIN	TYP	. MAX	UNIT	CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	v	
Input High Voltage	VIH	2.0		V _{CC} +0.5	V	
Output Low Voltage	VOL			0.45	v	I _{OL} = 2.2 mA
Output High Voltage	Voн	2.4			v	loH = -400 μA
Input Load Current	41			±10	μA	VIN = VCC to 0 V
Output Float Leakage Current	OFL			±10	μA	VOUT = VCC to 0 V
V _{CC} Supply Current	Icc			140	mA	

CAPACITANCE


T _a = 25°C;	V _{CC} = GND = 0V
------------------------	----------------------------

			LIMIT	S		
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	pF	f _c = 1 MHz
Input/Output Capacitance	CI/O			20	pF	Unmeasured pins returned to VSS.

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; \text{GND} = 0V$

				LIM	ITS				TEST
PARAMETER	SYMBOL	ļ	PD825	i3	μP	D8253	-5	UNIT	CONDITIONS
		MIN	түр	MAX	MIN	TYP	MAX		Contra Hono
			READ	;					
Address Stable Before READ	tAR	50			0			ns	
Address Hold Time for READ	^t RA	5			0			ns	
READ Pulse Width	tRR	400			250			ns	
Data Delay from READ	^t RD			300			170	ns	CL = 150 pF
READ to Data Floating	^t DF	25		125	25		100	'ns	CL = 100 pF
			WRIT	E					-
Address Stable Before WRITE	tAW	20			0			ns	
Address Hold Time for WRITE	tWA	20			0 ·	1	1	ns	
WRITE Pulse Width	tww	400			250			ns	
Data Set Up Time for WRITE	tDW	200			150			ns	
Data Hold Time for WRITE	twD	40			0			ns	
Recovery Time Between WRITES	^t RV	1			1			μs	
	CL	OCK A	ND GA	TE TIM	ING				Ţ
Clock Period	^t CLK	300		DC	250		DC	ns	
High Pulse Width	^{• t} PWH	200			160			ns	
Low Pulse Width	^t PWL	100			90			ns	
Gate Pulse Width High	tGW	150			150			ns	
Gate Set Up Time to Clock 1	tGS	100			100			ns	
Gate Hold Time After Clock †	tGH	50			50			ns	
Low Gate Width	tGL	100			100			ns	
Output Delay from Clock ↓	tOD			300			300	ns	CL = 100 pF
Output Delay from Gate	todg			300			300	ns	CL ≈ 100 pF

Note: 1 AC Timing Measured at V_{OH} = 2.2V; V_{OL} = 0.8V.



CLOCK AND GATE TIMING

PROGRAMMING THE µPD8253

The programmer can select any of the six operational MODES for the counters using system software. Individual counter programming is accomplished by loading the CONTROL WORD REGISTER with the appropriate control word data (A_0 , A_1 = 11).

CONTROL WORD FORMAT

D7	D6.	D5	D4	D3	D2	D1	D ₀
SC1	SC0	RL1	RL0	M2	M1	MO	BCD

SC - Select Counter

SC1	SC0	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Invalid

RL – Read/Load

RL1	R LO	
0	0	Counter Latching Operation
1	0	Read/Load Most Significant Byte Only
0	1	Read/Load Least Significant Byte Only
1	1	Read/Load Least Significant Byte First, Then Most Significant Byte

BCD

0	Binary Counter, 16-Bits
1	BCD Counter, 4-Decades


M-Mode

M2	M1	MO	
0	0	0	Mode 0
0	0	1	Mode 1
х	1	0	Mode 2
х	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

Each of the three counters can be individually programmed with different operating MODES by appropriately formatted Control Words. The following is a summary of the MODE operations.


Mode 0: Interrupt on Terminal Count

The initial MODE set operation forces the OUTPUT low. When the specified counter is loaded with the count value, it will begin counting. The OUTPUT will remain low until the terminal count sets it high. It will remain in the high state until the trailing edge of the second \overline{WR} pulse loads in COUNT data. If data is loaded during the counting process, the first \overline{WR} stops the count. Counting starts with the new count data triggered by the falling clock edge after the second \overline{WR} . If a GATE pulse is asserted while counting, the count is terminated for the duration of GATE. The falling edge of CLK following the removal of GATE restarts counting from the terminated point.




Mode 1: Programmable One-Shot

The OUTPUT is set low by the falling edge of CLOCK following the trailing edge of GATE. The OUTPUT is set high again at the terminal count. The output pulse is not affected if new count data is loaded while the OUTPUT is low. The new data will be loaded on the rising edge of the next trigger pulse. The assertion of a trigger pulse while OUTPUT is low, resets and retriggers the One-Shot. The OUTPUT will remain low for the full count value after the rising edge of TRIGGER.



Mode 2: Rate Generator

The RATE GENERATOR is a variable modulus counter. The OUTPUT goes low for one full CLOCK period as shown in following timing diagram. The count data sets the time between OUTPUT pulses. If the count register is reloaded between output pulses the present period will not be affected. The subsequent period will reflect the new value. The OUTPUT will remain high for the duration of the asserted GATE input. Normal operation resumes on the falling CLOCK edge following the rising edge of GATE.



Note: 1 All internal counter events occur at the falling edge of the associated clock in all modes of operation.


OPERATIONAL MODES ①

OPERATIONAL MODES (1) (Cont.)

Mode 3: Square Wave Generator

MODE 3 resembles MODE 2 except the OUTPUT will be high for half of the count and low for the other half (for even values of data). For odd values of count data the OUT-PUT will be high one clock cycle longer than when it is low (High Period $\rightarrow \frac{N+1}{2}$ clock cycles; Low Period $\rightarrow \frac{N-1}{2}$ clock periods, where N is the decimal value of count data). If the count register is reloaded with a new value during counting, the new value will be reflected immediately after the output transition of the current count.


The OUTPUT will be held in the high state while GATE is asserted. Counting will start from the full count data after the GATE has been removed.



Mode 4: Software Triggered Strobe


The OUTPUT goes high when MODE 4 is set, and counting begins after the second byte of data has been loaded. When the terminal count is reached, the OUTPUT will pulse low for one clock period. Changes in count data are reflected in the OUTPUT as soon as the new data has been loaded into the count registers. During the loading of new data, the OUTPUT is held high and counting is inhibited.


The OUTPUT is held high for the duration of GATE. The counters are reset and counting begins from the full data value after GATE is removed.




Mode 5: Hardware Triggered Strobe

Loading MODE 5 sets OUTPUT high. Counting begins when count data is loaded and GATE goes high. After terminal count is reached, the OUTPUT will pulse low for one clock period. Subsequent trigger pulses will restart the counting sequence with the OUTPUT pulsing low on terminal count following the last rising ecge of the trigger input (Reference bottom half of timing diagram).







PACKAGE OUTLINE μPD8253C μPD8253C-5

ITEM	MILLIMETERS	INCHES
A	33 MAX	1.3 MAX
в	2.53	0.1
С	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	27.94	1.1
F	1.5	0.059
G	2.54 MIN	0.1 MIN
н	0.5 MIN	0.02 MIN
1	5.22 MAX	0.205 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.6
L	13.2	0.52
м	0.25 +0.10 -0.05	0.01 +0.004 + 0.0019

NEC Microcomputers, Inc.

NFC μPD8255 μPD8255A-5

PROGRAMMABLE PERIPHERAL INTERFACES

DESCRIPTION

The μ PD8255 and μ PD8255A-5 are general purpose programmable INPUT/OUTPUT devices designed for use with the 8080A/8085A microprocessors. Twenty-four (24) I/O lines may be programmed in two groups of twelve (group I and group II) and used in three modes of operation. In the Basic mode, (MODE 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In the Strobed mode, (MODE 1), each group may be programmed to have 8 lines of input or output. Three of the remaining four pins in each group are used for handshaking strobes and interrupt control signals. The Bidirectional Bus mode, (MODE 2), uses the 8 lines of Port A for a bidirectional bus, and five lines from Port C for bus control signals. The μ PD8255 and μ PD8255A-5 are packaged in 40 pin plastic dual-in-line packages.

FEATURES

- Fully Compatible with the 8080A/8085 Microprocessor Families
- All Inputs and Outputs TTL Compatible
- 24 Programmable I/O Pins
- Direct Bit SET/RESET Eases Control Application Interfaces
- 8 2 mA Darlington Drive Outputs for Printers and Displays (μPD8255)
- 8 4 mA Darlington Drive Outputs for Printers and Displays (μPD8255A-5)
- LSI Drastically Reduces System Package Count
- Standard 40 Pin Dual-In-Line Plastic and Ceramic Packages

PIN CONFIGURATION

PA3 🗖 1		40 🗖 PA4	40 D PA4	
PA2 🗖 2		39 🗖 PA5	39 🏳 PA5	
PA1 🗖 3		38 🗖 PA6	38 🗖 PA6	
PA0 🗖 4		37 🗖 PA7		
RD 🗖 5		36 🗖 WR	36 🗖 WR	
CS C 6		35 🗖 RESET	35 🗖 RES	
GND C 7		34 🗖 D ₀	34 🗖 D ₀	
A1 🗖 8		33 🗖 D1	33 D D1	
Ao 🗖 9		32 🏳 D ₂	32 D D2	
PC7 🗖 10	μPD 8255/	31 🗖 D3		
PC6 🗖 11	8255A-5	30 🗖 D4		
PC5 🗖 12	02004-0	29 🗖 D5		
PC4 🗖 13		28 🗖 D ₆		
PC0 🗖 14		27 D D7		
PC1 🗖 15		26 🖸 V _{CC}		
PC2 🗖 16		25 🗖 PB7		
PC3 🗖 17		24 🗖 PB6	24 D PB6	
РВ _О 🗖 18		23 🗖 PB5		
PB1 🗖 19		22 🖸 PB4		
PB2 🗖 20		21 🗗 PB3	21 Þ PB3	

PIN NAMES						
D7-D0	Data Bus (Bi-Directional)					
RESET	Reset Input					
ĈŜ	Chip Select					
RD	Read Input					
WR	Write Input					
A0, A1	Port Address					
PA7-PA0	Port A (Bit)					
PB7-PB0	Port B (Bit)					
PC7-PC0	Port C (Bit)					
Vcc	+5 Volts					
GND	0 Volts					

t input	
Select	
Input	
e Input	
Address	
A (Bit)	
B (Bit)	
C (Bit)	
olts	
olts	

General

The μ PD8255 and μ PD8255A-5 Programmable Peripheral Interfaces (PPI) are designed for use in 8080A/8085A microprocessor systems. Peripheral equipment can be effectively and efficiently interfaced to the 8080A/8085A data and control busses with the μ PD8255 and μ PD8255A-5. The μ PD8255 and μ PD8255A-5 are functionally configured to be programmed by system software to avoid external logic for peripheral interfaces.

Data Bus Buffer

The 3-state, bidirectional, eight bit Data Bus Buffer (D₀-D₇) of the μ PD8255 and μ PD8255A-5 can be directly interfaced to the processor's system Data Bus (D₀-D₇). The Data Bus Buffer is controlled by execution of IN and OUT instructions by the processor. Control Words and Status information are also transmitted via the Data Bus Buffer.

Read/Write and Control Logic

This block manages all of the internal and external transfers of Data, Control and Status. Through this block, the processor Address and Control busses can control the peripheral interfaces.

Chip Select, CS, pin 6

A Logic Low, V1L, on this input enables the μ PD8255 and μ PD8255A-5 for communication with the 8080A/8085A.

Read, RD, pin 5

A Logic Low, VIL, on this input enables the μ PD8255 and μ PD8255A-5 to send Data or Status to the processor via the Data Bus Buffer.

Write, WR, pin 36

A Logic Low, V_{1L} , on this input enables the Data Bus Buffer to receive Data or Control Words from the processor.

Port Select 0, A0, pin 9

Port Select 1, A1, pin 8

These two inputs are used in conjunction with \overline{CS} , \overline{RD} , and \overline{WR} to control the selection of one of three ports on the Control Word Register. A₀ and A₁ are usually connected to A₀ and A₁ of the processor Address Bus.

Reset, pin 35

A Logic High, V_{1H} , on this input clears the Control Register and sets ports A, B, and C to the input mode. The input latches in ports A, B, and C are not cleared.

Group I and Group II Controls

Through an OUT instruction in System Software from the processor, a control word is transmitted to the μ PD8255 and μ PD8255A-5. Information such as "MODE," "Bit SET," and "Bit RESET" is used to initialize the functional configuration of each I/O port.

Each group (I and II) accepts "commands" from the Read/Write Control Logic and "control words" from the internal data bus and in turn controls its associated I/O ports.

Group I - Port A and upper Port C (PC7-PC4)

Group II – Port B and lower Port C (PC3-PC0)

While the Control Word Register can be written into, the contents cannot be read back to the processor.

Ports A, B, and C

The three 8-bit I/O ports (A, B, and C) in the μ PD8255 and μ PD8255A-5 can all be configured to meet a wide variety of functional requirements through system software. The effectiveness and flexibility of the μ PD8255 and μ PD8255A-5 is further enhanced by special features unique to each of the ports.


Port A = An 8-bit data output latch/buffer and data input latch.

Port B = An 8-bit data input/output latch/buffer and an 8-bit data input buffer.


Port C = An 8-bit output latch/buffer and a data input buffer (input not latched).


Port C may be divided into two independent 4-bit control and status ports for use with Ports A and B.

FUNCTIONAL DESCRIPTION



TIMING WAVEFORMS (CONT.) MODE 1





 $\begin{array}{l} \textbf{Note:} (1) \quad \text{Any sequence where } \overline{WR} \text{ occurs before } \overline{ACK} \text{ and } \overline{STB} \text{ occurs before } \overline{RD} \text{ is permissible.} \\ (\text{INTR = IBF \cdot MASK \cdot STB \cdot \overline{RD} + \overline{OBF} \cdot \overline{MASK} \cdot \overline{ACK} \cdot \overline{WR}) \end{array}$

(2) When the µPD8255A-5 is set to Mode 1 or 2, OBF is reset to be high (logic 1).

The μ PD8255 and μ PD8255A-5 can be operated in modes (0, 1 or 2) which are selected by appropriate control words and are detailed below.

- MODE 0 provides for basic Input and Output operations through each of the ports A, B, and C. Output data is latched and input data follows the peripheral. No "handshaking" strobes are needed.
 - 16 different configurations in MODE 0
 - Two 8-bit ports and two 4-bit ports
 - Inputs are not latched
 - Outputs are latched

MODE 1 provides for Strobed Input and Output operations with data transferred through Port A or B and handshaking through Port C.

Two I/O Groups (I and II)

Both groups contain an 8-bit data port and a 4-bit control/data port

Both 8-bit data ports can be either Latched Input or Latched Output

MODE 2 provides for Strobed bidirectional operation using PA0.7 as the bidirectional latched data bus. PC3.7 is used for interrupts and "handshaking" bus flow controls similar to Mode 1. Note that PB0.7 and PC0.2 may be defined as Mode 0 or 1, input or output in conjunction with Port A in Mode 2.

An 8-bit latched bidirectional bus port (PA $_{0.7}$) and a 5-bit control port (PC $_{3.7}$) Both inputs and outputs are latched

An additional 8-bit input or output port with a 3-bit control port


	INPUT OPERATION (READ)									
A1	A1 A0 RD WR CS									
0	0	0	1	0	PORT A-DATA BUS					
0	1	0	1	0	PORT B					
11	0	0	1	0	PORT C DATA BUS					

	OUTPUT OPERATION (WRITE)								
A1									
0	0	1	0	0	DATA BUS PORT A				
0	1	1	0	0	DATA BUS				
1	0	1	0	0	DATA BUS				
1	1	1	0	0	DATA BUS				

DISABLE FUNCTION								
A1 A0 RD WR CS								
x	X	x	X	1	DATA BUS			
^	î î	$^{\circ}$		<u>^</u>	^	$ ^{}$	1	HIGH Z STATE
x	~			0	DATA BUS			
x	× 1	X 1 1		0	HIGH Z STATE			

NOTES: 1 X means "DO NOT CARE."

② All conditions not listed are illegal and should be avoided.



MODES

MODE 0


MODE 1

MODE 2

BASIC OPERATION

FORMATS

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Operating Temperature
Storage Temperature
All Output Voltages ①
All Input Voltages ①
Supply Voltages ①

Note: 1 With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25° C

DC CHARACTERISTICS

$T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 10\%; V_{SS} = 0V$

'				LIM	TS					
		μP	D8255	;	μF	D8255	5A-5		TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	CONDITIONS	
Input Low Voltage	VIL	V _{SS} -0.5		0.8	-0.5		0.8	v		
Input High Voltage	VIH	2		Vcc	2		Vcc	V	,	
Output Low Voltage	VOL			0.4			0.45	V	2	
Output High Voltage	VOH	2.4			2.4		• .	v	(3)	
Darlington Drive Current	юн()	1	2	4	-1		-4	mA	VOH = 1.5V, REXT = 750Ω	
Power Supply Current	1cc		40	120			120	mA	V _{CC} = +5V, Output Open	
Input Leakage Current	LIH			10			10	μA	VIN = VCC	
Input Leakage Current	LIL			-10			-10	μA	V _{IN} + 0.4V	
Output Leakage Current	LOH			10			±10	μA	V _{OUT} = V _{CC} ; CS = 2.0V	
Output Leakage Current	LOL			-10			-10	μA	VOUT = 0.4V, CS = 2.0V	

Notes: 1) Any set of eight (8) outputs from either Port A, B, or C can source 2 mA into 1.5V for µPD8255, or 4 mA into

1.5V for µPD8255A-5.

- Por µPD8255: IOL = 1.7 mA
- For #PD8255A-5: IOL = 2.5 mA for DB Port, 1.7 mA for Peripheral Ports.

3 For μ PD8255: I_{OH} = -100 μ A for DB Port; 50 μ s for Peripheral Ports.

For µPD8255A-5: IOH = -400 µA for dB Port; -200 µs for Peripheral Ports.

CAPACITANCE


$T_a = 25^{\circ}C; V_{CC} = V_{SS} = 0V$


			LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Input Capacitance	CIN			10	ρF	f _c = 1 MHz
I/O Capacitance	C1/O			20	pF	Unmeasured pins returned to VSS

T_a = 0° C to + 70° C; V_{CC} = +5V ± 5%; V_{SS} = 0V


				IITS			
		μPD	8255	µPD8:	µPD8255A-5		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
		REA	D				
Address Stable Before READ	*AB	50		0		ns	
Address Stable After READ	^t RA	0		0		ns	
READ Pulse Width	^t RR	405		300		ns	
Data Valid From READ	^t RD		295		200	ns	8255: CL = 100 pF 8255A-5: CL = 150 pF
Data Float After READ	^t DF	10	150	10	100	ns ns	CL = 100 pF CL = 15 pF
Time Between READS and/or WRITES	^t RV	850		850		ns	2
		WRI	TE				
Address Stable Before WRITE	taw.	20		0	1.1	ns	
Address Stable After WRITE	₩A	20		20		ns	
WRITE Pulse Width	tww	400		300		i ns	
Data Valid To WRITE (L.E.)	tDW	10		100		ns	
Data Valid After WRITE	twD	35		30		ns	
	01	HER T	IMING				
WR = 0 To Output	twa		500		350	ns	8255: CL = 50 pF 8255A-5: CL = 150 pF
Peripheral Data Before RD	tiR	. 0		0		ns	
Peripheral Data After RD	tHR	50		0		ns	
ACK Pulse Width	1AK	500		300	1	ns	
STB Pulse Width	1ST	350		500	1	ns	
Per. Data Before T.E. Of STB	tPS	60		0		ns	
Per. Data After T.E. Of STB	tРH	150		180		ns	
ACK = 0 To Output	¹ AD		400	1	300	ns	8255: CL = 50 pF 8255A-5: CL = 150 pF
ACK = 0 To Output Float	^t KD	20	300	20	250	ns	8255 CL = 50 pF CL = 15 pF
WR = 1 To OBF = 0	1WOB		300		650	ns	
ACK - 0 To OBF - 1	TAOB		450	1	350	ns]
STB - 0 To IBF - 1	tSIB		450		300	ns	8255: Ct = 50 pF
RD - 1 To IBF - 0	^t RIB		360		300	ns] 0200. CL = 00 pF
RD - 0 To INTR - 0	VRIT		450		400	ns]
STB = 1 To INTR = 1	1SIT		400		300	ns	8255A-5: CL = 150 pF
ACK - 1 To INTR - 1	TIAT		400	1	350	ns	1
WR - 0 To INTR - 0	WIT		850	1	850	ns	1

Notes: (1) Period of Reset pulse must be at least 50 μs during or after power on. Subsequent Reset pulse can be 500 ns min.










AC CHARACTERISTICS


TIMING WAVEFORMS MODE 0

PACKAGE OUTLINE μPD8255C μPD8255AC/D-5



Plastic

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 ^{+0.1} - 0.05	0.010 ⁺ 0.004 - 0.002



Ceramic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
к	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
М	0.25 ± 0.05	0.01 ± 0.0019



NEC Microcomputers, Inc.



PROGRAMMABLE DMA CONTROLLER

DESCRIPTION

The µPD8257 is a programmable four-channel Direct Memory Access (DMA) controller. It is designed to simplify high speed transfers between peripheral devices and memories. Upon a peripheral request, the 8257 generates a sequential memory address, thus allowing the peripheral to read or write data directly to or from memory. Peripheral requests are prioritized within the 8257 so that the system bus may be acquired by the generation of a single HOLD command to the 8080. DMA cycle counts are maintained for each of the four channels, and a control signal notifies the peripheral when the preprogrammed member of DMA cycles has occurred. Output control signals are also provided which allow simplified sectored data transfers and expansion to other 8257 devices for systems requiring more than four DMA channels.

FEATURES

- Four Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal Count and Modulo 128 Outputs
- Automatic Load Mode
- Single TTL Clock
- Single +5V Supply
- Expandable
- 40 Pin Plastic Dual-In-Line Package

PIN CONFIGURATION

1.4	I/OR		1	\cup		40	Þ	A7	
	I/OW	d	2			39	þ	A ₆	
	MEMR	q	3			38	Þ	A ₅	
	MEMW	C	4			37	Þ	A ₄	
	MARK		5			36	Þ	TC.	
	READY		6			35	Þ	A3	
	HLDA	q	7			34	Þ	A2	
Α	DDSTB		8			33	Þ	A ₁	
	AEN	q	9	μΡΕ		32	Þ	A ₀	
	HRQ		10	8257	•	31	Þ	Vcc	
	cs		11	8257	-5	30	Þ	DO	
	CLK		12			29	p	D1 .	
	RESET		13			28	р	D2	
-	DACK ₂	q	14			27	Þ	D ₃	
-	DACK3	C	15			26	P	D ₄	
	DRQ3	q	16			25	Þ	DAC	ζŌ
	DRQ2		17			24	Þ	DACK	ζ1
	DRQ1		18			23	p	D5	
	DRQ0		19			22	p	D ₆	
	GND	q	20			21	p	D ₇	
						1000			

	PIN NAMES
D7-D0	Data Bus
A7-A0	Address Bus
I/OR	I/O Read
I/OW	I/O Write
MEMR	Memory Read
MEMW	Memory Write
CLK	Clock Input
RESET	Reset Input
READY	Ready
HRQ	Hold Request (to 8080A)
HLDA	Hold Acknowledge (from 8080A)
AEN	Address Enable
ADSTB ·	Address Strobe
TC	Terminal Count
MARK	Modulo 128 Mark
DRQ3-DRQ0	DMA Request Input
DACK3-DACK0	DMA Acknowledge Out
<u>CS</u>	Chip Select
V _{CC}	+5 Volts
GND	Ground

The 8257 is a programmable, Direct Memory Access (DMA) device and when used with an 8212 I/O port device, it provides a complete four-channel DMA controller for use in 8080 based systems. Once initialized by an 8080 CPU, the 8257 will block transfer up to 16,364 bytes of data between memory and a peripheral device without any attention from the CPU, and it will do this on all 4-DMA channels. After receiving a DMA transfer request from a peripheral, the following sequence of events occur within the 8257.

- It acquires control of the system bus (placing 8080 in hold mode).
- Resolves priority conflicts if multiple DMA requests are made.
- A 16 bit memory address word is generated with the aid of an 8212 in the following manner:
 - The 8257 outputs the least significant eight bits $(A_0 \cdot A_7)$ which go directly onto the address bus.

The 8257 outputs the most significant eight bits $(A_8:A_{15})$ onto the data bus where they are latched into an 8212 and then sent to the high order bits on the address bus.


 The appropriate memory and I/O read/write control signals are generated allowing the peripheral to receive or deposit a data byte directly from or to the appropriate memory location.

Block transfer of data (e.g., a sector of data on a floppy disk) either to or from a peripheral may be accomplished as long as the peripheral maintains its DMA Request (DRQ_n). The 8257 retains control of the system bus as long as DRQ_n remains high or until the Terminal Count (TC) is reached. When the Terminal Count occurs, TC goes high, informing the CPU that the operation is complete.

There are three different modes of operation:

- DMA read; which causes data to be transferred from memory to a peripheral;
- DMA write; which causes data to be transferred from a peripheral to memory; and
- DMA verify; which does not actually involve the transfer of data.

The DMA read and write modes are the normal operating conditions for the 8257. The DMA verify mode responds in the same manner as read/write except no memory or I/O read/write control signals are generated, thus preventing the transfer of data. The peripheral gains control of the system bus and obtains DMA Acknowledgements for its requests, thus allowing it to access each byte of a data block for check purposes or accumulation of a CRC (Cyclic Redundancy Code) checkword. In some applications it is necessary for a block of DMA read or write cycles to be followed by a block of DMA verify cycles to allow the peripheral to verify its newly acquired data.



FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM

µPD8257

AC CHARACTERISTICS PERIPHERAL (SLAVE) MODE


BUS PARAMETERS

 $T_a = 0^{\circ} C \text{ to } 70^{\circ} C; V_{CC} = 5V \pm 5\%; \text{GND} = 0V$ (1)


		LIMITS							TEST	
PARAMETER	SYMBOL				μPD825			UNIT	CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
		f	EAD							
Adr or CS1 Setup to Rd1	TAR	0			0			ns		
Adr or CSt Hold from Rdt	TRA	0			. 0			ns		
Data Access from Rd1	TRDE	0		300	0		170	ns	CL = 100 pF	
DB→Float Delay from Rd1	TRDF	20		150	20		100	ns ns	CL = 100 pF CL = 15 pF	
Rd Width	TRW	250			250			ns -		
		v	RITE							
CS1 Setup to Wr1	TCW	300			300			ns		
CSt Hold from Wrt	Twc	20			20			ns -		
Adr Setup to Wri	TAW	20			20			ns		
Adr Hold from Wrt	TWA	0			0			ns		
Data Setup to Wri	TDW	200			200			ns		
Data Hold from Wrt	TWD	0			0			ns		
Wr Width	Twws	200			200			ns		
		OTHE	R TIM	ING						
Reset Pulse Width	TRSTW	300			300			ns		
Power Supply †(VCC) Setup to Reset	TRSTD	500			500			μs		
Signal Rise Time	Τŗ			20			20	ns		
Signal Fall Time	Tf			20			20	ns		
Reset to First IOWR	TRSTS	2			2			^t CY		

Note: () All timing measurements are made at the following reference voltages unless specified otherwise. Input "1" at 2.0V, "0" at 0.8V, 0utput "1" at 2.0V, "0" at 0.8V.

TIMING WAVEFORMS PERIPHERAL (SLAVE) MODE



WRITE TIMING



 T_{a} = 0° C to 70° C; V_{\mathrm{CC}} = +5V ± 5%; GND = 0V

	r i	LIMITS					
PARAMETER	SYMBOL	a state of the sta		μPD82	57-5	UNIT	TEST
		MIN	MAX	MIN	MAX		CONDITIONS
Cycle Time (Period)	тсү	0.320	4	0.250	4	μs	
Clock Active (High)	Т _θ	120	.8TCY	30	.8TCY	ns	
DRQ† Setup to 0 ↓ (SI, S4)	TOS	120		120			
DRQ+ Hold from HLDA1	ТОН	0		0			4
HRQ↑ or ↓Delay from θ↑ (SI, S4) (measured at 2.0V)	TDQ		160		160	ns	0
HRQ↑ or ↓ Delay from θ↑ (SI, S4) (measured at 3.3V)	TDQ1		250		250	ns	3
HLDA† or \downarrow Setup to $\theta \downarrow$ (SI, S4)	T _{HS}	100		100		ns	
AEN† Delay from $\theta \downarrow$ (S1)	TAEL		300		250	ns	1
AEN↓ Delay from θ↑ (SI)	TAET		200		200	ns	1
Adr (AB) (Active) Delay from AEN† (S1)	TAEA	20		20		ns	4
Adr (AB) (Active) Delay from 01 (S1)	TFAAB		250		250	ns	2
Adr (AB) (Float) Delay from 01 (SI)	TAFAB		150		150	ns	2
Adr (AB) (Stable) Delay from 01 (S1)	TASM		250		250	ns	2
Adr (AB) (Stable) Hold from 01 (S1)	ТАН	TASM-50		TASM-50			2
Adr (AB) (Valid) Hold from Rdt (S1, SI)	TAHR	60		60		ns	4
Adr (AB) (Valid) Hold from Wrt (S1, SI)	TAHW	300		300		ns	4
Adr (DB) (Active) Delay from 01 (S1)	TFADB		300		250	ns	2
Adr (DB) (Float) Delay from 01 (S2)	TAFOB	T _{STT} +20	250	T _{STT} +20	170	ns	2
Adr (DB) Setup to Adr Stb↓ (S1-S2)	TASS	100		100		ns	(4)
Adr (DB) (Valid) Hold from Adr Stb↓ (S2)	TAHS	50		50		ns	(4)
Adr Stb† Delay from 01 (S1)	TSTL		200		200	ns	(1)
Adr Stb↓ Delay from θ↑ (S2)	TSTT		140		140	ns	1
Adr Stb Width (S1-S2)	TSW	TCY-100		T _{CY} -100		ns	4
Rd↓ or Wr (Ext)↓ Delay from Adr Stb↓ (S2)	TASC	70		70		ns	4
Rd↓ or Wr (Ext)↓ Delay from Adr (DB) (Float) (S2)	товс	20		20		ns	4
DACK† or \downarrow Delay from $\theta \downarrow$ (S2, S1) and TC/Mark † Delay from $\theta \uparrow$ (S3) and TC/Mark \downarrow Delay from $\theta \uparrow$ (S4)	TAK		250		250	ns	16
Rd↓ or Wr (Ext)↓ Delay from θ↑ (S2) and Wr↓ Delay from θ↑ (S3)	TDCL		200		200	ns	26
$\frac{Rd}{Wrt}$ Delay from $\theta \downarrow$ (S1, SI) and Wrt Delay from $\theta \uparrow$ (S4)	тост		200		200	ns	20
$\overline{\mathrm{Rd}}$ or $\overline{\mathrm{Wr}}$ (Active) from θ † (S1)	TFAC		300		250	ns	2
Rd or Wr (Float) from 01 (SI)	TAFC		150		150	ns	ā
Rd Width (S2-S1 or SI)	TRWM	2T _{CY} + Τ _θ -50		2T _{CY} + Τ _θ -50		ns	4
Wr Width (S3-S4)	туум	TCY-50		TCY-50		ns	4
Wr (Ext) Width (S2-S4)	TWWME	2TCY-50		2TCY-50		ns	4
READY Set Up Time to 01 (S3, Sw)	TRS	30		30		ns	
READY Hold Time from 01 (S3, Sw)	твн	20		20		ns	

AC CHARACTERISTICS DMA (MASTER) MODE

Notes: 1 Load = 1 TTL

2 Load = 1 TTL + 50 pF


③ Load = 1 TTL + (R_L = 3.3K), V_{OH} = 3.3V

Tracking Specification

⑤ ∆T_{AK} < 50 ns</p>

(6) $\Delta T_{DGL} < 50 \text{ ns}$ (7) $\Delta T_{DCT} < 50 \text{ ns}$





TIMING WAVEFORMS DMA (MASTER) MODE


Internally the 8257 contains six different states (S0, S1, S2, S3, S4 and SW), the DM duration of each state is determined by the input clock. In the idle state, (S1), no DMA operation is being executed. A DMA cycle is started upon receipt of one or more DMA Requests (DRQ_n), then the 8257 enters the S0 state. During state S0 a Hold Request (HRQ) is sent to the 8080 and the 8257 waits in S0 until the 8080 issues a Hold Acknowledge (HLDA) back. During S0, DMA Requests are sampled and DMA priority is resolved (based upon either the fixed or priority scheme). After receipt of HLDA, the DMA Acknowledge line ($\overline{DACK_n}$) with the highest priority is driven low selecting that particular peripheral for the DMA cycle. The DMA Request line (DRQ_n) must remain high until either a DMA Acknowledge ($\overline{DACK_n}$) or both $\overline{DACK_n}$ and TC (Terminal Count) occur, indicating the end of a block or sector transfer (burst mode).


The DMA cycle consists of four internal states; S1, S2, S3 and S4. If the access time of the memory or I/O device is not fast enough to return a Ready command to the 8257 after it reaches state S3, then a Wait state is initiated (SW). One or more than one Wait state occurs until a Ready signal is received, and the 8257 is allowed to go into state S4. Either the extended write option or the DMA Verify mode may eliminate any Wait state.

If the 8257 should lose control of the system bus (i.e., HLDA goes low) then the current DMA cycle is completed, the device goes into the S1 state, and no more DMA cycles occur until the bus is reacquired. Ready setup time (t_{RS}), write setup time (t_{DW}), read data access time (t_{RD}) and HLDA setup time (t_{QS}) should all be carefully observed during the handshaking mode between the 8257 and the 8080.

During DMA write cycles, the I/O Read ($\overline{I/O R}$) output is generated at the beginning of state S2 and the Memory Write (\overline{MEMW}) output is generated at the beginning of S3. During DMA read cycles, the Memory Read (\overline{MEMR}) output is generated at the beginning of state S2 and the I/O Write ($\overline{I/O W}$) goes low at the beginning of state S3. No Read or Write control signals are generated during DMA verify cycles.


DMA OPERATION STATE DIAGRAM





DMA OPERATION

TYPICAL 8257 SYSTEM INTERFACE SCHEMATIC



Operating Temperature	
Storage Temperature	65°C to +150°C
Voltage on Any Pin	0.5 to +7 Volts ①
Power Dissipation	1 Watt

ABSOLUTE MAXIMUM RATINGS*

Note: 1 With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 ${^{*}T_{a}} = 25^{\circ}C$

 $T_a = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5V \pm 5\%; \text{ GND} = 0V$

			LIMIT	s		TEST CONDITIONS
PARAMETER	SYMBOL	MIN.	ТҮР.	MAX.	UNIT	TEST CONDITIONS
Input Low Voltage	V _{IL}	-0.5		0.8	Volts	
Input High Voltage	v _{iH}	2.0		V _{CC} + 0.5	Volts	
Output Low Voltage	VOL			0.45	Volts	I _{OL} = 1.7 mA
Output High Voltage	v _{он}	2.4		V _{CC}	Volts	$I_{OH} = -150 \ \mu A$ for AB, DB and AEN $I_{OH} = -80 \ \mu A$ for others
HRQ Output High Voltage	v _{HH}	3.3		v _{cc}	Volts	I _{OH} = -80 μA
V _{CC} Current Drain	^I cc			120	mA	
Input Leakage	IIL III			10	μA	V _{IN} = V _{CC}
Output Leakage During Float	IOFL		ī	. 10	μA	ν _{ουτ} Φ

DC CHARACTERISTICS

Note: (1) $V_{CC} > V_{OUT} > GND + 0.45V$

 $T_a = 25^{\circ}C; V_{CC} = GND = 0V$

Γ	PARAMETER	SYMBOL		LIMITS		UNIT	TEST CONDITIONS	
L	PARAMIETER	STIVIBUL	MIN.	TYP.	MAX.	UNTI	TEST CONDITIONS	
	Input Capacitance	с _{IN}			10	pF	f _c = 1 MHz	
	I/O Capacitance	с _{I/О}			20	pF	Unmeasured pins returned to GND	
		A			1 - 1	-	K	
			H	H				
H=	╪┝┧┝┥┝┥┝┪┝┧┢┤┢	시시시시	버머머	버머머	ННН	G	/M	
-						·	0° 15°	


CAPACITANCE

PACKAGE OUTLINE μPD8257C μPD8257C-5

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2.028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	.1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 ^{+0.1} - 0.05	0.010 ⁺ 0.004 - 0.002

SP8257-1-80-CAT

NEC Microcomputers, Inc.




PROGRAMMABLE INTERRUPT CONTROLLER

DESCRIPTION

The NEC μ PD8259 is a programmable interrupt controller directly compatible with the 8080A/8085A/ μ PD780(Z80TM). It can service eight levels of interrupts and contains on-chip logic to expand interrupt capabilities up to sixty-four levels with the addition of other μ PD8259's. The user is offered a selection of priority algorithms to tailor the priority processing to meet his systems requirements. These algorithms can be dynamically modified during operation, expanding the versatility of the microprocessor system.

FEATURES

- Eight Level Priority Controller
- Programmable Base Vector Address
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- Full Compatibility with 8080A/µPD780(Z80[™])
- µPD8259-5 Compatible with 8085A Speeds
- Available in 28 Pin Plastic and Ceramic Packages



TM: Z80 is a registered trademark of Zilog, Inc.

INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupt request register and in-service register store the in-coming interrupt request signals appearing on the IR0-7 lines (refer to functional block diagram). The inputs requesting service are stored in the IRR while the interrupts actually being serviced are stored in the ISR.

A positive transition on an IR input sets the corresponding bit in the Interrupt Request Register, and at the same time the INT output of the µPD8259 is set high. The IR input line must remain high until the first INTA input has been received. Multiple, nonmasked interrupts occurring simultaneously can be stored in the IRR. The incoming INTA sets the appropriate ISR bit (determined by the programmed interrupt algorithm) and resets the corresponding IRR bit. The ISR bit stays high-active during the interrupt service subroutine until it is reset by the programmed End-of-Interrupt (EOI) command.

PRIORITY RESOLVER

The priority resolver decides the priority of the interrupt levels in the IRR. When the highest priority interrupt is determined it is loaded into the appropriate bit of the In-Service register by the first INTA pulse.

DATA BUS BUFFER

The 3-state, 8-bit, bi-directional data bus buffer interfaces the μ PD8259 to the processor's system bus. It buffers the Control Word and Status Data transfers between the μ PD8259 and the processor bus.

READ/WRITE LOGIC

The read/write logic accepts processor data and stores it in its Initialization Command Word (ICW) and Operation Command Word (OCW) registers. It also controls the transfer of the Status Data to the processor's data bus.

CHIP SELECT (CS)

The μ PD8259 is enabled when an active-low signal is received at this input. Reading or writing of the μ PD8259 is inhibited when it is not selected.

WRITE (WR)

This active-low signal instructs the μ PD8259 to receive Command Data from the processor.

READ (RD)

When an active-low signal is received on the RD input, the status of the Interrupt Request Register, In-Service Register, Interrupt Mask Register or binary code of the Interrupt Level is placed on the data bus.

INTERRUPT (INT)

The interrupt output from the μ PD8259 is directly connected to the processor's INT input. The voltage levels of this output are compatible with the 8080's input voltage and timing requirements.

INTERRUPT MASK REGISTER (IMR)

The interrupt mask register stores the bits for the individual interrupt bits to be masked. The IMR masks the data in the ISR. Lower priority lines are not affected by masking a higher priority line.

BASIC FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION (CONT.)

INTERRUPT ACKNOWLEDGE (INTA)

The interrupt acknowledge signal is usually received from the 8228 (system controller for the 8080A). The system controller generates three INTA pulses to signal the 8259 to issue a 3-byte CALL instruction onto the data bus.

A₀

A₀ is usually connected to the processor's address bus. Together with \overline{WR} and \overline{RD} signals it directs the loading of data into the command register or the reading of status data. The following table illustrates the basic operations performed. Note that it is divided into three functions: Input, Output and Bus Disable distinguished by the \overline{RD} , \overline{WR} , and \overline{CS} inputs.

_		_									
	μPD8259 BASIC OPERATION										
A ₀	D4	D3	RD	WŔ	CS	PROCESSOR INPUT OPERATION (READ)					
0			0	1	0	IRR, ISR or IR → Data Bus ①					
1			0	1	0	IMR → Data Bus					
						PROCESSOR OUTPUT OPERATION (WRITE)					
0	0	0	1	0	0	Data Bus → OCW2					
0	0	· 1	1	0	0	Data Bus → OCW3					
0	1	Х	1	0.	0	Data Bus → ICW1					
1	х	х	1	0	0	Data Bus \rightarrow OCW1, ICW2, ICW3 \textcircled{O}					
						DISABLE FUNCTION					
х	х	х	1	· 1	0	Data Bus → 3-State					
×	х	X	х	х	1	Data Bus → 3-State					

Notes: ① The contents of OCW2 written prior to the READ operation governs the selection of the IRR, ISR or Interrupt Level.


② The sequencer logic on the µPD8259 aligns these commands in the proper order.

CASCADE BUFFER/COMPARATOR. (For Use in Multiple µPD8259 Array.)

The ID's of all μ PD8259's are buffered and compared in the cascade buffer/ comparator. The master μ PD8259 will send the ID of the interrupting slave device along the CAS0, 1, 2 lines to all slave devices. The cascade buffer/comparator compares its preprogrammed ID to the CAS0, 1, 2 lines. The next two INTA pulses strobe the preprogrammed, 2 byte CALL routine address onto the data bus from the slave whose ID matches the code on the CAS0, 1, 2 lines.

SLAVE PROGRAM (\overline{SP}). (For Use in Multiple μ PD8259 Array.)

The interrupt capability can be expanded to 64 levels by cascading multiple μ PD8259's in a master-plus slaves array. The master controls the slaves through the CASO, 1, 2 lines. The SP input to the device selects the CASO-2 lines as either outputs (SP=1) for the master or as inputs (SP=0) for the slaves. For one device only the SP must be set to a logic "1" since it is functioning as a master.



Operating Temperature
Storage Temperature $\dots \dots \dots$
Voltage on Any Pin \dots Volts (1)
Power Dissipation

Note: (1) With respect to ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

Ta=	25°(C; \	√cc	=	GN	D	=	0V	
-----	------	------	-----	---	----	---	---	----	--

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	түр	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			10	pF	f _c = 1 MHz
I/O Capacitance	CI/O			20	pF	Unmeasured Pins Returned to VSS

ABSOLUTE MAXIMUM RATINGS*

CAPACITANCE


BLOCK DIAGRAM

Security Sec


DC CHARACTERISTICS $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$

			LIMI	rs		TEST	
PARAMETER	SYMBOL	MIN	TYP MAX		UNIT	CONDITIONS	
Input Low Voltage	V _{IL} ·	-0.5		0.8	v		
Input High Voltage	VIH	2.0		V _{CC} + 0.5V	Ý		
Output Low Voltage	VOL			0.45	V	I _{OL} = 2 mA	
Output High Voltage	Vон	2.4			V	I _{OH} = -400 μA	
Interrupt Output-	VOH-INT	2.4			V	I _{OH} = -400 µA	
High Voltage		3.5			V'	I _{OH} = -50 μA	
Input Leakage Current	I _{IL (IR0-7})			-300	μA	V _{IN} = 0V	
for IR ₀₋₇	0-7			10	μA	VIN = VCC	
Input Leakage Current for other Inputs	IIL			±10	μA	V _{IN} = V _{CC} to 0V	
Output Leakage Current	ILOL			- 10	μA	V _{OUT} = 0.45 V	
Output Leakage Current	ILOH			10	μA	VOUT = VCC	
V _{CC} Supply Current	Icc			85	mA		

PACKAGE OUTLINE μPD8259C/D



		•		
ITEM	MILLIMETERS	INCHES		
Α	38.0 MAX.	1.496 MAX.		
8	2.49	0.098		
с	2.54	0.10		
D	0 5 ± 0,1	0.02 ± 0.004		
E	33.02	1.3		
F	1.5	0.059		
G	2.54 MIN.	0.10 MIN.		
н	0.5 MIN.	0.02 MIN.		
I	5.22 MAX.	0.205 MAX.		
J	5.72 MAX.	0.225 MAX.		
к	15.24	0.6		
L	13.2	0.52		
м	0.25 + 0.10	0.01 + 0.004		



1.1 0-10°



(Ceramic)						
ITEM	MILLIMETERS	INCHES				
A	36.2 MAX.	1.43 MAX.				
В	1.59 MAX.	0.06 MAX.				
C	2.54 ± 0.1	0.1 ± 0.004				
D	0.46 ± 0.01	0.02 ± 0.004				
E	33.02 ± 0.1	1.3 ± 0.004				
F	1.02 MIN.	0.04 MIN.				
G	3,2 MIN.	0.13 MIN.				
н	1.0 MIN.	0.04 MIN.				
I	3.5 MAX,	0.14 MAX.				
J	4.5 MAX.	0.18 MAX.				
к	15.24 TYP.	0.6 TYP.				
L	14.93 TYP.	0.59 TYP.				
м	0.25 ± 0.05	0.01 ± 0.002				


$T_a = 0^{\circ}C$ to +70°C; V	CC = +5V ± 10%; GND = 0V
--------------------------------	--------------------------

	LIMITS								
• · · · · · · · · · · · · · · · · · · ·		8259		8259-5			TEST		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS		
		READ)						
CS/A0 Stable Before RD or INTA	^t AR	50		0		ns			
CS/A0 Stable After RD or INTA	^t RA	50		0		ns			
RD Pulse Width	^t RR	420		250		ns			
Data Valid From RD/INTA	^t RD		300		150	ns	1		
Data Float After RD/INTA	^t DF	20	200	20	100	ns	0		
	WRITE								
A ₀ Stable Before WR	tAW	50		0		ns			
A0 Stable After WR	twa	20		0		ns			
CS Stable Before WR	tCW	50				ns			
CS Stable After WR	twc	20				ns			
WR Pulse Width	tww	400		250		ns			
Data Valid to WR (T.E.)	tDW	300		150		ns			
Data Valid After WR	twp	40		0		ns			
OTHER									
Width of Interrupt Request Pulse	tıw	100		100		ns			
INT↑ After IR ↑	^t INT	400		250		ns			
Cascade Line Stable After INTA ↑	tIC	400		300		ns			


AC CHARACTERISTICS


TIMING WAVEFORMS


Note: 1 For μ PD8259: C_L = 100 pf; for μ PD8259-5: C_L = 150 pf




WRITE











INPUT WAVEFORMS FOR AC TESTS





The µPD8259 derives its versatility from its programmable interrupt modes and its ability to jump to any memory address through programmable CALL instructions. The DESCRIPTION following sequence demonstrates how the μ PD8259 interacts with the processor.


- 1. An interrupt or interrupts appearing on IR0.7 sets the corresponding IR bit(s) high. This in turn sets the corresponding IRR bit(s) high.
- 2. Once the IRR bit(s) has been set, the μ PD8259 will resolve the priorities according to the preprogrammed interrupt algorithm. It then issues an INT signal to the processor.
- 3. The processor group issues an INTA to the μ PD8259 when it receives the INT.
- 4. The INTA input to the μ PD8259 from the processor group sets the highest priority ISR bit and resets the corresponding IRR bit. The INTA also signals the μ PD8259 to issue an 8-bit CALL instruction op-code (11001101) onto its Data bus lines.
- 5. The CALL instruction code instructs the processor group to issue two more INTA pulses to the μ PD8259.
- 6. The two INTA pulses signal the μ PD8259 to place its preprogrammed interrupt vector address onto the Data bus. The first INTA releases the low-order 8-bits of the address and the second INTA releases the high-order 8-bits.
- 7. The μ PD8259's CALL instruction sequence is complete. A preprogrammed EOI (End-of-Interrupt) command is issued to the μ PD8259 at the end of an interrupt service routine to reset the ISR bit and allow the µPD8259 to service the next interrupt.

Two types of command words are required from the processor to fully define the operating modes of the μ PD8259.

PROGRAMMING THE µPD8259

1. Initialization Command Words (ICWs)

Each μ PD8259 in the interrupt array must be initialized prior to normal operation. The initialization is performed by a 2 or 3-byte sequence clocked by WR pulses. Figure 1 shows this sequence. (Refer to Figure 2 for bit definitions.)



INITIALIZATION SEQUENCE - FIGURE 1.

DETAILED OPERATIONAL

PROGRAMMING THE μPD8259 (CONT.)

2. Operation Command Words (OCWs)

The operation command words are used to program the various interrupt algorithms listed below:


- Fully Nested Mode
- Rotating Priority Mode
- Special Mask Mode
- Polled Mode

Once the μ PD8259 has been initialized, OCWs can be written at any time.

When $A_0 = 0$ and $D_4 = 1$ in a command to the μ PD8259, together with $\overline{CS} = 0$, it is recognized as Initialization Command Word 1. This is the start of the initialization sequence and causes the following to occur:

- The Interrupt Request edge-sense circuitry is reset so that an input must make a low-to-high transition to generate its interrupt.
- The initialization sequence clears Interrupt Mask Register to all unmasked and resets the Special Mask Mode and Status Read Flip-Flops.
- IR7 input is set to priority 7.


There are eight equally-spaced base vector addresses in memory for the eight interrupt inputs. The interval between the base vector addresses can be programmed to be either four or eight requiring 32 or 64 bytes in memory, respectively. The following shows how the address format is mapped onto the Data bus.





The μ PD8259 automatically defines A_{0.4} with a separate address for each interrupt input. The base vector addresses A_{15.6} are programmed by ICW1 and ICW2. A₅ is either defined by the μ PD8259 if the address interval is eight or must be user-defined if the interval is 4. The 8-byte CALL interval is consistent with 8080A processor RESTART instruction software. The 4-byte CALL interval can be used for a compact jump table. Refer to Figure 4 for a table of address formats.

The following is an example of an interrupt acknowledge sequence. The μ PD8259 has been programmed for a CALL address (base vector address) interval of eight (F = 0) and there is an interrupt appearing on IR4. The 3-byte sequence is strobed out to the Data bus by three INTA pulses.



INITIALIZATION COMMAND WORDS 1 and 2 (ICW1 and ICW2)

It is only necessary to program ICW3 when there are multiple μ PD8259s in the interrupt array, i.e., S = 0. There are two types of ICW3s. The first is for programming the master μ PD8259. The second is for the slaves.

- ICW3-Master μPD8259. A "1" is set in S0.7 for each corresponding slave in the interrupt array. The S0.7 bits, together with SP = 1, instructs the cascade buffer/ comparator to send the ID of the interrupting slave on the CAS0,1,2 lines.
- 2. ICW3-SLAVE μPD8259(s). Bits D7-D3 are "don't care" bits and have no effect on ICW3. The ID of each slave is programmed by bits D0-2 (ID0,1,2). Once the master μPD8259 has sent out the first byte of the CALL sequence, the slave device(s) with their SP inputs set to Logic 0, compare their IDs appearing on the CAS0,1,2 lines through the cascade buffer/comparator. The slave whose ID matches the CAS0,1,2 code then issues bytes 2 and 3 of the CALL sequence.

Once the μ PD8259 has been programmed with Initialization Command Words, it can now be programmed for the appropriate interrupt algorithm by the Operation Command Words. Interrupt algorithms in the μ PD8259 can be changed at any time during program operation by issuing another set of Operation Command Words. The following sections describe the various algorithms available and their associated OCWs.

INTERRUPT MASKS

The individual Interrupt Request input lines are maskable by setting the corresponding bits in the Interrupt Mask Register to a logic "1" through OCW1. The actual masking is performed upon the contents of the In-Service Register (e.g., if Interrupt Request line 3 is to be masked, then only bit 3 of the IMR is set to logic "1." The IMR in turn acts upon the contents of the ISR to mask bit 3). Once the μ PD8259 has acknowledged an interrupt, i.e., the μ PD8259 has sent an INT signal to the processor and the system controller has sent it an INTA signal, the interrupt although it is masked, will inhibit lower priority requests from being acknowledged. There are two means of enabling these lower priority interrupt lines. The first is by issuing an End-of-Interrupt (EOI) through Operation Command Word 2 (OCW2), thereby resetting the appropriate ISR bit. The second approach is to select the Special Mask Mode through OCW3. The Special Mask Mode (SMM) and End-of-Interrupt (EOI) will be described in more detail further on.

FULLY NESTED MODE

The fully nested mode is the μ PD8259's basic operating mode. It will operate in this mode after the initialization sequence, requiring no Operation Command Words for formatting. Priorities are set IR₀ through IR₇ with IR₀ the highest priority. After the interrupt has been acknowledged by the processor and system controller, only higher priorities will be serviced. Upon receiving an INTA, the priority resolver determines the priority of the interrupt, the corresponding ISR bit is set, and the vector address is output to the Data bus. The EOI command resets the corresponding ISR bit at the end of its service routine.

Notes: (1) Reference Figure 2 (2) Reference Figure 3

INITIALIZATION COMMAND WORD 3 (ICW3) ①

OPERATIONAL COMMAND WORDS (OCWs)

OPERATIONAL COMMAND WORDS (CONT.)


ROTATING PRIORITY MODE COMMANDS

The two variations of Rotating Priorities are the Auto Rotate and Specific Rotate modes. These two modes are typically used to service interrupting devices of equivalent priorities.

1. Auto Rotate Mode

Programming the Auto Rotate Mode through OCW2 assigns priorities 0-7 to the interrupt request input lines. Interrupt line IR₀ is set to the highest priority and IR₇ to the lowest. Once an interrupt has been serviced it is automatically assigned the lowest priority. That same input must then wait for the devices ahead of it to be serviced before it can be acknowledged again. The Auto Rotate Mode is selected by programming OCW2 in the following way (refer to Figure 3): set Rotate Priority bit "R" to a logic "1"; program EOI to a logic "1" and SEOI to a logic "0." The EOI and SEOI commands are discussed further on. The following is an example of the Auto Rotate Mode with devices requesting interrupts on lines IR₂ and IR₅.

Before Interrupts are Serviced:



According to the Priority Status Register, $\rm IR_2$ has a higher priority than $\rm IR_5$ and will be serviced first.

After Servicing:

	IS ₇	IS ₆	IS5	IS4	IS3	IS ₂	IS1	IS ₀	
In-Service Register	0	0	1	0	0	0	0	0	
							-	;	Highest
Dui auto : Cantura	1								Priority
Priority Status Register	IR ₂	IR1	IR ₀	IR7	IR6	IR5	IR4	IR3	

At the completion of IR₂'s service routine the corresponding In-Service Register bit, IS₂ is reset to "0" by the preprogrammed EOI command. IR₂ is then assigned the lowest priority level in the Priority Status Register. The μ PD8259 is now ready to service the next highest interrupt, which in this case, is IR₅.

2. Specific Rotate Mode

The priorities are set by programming the lowest level through OCW2. The μ PD8259 then automatically assigns the highest priority. If, for example, IR₃ is set to the lowest priority (bits L₂, L₁, L₀ form the binary code of the bottom priority level), then IR₄ will be set to the highest priority. The Specific Rotate Mode is selected by programming OCW2 in the following manner: set Rotate Priority bit "R" to a logic "1," program EOI to a logic "0," SEOI to a logic "1" and L₂, L₁, L₀ to the lowest priority level. If EOI is set to a logic "1," the ISR bit defined by L₂, L₁, L₀ is reset.

END-OF-INTERRUPT (EOI) AND SPECIFIC END-OF-INTERRUPT (SEOI)

The End-of-Interrupt or Specific End-of-Interrupt command must be issued to reset the appropriate In-Service Register bit before the completion of a service routine. Once the ISR bit has been reset to logic "0," the μ PD8259 is ready to service the next interrupt.

Two types of EOIs are available to clear the appropriate ISR bit depending on the μ PD8259's operating mode.

1. Non-Specific End-of-Interrupt (EOI)

When operating in interrupt modes where the priority order of the interrupt inputs is preserved (e.g., fully nested mode), the particular ISR bit to be reset at the completion of the service routine can be determined. A non-specific EOI command will automatically reset the highest priority ISR bit of those set. The highest priority ISR bit must necessarily be the interrupt being serviced and must necessarily be the service subroutine returned from.

2. Specific End-of-Interrupt (SEOI)

When operating in interrupt modes where the priority order of the interrupt inputs is not preserved (e.g., rotating priority mode) the last serviced interrupt level may not be known. In these modes a Specific End-of-Interrupt must be issued to clear the ISR bit at the completion of the interrupt service routine. The SEOI is programmed by setting the appropriate bits in OCW3 (Figure 2) to logic "1"s. Both the EOI and SEOI bits of OCW3 must be set to a logic "1" with L₂, L₁, L₀ forming the binary code of the ISR bit to be reset.

SPECIAL MASK MODE

Setting up an interrupt mask through the Interrupt Mask Register (refer to Interrupt Mask Register section) by setting the appropriate bits in OCW1 to a logic "1" will inhibit lower priority interrupts from being acknowledged. In applications requiring that the lower priorities be enabled while the IMR is set, the Special Mask Mode can be used. The SMM is programmed in OCW3 by setting the appropriate bits to a logic "1." Once the SMM is set, the μ PD8259 remains in this mode until it is reset. The Special Mask Mode does not affect the higher priority interrupts.

POLLED MODE

In the Poll Mode the processor must be instructed to disable its interrupt input (INT). Interrupt service is initiated through software by a Poll Command. The Poll Mode is programmed by setting the Poll Mode bit in OCW3 (P = 1), during a \overline{WR} pulse. The following \overline{RD} pulse is then considered as an interrupt acknowledge. If an interrupt input is present, that \overline{RD} pulse sets the appropriate ISR bit and reads the interrupt priority level. The Poll Mode is a one-time operation and must be programmed through OCW3 before every read. The word strobed onto the Data bus during Poll Mode is of the form:

D7	D6	D5	D4	D3	D2	D1	D ₀
Ι	х	х	х	х	W2	W ₁	Ŵo

where: I = 1 if there is an interrupt requesting service = 0 if there are no interrupts

> W2.0 forms the binary code of the highest priority level of the interrupts requesting service

The Poll Mode can be used when an interrupt service routine is common to several interrupt inputs. The INTA sequence is no longer required offering a saving in ROM space. The Poll Mode can also be used to expand the number of interrupts beyond 64.

OPERATIONAL COMMAND WORDS (CONT.)

READING µPD8259 STATUS

The following major registers' status is available to the processor by appropriately formatting OCW3 and issuing $\overline{\text{RD}}$ command.

INTERRUPT REQUEST REGISTER (8-BITS)

The Interrupt Request Register stores the interrupt levels awaiting acknowledgement. Once it has been acknowledged, the highest priority in-service bit is reset. (Note that the Interrupt Mask Register has no effect on the IRR.) A WR command must be issued with OCW3 prior to issuing the RD command. The bits which determine whether the IRR and ISR are being read from are RIS and ERIS. To read contents of the IRR, ERIS must be logic "1" and RIS a logic "0."

IN-SERVICE REGISTER (8-BITS)

The In-Service Register stores the priorities of the interrupt levels being serviced. Assertion of an End-of-Interrupt (EOI) updates the ISR to the next priority level. A \overline{WR} command must be issued with OCW3 prior to issuing the \overline{RD} command. Both ERIS and RIS should be set to a logic "1."

INTERRUPT MASK REGISTER (8-BITS)

The Interrupt Mask Register holds mask data modifying interrupt levels. To read the IMR status a \overline{WR} pulse preceding the \overline{RD} is not necessary. The IMR data is available to the data bus when \overline{RD} is asserted with A0 at a logic "1."

A single OCW3 is sufficient to enable successive status reads providing it is of the same register. A status read is over-ridden by the Poll Mode where bits P and ERIS of OCW3 are set to a logic "1."

CASCADING MULTIPLE µPD8259s

If more than eight interrupt levels are required, multiple μ PD8259s can be cascaded with one master and up to eight slaves, to accommodate up to 64 levels of interrupt.

As shown in Figure 5, the master device directs the appropriate slave to release its CALL address through its three cascade lines (CAS0,1,2).

The INT output of the slave devices go to the IR inputs of the master device. The master μ PD8259's INT output is connected to the processor's control bus. When the slave device signals the master that it has acknowledged an interrupt, the master issues an 8080A CALL Op-code at the first INTA pulse. The master then signals that slave device (via CAS0,1,2) to issue the appropriate CALL address during the second and third INTA pulses.

The slave address code is present on cascade lines 0,1,2 (active-high logic) from the trailing edge of the first \overline{INTA} to the trailing edge of the third \overline{INTA} . Each device in the μ PD8259 array must be individually initialized and can be programmed in different operating modes. Two End-of-Interrupt commands must be issued for the master and its corresponding slave. An address decoder is used to drive the Chip Select inputs for each μ PD8259 in the array. The Slave Program (SP) input must be held at a logic "0" level for each slave device and held at logic "1" level for the master. The SP input selects the Cascade lines as either inputs (SP = 0) or outputs (SP = 1).

μPD8259





FIGURE 2



INITIALIZATION COMMAND WORD FORMAT

OPERATION COMMAND WORD FORMAT

μPD8259

SUMMARY OF OPERATION COMMAND WORD PROGRAMMING

				•			
	A ₀	D4	D3		-		
OCW1	1	x	×		M7-M	0	IMR (Interrupt Mask Register) WR loads IMR data while RD reads status
OCW2	0	0	0	R	R SEOI EOI		
				0	0 0 0		No Action
				0	0	1	Non-Specific End-of-Interrupt
				0	1	0	No Action
				0	1	1	Specific-End-of-Interrupt L_2 , L_1 , L_0 forms binary representation of level to be reset.
				1	0	0	No Action
				1	0	1	Rotate Priority at End-of-Interrupt (Auto Mode)
				1	1 0		Rotate Priority, L $_2$, L $_1$, L $_0$ specifies bottom priority without End-of-Interrupt
				1	1	1	Rotate Priority at End-of-Interrupt (Specific Mode). L_2, L_1, L_0 specifies bottom priority, and its In-Service Register bit is reset.
OCW3	0	0	-1	E	SMM	SMM	· · · · · · · · · · · · · · · · · · ·
					0	0	
					0	1	Special Mask not affected
					1 ·	0	Reset Special Mask
					1	1	Set Special Mask
				E	RIS	RIS	
				0 0		0	No Action
		0 1		1			
					1.	0	Read IR Register Status
					1	1	Read IS Register Status

LOWER MEMORY INTERRUPT VECTOR ADDRESS


			INT	RVAL	= 4						11	NTER	/AL = 3	B		1
	D7	D ₆	D5	D4	D3	D2	D1	D ₀	D7	D ₆	D5	D4	D3	D2	D1	Do
IR7	Α7	A ₆	Α5	-1	1	1	0	0	·A7	A6	1	1	1	0	0	0
IR ₆	A7	A ₆	Α5	1	1	0	0	0	A7	A ₆	1	1	0	0	0	0
IR5	A7	A6	Α5	1	0	1	0	0	A7	A ₆	1	0	1	0	0	0
IR4	A7	A6	A5	1	0	0	0	0	A7	A6	1	0	0	0	Ó	0
IR ₃	A7	A ₆	Α5	0	1	1	0	0	A7	A6	0	1	1	0	0	0
IR ₂	A7	A6	Α5	0	1	0	~ 0	0	A7	A6	0	1	0	0	0	0
IR ₁	A7	A ₆	Α5	0	0	1	. 0	0	Α7	A6	0	0	1	0	0	0
IR ₀	A7	A6	A5	0	0	0	0	0	A7	A ₆	0	0	0	0	0	0

FIGURE 4

Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all μPD8259s.



CASCADING THE µPD8259



Note: Insure that the processor's interrupt input is disabled during the execution of any control command and initialization sequence for all µPD8259s.

NEC Microcomputers, Inc.

PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

DESCRIPTION

The μ PD8279-5 is a programmable keyboard and display Input/Output device. It provides the user with the ability to display data on alphanumeric segment displays or simple indicators. The display RAM can be programmed as 16 x 8 or a dual 16 x 4 and loaded or read by the host processor. The display can be loaded with right or left entry with an auto-increment of the display RAM address.

The keyboard interface provides a scanned signal to a 64 contact key matrix expandable to 128. General sensors or strobed keys may also be used. Keystrokes are stored in an 8 character FIFO and can be either 2 key lockout or N key rollover. Keyboard entries generate an interrupt to the processor.

FEATURES

- Programmable by Processor
- 32 HEX or 16 Alphanumeric Displays
- 64 Expandable to 128 Keyboard
- Simultaneous Keyboard and Display
- 8 Character Keyboard FIFO
- 2 Key Lockout or N Key Rollover
- Contact Debounce
- Programmable Scan Timer
- Interrupt on Key Entry
- Single +5 Volt Supply
- Fully Compatible with 8080A, 8085A, μPD780 (Z80[™])
- Available in 40 Pin Plastic Package

PIN CONFIGURATION

N RL2 RL3 CLK IRO RL4 RL5 RL6 RL7 RESET DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 VSS	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 7 18 19 10 11 12 13 14 15 16 7 17 8 19 10 10 10 10 10 10 10 10 10 10 10 10 10	μPD 8279-5	40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21	VCC RL1 RL0 CNTL/STB SHIFT SL3 SL2 SL1 SL1 OUT B_0 OUT B_1 OUT B_2 OUT A_1 OUT A_2 OUT A_3 BD CS A0
--	--	---------------	--	--

,	PI	N	N	А	м	ES
---	----	---	---	---	---	----

	PINNAMES
DB ₀₋₇	Data Bus (Bi-directional)
CLK	Clock Input
RESET	Reset Input
C S	Chip Select
RD	Read Input
WR	Write Input
A ₀	Buffer Address
IRQ	Interrupt Request Output
SL0.3	Scan Lines
RL0-7	Return Lines
SHIFT	Shift Input
CNTL/STB	Control/Strobe Input
OUT A0.3	Display (A) Outputs
OUT B ₀₋₃	Display (B) Outputs
BD .	Bland Display Output

The μ PD8279-5 has two basic functions: 1) to control displays to output and 2) to control a keyboard for input. Its specific purpose is to unburden the host processor from monitoring keys and refreshing displays. The μ PD8279-5 is designed to directly interface the microprocessor bus. The microprocessor must program the operating mode to the μ PD8279-5, these modes are as follows:


FUNCTIONAL DESCRIPTION

Output Modes

- 8 or 16 Character Display
- Right or Left Entry

Input Modes

- Scanned Keyboard with Encoded 8 x 8 x 4 Key Format or Decoded 4 x 8 x 8 Scan Lines.
- Scanned Sensor Matrix with Encoded 8 x 8 or Decoded 4 x 8 Scan Lines.
- Strobed Input.



 Operating Temperature
 0° C to +70° C

 Storage Temperature
 -65° C to +125° C

 All Output Voltages
 -0.5 to +7 Volts①

 All Input Voltages
 -0.5 to +7 Volts①

 Supply Voltages
 -0.5 to +7 Volts①

 Power Dissipation
 1W

ABSOLUTE MAXIMUM RATINGS*

Note: (1) With respect to VSS

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_{a} = 25^{\circ}C$

BLOCK DIAGRAM

PIN IDENTIFICATION

	PIN		DESCRIPTION				
NO.	SYMBOL	NAME	DESCRIPTION				
1, 2, 5, 6, 7, 8, 38, 39	RL ₀₋₇	Return Lines	Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as ar 8-bit input in the Strobed Input mode.				
3	CLK	Clock	Clock from system used to generate internal timing				
4	IRQ	Interrupt Request	Interrupt Request. In a keyboard mode, the inter- rupt line is high when there is data in the FIFO/ Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.				
9	Reset	Reset Input	A high signal on this pin resets the μ PD8279-5.				
10	RD	Read Input	Input/Output read and write. These signals enable				
11	WR	Write Input	the data buffers to either send data to the external bus or receive it from the external bus.				
12-19	DB0-7	Data Bus	Bi-Directional data bus. All data and commands between the processor and the μ PD8279-5 are transmitted on these lines:				
20	V _{SS}	Ground Reference	Power Supply Ground				
21	A ₀	Buffer Address	Buffer Address. A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.				
22	CS	Chip Select	Chip Select. A low on this pin enables the inter- face functions to receive or transmit.				
23	BD	Blank Display Output	Blank Display. This output is used to blank the display during digit switching or by a display blanking command.				
24-27	OUT A _{Q-3}	Display A Outputs	These two ports are the outputs for the 16×4 display refresh registers. The data from these out-				
28-31	OUT B ₀₋₃	Display B Outputs	puts is synchronized to the scan lines (SLO-SL3) for multiplexed digit displays. The two 4-bit ports may be blanked independently. These two ports may also be considered as one 8-bit port.				
32-35	SL ₀₋₃	Scan Lines	Scan Lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).				
36	Shift	Shift Input	The shift input status is stored along with the key position on key closure in the Scanned Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.				
37	CNTL/STB	Control/ Strobe Input	For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in Strobed input mode (Rising Edge). It has an active internal pullup to keep it high until				
8 - A.			a switch closure pulls it low.				

9

 $T_a = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 10\%$; $V_{SS} = 0V$.

DAD AMETED	SYMBOL		LIMI	rs	UNIT	TEST
PARAMETER	STINBUL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Low Voltage for Shift, Control and Return Lines	VIL1	-0.5		1.4	V	
Input Low Voltage (Others)	VIL2	-0.5		0.8	V	
Input High Voltage for Shift, Control and Return Lines	VIH1	2.2			V	
Input High Voltage (Others)	VIH2	2.0			V	
Output Low Voltage	VOL			0.45	V	IOL = 2.2 mA
Output High Voltage on Interrupt Line	Vон	3.5			V	loH = -400 μA
Input Current on Shift,	IL1			+10	μA	VIN = VCC
Control and Return Lines				-100	μA	V _{IN} = 0V
Input Leakage Current (Öthers)'	IL2			±10	μA	$V_{IN} = V_{CC} \text{ to } 0V$
Output Float Leakage	OFL			±10	μA	VOUT = VCC to 0V
Power Supply Current	ICC.		·	120	mA	

PARAMETER	SYMBOL		LIMITS	S	UNIT	TEST CONDITIONS	
PARAMETER	STIVIDUL	MIN	TYP	MAX	UNIT		
Input Capacitance	CIN	5		10	pF	VIN = VCC	
Output Capacitance	COUT	10		20	pF	VOUT = VCC	

CAPACITANCE

 $T_a = 0^{\circ}C \text{ to}^{\pm}+70^{\circ}C; V_{CC} = +5V \pm 10\%; V_{SS} = 0V$

PARAMETER	SYMBOL	LIMITS MIN TYP MA>			UNIT	TEST CONDITIONS
	REA	AD.				
Address Stable Before READ	^t AR	0			ns	
Address Hold Time for READ	^t RA	0			ns	
READ Pulse Width	tRR	250			ns	
Data Delay from READ	^t RD			150	ns	С _L = 150 рF
Address to Data Valid	^t AD			250	ns	CL = 150 pF
READ to Data Floating	tDF	10		100	ns	
Read Cycle Time	tRCY	1			μs	
·	WRI	TE				
Address Stable Before WRITE	tAW	0			ns	
Address Hold Time for WRITE	tWA	0			ns	
WRITE Pulse Width	tww	250			ns	
Data Set Up Time for WRITE	tDW	150			ns	· · · ·
Data Hold Time for WRITE	tWD	0			ns	
1 	отн	ER				
Clock Pulse Width	t _¢ W	120			ns	
Clock Period	tCY	320			ns	

GENERAL TIMING

Keyboard Scan Time:	5.1 ms	Digit-on Time:	480 µs
Keyboard Debounce Time:	10.3 ms	Blanking Time:	160 µs
Key Scan Time:	80 µs	Internal Clock Cycle:	10 µs
Display Scan Time:	10.3 ms		

AC CHARACTERISTICS


DC CHARACTERISTICS


TIMING WAVEFORMS

INPUT FOR AC TESTS










CLOCK INPUT



9

「「「「「「」」

The following is a description of each section of the μ PD8279-5. See the block diagram for functional reference.

OPERATIONAL DESCRIPTION

I/O Control and Data Buffers

Communication to and from the μ PD8279-5 is performed by selecting \overline{CS} , A₀, \overline{RD} and \overline{WR} . The type of information written or read by the processor is selected by A₀. A logic 0 states that information is data while a 1 selects command or status. \overline{RD} and \overline{WR} select the direction by which the transfer occurs through the Data Buffers. When the chip is deselected (\overline{CS} = 1) the bi-directional Data Buffers are in a high impedance state thus enabling the μ PD8279-5 to be tied directly to the processor data bus.

Timing Registers and Timing Control

The Timing Registers store the display and keyboard modes and other conditions programmed by the processor. The timing control contains the timing counter chain. One counter is a divide by N scaler which may be programmed to match the processor cycle time. The scaler must take a value between 2 and 31 in binary. A value which scales the internal frequency to 100 KHz gives a 5.1 ms scan time and 10.3 ms switch debounce. The other counters divide down to make key, row matrix and display scans.

Scan Counter

The scan counter can operate in either the encoded or decoded mode. In the encoded mode, the counter provides a count which must be decoded to provide the scan lines. In the decoded mode, the counter provides a 1 out of 4 decoded scan. In the encoded mode the scan lines are active high and in the decoded mode they are active low.

Return Buffers, Keyboard Debounce and Control

The eight return lines are buffered and latched by the return buffers. In the keyboard mode these lines are scanned sampling for key closures in each row. If the debounce circuit senses a closure, about 10 ms are timed out and a check is performed again. If the switch is still pressed, the address of the switch matrix plus the status of shift and control are written into the FIFO. In the scanned sensor mode, the contents of return lines are sent directly to the sensor RAM (FIFO) each key scan. In the strobed mode, the transfer takes place on the rising edge of CNTL/STB.

FIFO/Sensor RAM and Status

This section is a dual purpose 8 x 8 RAM. In strobe or keyboard mode it is a FIFO. Each entry is pushed into the FIFO and read in order. Status keeps track of the number of entries in the FIFO. Too many reads or writes to the FIFO will be treated as an error condition. The status logic generates an IRQ whenever the FIFO has an entry. In the sensor mode the memory is a sensor RAM which detects changes in the status of a sensor. If a change occurs, the IRQ is generated until the change is acknowledged.

Display Address Registers and Display RAM

The Display Address Register contains the address of the word being read or written by the processor, as well as the word being displayed. This address may be programmed to auto-increment after each read or write. The display RAM may be read by the processor any time after the mode and address is set. Data entry to the display RAM may be set to either right or left entry.

COMMAND OPERATION

The commands programmable to the μ PD8279-5 via the data bus with $\overline{\text{CS}}$ active (0) and An high are as follows:

Keyboard/Display Mode Set									
Γ	0	0	0	D	D	к	к	к	
M	SB							LS	в

Display Mode:

00		and the second
0	0	8-8-bit character display – Left entry
0	1 [.] ①	16-8 bit character display — Left entry
1	0	8-8 bit character display - Right entry
1	1	16-8 bit character display — Right entry

Note: 1) Power on default condition

Keyboard Mode:

ккк

0	0	0	Encoded Scan – 2 Key Lockout
0	0	1	Decoded Scan – 2 Key Lockout
0	1	0	Encoded Scan – N Key Rollover
0	1	1	Decoded Scan – N Key Rollover
1	, 0	0	Encoded Scan-Sensor Matrix
1	0	1	Decoded Scan-Sensor Matrix
1	1	0	Strobed Input, Encoded Display Scan
1	1	1	Strobed Input, Decoded Display Scan

Program Clock 0 0 1 P P P P P

Where PPPPP is the prescaler value between 2 and 31 this prescaler divides the external clock by PPPPP to develop its internal frequency. After reset, a default value of 31 is generated.

			FO/					
0	1	0	A1	х	A	А	А	A ₀ = 0

At is the auto-increment flag. AAA is the row to be read by the processor. The read command is accomplished with $(\overline{CS} \cdot RD \cdot \overline{A0})$ by the processor. If AI is 1, the row select counter will be incremented after each read. Note that auto-incrementing has no effect on the display.

R	ead	Disp	olay	RA	١M		
0 1	1	A1	Α	А	Α	Α	A ₀ = 0

Where A_I is the auto-increment flag and AAAA is the character which the processor is about to read.

			Dis				
1	0	0	A1	Α	А	Α	Α

where AAAA is the character the processor is about to write.

Di		-				Blanl		_
1	0	1	X	IW A	IW B	BĽ A	BL B	

Where IWA and IWB are Inhibit Writing nibble A and B respectively, and BLA, BLB are blanking. When using the display as a dual 4-bit, it is necessary to mask one of the 4-bit halves to eliminate interaction between the two halves. This is accomplished with the IW flags. The BL flags allow the programmer to blank either half of the display independently. To blank a display formatted as a single 8-bit, it is necessary to set both BLA and BLB. Default after a reset is all zeros. All signals are active high (1).

		χ.				CI	ear			
			1	1	0	CD	CD	CD	CF	CA
CD	CD	CD								
1	0	X	All z	eros						
1	1	0	AB =	= 2016	3					
1	1	1	All o	nes						

0 X X Disable clear display

This command is used to clear the display RAM, the FIFO, or both. The CD options allow the user the ability to clear the display RAM to either all zeros or all ones.

CF clears the FIFO. CA clears all.

Clearing the display takes one complete display scan. During this time the processor can't write to the display RAM.

 $C_{\sf F}$ will set the FIFO empty flag and reset IRQ. The sensor matrix mode RAM pointer will then be set to row 0.

 C_A is equivalent to C_F and C_D . The display is cleared using the display clear code specified and resets the internal timing logic to synchronize it.

End Interrupt/Error Mode Set

1	1	1	Е	Х	Х	Х	Х
---	---	---	---	---	---	---	---

In the sensor matrix mode, this instruction clears IRQ and allows writing into RAM.

In N key rollover, setting the E bit to 1 allows for operating in the special Error mode. See Description of FIFO status.

			FIFO	D Stat	tus		
DU	S/E	0	U	F	N	N	Ν

- Where: D_U = Display Unavailable because a clear display or clear all command is in progress.
 - S/E = Sensor Error flag due to multiple closure of switch matrix.
 - O = FIFO Overrun since an attempt was made to push too many characters into the FIFO.
 - U = FIFO Underrun. An indication that the processor tried to read an empty FIFO.
 - F = FIFO Full Flag.
 - NNN = The Number of characters presently in the FIFO.

The FIFO Status is Read with A0 high and \overline{CS} , \overline{RD} active low.

The Display not available is an indication that the C_D or C_A command has not completed its clearing. The S/E flags are used to show an error in multiple closures has occurred. The O or U, overrun or underrun, flags occur when too many characters are written into the FIFO or the processor tries to read an empty FIFO. F is an indication that the FIFO is full and NNN is the number of characters in the FIFO.

Data Read

Data can be read during $A_0 = 0$ and when \overline{CS} , \overline{RD} are active low. The source of the data is determined by the Read Display or Read FIFO commands.

Data Write

Data is written to the chip when A_0 , \overline{CS} , and \overline{WR} are active low. Data will be written into the display RAM with its address selected by the latest Read or Write Display command.

COMMAND OPERATION (CONT.)

COMMAND OPERATION (CONT.)

Data Format

CNTL	SH	SCAN	RET
1		I I	

In the Scanned Key mode, the characters in the FIFO correspond to the above format where CNTL and SH are the most significant bits and the SCAN and return lines are the scan and column counters.

RL7	RL6	RL5	RL4	RL3	RL2	RL1	RL0
-----	-----	-----	-----	-----	-----	-----	-----


In the Sensor Matrix mode, the data corresponds directly to the row of the sensor RAM being scanned. Shift and control (SH, CNTL) are not used in this mode.

Control Address Summary

						Con	trol A	\ddre	ess Sui	mmary
	<u>Ac</u>	2			D.	<u>ATA</u>				
		MS	SB						LSB	
	1	0	0	0	D	D	к	К	к	Keyboard Display Mode Set
	1	0	0	1	Р	P	Р	Р	Р	Load Program Clock
	0	0	1	0	A1	x	A	Α	А	Read FIFO/Sensor RAM
	0	0	1	1	A1	Α	A	Α	А	Read Display RAM
	1	1	0	0	A1	Α	Α	Α	А	Write Display RAM
	1	1	0	1	x	IW A	IW B	BL A	BL B	Display Write Inhibit/Blanking
	1	1	1	0	CD	CD	CD	CF	CA	Clear
	1	1	1	1	E	Х	х	х	x	End Interrupt/Error Mode Set
	1	DU	S/E	0	U	F	N	N	N	FIFO Status
KAGE OUTLINE μPD8279C-5	н	B) [] [] F	stic)	- A 		[]]]]]]]]]]]] D)].[].].[].	M $O^{\circ} - 15^{\circ}$

PACKAGE OUTLINE
μPD8279C-5

ITEM	MILLIMETERS	INCHES
А	51.5 MAX	2.028 MAX
в	1.62	0.064
С	2.54 1 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0.600
L	13.2	0.520
м	0.25 + 0.1 0.05	0.010 + 0.004 0.002



NEC Microcomputers, Inc.

ΝΕC μPD8355 μPD8755A

16,384 BIT ROM WITH I/O PORTS 16,384 BIT EPROM WITH I/O PORTS

DESCRIPTION

The μ PD8355 and the μ PD8755A are μ PD8085A Family components with the μ PD8355 containing 2048 X 8 bits of mask ROM and the μ PD8755A containing 2048 X 8 bits of mask EPROM for program development. Both components also contain two general purpose 8-bit I/O ports. They are housed in 40 pin packages, are designed to directly interface to the μ PD8085A and are pin for pin compatible to each other.

FEATURES

- 2048 X 8 Bits Mask ROM (μPD8355)
- 2048 X 8 Bits Mask EPROM (μPD8755A)
- 2 Programmable I/O Ports
- Single Power Supplies: +5V
- Directly Interfaces to the μPD8085A
- Pin for Pin Compatible
- μPD8755A: UV Eraseable and Electrically Programmable
- μPD8355 available in Plastic Package
- μPD8755A Available in Ceramic Package

PIN CONFIGURATIONS


			·		
	\neg	40 Vcc		\neg	40 🖸 Vcc
		39 5 PB7	CE 🗖 2		39 🗗 PB7
CLK 🗖 3		38 5 PB6	CLK 🗖 3		38 🗖 PB6
RESET 🗖 4		37 🗖 PB5	RESET 🗖 4		37 🗖 PB5
		36 🗗 PB4			36 🗖 PB4
READY 🗖 6		35 🗖 PB3	READY D 6		35 🗖 PB3
		34 D PB2	10/M 🗖 7		34 🗖 PB2
		33 D PB1			33 🗖 PB1
RD 🖸 9		32 🗖 PB0	RD 🗖 9		32 🗖 PB0
iow 🗖 10	μPD	31 🗖 PA7	10W 🗖 10	μPD	31 🗖 PA7
ALE 🗖 11	8355	30 🗖 PA6	ALE 🗖 11	8755A	30 🗖 PA6
AD0 🗖 12		29 🗖 PA5	AD ₀ 🗖 12 -		29 🗖 PA5
AD1 🗖 13		28 🗖 PA4	AD1 🗖 13		28 📮 PA4
AD2 14		27 🗖 PA3	AD2 🗖 14		27 🏳 PA3
AD3 🗖 15		26 🗖 PA2	AD3 🗖 15	-	26 📮 PA2
AD4 🗖 16		25 🗖 PA1	AD4 🗖 16		25 📮 PA1
AD5 🗖 17		24 🏳 PAO	AD5 🗖 17		24 🏳 PA0
AD6 🗖 18		23 🏳 A10	AD6 🗖 18		23 🏳 A10
AD7 🗖 19		22 🏳 Ag	AD7 🗖 19		22 🏳 Ag
Vss □ 20		21 🗖 A8	∨ss □ 20		21 🗖 A8

NC: Not Connected

409

The μ PD8355 and μ PD8755A contain 16,384 bits of mask ROM and EPROM respectively, organized as 2048 X 8. The 2048 word memory location may be selected anywhere within the 64K memory space by using the upper 5-bits of address from the μ PD8085A as a chip select.

The two general purpose I/O ports may be programmed input or output at any time. Upon power up, they will be reset to the input mode.



FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

DC CHARACTERISTICS

Note: (1) V_{DD} applies to μ PD8755A only.

Operating Temperature (μ PD8355)
(µPD8755A) −10°C to +70°C
Storage Temperature (Ceramic Package)65°C to +150°C
(Plastic Package) $\dots \dots \dots$
Voltage on Any Pin (μ PD8355)
(μPD8755A)
Power Dissipation

Note: ① With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_{a} = 25^{\circ}C$

	0° 0		1 700	<u>.</u>		_	- 1		E 0/	
1a =	υc	το	+/0	υ;	Vcc	=	5V	±	5%	

			LIMIT	S		TEST
PARAMETER	SYMBOL	MIN	TYP	MAX		CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	v	V _{CC} = 5.0V ①
Input High Voltage	VIH	2.0		V _{CC} +0.5	v	V _{CC} = 5.0V [:] ①
Output Low Voltage	VOL			0.45	v	I _{OL} = 2 mA
Output High Voltage	Voн	2.4			v	I _{OH} = -400 μA
Input Leakage	ΊL			10	μA	VIN = V _{CC} to 0V
Output Leakage Current	ι _{ΓΟ}			±10	μA	0.45V ≤V _{OUT} ≤V _{CC}
V _{CC} Supply Current	ICC			180	mA	

Note: 1 These conditions apply to μ PD8355 only.

PIN IDENTIFICATION

PIN			
NO.	SYMBOL	NAME	FUNCTION
1,2	ĈĒ, CE	Chip Enables	Enable Chip activity for memory or I/O
3	CLK	Clock Input	Used to Synchronize Ready
4	Reset	Reset Input	Resets PA and PB to all inputs
5 ①	NC	Not Connected	
5 ②	V _{DD}	Programming Voltage	Used as a programming voltage, tied to +5V normally
6	Ready	Ready Output	A tri-state output which is active during data direction register loading
7	IO/M	I/O or Memory Indicator	An input signal which is used to indicate I/O or memory activity
8	IOR	I/O Read	I/O Read Strobe In
9	RD	Memory Read	Memory Read Strobe In S
10	IOW	I/O Write	I/O Write Strobe In
11	ALE	Address Low Enable	Indicates information on Address/Data lines is valid
12-19	AD0-AD7	Low Address/Data Bus	Multiplexed Low Address and Data Bus
20	V _{SS}	Ground	Ground Reference
21-23	A8-À10	High Address	High Address inputs for ROM reading
24-31	PA0-PA7	Port A	General Purpose I/O Port
32-39	PB0-PB7	Port B	General Purpose I/O Port
40	V _{CC}	5V Input	Power Supply

Notes: ① μPD8355 ② μPD8755A

I/O PORTS

I/O Port activity is controlled by performing I/O reads and writes to selected I/O port numbers. Any activity to and from the μ PD8355 requires the chip enables to be active. This can be accomplished with no external decoding for multiple devices by utilizing the upper address lines for chip selects. ${f O}$ Port activity is controlled by the following I/O addresses:


AD1	AD ₀	PORT SELECTED	FUNCTION
0	0	A	Read or Write PA
0	1	В	Read or Write PB
1	0	А	Write PA Data Direction
1	1	В	Write PB Data Direction

Since the data direction registers for PA and PB are each 8-bits, any pin on PA or PB may be programmed as input or output (0 = in, 1 = out).

Note: 1 During ALE time the data/address lines are duplicated on A15-A8.

		LIMITS			TEST	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Cycle Time	tCYC	320			ns	
CLK Pulse Width	т1	80			ns	CLOAD = 150 pF
CLK Pulse Width	т2	120			ns	
CLK Rise and Fall Time	ty, tr			30	ns	
Address to Latch Set Up Time	^t AL	50			ns	
Address Hold Time After Latch	tLA	80			ns	1
Latch to READ/WRITE Control	^t LC	100			ns	
Valid Data Out Delay from READ Control	^t RD	1		170① 150②	ns]
Address Stable to Data Out Valid	1AD			400	ns	150 pF Load
Latch Enable Width	¹ LL	100			ns	
Data Bus Float After READ	^t RDF	0		100	ns	
READ/WRITE Control to Latch Enable	1CL	20			ns	
READ/WRITE Control Width	*CC	250			ns	
Data In to WRITE Set Up Time	tDW .	150			ns	1
Data In Hold Time After WRITE	tWD	103			ns]
WRITE to Port Output	twp			400	ns	
Port Input Set Up Time	^t PR	50			ns]
Port Input Hold Time	tRP	50			ns]
READY HOLD TIME	TRYH .	0		160 ① 120 ②	ns	
ADDRESS (CE) to READY	TARY			160	ns]
Recovery Time Between Controls	^t RV	300			ns]
Data Out Delay from READ Control	^t RDE	10			ns	1


Notes: ① μPD8355 ③ 30 ns for μPD8755A ② μPD8755A




AC CHARACTERISTICS

TIMING WAVEFORMS.


TIMING WAVEFORMS (CONT.)




WAIT STATE TIMING (READY = 0)



INPUT MODE:




I/O PORT



EPROM PROGRAMMING µPD8755A


Erasure of the μ PD8755A occurs when exposed to ultraviolet light sources of wavelengths less than 4000 Å. It is recommended, if the device is exposed to room fluorescent lighting or direct sunlight, that opaque labels be placed over the window to prevent exposure. To erase, expose the device to ultraviolet light at 2537 Å at a minimum of 15 W-sec/cm² (intensity X expose time). After erasure, all bits are in the logic 1 state. Logic 0's must be selectively programmed into the desired locations. It is recommended that NEC's prom programmer be used for this application.




PACKAGE OUTLINE µPD8355C µPD8755AD

Plastic

ITEM	MILLIMETERS	INCHES
Α	51.5 MAX	2,028 MAX
В	1.62	0.064
С	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26	1.9
F	1.2 MIN	0.047 MIN
G	2.54 MIN	0.10 MIN
н	0.5 MIN	0.019 MIN
I	5.22 MAX	0.206 MAX
J	5.72 MAX	0.225 MAX
к	15.24	0,600
L	13.2	0.520
м	0.25 ^{+0.1} - 0.05	0.010 + 0.004 - 0.002



	Ceramic	
ITEM	MILLIMETERS	INCHES
А	51,5 MAX.	2.03 MAX.
В	1.62 MAX.	0.06 MAX.
С	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
к	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.0019



NEC Quality Assurance Procedures

One of the important factors contributing to the final quality of our memory and microcomputer components is the attention given to the parts during the manufacturing process. All Production Operations in NEC follow the procedures of MIL Standard 883A. Of particular importance to the reliability program are three areas that demonstrate NEC's commitment to the production of components of the highest quality.

 Burn-In – All memory and microcomputer products are dynamically burned in at an ambient temperature sufficient to bring the junction to a temperature of 150°C. The duration of the burn-in is periodically adjusted to reflect the production history and experience of NEC with each product. 100% of all NEC memory and microcomputer products receive an operational burn-in stress.

II. Electrical Test - Memory and microcomputer testing at NEC is not considered a statistical game where the device is subjected to a series of pseudo random address and data patterns. Not only is this unnecessarily time consuming, but it does not effectively eliminate weak or defective parts. NEC's test procedures are based on the internal physical and electrical organization of each device and are designed to provide the maximum electrical margin for solid board operation. For further information on NEC's testing procedures see your local NEC representative.

III. After completion of all 100% test operations, production lots are held in storage until completion of two groups of extended sample testing: an operating life test and a series of environmental tests. Upon successful completion of these tests, the parts are released from storage and sent to final Q.A. testing.

NEC Microcomputers, Inc.

NEC Microcomputers, Inc.

NORTH AMERICAN REGIONAL SALES OFFICES

Eastern 275 Broadhollow Rd; Rt. 110 Melville NY 11747 516/293-5660

Midwestern 5105 Tollview Drive Rolling Meadows IL 60008 312/298-7081

Northeastern 21 G Olympia Avenue Woburn MA 01801 617/935-6339

Southern Dallas TX 75234 214/980-6976

14330 Midway Road, Suite 225

Western 2914 E. Katella Ave. Orange CA 92667 714/633-2980

U.S. REPRESENTATIVES

Alabama 20th Century Marketing, Inc. Huntsville AL 205/772-9237

Arizona Eltron Phoenix AZ 602/997-1042

Arkansas Action Unlimited Arlington TX 817/461-8039

California Cerco San Diego CA 714/560-9143

Santana Sales Los Alamitos CA 714/827-9100

Trident Associates, Inc. Sunnyvale CA 408/734-5900

Colorado D/Z Associates, Inc. Denver CO 303/534-3649

Connecticut HLM Associates, Inc. Torrington CT 203/482-6880

District of Columbia Professional Representatives, Inc. Pikesville MD 301/484-7970

Florida Perrott Associates, Inc. Sunrise FL 305/792-2211 Clearwater FL 813/585-3327 Orlando FL 305/275-1132

Georgia 20th Century Marketing, Inc. Huntsville AL 205/772-9237

Idaho Tri-Tronix, N.W. Mercer Island WA 206/232-4993

Illinois Technology Sales, Inc. Palatine IL 312/991-6600

Advanced Technical Sales Overland Park KS 913/492-4333

Indiana Technology Sales, Inc. Palatine IL 312/991-6600

lowa Electronic Innovators, Inc. Minneapolis MN 612/835-0303

Kansas Advanced Technical Sales Overland Park KS 913/492-4333

Kentucky Imtech, Inc. Dayton OH 513/278-6507

Louisiana Action Unlimited Arlington TX 817/461-8039

Maine Contact Sales, Inc. Burlington MA 617/273-1520

Maryland Professional Representatives, Inc. Pikesville MD 301/484-7970

Massachusetts Contact Sales, Inc. Burlington MA 617/273-1520

Stone Component Sales Framingham MA 617/875-3266

Michigan R.C. Nordstrom & Company Lathrup Village MI 313/559-7373 Jenison MI 616/457-5762

Minnesota Electronic Innovators, Inc. Minneapolis MN 612/835-0303

Mississiopi 20th Century Marketing, Inc. Huntsville AL 205/772-9237

Missouri Advanced Technical Sales Overland Park KS 913/492-4333

Montana Tri-Tronix, N.W. Mercer Island WA 206/232-4993

Nebraska Advanced Technical Sales Overland Park KS 913/492-4333

Nevada Eltron Phoenix AZ 602/997-1042

Trident Associates, Inc. Sunnyvale CA 408/734-5900

New Hampshire Contact Sales, Inc. **Burlington MA** 617/273-1502

New Jersev HLM Associates, Inc. Parsippany NJ 201/263-1535

Harry Nash Associates Willow Grove PA 215/657-2213

New Mexico Action Unlimited Arlington TX 817/461-8039

New York D.L. Eiss Associates, Inc. Rochester NY 716/328-3000

HLM Associates, Inc. Northport NY 516/757.1606

North Carolina Wolffs Electronic Sales, Inc. Raleigh NC 919/851-2800

North Dakota Electronic Innovators, Inc. Minneapolis MN 612/835-0303 Ohio

Imtech, Inc. Akron OH 216/666-1185 Dayton OH 513/278-6507

Oklahoma Action Unlimited Arlington TX 817/461-8039

Oregon Tri-Tronix N.W. Wilsonville OR 503/682-2323

Pennsylvania Imtech Inc. Akron OH 216/666-1185

Harry Nash Associates Willow Grove PA 215/657-2213

Rhode Island Stone Component Sales Waltham MA 617/890-1440

South Carolina Wolffs Electronic Sales, Inc. Baleigh NC 919/851-2800

South Dakota Electronic Innovators, Inc. Minneapolis MN 612/835-0303

Tennessee 20th Century Marketing, Inc. Knoxville TN 615/966-3608

Texas Action Unlimited Arlington TX 817/461-8039 Round Rock TX 512/255-1381 Houston TX 713/495-7119

Utah D/Z Associates, Inc. Salt Lake City UT 801/486-4251

Vermont Contact Sales, Inc. Burlington MA 617/273-1520

Washington Tri-Tronix, N.W. Mercer Island WA 206/232-4993

West Virginia Imtech, Inc. Dayton OH 513/278-6507

Wisconsin Electronic Innovators, Inc. Minneapolis MN 612/835-0303

Technology Sales Palatine IL 312/991-6600 Milwaukee WI 414/744-6842

Wyoming D/Z Associates, Inc. Denver CO 303/534-3649

CANADIAN REPRESENTATIVES Ontario

Manitoba Kaytronics Limited Concord Ontario 416/669-2262

British Columbia Saskatchewan

Alberta Bergford & Associates

Olympia WA 206/866-2001 New Brunswick

Newfoundland

Nova Scotia Ontario

Prince Edward Island

Quebec

Kaytronics Limited Ville St. Pierre Quebec 514/487-3434

NEC Microcomputers, Inc.

173 Worcester Street Wellesley, Massachusetts 02181 Telephone: 617/237-1910 TWX 710-383-1745