

Georgia Marszalek, Editor •

David Graves, Editor • D

Doug Hall, Technical Consultant

Sponsored by National Semiconductor Corp., Santa Clara, Ca. 95051

Add a Programmable I/O Interface to your SC/MP Kit


(submitted by Thomas M. Farr Jr., 569 Medina Dr., Highland Vill., TX 75067)

After toying around with my SC/MP kit for awhile, I began to use it for some serious investigation of real applications. Immediately, it became obvious that some I/O capability would be needed. The Intel 8255 I/O Port chip, now second-sourced by National (as INS8255), was a natural solution for this need.

The INS8255 may be programmed as three 8-bit unidirectional ports (either exclusively input or output); or as two 8-bit unidirectional ports with "handshaking"; or as one 8-bit bidirectional port with handshaking. Single bits in any port can be set or reset under software control. (For details, see the INS8255 Programmable Peripheral Interface data sheet included as the centerfold in this COMPUTE.)

To add the INS8255 to the SC/MP kit you must:

1. Make the cuts shown in figure 1 on the SC/MP kit P.C. card.





by Tom Harper

Vol. 3, No. 5, May 1977

Are you tired of waiting for your IMP16 cross assembler to punch SC/MP object tapes? Fatigued by sorting various levels of paper memories and feeding them into your LCDS? Irritated by having to switch your one TTY between LCDS and IMP16P because your boss is too cheap to buy another one? Read on friend — we offer you escape!

A peachy system has been set up in the Miami SC/MP school that shares one TTY with 2 (count them) prototyping systems. It also allows RLMs to be transferred directly from disc to LCDS memory. The software concept can be expanded to allow program tracing during execution. We are (trust us) working on it.

The LCDS system provides a resident debug utility which contains all of the subroutines necessary for loading and reading memory, initialization of resources and for transfer of control. These routines are normally invoked by TTY key depression, i.e.,

PRESS	SYSTEM WILL -
A	 call program to alter memory
then ØØ1	 set register to memory address 0001
,	 comma terminates entry of address
C4	 contents of location 0001 are set to ØC4
,	 comma terminates entry of data
ØØ	- etc.
,	- etc.
CR	 carriage return terminates operations
	output of any IMP16P or PACE prototyping system d to the TTY input of a Low Cost Development


is connected to the TTY input of a Low Cost Development System it is not possible for the LCDS to detect that it is being controlled by a higher order system instead of a TTY/human operator combination. The high order system can now load the LCDS memory, as in the previous example, by generating the corresponding ASCII codes and presenting them to the TTY port. In a like manner the memory can be read. Any function available by TTY keyboard entry can now be called by a program resident in the higher order system. Elaborate operations can easily be performed by calling combinations of these subroutines in sequence.

This technique was successfully employed on the DEROACH system that was used for teaching SC/MP courses in the Eastern Education Center prior to the introduction of SC/MP-LCDS.

The program described here is an elaboration of DEROACH utilizing only standard hardware (except for the multiplexer) and requiring no wiring changes or other modifications. The program in its present form is called CRIMP.

COMPUTE Newsletter


Vol. 3, No. 5



Firmware Compatibility

Since CRIMP treats the LCDS debug utility as a bank of subroutines, no modification of that firmware is necessary.

All IMP16P/PACE-P systems are card reader compatible even though relatively few card readers are in field use. The utility described here can be coded into a pair of MM 5203Qs and used to replace the existing card reader driver PROMs. A G7FØØ command from any appropriate utility will force a jump to the CRIMP controller. The user may then work with his object applications program and when through return to a utility in order to modify or expand his source code.



Circuitry

Figure 1 is a block diagram of the hardware configuration.

Figure 2 details the circuitry that is spliced into a standard TTY cable. It represents all that is required for the interface described. All non-TTY inputs and outputs are available at the prom programmer base connector of any NSC prototyping system.

The current loops are terminated only on the IMP16 TTY interface card. This will leave some wires open. Figure 3 shows the termination of unused wires.

System commands and operation are covered in detail in the listing.

FIGURE 3 - CABLE DETAIL

	CONNECTO		DESTINATION
PIN	COLOR	FUNCTION	
1	YELLOW	16P INPUT	PIN C2 MUX CARD
2	ORANGE	TERMINATION	TTY CABLE ORANGE
3	PURPLE	TERMINATION	TTY CABLE PURPLE
•	BLUE	16P OUT	PINS A2, B1 MUX
5	BROWN	READ SELECT	PIN B2 MUX CARD
6	GREEN	TERMINATION	TTY CABLE GREEN
ттү с	ABLE		
	YELLOW	TTY OUT	PINS A4, A9 MUX CARD
	ORANGE	TERMINATION	16P CABLE ORANGE
	PURPLE	TERMINATION	16P CABLE PURPLE
	BLUE	TTY INPUT	PINS C8, C6 MUX CARD
	BROWN	READER RELAY	TRANSISTOR COL- LECTOR MUX CARD
	GREEN	TERMINATION	16P CABLE GREEN
LCDS	TTY CABLE		
	YELLOW	LCDS INPUT	PIN C4 MUX CARD
9D10	ORANGE PURPLE	ADXØ72ØØ DECODE OPEN	MUX CARD BASE PIN-120
	BLUE LCDS	•••	PINS A13, B9 MUX CARD
	BROWN	READER RELAY OPEN	•

2	.TITLE CRIMP,' IMP/LCDS INTERFACE'		113 114			1		P-JUM	PS TO DEBUG	* P *
	J CRIMP COMMANDS		115			1		• G7200	-TRANSFERS	*
	<pre># THERE ARE TWO MODES OF OPERATION # FOR THE CRIMP INTERFACE:</pre>		117 118			1			TROL FROM L Ug to crimp	
	; ;>IMP<		119 120			1	1	, ,	********	*
	J J AND		151			;		THE CR	IMP ENTRY A	DDRESS IS 07F00
	; ;>LCDS<		123 124			1		J WHEN	USING THIS	INTERFACE
	; ; ; in>imp< mode there are 4		125 126						EM POWER FO	R THE LCDS Ved From the
	OPERATIONS AVAILABLE:		127					J IMP	16P NOT AN R SUPPLY!!!	EXTERNAL
	J L - DEPRESSION OF THE L KEY SWITCHES J THE TTY TO THE SC/MP LCDS. THE		129					3	HIS IS NOT	
	; LCDS MUST BE INITIALIZED PRIOR TO		131					J CRIT		ING PROBLEMS
	J ISSUING THE L COMMAND. THE TTY WILL J RESPOND WITH LCDS ?- TO INDICATE		133							AMPLIFIERIIII
	J THAT LCDS MODE HAS BEEN ENTERED.		134					• PAGE		
	J D - THE D COMMAND LOADS ONE 8 BIT RLM J FROM DISC AND TRANSFERS IT TO THE		136 0					• ASECT	ø	
	; APPROPRIATE MEMORY LOCATIONS IN LCDS ; read/write memory. The transfer rate		138 1 <u>39</u>					.LOCAL		
	; FOR THE DATA IS ONLY SLIGHTLY FASTER ; Than that required to load a paper tape.		141 1	7 FØ 1	2D2 E		ERI	PFLG JSR	2.0 ●DIR	JAVOID TROUBLE JIDENTIFY PROGRAM
	<pre>; THE COMMAND FORMAT IS: ; D(FIRST RLM SECTOR)/(LAST RLM SECTOR) (CR)</pre>		142 1 143 7	7FØ3	4C3E	A PRM	PT:	• WORD LI	ID Ø, '> '/256	
	; ; 1.E.		144 7	7 FØ4	2D2E	A A GET		JSR JSR	PUTC GET1	JGET FIRST COMMAND
	; ; ; D 0186/0186 (CR) WILL LOAD AN 8 BIT		146 7	7F06	21 FC	A A SCA		JMP SKNE	PRMPT Ø>NGS	JABORT COMMAND
	; RLM COMPLETELY CONTAINED IN DISC SECTOR ; 0186.		148 7	F08	2108	A		JMP SKNE	GC	JIDENTIFY COMMAND
	3		150 7	FØA	2108	A		JMP	Ø, IN DC	J GROUP
	J D 0180/018F (CR)WILL LOAD AN 8 BIT RLM J COMPLETELY CONTAINED IN DISC SECTORS		152 7	FØC	8109	A		SKNE JMP	Ø,LIFE LCDT	
) 0180 THROUGH 018F.		153 7	FØE	2517	A		SKNE JMP	Ø, THI •BEST	
	; G - THE G COMMAND ALLOWS CONTROL TO BE ; Transfered to a program stored on disc		155 7 156 7	F10 :	21F4	A		JSR JMP	ERROR Get	INONE OF THE ABOVE I-ONE MORE TIME-
	; AND BEGINNING AT THE SECTOR SPECIFIED ; IN THE COMMAND.		157 7			A GC: A		JSR JMF	OPUTC GAD	FCHO .G.
	; ; I·E·		159 7 160 7			A DC:		JSK Jmp	<pre>●PUTC DSKIN</pre>	JDISC OPERATION
	} } G Ø5C (CR) WILL LOAD AND TRANSFER CONTROL		161 7	F15 8	292A			JSR JSR	ERROR PUTC	DOES NOT COMPUTE
	TO EDIT 16.		163 7	F17 8	2D18	A		JSR • WORD	•DIR	
	P - THE P COMMAND FORCES A JUMP TO 1 Location Øfffe. This allows the User		165 7	F19 3	2DØB	A		JSR LI	OTHE 0,0D	
	J TO ENTER A FIRMWARE UTILITY LOCATED ON		167 7	FIB 2	2D17	A		JSR	<pre>●PUTC</pre>	
	J THE IMPIGC CPU CARD. AT THE MIAMI J EDUCATION CENTER ALL IMP SYSTEMS HAVE A		168 7	FID '	7 FC 8	A		- WORD		
	J DEBUG UTILITY ON THE CPU CARD. J EGOCENTRISM OBVIATES THE ATTITUDE THAT		170 7 171 7	FIF 1	21 EØ	A		JSR JMP	••-1 ENTER	
	} EVERYONE ELSE IN THE WORLD HAS FOLLOWED ; Suit. Those who have not may obtain the		172 7 173 7			A GAD		JSR JMP	HXFCH Enter	
	J PROGRAM FROM THE USERS GROUP. J		174 7					RCPY JMP	1,0 0,+1	
	<pre>\$ IN>LCDS< MODE ALL NORMAL \$ LCDS DEBUG COMMANDS ARE FUNCTIONAL.</pre>		176 7			A A THE		• WORD • WORD	0C000 BKTBK	
	J ONE ADDITIONAL COMMAND HAS BEEN J IMPLIMENTED TO RETURN CONTROL TO					A BEST		• WORD • WORD	ØFFFE 'P'/256	
	} IMP. THE COMMAND G7200 SWITCHES } The TTY back to the IMP 16.		180 7	F28 (0047	A NGSI A INI	;	. WORD	'G'/256 'D'/256	
	J THE CRIMP PROGRAM CAN BE LOADED FROM		182 7	F2A	004C	A LIF	E 8	.WORD	'L'/256	
	J DISC OR MADE RESIDENT AS PROMS REPLACING J THE EXISTING CARD READER FIRMWARE. THE		184 7	F2C (007F	A GEN	1	WORD	07F	
	PROM POSITIONS ON THE TTY CARD ARE:		186 7	F2E (ØDØA	A ERI A ALLI	(1	• WORD	ØDØA	
		•	188 7	F30 '	7 EC 3	A DIR	t – 1	• WORD	07EC3	
	3 * 3 *	*	190		0007	A TY: A BELL	L	=	07	
	3 +	*	192 7	F33	7E59	A GET	C #	• WORD	Ø7E59	
	* *	•	194 7	F35	1 FØØ	A PLI	5 T :	• WORD	01 F00	
	j + j +	:						• WORD • WORD		
	; * HI LO ; * ORDER ORDER	*	197			A GET		JSR	• GETC	JGET CHARACTER
	; * ****** ***** ****** ******	:	199 7	F39	61F2	Α		AND	Ø,GEN Ø,ER	JABORT?
	3 * *TTY * * CR * *TTY * * CR * 3 * * * * * * * * *	•	201 7	F3B	2101	Α		JMP RTS	•+2 1	;YES!!
	3 * ****** ****** ****** ******	•	202 7	F3D	81FØ	Α		LD JSR	Ø,ALLY •TY	CARRIAGE RETURN
	3 + 3 +	·	205 7					RTS		AND RETURN
	· · · · · · · · · · · · · · · · · · ·	•				A ERR	OR :	LI JSR	0,BELL •PUTC	
	• PAGE		208 7					RTS		
	J> THE HANDY TTY COMMAND PASTY <		210	7F43	4002	A DSK	IN 8		0,2	;SET READ DISC MODE ;PARAMETER LIST ADDR
	; ******		213 7	7F45	A300			LD ST	3, PLIST 0,(3)	
	3 * L - TRANSFERS CONTROL TO * 3 * LCDS DEBUG *		214 7 215 7	7F47	A302	Α		LD ST	0,BUFADR 0,2(3)	
	3 * * * 3 * DXXXX/XXXX-LOADS *		216 7 217 7	7F49	21B9	A		JSR JMP	HXFCH PRMPT	JGET FIRST SECTOR
	J * 8 BIT RLM FROM * J * DISC AND TRANSFERS *		218 219					JSR ST	<pre>●PUTC 1,1(3)</pre>	STORE LOGICAL SECTOR
	3 * TO LCDS R/W MEMORY *		220 221	7F4C	294C	Α		JSR JMP	HXFCH PRMPT	JGET SECOND SECTOR
	3 + GXXXX-LOADS AND + 3 + EXECUTES PROGRAM +		222	7F4E	3801	Α		NOP		CANNOT BE Ø
	J + FROM DISC.		223					ST	1,6(3)	STORE FINAL SECTOR

	51 2DE2 / 52 1F00 /		JSR		FREAD ONE SECTOR	33		000F	A NMSK:	• WORD	ØF
	52 1900 1 53 3801 1		• WORD NOP	01100				61FE	A NMBR:	AND	Ø, NMSK
	54 8301 4		LD	0,1(3)	LOAD THIS SECTOR .				A	JMP	ECO
	55 F306 A		SKNE		FINAL SECTOR?				A HEX: A	AND AISZ	Ø,NMSK Ø,9
	56 2136 A 57 8302 A		JMP LD	XFER 0,2(3)	JYES-				A ECO:	RXCH	2.0
	58 CIDE A	A State	ADD	Ø.BUFLNT	3 NO -	34	2 7FB9	2DF8	A	JSR	PUTK
	59 A302 A	4	ST ISZ JMP	0,2(3)			13 7FBA			RXCH	5.0
	5A 7B01 A 5B 21F5 A	2 2	ISZ	1(3) READ	;INCREMENT SECTOR # ;DO IT AGAIN	34	4 7 FBB	0200	А	RTS	
	5C 21E3 4		JMP	ERROR		34	6 7 FBC			+ASCII	'IMP'
237							7FBD 7 7FBE	5020			abaA a
	SD 4CØD A SE 0000 A	A LDLC:	• WORD	04C0D,0		34		0000		• WORD	ODON D
		SPUTC:	.WORD	07E59		34	8 7FCØ	4C43	A LDS:	• ASC I I	·LCDS ·
240							7FC1 9 7FC2	4453			4544.4
	50 8DD5 A 51 8300 A		LD LD	3,BUFADR 0,(3)		34		0000		• WORD	0 D0A . 0
	52 AØ92 A		ST	Ø, TEMPI		35					
	53 6115 A		AND	Ø.STXM		35		0900	A BKTBK:	+LOCAL	0.0
	54 F112 A 55 2114 A		SKNE JMP	Ø,START CRD						PFLG	3.0
	56 F10F 4		SKNE	Ø, DATA		35	4 7FC6	0E00	A	SFLG	6,0
	57 2112 4		JMP	CRD		35	5 7FC7	0200	A	RTS	
	58 F110 A 59 2106 A		SKNE JMP	Ø,STXM Term				0800	A LCDS:	SFLG	0.0
	A 0200 A		RTS				8 7FC9			PFLG	6,0
252	D 9100 0	A CALC:		Ø,LMSK			9 7FCA			SFLG BOC	3,0 15,,
	SC 6092 A		AND	0. TEMPI			1 7FCC			JMP	IMP
	5D 4802 A		AISZ	0.2		36				. WORD	07500
	5E A092 A 5F 0200 A		ST RTS	Ø, TEMP I					A \$MSG: A \$PUTC:		07E59
258		•				36	55				
	0 29FA A		JSR	CALC					A IMP: A	PFLG PFLG	3,0 6,0
	11 4CØ2 A 12 2DEC A		LI JSR	0,2 •\$PUTC		36	58 7FD1	0880	A	PFLG	0.0
	3 2912 A		JSR	DRK			59 7FD2	0200	A	RTS	
	4 290B A		JSR	KRLF		37		0080	A BEGIN	=	080
264 717	5 211B A	4	JMP	FINIS		37		0081	A END	=	081
	6 0040 A	DATA:	.WORD	040		37			A MEMB	•	082
	17 0000 4		• WORD	000		37 37			A MEME A STBF	-	083 084
	18 003F A 19 00C0 A		• WORD • WORD	03F 0C0		37	6		A NBLS	=	094
270		TEMPI		092		37				:	095
271	A 29FØ A	CPD.	JSR	CALC		37		6630	A ST	-	096
	B 4002 A		LI	0,2				0201	A OUT:	RTS	1
	C 2DE2 4		JSR	• SPUTC		36		1700	A CMSG:	PULL	3
	ID 2908 A Ve 2901 A		JSR JSR	DRK Krlf						PUSH	3
	F 21E1 A		JMP	RKD		38	4 7FD6	8F00	A	LD	3,(3)
		KRLF:		0,0D		38	5 7FD7	29EC	A A SLOAD:	JSR	BKTBK Ø,(3)
	51 2DDD 4 12 400a 4		JSR LI	●SPUTC Ø>ØA			7 7FD9			BOC	1,OUT
						90					
	3 2008 A	4	JSR	•SPUTC		38	8 7 F DA	5808	A	ROL	0,8
281 7 F8 282 7F8	4 02 00 A	4	JSR RTS	•SPUTC		38 38	8 7FDA 9 7FDB	5808 2DF2	A A	JSR	SPUTC
281 7F8 282 7F8 283 7F8	84 0200 A 15 4801 A	A A	JSR RTS AISZ	•SPUTC 3+1		38 38 39	8 7 F DA	5808 2DF2 5C78	A A A		
281 7F8 282 7F8 283 7F8 284 7F8	4 02 00 A	A DRKI	JSR RTS	•SPUTC		38 38 39 39 39 39	8 7FDA 9 7FDE 0 7FDC 1 7FDD 2 7FDE	5808 2DF2 5C78 11F5 2DEF	A A A A	JSR SHR BOC JSR	•SPUTC Ø.8 1.OUT •SPUTC
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 285 7F8 286 7F8	84 0200 A 15 4801 A 16 8300 A 17 2DD7 A 18 7C92 A	A DRK I	JSR RTS AISZ LD JSR DSZ	•SPUTC 3,1 0,(3) •SPUTC TEMP1		38 38 39 39 39 39 39	8 7FDA 9 7FDE 0 7FDC 1 7FDD 2 7FDE 3 7FDF	5808 2DF2 5C78 11F5 2DEF 4B01	A A A A A	JSR SHR BOC	•SPUTC 0,8 1,0UT
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 285 7F8 286 7F8 287 7F8	84 0200 A 15 4801 A 16 8300 A 17 2DD7 A	DRK I	JSR RTS AISZ LD JSR	•SPUTC 3,1 0,(3) •SPUTC		38 38 39 39 39 39 39	 8 7 FDA 9 7 FDB 9 7 FDB 9 7 FDD 9 7 FDD 9 7 FDE 9 7 FDF 9 7 FDF 9 7 FEØ 	5808 2DF2 5C78 11F5 2DEF 4B01	A A A A A A	JSR SHR BOC JSR AISZ	•SPUTC Ø.8 1.0UT •SPUTC 3.1
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 286 7F8 288 7F8 288 7F8 289 7F8	34 0200 A 5 4801 A 6 8300 A 17 2DD7 A 18 7C92 A 19 21F8 A	DRK I	JSR RTS AISZ LD JSR DSZ JMP	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1		38 38 39 39 39 39 39 39	 8 7 FDA 9 7 FDB 9 7 FDB 9 7 FDD 9 7 FDD 9 7 FDE 9 7 FDF 9 7 FDF 9 7 FEØ 	5808 2DF2 5C78 11F5 2DEF 4B01 21F7	A A A A A A	JSR SHR BOC JSR AISZ JMP	•SPUTC Ø,8 1,0UT •SPUTC 3,1 \$LOAD
281 7F8 282 7F8 283 7F6 284 7F8 285 7F8 286 7F8 286 7F8 288 7F8 288 7F8 289 7F8 289 7F8	54 0200 4 55 4801 4 56 8300 4 57 2DD7 4 58 7C92 4 59 21FB 4 58 4801 4 58 0200 4	A DRK I A A	JSR RTS AISZ LD JSR DSZ JMP AISZ RTS	•SPUTC 3,1 (,(3) •SPUTC TEMP1 DRK-1 3,1		38 39 39 39 39 39 39 39 39	88 7FDA 99 7FDE 90 7FDC 91 7FDD 92 7FDE 93 7FDF 94 7FEØ 95	5808 2DF2 5C78 11F5 2DEF 4B01 21F7	A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP	•SPUTC Ø>8 1>OUT •SPUTC 3>1 SLOAD ENTER
281 7F8 282 7F8 283 7F6 284 7F8 285 7F8 286 7F8 286 7F8 288 7F8 288 7F8 289 7F8 289 7F8	54 0200 A 55 4801 A 56 8300 A 57 2DD7 A 58 7C92 A 59 21F8 A 54 4801 A	A DRK I A A	JSR RTS AISZ LD JSR DSZ JMP AISZ	•SPUTC 3,1 (,(3) •SPUTC TEMP1 DRK-1 3,1		38 39 39 39 39 39 39 39 39 39 39 39 39 39	58 7FDA 59 7FDE 60 7FDC 11 7FDD 52 7FDE 53 7FDF 54 7FE0 55 .LY 7 50 7	5808 2DF2 5C78 11F5 2DEF 4B01 21F7 7F00 F2E FB0	A A A A A A A A A A BEGIN	JSR SHR BOC JSR AISZ JMP • END 7F2B Ø080	•SPUTC Ø>8 1>OUT •SPUTC 3>1 SLOAD ENTER A A+
261 7F8 262 7F8 263 7F8 284 7F8 285 7F8 285 7F8 286 7F8 286 7F8 289 7F8 290 291 7F8 292 293 7F8	54 0200 / 5 4B01 / 6 8300 / 17 2D7 / 18 7C92 / 19 21FB / 18 4B01 / 18 0200 / 19 27FD4 / 10 2DFE /	A DRK : A A A A A A A A A A A A A A A A A A A	JSR RTS AISZ LD JSR DSZ JMP AISZ RTS • WORD JSR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1		38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7 FDA 19 7 FDE 10 7 FDD 11 7 FDD 12 7 FDE 13 7 FDF 14 7 FEØ 15	5808 2DF2 5C78 11F5 2DEF 4B01 21F7 7F00 F2E FB0 6007	A A A A A A A A A A BEGIN A BEST	JSR SHR BOC JSR AISZ JMP • END 7F2B 0080 7F26	•SPUTC Ø>8 1>OUT •SPUTC 3>1 SLOAD ENTER
261 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 286 7F8 289 7F8 290 291 7F8 292 293 7F8 293 7F8 294 7F8	54 0200 / 55 4801 / 68 300 / 17 2DD7 / 18 7C92 / 19 21FB / 18 0200 / 16 0200 / 16 7FD4 / 10 2DFE / 18 7F5D /	A DRK I	JSR RTS AISZ LD JSR DSZ JMP AISZ RTS •WORD JSR •WORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC		38 39 39 39 39 39 39 39 39 80 80 80 80 80 80 80 80 80 80 80 80 80	18 7FDA 19 7FDE 10 7FDC 10 7FDC 12 7FDE 12 7FDE 13 7FDE 13 7FDE 15 7 12 10 7 10 7 10 7 10 7 10 7 10 7 10 7 10 7	5808 2DF2 5C78 11F5 2DFF 4B01 21F7 7F00 F2E FB0 FC4 F37 F37	A A A A A A A A A A BEGIN A BEST A BUFAD A CALC	JSR SHR BOC JSR AISZ JMP • END 7F28 0080 7F26 R 7F36 7F68	•SPUTC Ø,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A* A
261 7F8 262 7F8 263 7F6 284 7F8 285 7F8 286 7F8 287 7F8 287 7F8 289 7F8 290 7F8 291 7F8 293 7F8 293 7F8 294 7F6 295 7F8 296 7F9	34 0200 4 55 4B01 4 68 300 4 17 2DD7 4 18 7C92 4 19 21FB 4 18 0200 4 19 21FB 4 10 02DFE 4 10 2DFE 4 10 21CF 4	A DRK I A A A A A A A A A A A A A A A A A A A	JSR RTS AISZ LD JSR DSZ JMP AISZ RTS • WORD JSR • WORD JSR • JMP	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1		38 39 39 39 39 39 39 39 39 80 80 80 80 80 80 80 80 80 80 80 80 80	18 7FDA 19 7FDE 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7 10 7	5808 2DF2 5C78 11F5 2DEF7 4B01 21F7 7F00 F2E FB0 FC4 FF0 FC4 FF37 F77 F77	A A A A A A A A A A A BEGIN A BEST A BUFADI A CALC	JSR SHR BOC JSR AISZ JMP • END 7F2B 0080 7F26 7F36 7F6B 7F7A	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A
261 7F8 262 7F8 263 7F6 284 7F8 285 7F8 285 7F8 285 7F8 287 7F8 288 7F8 290 291 7F8 292 293 7F8 294 7F8 295 7F8 295 7F8 295 7F8	4 0200 4 15 4801 4 16 8300 4 17 2D77 4 18 7C92 4 19 21F8 4 18 0200 4 18 0200 4 18 0200 4 10 2DFE 4 11 2934 4 10 21CF 4 10 21CF 4 10 21CF 4 10 21CF 4	DRK :	JSR RTS AISZ LD JSR DSZ JMP AISZ RTS •WORD JSR JSR JSR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP		38 39 39 39 39 39 39 39 39 80 80 80 80 80 80 80 80 80 80 80 80 80	18 7FDA 19 7FDE 10 7FDD 11 7FDD 22 7FDE 23 7FDF 24 7FE0 55 55 55 11 11 11 11 11 11 11 11 11 11	5808 2DF2 5C78 11F5 2DFF 4B01 21F7 7F00 F2E FB0 FC4 F37 F37	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP • END 7F28 0080 7F26 R 7F36 7F68	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A
261 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 286 7F8 289 7F8 299 7F8 299 7F8 292 7F8 293 7F8 293 7F8 295 7F8 295 7F8 296 7F9 297 7F9 298 7F9	34 0200 4 55 4B01 4 68 300 4 17 2DD7 4 18 7C92 4 19 21FB 4 18 0200 4 19 21FB 4 10 02DFE 4 10 2DFE 4 10 21CF 4	DRK : A XFER : A FINIS:	JSR RTS AISZ LD JSR DSZ JMP AISZ RTS • WORD JSR • WORD JSR • JMP	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1		38 39 39 39 39 39 39 39 39 39 39 30 30 39 30 30 30 30 30 30 30 30 30 30 30 30 30	18 7FDA 19 7FDE 10 7FDC 10 7FDC 12 7FDE 14 7FDE 14 7FDE 14 7FDE 15 7 15 7 15 15 7 15 15 15 7 15 15 15 15 15 15 15 15 15 15 15 15 15	5808 2DF2 5C78 11F5 2DEF 4B01 21F7 7F00 F2E FB0 6007 FC4 F37 FD4 F76 F76 F76 F77 F77 F74 F74 F74 F74 F74 F74 F74 F74	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP • END 7F2B 0080 7F26 R 7F36 7F7A 7F13 7F7A 7F13 7F60	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
261 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 286 7F8 287 7F8 290 291 7F8 291 7F8 292 7F8 293 7F8 294 7F9 297 7F9 298 7F9 299 7F9 360 7F9	14 0200 4 15 4801 4 16 8300 4 17 2DD7 4 18 7C92 4 19 21FB 4 14 4B01 4 15 20F4 4 16 7FD4 4 17 2DF4 4 18 0200 4 10 2DF4 4 11 2304 4 10 21F5 4 11 2304 4 11 2330 6 12 2500 4 13 7F00 4	DRK: XFER: FINIS:	JSR RTS LD JSR DSZ JSR DSZ JSR JSR JSR JSR JSR JSR JSR JSR JSR JSR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046		38 39 39 39 39 39 39 39 39 39 39 39 30 39 30 30 30 30 30 30 30 30 30 30 30 30 30	18 7FDA 19 7FDB 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7 10 7 10 7 10 7 10 7 10 7 10 7 10 7	5808 32DF2 5C78 2DF7 2DEF 4B01 21F7 7F00 F2E FB0 FC4 FF0 FC4 FF37 FF37 FF37 FF37 FF34 FF34 FF34 FF3	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP •END 7F2B 0080 7F2B 0768 7F6B 7F6B 7F7A 7F13 7F73 7F30 7F43	• SPUTC 0,8 1,0UT • SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
261 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 286 7F8 289 7F8 290 291 7F8 292 7F8 293 7F8 293 7F8 295 7F8 295 7F8 296 7F9 298 7F9 300 7F9 301 7F9	14 0200 4 15 4801 4 6 15 4801 4 6 8300 4 15 4801 4 6 8300 4 17 2007 4 8 7022 4 18 7022 4 4 8 1 19 2154 4 8 2007 4 10 2057 4 1 </td <td>DRK 1 A DRK 1 A XFER 1 A FINIS: A FINIS: A FTSX: A TWOF:</td> <td>JSR RTS LD JSR DSZ JMP AISZ RTS •WORD JSR JSR JSR JSR JMP JSR VORD •WORD •WORD</td> <td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •++1 ENTER 046 02F</td> <td></td> <td>38 39 39 39 39 39 39 39 39 39 30 80 80 00 00 00 00 00 00 00 00 00 00 00</td> <td>18 7FDA 19 7FDE 10 7FDC 10 7FDC 12 7FDE 12 7FDE 13 7FDF 13 7FDF 14 7FE 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7</td> <td>5808 5078 5078 5078 5078 20E7</td> <td>A A A A A A A A A A A BEST A BEST A BEST A BUFADI A CRD A CRD A DIR A DIR A DIR A DIR A DIR A A ER</td> <td>JSR SHR BOC JSR AISZ JMP • END 7F28 0080 7F26 7F73 7F36 7F73 7F30 7F73 7F43 0081 7F22</td> <td>•SPUTC 0,8 •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td>	DRK 1 A DRK 1 A XFER 1 A FINIS: A FINIS: A FTSX: A TWOF:	JSR RTS LD JSR DSZ JMP AISZ RTS •WORD JSR JSR JSR JSR JMP JSR VORD •WORD •WORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •++1 ENTER 046 02F		38 39 39 39 39 39 39 39 39 39 30 80 80 00 00 00 00 00 00 00 00 00 00 00	18 7FDA 19 7FDE 10 7FDC 10 7FDC 12 7FDE 12 7FDE 13 7FDF 13 7FDF 14 7FE 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7	5808 5078 5078 5078 5078 20E7	A A A A A A A A A A A BEST A BEST A BEST A BUFADI A CRD A CRD A DIR A DIR A DIR A DIR A DIR A A ER	JSR SHR BOC JSR AISZ JMP • END 7F28 0080 7F26 7F73 7F36 7F73 7F30 7F73 7F43 0081 7F22	•SPUTC 0,8 •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
261 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 287 7F8 289 7F8 290 291 7F8 291 7F8 292 7F8 293 7F8 294 7F9 295 7F8 295 7F8 295 7F9 297 7F9 298 7F9 300 7F9 301 7F9 302 7F9	14 0200 4 15 4801 4 6 8300 4 15 4801 4 6 8300 4 15 4801 4 6 8300 4 17 2007 4 8 7022 4 18 7022 4 8 1022 4 10 2007 4 4 8 10 10 10 2007 4 10 </td <td>A DRK: A DRK: A XFER: A FINIS: A FINIS: A FTSX: A TWOF: A TTN: DIA:</td> <td>JSR RTS LD JSR DSZ JSR DSZ JSR TSS VORD JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD</td> <td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 025 039 '/'/2256</td> <td></td> <td>38 39 39 39 39 39 39 39 39 39 39 39 30 39 30 39 30 30 30 30 30 30 30 30 30 30 30 30 30</td> <td>18 7FDA 19 7FDE 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7 10 7 10 7 10 7 10 7 10 7 10 7 10 7</td> <td>5808 32DF2 5578 32DF2 34B01 21F5 4B01 21F7 7F00 52E 5760 52E 5760 577 5760 577 577 577 577 577 577 577 577 577 57</td> <td>A A A A A A A A A A A A BEGIN A A BEGIN A BEST A CALC A A DIR A DIR A DISG A DISG A A SKIN A ER A A SIN S A A A A A A A A A A A A A A A A A A</td> <td>JSR SHR BOC JSR AISZ JMP • END 7F28 0080 7F26 R 7F68 7F68 7F68 7F63 7F60 7F60 7F60 7F60 7F60 7F91 7F91</td> <td>•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td>	A DRK: A DRK: A XFER: A FINIS: A FINIS: A FTSX: A TWOF: A TTN: DIA:	JSR RTS LD JSR DSZ JSR DSZ JSR TSS VORD JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 025 039 '/'/2256		38 39 39 39 39 39 39 39 39 39 39 39 30 39 30 39 30 30 30 30 30 30 30 30 30 30 30 30 30	18 7FDA 19 7FDE 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7FDC 10 7 10 7 10 7 10 7 10 7 10 7 10 7 10 7	5808 32DF2 5578 32DF2 34B01 21F5 4B01 21F7 7F00 52E 5760 52E 5760 577 5760 577 577 577 577 577 577 577 577 577 57	A A A A A A A A A A A A BEGIN A A BEGIN A BEST A CALC A A DIR A DIR A DISG A DISG A A SKIN A ER A A SIN S A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP • END 7F28 0080 7F26 R 7F68 7F68 7F68 7F63 7F60 7F60 7F60 7F60 7F60 7F91 7F91	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 285 7F8 289 7F8 291 7F8 292 293 7F8 294 7F8 295 7F8 295 7F8 297 7F9 297 7F9 299 7F9 300 7F9 302 7F9 302 7F9 304 7F9 304 7F9 304 7F9	14 0200 4 15 4801 4 16 6300 4 17 2007 4 18 7C92 4 19 2154 4 18 7C92 4 19 2164 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 207	A DRK 1 A DRK 1 A XFER 1 A FINIS: A FINIS: A FINIS: A TWOF: A TTN: A TWOF: A TTN: A DIA: A SIZE	JSR RTS AISZ LD JSR JSR JSR VORD JSR JMP JSR JMP JSR JMP JSR JMP VORD VORD VORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •-1 LDLC BKTBK DMSG IMP •+1 ENTER 046 6 02F 039 '/'/256 090		38 39 39 39 39 39 39 39 39 39 39 39 30 39 30 39 30 30 30 30 30 30 30 30 30 30 30 30 30	18 7FDA 19 7FDE 10 7FDC 11 7FDD 12 7FDE 13 7FDF 13 7FDF 14 7FE 15 15 15 15 15 15 15 15 15 15 15 15 15	5808 5078 5078 5078 5078 20E7	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP • END 7F2B 0080 7F26 7F76 7F76 7F76 7F73 7F70 7F60 7F63 7F43 0081 7F22	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 285 7F8 289 7F8 291 7F8 292 293 7F8 294 7F8 295 7F8 295 7F8 297 7F9 297 7F9 299 7F9 300 7F9 302 7F9 302 7F9 304 7F9 304 7F9 304 7F9	14 0200 4 15 4801 4 16 6300 4 17 2007 4 18 7C92 4 19 2154 4 18 7C92 4 19 2164 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2076 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 2070 4 10 207	A DRK: A DRK: A XFER: A FINIS: A FINIS: A FTSX: A TWOF: A TTN: DIA:	JSR RTS AISZ LD JSR JSR JSR VORD JSR JMP JSR JMP JSR JMP JSR JMP VORD VORD VORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 025 039 '/'/2256		38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 14 7FDE 15 7 16 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7	5808 2DF2 5C78 21F5 22DF7 5280 21F5 22DF7 7F00 F2E F50 607 F70	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR AISC JSR AISZ JMP • END 7F26 7F26 7F26 7F76 7F68 7F76 7F63 0081 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F22 7F28	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 285 7F8 289 7F8 290 291 7F8 292 2 293 7F8 294 7F9 295 7F8 295 7F9 297 7F9 299 7F9 300 7F9 302 7F9 302 7F9 304 305 7F9 306 307 7F9	14 0200 4 15 4801 4 16 6300 4 17 2007 4 18 7C92 4 19 921F8 4 18 7C92 4 19 921F8 4 10 20F6 4 10 4 4004 10 4 4 10 4 4 10 4	A DRK: A DRK: A XFER: A FINIS: A FINIS: A TWOF: A TWOF: A TTN: DIA: A SIZE A SPUT2C: A HXFCH:	JSR RTS AISZ LD JSR JSR JSR VORD JSR JMP JSR JMP JSR JMP VORD VORD VORD VORD VORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •++1 ENTER 046 02F 039 */*/256 090 07ED3 1,0	JCLEAR AC1	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDD 10 7FDC 12 7FDE 13 7FDF 14 7FDE 15 7 15 7 11 7F0 14 7F0 15 7 15 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 12 10 13 10 14 7 15 7 15 7 16 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7	5808 22072 5278 21175 220175 220177 77600 F22 F50 6007 F70 F700	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP • END • END 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F26	•SPUTC 0,8 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 289 7F8 290 291 291 7F8 292 293 7F8 294 7F8 295 7F8 295 7F8 297 7F9 298 7F9 300 7F9 300 7F9 303 7F9 306 7F9 306 7F9 308 7F9	14 0200 4 15 4801 4 15 4801 4 15 4801 4 16 8300 4 17 2007 4 18 7020 4 19 21FE 4 18 0200 4 10 20FE 4 10 20FE 4 11 2930 4 12 2500 4 12 2500 4 12 2500 4 13 7F00 4 14 6040 4 12 2500 4 13 7F00 4 14 6040 4 13 7602 4 14 6040 4 14 6040 4 16 7002 4 17 002 4 18 7000	A DRK: A XFER: A FINIS: A FTSX: A TWOF: A TTN: DIA: SIZE SPUT2C: A HXFCH:	JSR RTS LD JSR DSZ JSR DSZ JSR AISZ RTS .WORD JSR JSR JSR JSR VORD .WORD .WORD .WORD .WORD LI JSR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 02F 039 •/*/256 090 07ED3	JGET ØNE CHARACTER	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 14 7FDE 15 7 10 7 11 7 12 7 14 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 16 7 17 7 16 7 17 7 17 7 17 7 17 7 16 7 </td <td>5808 2DF2 5C78 21F5 22DF7 5280 21F5 22DF7 7F00 F2E F50 607 F70 F70</td> <td>A A A A A A A A A A A A A A A A A A A</td> <td>JSR SHR BOC JSR AISZ JMP • END • END 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F36 7F30 7F43 0081 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20</td> <td>•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td>	5808 2DF2 5C78 21F5 22DF7 5280 21F5 22DF7 7F00 F2E F50 607 F70	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP • END • END 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F36 7F30 7F43 0081 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 287 7F8 289 7F8 290 291 7F8 291 7F8 292 7F8 292 7F8 293 7F8 294 7F9 297 7F9 298 7F9 298 7F9 300 7F9 303 7F9 304 3F9 306 7F9 306 7F9 307 7F9 308 7F9 309 7F9	14 0200 4 15 4801 4 16 6300 4 17 2007 4 18 7C92 4 19 921F8 4 18 7C92 4 19 921F8 4 10 20F6 4 10 4 4004 10 4 4 10 4 4 10 4	A DRK: A DRK: A XFER: A FINIS: A FINIS: A FINIS: A TWOF: A TWOF: A TWOF: A TX: A DIA: A SIZE A SPUT2C: A HXFCH:	JSR RTS AISZ LD JSR JSR JSR VORD JSR JMP JSR JMP JSR JMP VORD VORD VORD VORD VORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •++1 ENTER 046 02F 039 */*/256 090 07ED3 1,0		38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDD 10 7FDD 12 7FDD 12 7FDD 12 7FDD 13 7FDFD 14 7FE0 15 7 15 7 16 7 17 7	5808 20172 5078 21175 22017 7760 F22 6007 F50 6007 F760 F776 F780 F780 <	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSR END *END *END *END 7F26 7F26 7F26 7F26 7F26 7F26 7F36 7F36 7F36 7F36 7F43 0081 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 289 7F8 290 291 291 7F8 292 293 7F8 294 7F8 295 7F8 295 7F8 295 7F9 306 7F9 302 7F9 303 7F9 306 7F9 306 7F9 306 7F9 306 7F9 307 7F9 308 7F9 309 7F9 308 7F9 309 7F9 311 7F9	14 0200 4 15 4801 4 15 4801 4 15 4801 4 15 4801 4 16 8300 4 16 8300 4 17 2007 4 18 7022 4 18 7024 4 10 2056 4 10 2057 4 10 2058 4 10 2058 4 10 2059 4 10 2058 4 10 2058 4 10 2058 4 10 2050 4 10 2050 4 10 2050 4 10 2050 4 10 4000 4 10 4000 4 10 4000 4 10 400	A DRK: A DRK: A XFER: A FINIS: A FINIS: A TWOF: A TWOF: A TTN: DIA: A SIZE SPUT2C: A HXFCH:	JSR RTS LD JSR DSZ JSR DSZ JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD LI JSR RTS RCPY SKNE	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 025 046 039 '/'/256 090 07ED3 1,0 GET1 0,2 0,ARE	JGET ØNE CHARACTER Jalt Mode Return Jtemporary Save Jterminate	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 14 7FDE 15 7 16 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 10 7 10 7 10 7 10 7 10 7 10 7 10 7 10 7	5808 2DF2 5C78 11F5 2DF7 7F00 F2E FF0 F760 F2E FF0 F77 F700 F2E FF0 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F700 F77 F77	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR BOC JSR AISZ JMP • END 7F26 R 7F26 R 7F26 7F68 7F68 7F68 7F63 7F60 7F60 7F60 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F2	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 286 7F8 286 7F8 287 7F8 290 2 293 7F8 294 7F8 294 7F8 295 7F8 295 7F8 297 7F9 297 7F9 299 7F9 300 7F9 302 7F9 304 7F9 305 7F9 306 7F9 306 7F9 306 7F9 307 7F9 308 7F9 310 7F9 311 7F9	14 6200 f 15 4801 f 15 4801 f 16 8300 f 16 8300 f 17 2007 f 18 7C92 f 19 91F8 f 18 7C92 f 19 216F f 10 20FE f 10 20FE f 11 2930 f 12 2500 f 13 7600 f 14 0046 f 15<002F	A DRK: A XFER: A FINIS: A FINIS: A FINIS: A TWOF: A TN: A DIA: A SIZE A SPUT2C: A HXFCH:	JSR RTS AISZ LD JSR JSR JSR VORD JSR JSR JSR JSR JSR JSR JSR JMP VORD VORD VORD VORD VORD VORD VORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 02F 039 '/'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN	GET ONE CHARACTER Galt Mode Return Gemporary Save	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDDE 12 7FDE 13 7FDF 14 7FE 15 7 11 0 11 7FE 15 7 11 0 11 10 11 7 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 12 11 13 11 14 11 15 11 16	5808 2072: 5078 1175: 2007 7760 7677 767 76	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSR END 7F2B 0080 7F26 R 7F26 R 7F26 7F26 7F26 7F30 7F43 7F30 7F43 0081 7F43 07F43 7F91 7F20 7F91 7F20 7F91 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 285 7F8 285 7F8 286 7F8 286 7F8 290 291 7F8 291 7F8 292 7F8 292 7F8 293 7F8 294 7F9 293 7F8 295 7F9 297 7F9 298 7F9 301 7F9 303 7F9 306 7F9 306 7F9 306 7F9 306 7F9 306 7F9 307 7F9 308 7F9 308 7F9 308 7F9 308 7F9 308 7F9 308 7F9 311 7F9 311 7F9 313 7F9 314 7FA	14 0200 4 15 4801 4 6 15 4801 4 6 810 4 15 4801 4 6 810 4 15 4801 4 6 810 4 17 2007 4 8 7 2017 4 18 7022 4 4 401 4 4 1	A DRK: A XFER: A FINIS: A FINIS: A FTSX: A TWOF: A TWO	JSR RTS LD JSR DSZ JSR DSZ JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD LI JSR RTS RCPY SKNE	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 025 046 039 '/'/256 090 07ED3 1,0 GET1 0,2 0,ARE	JGET ØNE CHARACTER Jalt Mode Return Jtemporary Save Jterminate	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 14 7FDE 15 7 16 7FDE 17 7FDE 18 7FE 19 7FDE 19 7FE 10 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 12 7 13 7 14 7 15 7 16 7 17 7 10 7 10 7 10 7 10 7 10 7 10 7 10 7 10 7 10	5808 2DF2 5C78 11F5 2DF7 7F00 F2E FB0 F2E FF0 F700 F2E FF0 F700 F700 F2E FF00 F700	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR BOC JSR AISZ JMP • END 7F26 7F26 7F26 7F26 7F26 7F30 7F43 7F30 7F43 0081 7F20 7F43 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 285 7F8 285 7F8 285 7F8 285 7F8 285 7F8 290 291 7F8 292 293 7F8 293 7F8 294 7F9 293 7F9 299 7F9 300 7F9 302 7F9 304 7F9 305 7F9 306 7F9 306 7F9 308 7F9 308 7F9 308 7F9 311 7F9 311 7F9 313 7F9 313 7F9 315 7FA	14 0200 4 15 4801 4 15 4801 4 16 6300 4 17 2007 4 18 7022 4 19 2115 4 18 7022 4 19 2016 4 10 2017 4 10 2017 4 10 2017 4 10 2017 4 10 2017 4 10 2017 4 10 2017 4 10 2017 4 10 2017 4 10 2017 4 10 2107 4 10 2107 4 10 2107 4 10 2000 4 10 4000 4 10 4000 4 10 4 </td <td>A DRK: A XFER: A FINIS: A FINIS: A TWOF: A TTN: DIA: A SIZE A SPUT2C: A HXFCH:</td> <td>JSR RTS LD JSR JSR JSR JSR JSR JSR JSR JSR JSR JMP JSR JMP JSR JMP SKNE RTS SKNE RTS SKNE RTS SKNE JSR</td> <td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 027 039 */*/256 090 07ED3 1.0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN</td> <td>JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTEMINATE JYES-RETURN JNO-CONVERT TO BCD</td> <td>38 39 39 39 39 39 39 39 39 39 39 39 39 39</td> <td>18 7FDA 19 7FDD 10 7FDC 12 7FDE 12 7FDE 12 7FDE 12 7FDE 13 7FDF 14 7FE0 15 7 10 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 12 7 13 7 14 7 15 7 16 7 17 7 17 7 16 7 17 7 17 7 18 10<!--</td--><td>5808 22072 5078 21175 220175 220177 7760 F22 F70 F22 F70 F22 F70 F22 F70 F22 F70 F700 F720 F720</td><td>A A A A A A A A A A A A A A A A A A A</td><td>JSR SHR BOC JSR AISZ JMP • END • END • END • END • END 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F26</td><td>•SPUTC 0,8 SPUTC 3,1 •SPUTC 3,1 ENTER A A A A A A A A A A A A A</td></td>	A DRK: A XFER: A FINIS: A FINIS: A TWOF: A TTN: DIA: A SIZE A SPUT2C: A HXFCH:	JSR RTS LD JSR JSR JSR JSR JSR JSR JSR JSR JSR JMP JSR JMP JSR JMP SKNE RTS SKNE RTS SKNE RTS SKNE JSR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 027 039 */*/256 090 07ED3 1.0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTEMINATE JYES-RETURN JNO-CONVERT TO BCD	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDD 10 7FDC 12 7FDE 12 7FDE 12 7FDE 12 7FDE 13 7FDF 14 7FE0 15 7 10 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 12 7 13 7 14 7 15 7 16 7 17 7 17 7 16 7 17 7 17 7 18 10 </td <td>5808 22072 5078 21175 220175 220177 7760 F22 F70 F22 F70 F22 F70 F22 F70 F22 F70 F700 F720 F720</td> <td>A A A A A A A A A A A A A A A A A A A</td> <td>JSR SHR BOC JSR AISZ JMP • END • END • END • END • END 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F26</td> <td>•SPUTC 0,8 SPUTC 3,1 •SPUTC 3,1 ENTER A A A A A A A A A A A A A</td>	5808 22072 5078 21175 220175 220177 7760 F22 F70 F22 F70 F22 F70 F22 F70 F22 F70 F700 F720 F720	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JMP • END • END • END • END • END 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F26	•SPUTC 0,8 SPUTC 3,1 •SPUTC 3,1 ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 289 7F8 290 291 7F8 292 293 7F8 294 7F8 295 7F8 295 7F8 297 7F9 298 7F9 300 7F9 302 7F9 306 7F9 306 7F9 306 7F9 306 7F9 306 7F9 306 7F9 307 7F9 311 7F9 311 7F9 313 7F9 314 7FA 315 7FA	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	A DRK: A DRK: A TRN: A FINIS: A TWOF: A TTN: DIA: A TTN: DIA: A SIZE SPUT2C: A HXFCH:	JSR RTS AISZ JSR DSZ JSR SSZ RTS VORD JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD USSR SSR SSKNE RTS SSKNE RTS SSKNE SSL	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 02F 039 '.'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1,4	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER	38 39 39 39 39 39 39 39 41 84 84 84 84 84 84 84 84 84 84 84 84 84	18 7FDA 19 7FDDA 19 7FDDB 10 7FDDB 12 7FDDB 13 7FDDB 14 7FDDB 15 7 10 7 11 7FDD 12 7FDD 13 7FDF 14 7FEQ 15 7 15 7 15 7 15 7 15 7 16 7 17 7 16 7 17 7 17 7 10 7 10 7 11 7 12 7 13 7 14 7 15 7 16 7 17 7 16 7 17 7 16	5808 32DF2 5C78 52F7 4801 21F7 7F00 F2E FF0 6007 F70 F2E F70 F2E F70 F2E F70	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSP • END • END • END • END • END 7F26 7F26 7F26 7F26 7F30 7F40 7F40 7F40 7F40 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F2	•SPUTC 0,8 1,0UT •SPUTC 3,1 *SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 290 291 291 7F8 292 293 7F8 294 7F9 293 7F8 295 7F8 295 7F8 297 7F9 298 7F9 300 7F9 306 7F9 308 7F9 308 7F9 308 7F9 308 7F9 311 7F9 312 7F9 313 7F9 313 7F9 313 7F9 313 7F9 313 7F9 313 7F9 315 7FA 315 7FA 316 7FA 318 7FA	14 0200 4 15 4801 4 15 4801 4 15 4801 4 16 8300 4 17 2007 4 18 702207 4 19 21FE 4 18 70207 4 18 0200 4 19 21FE 4 10 20FE 4 11 2933 4 00 12 2500 4 3 12 2500 4 00 12 2500 4 00 12 2500 4 00 15 002F 4 0000 10 12030 4 000 10 1600 200 4 10 180 4 19 10 180 4 19 10 180 4 </td <td>A DRK: A XFER: A FINIS: A FTSX: A TWOF: A TTN: A DIA: SIZE A SPUT2C: A KYCH:</td> <td>JSR RTS LD JSR JSR JSR JSR JSR JSR JSR JSR JMP VORD VORD VORD VORD VORD VORD VORD VORD</td> <td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 02F 039 '.'.226 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1.4 0,1 HXFCH+1</td> <td>JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTEMINATE JYES-RETURN JNO-CONVERT TO BCD</td> <td>38 39 39 39 39 39 39 39 39 39 39 39 39 39</td> <td>18 7FDA 19 7FDD 10 7FDD 12 7FDD 12 7FDD 12 7FDD 13 7FDFD 14 7FE0 15 7 15 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 12 7 12 7 13 7 14 7 15 7 15 7 16 7 17 7 18 7 19 7 10 7</td> <td>5808 22072 5078 21175 220175 220175 220175 220177 7760 F22 F77 F780 F797 F797 F797 F797 F798 F794 F795 F790 F7</td> <td>A A A A A A A A A A A A A A A A A A A</td> <td>JSR SHR BOC JSR AISZ JSP • END • END • END • END • END • F768 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F26</td> <td>•SPUTC 0,8 SPUTC 3,1 •SPUTC 3,1 ENTER A A A A A A A A A A A A A</td>	A DRK: A XFER: A FINIS: A FTSX: A TWOF: A TTN: A DIA: SIZE A SPUT2C: A KYCH:	JSR RTS LD JSR JSR JSR JSR JSR JSR JSR JSR JMP VORD VORD VORD VORD VORD VORD VORD VORD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 02F 039 '.'.226 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1.4 0,1 HXFCH+1	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTEMINATE JYES-RETURN JNO-CONVERT TO BCD	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDD 10 7FDD 12 7FDD 12 7FDD 12 7FDD 13 7FDFD 14 7FE0 15 7 15 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 12 7 12 7 13 7 14 7 15 7 15 7 16 7 17 7 18 7 19 7 10 7	5808 22072 5078 21175 220175 220175 220175 220177 7760 F22 F77 F780 F797 F797 F797 F797 F798 F794 F795 F790 F7	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSP • END • END • END • END • END • F768 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F26	•SPUTC 0,8 SPUTC 3,1 •SPUTC 3,1 ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 289 7F8 290 291 7F8 292 293 7F8 293 7F8 294 7F8 294 7F8 295 7F8 297 7F9 298 7F9 300 7F9 300 7F9 306 7F9 306 7F9 306 7F9 306 7F9 306 7F9 308 7F9 308 7F9 311 7F9 313 7F9 313 7F9 314 7FA 315 7FA 316 7FA 317 7FA 316 7FA	$\begin{array}{c} 44 & 0.200 \\ 45 & 4801 \\ 55 & 4801 \\ 55 & 4801 \\ 55 & 4801 \\ 55 & 4801 \\ 68 & 300 \\ 48 \\ 77 & 2007 \\ 48 \\ 78 \\ 78 \\ 78 \\ 78 \\ 78 \\ 78 \\ 7$	A DRK: A DRK: A XFER: A FINIS: A FINIS: A TWOF: TTN: DIA: SIZE \$PUT2C: A HXFCH: A RETURN:	JSR RTS AISZ JSR DSZ JSR DSZ JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD USSR SKNE SKNE SKNE SKNE SKNE JSR RTS SKNE LI JSR RTS SKNE LI JSR RTS SKNE LD	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 046 039 '.'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,JIA 1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,1 HEXCN 1,4 0,4 0,4 0,4 0,4 0,4 0,4 0,4 0	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 14 7FDE 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 18 7 17 7 17 7 18 0 19 7 10 7 10 7 11 7 11 7 11 7 11 7	5808 32DF2 5C78 52F7 4801 21F7 7F00 F2E FF0 6007 F70 F2E F70 F2E F70 F2E F70	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR BOC JSR AISZ JMP • END 7F26 R 7F26 R 7F26 7F26 7F26 7F26 7F30 7F40 7F40 7F40 7F40 7F91 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 297 7F8 291 7F8 292 293 7F8 293 7F8 294 7F8 295 7F8 295 7F9 297 7F9 299 7F9 300 7F9 302 7F9 304 7F9 305 7F9 306 7F9 306 7F9 307 7F9 311 7F9 313 7F9 313 7F9 313 7F9 313 7F9 314 7FA 315 7FA 315 7FA 316 7FA 317 7FA 317 7FA 317 7FA 317 7FA 317 7FA 318 7FA 319 7FA 319 7FA 319 7FA 317 7FA 31	14 62.00 f 15 4.80.01 f 15 4.80.1 f 15 4.80.1 f 16 8.30.0 f 17 2.00.7 f 18 7.02.7 f 19 9.11.8 f 10 2.01.7 f 10 2.01.6 f 11 2.03.0 f 12 2.00.0 f 13 7.60.2 f 14 0.00.0 f 16 0.00.0 f 18 0.20.0 f 19 4.00.0 f 10 2.00.0 f 10 2.00.0 f	A DRK: A DRK: A XFER: A FINIS: A FINIS: A FINIS: A TWOF: A TY: A DIA: SIZE SPUT2C: A HXFCH: A RETURN:	JSR RTS AISZ JSR JSR JSR JSR VORD JSR JSR JMP JSR VORD VORD VORD VORD VORD VORD VORD VOR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 02F 039 '.'.226 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1.4 0,1 HXFCH+1	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JVES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDD 10 7FDD 12 7FDD 12 7FDD 12 7FDD 13 7FDT 14 7FE0 15 7 15 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 17 7 18 7 19 7 10 7 10 7 10 7 10 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7	5808 20172 5078 21175 22177 7760 6074 6075 6075 6075 6075 6075 6075 6076 6076	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSR END 7F2B 0080 7F26 R 7F6B 7F76 7F30 7F6B 7F74 7F30 7F43 0081 7F74 7F91 7F91 7F91 7F91 7F90 7F95 7F75 7F96 7F66 7F66 7F75 7F95 7F75 7F95 7F75 7F95 7F75 7F83 0095 7F767 7F95 7F95 7F95 7F95 7F95 7F95 7F95 7F9	•SPUTC 0,8 SPUTC 0,8 SPUTC 3,1 ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 289 7F8 290 291 7F8 292 7F8 293 7F8 294 7F8 295 7F8 295 7F8 297 7F9 298 7F9 300 7F9 303 7F9 303 7F9 306 7F9 306 7F9 307 7F9 311 7F9 312 7F9 313 7F9 313 7F9 313 7F9 313 7F9 314 7FA 315 7FA 316 7FA 317 7FA 319 7FA 320 7FA 321 7FA 321 7FA	14 62.00 f 15 4.801 4 15 4.801 4 15 4.801 4 16 8.300 4 16 8.300 4 17 2.007 4 18 7.022 4 18 7.027 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.030 4 10 2.030 4 10 2.000 4 10 4.000 4 10 4.000 4 10 2.000 4 10 2.000 4 <t< td=""><td>A DRK: A DRK: A XFER: A FINIS: A FINIS: A TWOF: A TTN: DIA: SIZE SPUT2C: A HXFCH: A RETURN:</td><td>JSR RTS JSR DSZ JSR DSZ JSR SSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR</td><td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 046 029 7:/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,ARE RETURN 0,ARE RETURN 0,ALY •SPUT2C 1</td><td>JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK</td><td>38 39 39 39 39 39 39 39 39 39 39 39 39 39</td><td>18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 14 7FDE 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 18 7 17 7 17 7 17 7 18 7 17 7 18 7 19 7 10 7 115 7 115 7 115 7 115 7 115 7 115 7</td><td>5808 2072 5078 2175 2175 2175 2175 2175 2175 2175 2175 2175 2175 2177 7760 77760 777760 7777777777</td><td>A A A A A A A A A A A A A A A A A A A</td><td>JSR SHR SHR SHR AISZ JSR • END • END • END • END • END • F768 7F26 7F26 7F26 7F26 7F26 7F30 7F43 7F40 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F2</td><td>•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td></t<>	A DRK: A DRK: A XFER: A FINIS: A FINIS: A TWOF: A TTN: DIA: SIZE SPUT2C: A HXFCH: A RETURN:	JSR RTS JSR DSZ JSR DSZ JSR SSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 046 029 7:/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,ARE RETURN 0,ARE RETURN 0,ALY •SPUT2C 1	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 14 7FDE 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 18 7 17 7 17 7 17 7 18 7 17 7 18 7 19 7 10 7 115 7 115 7 115 7 115 7 115 7 115 7	5808 2072 5078 2175 2175 2175 2175 2175 2175 2175 2175 2175 2175 2177 7760 77760 777760 7777777777	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR SHR AISZ JSR • END • END • END • END • END • F768 7F26 7F26 7F26 7F26 7F26 7F30 7F43 7F40 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F2	•SPUTC 0,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 282 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 290 291 7F8 291 7F8 292 293 7F8 293 7F8 294 7F9 293 7F8 295 7F8 297 7F9 298 7F9 300 7F9 302 7F9 308 7F9 308 7F9 308 7F9 311 7F9 313 7F9 313 7F9 313 7F9 313 7F9 314 7FA 315 7FA 316 7FA 318 7FA 318 7FA 320 7FA 321 7FA 321 7FA 321 7FA	14 6200 4 15 4801 4 15 4801 4 15 4801 4 16 8300 4 17 2007 4 18 7022 4 19 9115 4 10 20FE 4 10 2000 4 10 2000 4 10 2000 4 10 4000 4 10 4000 4 10 1000 4 10 2000 4 10 100	A DRK: A XFER: A FINIS: A FINIS: A FTSX: TWOF: TWOF: TWOF: A TY: DIA: SIZE SPUT2C: A HXFCH: A RETURN: A RETURN:	JSR RTS LD JSR JSR JSR JSR JSR JSR JSR JSR JSR JSR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •.+1 ENTER 046 02F 039 */*/256 090 07ED3 1.0 GET1 0,2 0,ARE RETURN 0,ARE RETURN 0,1 1.2 0,ARE RETURN 0,1 1.2 0,ARE RETURN 0,1 1.2 0,2 0,4 0,5 1.2 0,4 0,5 0,5 0,5 0,5 0,5 0,5 0,5 0,5	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JVES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDDE 19 7FDE 10 7FDE 12 7FDE 13 7FDE 14 7FEDE 15 7 15 7 10 7 11 7E 12 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 16 7 17 7 17 7 17 7 17 7 17 7 105 7 105 7 115 7 115 7 115 7 115 7 115 7 115 7 115 <t< td=""><td>5808 2072 5078 2175 2175 2175 2175 2175 2175 2175 2175 2175 2175 2177 7760 77760 777760 7777777777</td><td>A A A A A A A A A A A A A A A A A A A</td><td>JSR SHR BOC JSR AISZ JSR END 7F2B 0080 7F26 R 7F6B 7F76 7F30 7F6B 7F74 7F30 7F43 0081 7F74 7F91 7F91 7F91 7F91 7F90 7F95 7F75 7F96 7F66 7F66 7F75 7F95 7F75 7F95 7F75 7F95 7F75 7F83 0095 7F767 7F95 7F95 7F95 7F95 7F95 7F95 7F95 7F9</td><td>•SPUTC 0,8 SPUTC 0,8 SPUTC 3,1 ENTER A A A A A A A A A A A A A</td></t<>	5808 2072 5078 2175 2175 2175 2175 2175 2175 2175 2175 2175 2175 2177 7760 77760 777760 7777777777	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSR END 7F2B 0080 7F26 R 7F6B 7F76 7F30 7F6B 7F74 7F30 7F43 0081 7F74 7F91 7F91 7F91 7F91 7F90 7F95 7F75 7F96 7F66 7F66 7F75 7F95 7F75 7F95 7F75 7F95 7F75 7F83 0095 7F767 7F95 7F95 7F95 7F95 7F95 7F95 7F95 7F9	•SPUTC 0,8 SPUTC 0,8 SPUTC 3,1 ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 289 7F8 290 291 7F8 292 293 7F8 294 7F8 295 7F8 295 7F8 295 7F8 295 7F9 306 7F9 306 7F9 306 7F9 306 7F9 306 7F9 308 7F9 308 7F9 308 7F9 308 7F9 311 7F9 314 7FA 315 7FA 316 7FA 319 7FA 319 7FA 321 7FA 322 7FA 322 7FA 324 7FA	14 62.00 f 15 4.801 4 15 4.801 4 15 4.801 4 16 8.300 4 16 8.300 4 17 2.007 4 18 7.022 4 18 7.027 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.030 4 10 2.030 4 10 2.000 4 10 4.000 4 10 4.000 4 10 2.000 4 10 2.000 4 <t< td=""><td>A DRK: A XFER: A FINIS: A TTN: DIA: SIZE SPUT2C: A KFCH: A RETURN:</td><td>JSR RTS JSR DSZ JSR DSZ JSR SSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR</td><td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 046 029 7:/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,ARE RETURN 0,ARE RETURN 0,ALY •SPUT2C 1</td><td>JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK</td><td>38 39 39 39 39 39 39 39 39 39 39 39 39 39</td><td>18 7FDA 19 7FFDA 19 7FFDE 10 7FFDE 12 7FFDE 12 7FFDF 13 7FFDF 14 7FFDF 15 7 15 7 11 7FE 15 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 18 7 19 7 10 7 10 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 <t< td=""><td>5808 22172 5278 21175 22177 7760 7760 7760 7770</td><td>A A A A A A A A A A A A A A A A A A A</td><td>JSR SHR SHR SHR AISZ JSR • END • END • END • END • END • F26 7F26 7F26 7F26 7F30 7F43 0081 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20</td><td>•SPUTC 0,8 1,0UT •SPUTC 3,1 *SLOAD ENTER A A A A A A A A A A A A A</td></t<></td></t<>	A DRK: A XFER: A FINIS: A TTN: DIA: SIZE SPUT2C: A KFCH: A RETURN:	JSR RTS JSR DSZ JSR DSZ JSR SSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 046 029 7:/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,ARE RETURN 0,ARE RETURN 0,ALY •SPUT2C 1	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FFDA 19 7FFDE 10 7FFDE 12 7FFDE 12 7FFDF 13 7FFDF 14 7FFDF 15 7 15 7 11 7FE 15 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 18 7 19 7 10 7 10 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 <t< td=""><td>5808 22172 5278 21175 22177 7760 7760 7760 7770</td><td>A A A A A A A A A A A A A A A A A A A</td><td>JSR SHR SHR SHR AISZ JSR • END • END • END • END • END • F26 7F26 7F26 7F26 7F30 7F43 0081 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20</td><td>•SPUTC 0,8 1,0UT •SPUTC 3,1 *SLOAD ENTER A A A A A A A A A A A A A</td></t<>	5808 22172 5278 21175 22177 7760 7760 7760 7770	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR SHR AISZ JSR • END • END • END • END • END • F26 7F26 7F26 7F26 7F30 7F43 0081 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0UT •SPUTC 3,1 *SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 290 291 7F8 291 7F8 292 293 7F8 293 7F9 293 7F9 293 7F9 299 7F9 300 7F9 302 7F9 303 7F9 306 7F9 308 7F9 308 7F9 311 7F9 311 7F9 312 7F9 313 7F9 312 7F4 315 7FA 316 7FA 318 7FA 321 7FA 321 7FA 321 7FA 321 7FA 322 7FA 323 7FA 326 7FA 326 7FA 326 7FA 326 7FA 326 7FA	14 6200 4 15 4801 4 15 4801 4 15 4801 4 16 8300 4 16 8300 4 17 2007 4 18 7022 4 19 2167 4 10 20FE 4 10 2000 4 10 2000 4 10 2000 4 10 4000 4 10 4000 4 10 4000 4 10 4000 4 10 100	A DRK: A XFER: A FINIS: A FINIS: A FTSX: TWOF: TWOF: TWOF: A TY: DIA: SIZE SPUT2C: A HXFCH: A RETURN: A RETURN:	JSR RTS LD JSR JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 02F 039 '''256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HXFCH+1 0,ALLY •SPUT2C 1 0,TWOF BAD 0,TTN NMBR	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDD 10 7FDD 12 7FDD 12 7FDD 12 7FDD 12 7FDD 13 7FDF 14 7FE 15 7 11 7F 11 7F 11 7 11 7 11 7 11 7 11 7	5808 20172 5078 21175 22177 7760 92177 7760 92177 7760 92177 7760 92177 7760 92177 7760 9074 9775 9774 <td>A A A A A A A A A A A A A A A A A A A</td> <td>JSR SHR BOC JSR AISZ JSP • END • END • END • END • END 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20</td> <td>•SPUTC 0,8 1,0UT •SPUTC 3,1 •SPUTC 3,1 ENTER A A A A A A A A A A A A A</td>	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSP • END • END • END • END • END 7F26 7F26 7F26 7F26 7F26 7F26 7F26 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0UT •SPUTC 3,1 •SPUTC 3,1 ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 289 7F8 290 291 7F8 292 7F8 293 7F8 294 7F8 295 7F8 295 7F8 297 7F9 298 7F9 300 7F9 300 7F9 302 7F9 303 7F9 306 7F9 306 7F9 306 7F9 307 7F9 311 7F9 312 7F9 313 7F9 314 7FA 315 7FA 316 7FA 319 7FA 321 7FA 322 7FA 322 7FA 324 7FA 324 7FA 325 7FA 327 7FA	$\begin{array}{c} 44 & 0.200 \\ 45 & 4.801 \\ 55 & 4.801 \\ 45 & 4.801 \\ 46 & 8.300 \\ 47 & 2.007 \\ 48 & 70.22 \\ 49 & 21.FE \\ 49 & 21.FE \\ 40 & 21.FE $	A DRK: A CARENE A A A A A A A A A A A A A A A A A A	JSR RTS AISZ JSR JSR JSR JSR JSR JSR JSR JSR JSR JSR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 02F 039 '.'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1,4 0,1 HXFCH+1 0,ALLY •SPUT2C 1 0,TWOF EAD 0,TTN NMBR 0,DATA	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7	38 38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 13 7FDF 13 7FDE 14 7FE 15 7 11 15 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 11 7 12 10 13 7 14 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7	5808 22172 5278 21175 22177 7760 7760 7760 7770	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR SHR AISZ JSR • END • END • END • END • END • F26 7F26 7F26 7F26 7F30 7F43 0081 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0UT •SPUTC 3,1 *SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 290 291 7F8 292 7F9 293 7F8 294 7F9 293 7F8 295 7F8 295 7F8 296 7F9 300 7F9 306 7F9 306 7F9 306 7F9 308 7F9 308 7F9 308 7F9 311 7F9 312 7F9 313 7F9 313 7F9 313 7F9 313 7F9 314 7FA 315 7FA 316 7FA 327 7FA 328 7FA 327 7FA	$\begin{array}{c} 4 & 0.200 \\ 4 & 0.200 \\ 5 & 4B01 \\ 5 & 4B01 \\ 5 & 4B01 \\ 6 & 300 \\ 6 & 300 \\ 6 & 300 \\ 7 \\ 2 & 157 \\ 9 \\ 2 & 158 \\ 9 \\ 2 & 158 \\ 10 \\ 2 \\ 10 \\ 2 \\ 10 \\ 10 \\ 10 \\ 10 \\$	A DRK: A XFER: A FINIS: A TWOF: A TTN: DIA: SPUT2C: HXFCH: A RETURN: A HEXCN:	JSR RTS LD JSR JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 02F 039 '''256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HXFCH+1 0,ALLY •SPUT2C 1 0,TWOF BAD 0,TTN NMBR	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDDE 10 7FDE 12 7FDE 12 7FDE 12 7FDE 13 7FDE 13 7FDE 14 7FE0 15 7 11 7 12 7 12 10 11 7 11 7 11 7 11 7 11 7 11 7 12 10 13 7 14 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 16 7 17 7 16 7 17 7 16 7	520F2 520F2 5278 528 529 5278 528 529 529 521 522 523 6084 6092 6084 6092 6084 6092 6084 6092 6084 6092 6084 6092 6092 6084	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSR CMD 7F2B 0080 7F26 R 7F6B 7F76 7F30 7F6B 7F73 7F30 7F43 0081. 7F20 7F91 7F20 7F91 7F20 7F91 7F20 7F93 7F53 7F93 7F66 7F67 7F75 7F93 7F67 7F77 7F25 7F70 7F71 7F70 7F71 7F70 7F73 7F71 7F70 7F73 7F31 7F70 7F73 7F73 7F75 7F75 7F75 7F73 7F77 7F77	•SPUTC Ø,8 1,0UT •SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 285 7F8 285 7F8 285 7F8 289 7F8 290 2 291 7F8 292 2 293 7F8 294 7F8 295 7F8 295 7F8 297 7F9 298 7F9 300 7F9 300 7F9 300 7F9 306 7F9 306 7F9 306 7F9 306 7F9 307 7F9 308 7F9 308 7F9 311 7F9 313 7F9 313 7F9 314 7FA 315 7FA 316 7FA 327 7FA 328 7FA 329 7FA	14 0200 4 15 4801 4 15 4801 4 15 4801 4 15 4801 4 16 8300 4 17 2007 4 18 7022 4 19 21FB 4 10 20FE 4 10 200F 4 10 200	A DRK: A DRK: A FINIS: A FINIS: A FINIS: A TWOF: TTN: DIA: SIZE SPUT2C: A HXFCH: A RETURN: A RETURN:	JSR RTS JSR JSR JSR JSR JSR JSR JSR JSR JSR JS	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 02F 039 '.'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1,4 0,1 HXFCH+1 0,ALLY •SPUT2C 1 0,TWOF EAD 0,DATA BAD 0,FTSX HEX	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7	38 38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 14 7FDE 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 16 7 17 7 17 7 18 0 18 7 115 7 115 7 10 7 10 7 10 7 11 7 10 7 10 7 10 7	5808 2052 21175 </td <td>A A A A A A A A A A A A A A A A A A A</td> <td>JSR SHR SHR SHR AISZ JSR AISZ JMP • END 7F26 7F26 7F26 7F26 7F26 7F26 7F27 7F30 7F43 7F40 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F2</td> <td>•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td>	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR SHR AISZ JSR AISZ JMP • END 7F26 7F26 7F26 7F26 7F26 7F26 7F27 7F30 7F43 7F40 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F2	•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 290 291 7F8 291 7F8 292 293 7F8 293 7F8 294 7F8 295 7F8 295 7F9 297 7F9 298 7F9 300 7F9 302 7F9 306 7F9 306 7F9 308 7F9 308 7F9 308 7F9 311 7F9 313 7F9 313 7F9 313 7F9 313 7F9 313 7F4 315 7FA 315 7FA 327 7FA 327 7FA 327 7FA 327 7FA 327 7FA 328 7FA 328 7FA 328 7FA 328 7FA 329 7FA 331 7F9	14 0.200 4 15 4.801 4 15 4.801 4 15 4.801 4 15 4.801 4 16 8.300 4 17 2.007 4 18 7.022 4 19 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.000 4 10 2.000 4 10 4.000 4 10 4.000 4 10 2.000 4 10 2.000 4 <t< td=""><td>A DRK: A XFER: A FINIS: A FINIS: A FINIS: A TWOF: TTN: DIA: SIZE SPUT2C: A HXFCH: A RETURN: A RETURN: A BAD:</td><td>JSR RTS LD JSZ JSR JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR</td><td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 02F 039 '/'256 090 07ED3 1,0 GET1 0,2 0,4RE RETURN 0,4RE RETURN 0,4IA 1 HEXCN 1,4 0,4 0,5 UTZC 1 0,7 0,7 0,7 0,7 0,7 0,7 0,7 0,7</td><td>JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7</td><td>38 38 39 39 39 39 39 39 39 39 39 39 39 39 39</td><td>18 7FDA 19 7FDDE 10 7FDE 12 7FDE 12 7FDE 12 7FDE 13 7FDE 13 7FDE 14 7FE0 15 7 11 7 12 7 12 10 11 7 11 7 11 7 11 7 11 7 11 7 12 10 13 7 14 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 16 7 17 7 16 7 17 7 16 7</td><td>5808 2052 21175 <!--</td--><td>A A A A A A A A A A A A A A A A A A A</td><td>JSR SHR BOC JSR AISZ JSR CMD 7F2B 0080 7F26 R 7F6B 7F76 7F30 7F6B 7F73 7F30 7F43 0081. 7F20 7F91 7F20 7F91 7F20 7F91 7F20 7F93 7F53 7F93 7F66 7F67 7F75 7F93 7F67 7F77 7F25 7F70 7F71 7F70 7F71 7F70 7F73 7F71 7F70 7F73 7F31 7F70 7F73 7F73 7F75 7F75 7F75 7F73 7F77 7F77</td><td>•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td></td></t<>	A DRK: A XFER: A FINIS: A FINIS: A FINIS: A TWOF: TTN: DIA: SIZE SPUT2C: A HXFCH: A RETURN: A RETURN: A BAD:	JSR RTS LD JSZ JSR JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •+1 ENTER 046 02F 039 '/'256 090 07ED3 1,0 GET1 0,2 0,4RE RETURN 0,4RE RETURN 0,4IA 1 HEXCN 1,4 0,4 0,5 UTZC 1 0,7 0,7 0,7 0,7 0,7 0,7 0,7 0,7	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7	38 38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDDE 10 7FDE 12 7FDE 12 7FDE 12 7FDE 13 7FDE 13 7FDE 14 7FE0 15 7 11 7 12 7 12 10 11 7 11 7 11 7 11 7 11 7 11 7 12 10 13 7 14 7 15 7 15 7 15 7 15 7 15 7 15 7 16 7 17 7 16 7 17 7 16 7 17 7 16 7	5808 2052 21175 </td <td>A A A A A A A A A A A A A A A A A A A</td> <td>JSR SHR BOC JSR AISZ JSR CMD 7F2B 0080 7F26 R 7F6B 7F76 7F30 7F6B 7F73 7F30 7F43 0081. 7F20 7F91 7F20 7F91 7F20 7F91 7F20 7F93 7F53 7F93 7F66 7F67 7F75 7F93 7F67 7F77 7F25 7F70 7F71 7F70 7F71 7F70 7F73 7F71 7F70 7F73 7F31 7F70 7F73 7F73 7F75 7F75 7F75 7F73 7F77 7F77</td> <td>•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td>	A A A A A A A A A A A A A A A A A A A	JSR SHR BOC JSR AISZ JSR CMD 7F2B 0080 7F26 R 7F6B 7F76 7F30 7F6B 7F73 7F30 7F43 0081. 7F20 7F91 7F20 7F91 7F20 7F91 7F20 7F93 7F53 7F93 7F66 7F67 7F75 7F93 7F67 7F77 7F25 7F70 7F71 7F70 7F71 7F70 7F73 7F71 7F70 7F73 7F31 7F70 7F73 7F73 7F75 7F75 7F75 7F73 7F77 7F77	•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 285 7F8 297 7F8 291 7F8 292 293 7F8 293 7F8 294 7F8 295 7F8 295 7F9 297 7F9 299 7F9 300 7F9 306 7F9 306 7F9 306 7F9 307 7F9 308 7F9 308 7F9 310 7F9 313 7F9 313 7F9 313 7F8 315 7FA 315 7FA 315 7FA 315 7FA 317 7FA 317 7FA 317 7FA 318 7FA 327 7FA 327 7FA 328 7FA 327 7FA 328 7FA 328 7FA 328 7FA 329 7FA 320 7FA 329 7FA 329 7FA 329 7FA 329 7FA 329 7FA 329 7FA 329 7FA 329 7FA 320 7FA 329 7FA 320 7FA	14 62.00 f 15 4.80 1 15 4.80 1 15 4.80 1 16 8.30 4 16 8.30 4 17 2.007 4 18 7.72 2.157 14 4.801 4 18 7.72 2.4 19 2.007 4 10 2.057 4 10 2.057 4 10 2.057 4 10 2.057 4 10 2.057 4 10 2.057 4 10 2.050 4 10 2.050 4 10 2.000 4 10 2.000 4 10 2.000 4 10 2.000 4 10 2.000 4 10 2.000 4 <td< td=""><td>A DRK: A DRK: A SPURS: A FINIS: A FINIS</td><td>JSR RTS JSR DSZ JSR DSZ JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR</td><td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 039 '/'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1,4 0,ALLY •SPUT2C 1 0,TWOF BAD 0,FTSX HEX ERROR HXFCH+1</td><td>JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7</td><td>38 39 39 39 39 39 39 39 39 39 39 39 39 39</td><td>18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 13 7FDF 14 7FE 15 7 11 10 11 7 11 10 11 7 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11</td><td>58082 5078 5078 21F5 22F7 4801 21F7 7760 6074 FF80 6074 FF37 FF80 6074 FF37 FF97 FF97 FF93 FF93 FF94 FF93 FF98</td><td>A A A A A A A A A A A A A A A A A A A</td><td>JSR SHR SHR SHR AISZ JSR AISZ JMP • END 7F26 7F26 7F26 7F26 7F26 7F26 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20</td><td>•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td></td<>	A DRK: A DRK: A SPURS: A FINIS: A FINIS	JSR RTS JSR DSZ JSR DSZ JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 039 '/'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1,4 0,ALLY •SPUT2C 1 0,TWOF BAD 0,FTSX HEX ERROR HXFCH+1	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 13 7FDF 14 7FE 15 7 11 10 11 7 11 10 11 7 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11	58082 5078 5078 21F5 22F7 4801 21F7 7760 6074 FF80 6074 FF37 FF80 6074 FF37 FF97 FF97 FF93 FF93 FF94 FF93 FF98	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR SHR AISZ JSR AISZ JMP • END 7F26 7F26 7F26 7F26 7F26 7F26 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A
281 7F8 282 7F8 283 7F8 284 7F8 285 7F8 285 7F8 285 7F8 285 7F8 297 7F8 291 7F8 292 293 7F8 293 7F8 294 7F8 295 7F8 295 7F9 297 7F9 299 7F9 300 7F9 306 7F9 306 7F9 306 7F9 307 7F9 308 7F9 308 7F9 310 7F9 313 7F9 313 7F9 313 7F8 315 7FA 315 7FA 315 7FA 315 7FA 317 7FA 317 7FA 317 7FA 318 7FA 327 7FA 327 7FA 328 7FA 327 7FA 328 7FA 328 7FA 328 7FA 329 7FA 320 7FA 329 7FA 329 7FA 329 7FA 329 7FA 329 7FA 329 7FA 329 7FA 329 7FA 320 7FA 329 7FA 320 7FA	14 0.200 4 15 4.801 4 15 4.801 4 15 4.801 4 15 4.801 4 16 8.300 4 17 2.007 4 18 7.022 4 19 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.017 4 10 2.000 4 10 2.000 4 10 4.000 4 10 4.000 4 10 2.000 4 10 2.000 4 <t< td=""><td>A DRK: A DRK: A SPURS: A FINIS: A FINIS</td><td>JSR RTS LD JSZ JSR JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR</td><td>•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 039 '/'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1,4 0,ALLY •SPUT2C 1 0,TWOF BAD 0,FTSX HEX ERROR HXFCH+1</td><td>JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7</td><td>38 39 39 39 39 39 39 39 39 39 39 39 39 39</td><td>18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 13 7FDF 14 7FE 15 7 11 10 11 7 11 10 11 7 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11</td><td>58082 5078 5078 21F5 22F7 4801 21F7 7760 6074 FF80 6074 FF37 FF80 6074 FF37 FF97 FF97 FF93 FF93 FF94 FF93 FF98</td><td>A A A A A A A A A A A A A A A A A A A</td><td>JSR SHR SHR SHR AISZ JSR AISZ JMP • END 7F26 7F26 7F26 7F26 7F26 7F26 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20</td><td>•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A</td></t<>	A DRK: A DRK: A SPURS: A FINIS: A FINIS	JSR RTS LD JSZ JSR JSR JSR JSR JSR JSR JSR JSR JSR VORD VORD VORD VORD VORD VORD VORD VOR	•SPUTC 3,1 0,(3) •SPUTC TEMP1 DRK-1 3,1 CMSG •1 LDLC BKTBK DMSG IMP •-1 ENTER 046 02F 039 '/'/256 090 07ED3 1,0 GET1 0,2 0,ARE RETURN 0,DIA 1 HEXCN 1,4 0,ALLY •SPUT2C 1 0,TWOF BAD 0,FTSX HEX ERROR HXFCH+1	JGET ØNE CHARACTER JALT MODE RETURN JTEMPORARY SAVE JTERMINATE JYES-RETURN JNO-CONVERT TO BCD JMOVE OVER JENTER HEX CHARACTER JGET ANOTHER JCARRIAGE RETURN JLINE FEED AND JGO BACK J#7	38 39 39 39 39 39 39 39 39 39 39 39 39 39	18 7FDA 19 7FDE 10 7FDE 12 7FDE 13 7FDF 13 7FDF 14 7FE 15 7 11 10 11 7 11 10 11 7 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 10 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11 17 11	58082 5078 5078 21F5 22F7 4801 21F7 7760 6074 FF80 6074 FF37 FF80 6074 FF37 FF97 FF97 FF93 FF93 FF94 FF93 FF98	A A A A A A A A A A A A A A A A A A A	JSR SHR SHR SHR AISZ JSR AISZ JMP • END 7F26 7F26 7F26 7F26 7F26 7F26 7F20 7F20 7F20 7F20 7F20 7F20 7F20 7F20	•SPUTC 0,8 1,0 1,0 1,0 SPUTC 3,1 SLOAD ENTER A A A A A A A A A A A A A

Software setup eases traffic flow for multiprocessors

by Janak Pathak,

National Semiconductor Corp., Santa Clara, Calif

Reprinted from Electronics, March 31, 1977; copyright © McGraw-Hill, Inc., 1977.

□ Setting up the software that turns a melange of slow, serial microprocessors into a speedy multiprocessor hierarchy is largely a matter of assuring that the traffic flow among the devices and between them and the outside world is smooth, orderly, and quick. Once the designer has chosen a good device combination for the system – such as an 8080A and several SC/MPs—he faces the problem of transferring data and instructions between the processors. A related and nearly as important a problem is communication with the system's operator through an input/output terminal. By allowing one of the SC/MPs to perform these supervisory jobs, the 8080A and the other SC/MPs are free to perform the tasks assigned to the system. The 8080A has a powerful instruction set and relatively fast execution time, which are suited to interfacing with high-speed peripherals, while the inexpensive SC/MPs' simplicity makes them an excellent choice for the job of handling the interfaces to less complex, slower peripheral equipment.

In a typical system, three or more SC/MPs (one controlling interprocessor information transfers) can control the input/output operations of such low-speed peripherals as a teletypewriter, a cathode-ray-tube


display, a line printer, and such low-speed interfaces as analog-to-digital converters and sensors. The system's 8080A controls high-speed peripherals such as floppy disks and communications controllers.

There are three basic configurations for the multiprocessor system:

• All SC/MPs perform different tasks under the control of the 8080A, which also executes its own program.

• All SC/MPs perform the same tasks under the control of the 8080A, which again executes its own program.

• All SC/MPs perform their own tasks and use the 8080A either as a data reference or as a higher-level processor.




1. Multiprocessor. One 8080 and three SC/MPs are combined, each type of device handling jobs appropriate to its capability. SC/MP 1 supervises transfer of data between the other processors, as well as serving an interface with the operator's I/O device.

Who does what

In the first two setups, the supporting SC/MPs execute macroinstructions from the 8080A, while it monitors them and processes the assembled data. Both of these are "master/slave" arrangements, with the more powerful 8080A serving as master. The third setup is an example of the other possibility, a "master/master" arrangement. With any of the configurations, the 8080A may also function as a slave for a remotely located, large computer.

A bidirectional interface (Fig. 1) allows data transfers between the SC/MP and 8080A microprocessors. The controlling SC/MP (No. 1) transfers the interprocessor data using interrupts. The other SC/MPs execute independent programs while sharing a common memory with the controlling SC/MP.

The system includes individual address-, data-, and control-bus systems for each microprocessor. In the 8080A portion, the program read-only memory, local random-access memory, and peripherals are connected to the central processing unit and its accessory chips through the associated bus system. In the other portion, the program ROM, common RAM, and peripherals are connected to the SC/MP through the bus system. For this portion of the system, the designer must assign locations in the common memory for the data buffers, mailboxes, and temporary (scratch-pad) storage for each SC/MP (Fig. 2).



2. Memory organization. A common memory is used for all SC/MPs in the system. When a SC/MP requires service, it places a request in the mailbox, which is polled by the controlling device (which takes the most of the memory, since it has supervisory tasks.)

BIT NUMBER								
7	6	5	4	3	2	1	0	
мс	DE	DESTIN	IATION	SOL	JRCE	OPER	ATION	
READ	- 00	8080	= 00	8080	- 00	START	= 00	
WRITE	= 01	SC/MP 1	= 01	SC/MP	1 = 01	TRANSFE	R = 01	
STATUS	= 10	SC/MP 2	= 10	SC/MP 2	? = 10	ABORT	= 10	
N. U.	- 11	SC/MP 3	≂ 11	SC/MP 3	8 = 11	TERMINA	TE = 11	

3. Selection character. An 8-bit selection character is used by the 8080 and the SC/MPs to designate the type of data transfer. The 8080 places its selection character in the 8212 I/O port buffer, while each SC/MP places its selection character in a mailbox in memory.

Since each SC/MP treats the peripheral and memory devices identically, all of them can share the peripheral connected to the bus system. However, SC/MP 1 is assigned the tasks of transferring data between the microprocessors and of communicating with the operator's primary input/output device (user 1/0 peripheral 1 in Fig. 1). The assignment of the transfer task to one SC/MP eliminates any waiting period from the difference in operating speeds between the SC/MP and 8080A. It also relieves the 8080A from performing a task that does not require its sophistication.

When a particular microprocessor — either the 8080A or a SC/MP—must initiate a transfer, it does so with an 8-bit word called a selection character (Fig. 3). The 8080A places its selection character in one of the 8212 1/0 port buffers, which will set the interrupt on the sense B line of the controlling SC/MP. Each SC/MP places its selection character in an assigned memory location (a mailbox). If the controlling SC/MP detects a selection character while polling the microprocessors for a service request, the requesting device may then initiate an information transfer.

The bus-control logic allows individual SC/MP access to the bus for data transfers and permits bus access by priority, thus achieving maximum bus utilization. During execution, some instructions need only one access to the bus. Others need two accesses, and a few need three. So the bus is idle during most of the processing time, permitting other processors to use it to execute their programs.


Obtaining bus access

Requesting and gaining bus access and resolving priorities in the event of concurrent bus requests takes three signals: the bus request, BREQ, the enable input, ENIN, and the enable output, ENOUT.

The BREQ signal is bidirectional and is wire-ORed to the bus-request terminal of each SC/MP in the system. Any SC/MP wishing access to the bus must wait for a low BREQ, indicating the common bus-request line is free. Then the processor may activate its bus-request line.

The ENIN signal grants the processor access to the bus. It is driven high to initiate a data transfer. At the completion of the data transfer, the bus request is deactivated, and the ENOUT signal is activated. It indicates that the processor has freed the buses.

For bus coordination and for setting priorities, a chained connection is used, rather than a bus controller. The enable-in line of the highest-priority processor (SC/MP 1) is tied to the common bus-request line. The enable-out line from SC/MP 1 is tied to the enable-in line of the second SC/MP, and so on. This arrangement provides the chained priority (see also the timing diagram, Fig. 4).



4. Bus access. The SC/MPs are connected in a priority arrangement for access to the common bus. SC/MP 1 has the highest priority, and even if SC/MP 3 has a concurrent request with SC/MP 2, it must wait until SC/MP 2 completes its operations.


The ENOUT signal from each processor depends on the state of the enable-in line and the internal bus-request latch. When any SC/MP is not using the bus, its enable-out line is held in the same state as its enable-in line.

Since the enable-in line of SC/MP 1 is tied to the common bus-request line, the ENIN signal is activated simultaneously with BREQ. Any other SC/MP that raises a bus request concurrently will not be granted the bus until SC/MP 1 activates the ENOUT signal.


When SC/MP 2 raises the bus request, the ENIN signal to SC/MP 1 is activated. If the internal busrequest line of SC/MP 1 is not set, the ENOUT signal from SC/MP 1 is activated, which activates the ENIN signal of the SC/MP 2. SC/MP 3 must go through both SC/MP 2 and SC/MP 1.

Simple data transfer

The data-transfer program (Fig. 5) in the controlling SC/MP is written so that the microprocessors do not need a complicated routine to request service. (Pointer 3 and the extension register of SC/MP 1 are not available because they are reserved for the interrupt routine associated with the operator's primary peripheral.) The initialize segment of the program sets the address pointers, interrupt enable, and interrupt-service-routine pointer. The initialize routine, first of all, directs each SC/MP in the system to its appropriate program sections in common memory. It also resets some software flags and counters to zero.



COMPUTE Newsletter • Vol. 3, No. 5



The controlling SC/MP then enters the polling routine. The 8080A is polled more often than the SC/MPs, since it operates faster and is more likely to

SC/MP to see if selection characters are present. When

it detects a selection character in a mailbox, it exits to

the proper SC/MP selection-character decode routine.

Decoding selection characters

In the 8080A selection-character decode routine, the controlling SC/MP will read the selection character from the 8212 into its accumulator. The SC/MP then establishes the read or write mode, which is defined relative to the 8080A. It also establishes some address pointers and number of characters to be transferred, based on the mode selected.

The device then sends a start-transfer response to the 8080A, indicating the successful beginning of the data transfer, and exits to the write or read routine. The 8080A, upon sending a selection character to the controlling SC/MP, enters the interrupt mode to communicate all subsequent information. Therefore, its program should have a time-out function so that it will wait indefinitely for a response to its selection character.

The SC/MP selection-character decode routine, like that of the 8080A, establishes the modes, address pointers, number of characters to be transferred, and the starting address of data buffers in SC/MP memory. The controlling SC/MP sends a selection character to the 8080A. If it cannot transfer information at this time, the 080A will respond with an abort signal. If it can transfer information, it responds with a start signal. From this point, the program exits to the read or write routine (here defined relative to the SC/MPs).

In the write routine, data is written from the common memory to the 8080A memory. The controlling SC/MP first loads the starting address of the data to be sent in a pointer register and loads the first data word into the accumulator. Next it sends the first data word to the associated 8212, which in turn sends an interrupt to the 8080A. The SC/MP waits for a response from the 8080A on the sense B input line, decrements the character counter by 1, and increments the address in the pointer register by 1—repeating this process until the content of the character counter is 0.

In the read mode, the routine sets up in the 8080A the starting address of the buffer from which data is to be read. In the SC/MP, the pointer register is loaded with the starting address of the receiving data buffer. The data is read from the 8080A memory into the SC/MP memory as the controlling SC/MP follows a similar butine to that of writing.

The data-transfer termination sequence, which follows the read and write routines, is used to exchange status

SC/MP LCDS USERS

We have made a change in the monitor program which allows the system to read one character at a time from the TTY paper tape reader. This feature will be required on future software packages.

All systems SN.8017 and below require the new firmware. If you are using the TTY paper tape reader and desire the new ROM. Please send a return address label and serial # to:

National Semiconductor 2900 Semiconductor Drive Santa Clara, CA. 95051 ATTN: Microcomputer Service MS/206.

P.S. This would also be a good time for you to return the yellow customer report form which came with your LCDS.

The 8080A program is fairly simple, since the burden of controlling data transfers is placed on the controlling SC/MP. However, the program is responsible for creating a selection character whenever the 8080A wants to transfer information. It also is responsible for accepting the interrupts from the controlling SC/MP.

The operator's primary peripheral communicates with the controlling SC/MP on an interrupt basis. The interrupt-handling program (Fig. 6), allows the operator to enter any of three commands: read, write, or select (defined relative to the SC/MP).

Three operator commands

The read command allows data to be entered into the common memory. To avoid loss of data, the operator should be aware of the memory mapping in Fig. 2 while entering the data.

The write command allows the operator to read blocks of data from the common memory. As with the read command, the operator should enter the starting address of the data block he intends to read. In addition, he should also enter the number of characters he wishes to be read from memory.

The select command allows the operator to place a selection character in the mailbox of the controlling SC/MP. As explained, this character will enable the controlling SC/MP to initiate the data-transfer program.

More SC/MPs can be added to the system simply by extending the polling routine and expanding the memory to account for additional mailboxes. Since the SC/MPs have access to the faster peripherals through SC/MP 1, they can be made to operate in a virtual-memory mode in which they have a much larger memory available than is directly connected to them. The system also will be useful as a front-end processor for such tasks as editing and setting up of data in a communications systems.

SC/MP-II IS HERE!

The revolutionizing SC/MP-II is faster, operates only with single +5V supply with power dissipation ≤200MW and requires very low cost, 3.58 MHZ or 4.00 MHZ timing crystal.

SC/MP-II is software and pinout compatible with SC/MP. SC/MP-II is available in low cost molded dip, i.e. plastic as well as ceramic package.

Suggested prices as follows:

	1 up	25 up	100 up
ISP-8A/600N (Plastic Pkg.)	\$14.92	\$ 12.00	\$ 9.00
ISP-8A/600D (Ceramic Pkg.)	\$17.76	\$ 16.00	\$15.00

For information on how to upgrade your SC/MP Kit, see page 19.

1976 BIT BUCKET/COMPUTE INDEX

Articles

A Data Concentrator using PACE; by Barney Hordos, July, page 14

Additions to the Subroutine Library; December, page 7

A High Level Language for IMP-16; August, page 1

An IMP-16 Microprocessor System Part 1; by Hal Chamberlin, June, page 1

An IMP-16 Microprocessor System Part 2; by Hal Chamberlin, July, page 17

An IMP-16 Microprocessor System Part 3; by Hal Chamberlin, November, page 1

A Poet's Corner..?; by Ira McComic, February, page 7

Application Corner, High Performance, Low Power Memories from Inexpensive Parts; November, page 18

A Quick and Dirty Transfer Method; by William E. Homes, March, page 6

A 16 Bit Computer Kit Evaluation; by John Snell, August, page 1

Back by Popular Demand: SC/MP; by Dave Graves, July, page 2

Build Your Own BASIC; by Dennis Allison and others, April, page 2

Cards and Controllers; April, page 6

Commands & Controls; February, page 8

Communication Interfaces for the IMP-16; by Al Weisberger, January, page 1

COMPUTE Coding Problem Number 1; February, page 1

Computer Publications; January, page 6

Contest Winner; June, page 5

Cross Assembler for IMP-16, PACE; April, page 6

Disc Software Update; January, page 5

Edit Commands; January, page 5 Errata; February, page 3; May, page 8; June, page 15; August, page 9

Good Reading; April, page 1

Hamilton/Avnet uses PACE in New Kit; January, page 1

IMP-16P and PACE Teletype I/O Routines; February, page 7

IMP-16/CRT DOS; July, page 7

Increasing Throughput for IMP-16 Serial Input/Output; by Keith Winter, September, page 1

Interfacing a Keyboard to SC/MP; December, page 2

(

Loading CASM on the Disc; October, page 6

Low-Cost Development System for SC/MP Microprocessor, October, page 5

Memory Addressing in PACE Microprocessor; August, page 6

Memory at a Glance; October, page 4

Microprocessor Consultant and Product Announcement; July, page 4

Microprocessor Consultants; April, page 11; September, page 7

Microprocessors from National; March, page 14

Microprocessor Simplify Industrial Control Systems; by Alan J. Weissberger, page 3

MuPro 8080 Development System is Now Available; December, page 1

National Announces "8080A" Microprocessor; July, page 1

National's New Low-Cost Microprocessor; March, page 1

Need Application Help; April, page 1

New IMP-16 Interface Cards; April, page 1

New PACE PC Board Vendor; April, page 11

INS8255 Programmable Peripheral Interface

INS8255 Programmable Peripheral Interface


general description

The INS8255 is a programmable peripheral interface contained in a standard, 40-pin dual-in-line package. The chip, which is fabricated using N-channel silicon gate technology, functions as a general-purpose parallel input/output interface in National Semiconductor's N8080 microcomputer family. The functional configuration of the INS8255 is programmed by the system software so that normally no external logic is required to interface peripheral devices.

The INS8255 has three basic modes of operation that can be selected by the system software. In the first mode (Mode 0), the INS8255 provides simple input and output operations for three 8-bit ports. Data is simply written to or read from a specified port (Port A, B or C) without the use of "handshaking" signals. In the second mode (Mode 1), the INS8255 enables the transfer of input/output data to or from a specified 8-bit port (Port A or B) in conjunction with strobes or "handshaking" signals. Ports A and B use the lines of Port C in this mode to generate or accept the "handshaking" signals with the peripheral device. In the third mode (Mode 2), the INS8255 enables communications with a peripheral device or structure via one bidirectional 8-bit bus port (Port A). "Handshaking" signals are provided over the lines of Port C in this mode to maintain proper bus flow discipline.

features

- Outputs Source 1 mA at 1.5 Volts
- 24 Programmable Input/Output Pins
- Direct Bit Set/Reset Capability
- TTL Compatible
- Reduces System Component Count



dc electrical characteristics

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = +5 \text{ V} \pm 5\%; V_{SS} = 0 \text{ V}$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage			0.8	V	
V _{IH}	Input High Voltage	2.0			V	
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 1.6 mA
V _{OH}	Output High Voltage	2.4			V	$I_{OH} = -50 \mu A (-100 \mu A \text{ for D.B. Port})$
lон ^[1]	Darlington Drive Current		2.0		mA	V _{OH} = 1.5 V, R _{EXT} = 390 Ω
I _{CC}	Power Supply Current		40		mA	


NOTE:


1. Available on 8 pins only of ports A and C. Selected randomly.


ac electrical characteristics

 $T_A = 0^{\circ}C$ to +70°C; $V_{CC} = +5 V \pm 5\%$; $V_{SS} = 0 V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
t _{WP}	Pulse Width of WR	430			ns	
t _{DW}	Time D.B. Stable before WR	10			ns	
t _{WD}	Time D.B. Stable after WR	65			ns	
t _{AW}	Time Address Stable before WR	20			ns	
t _{WA}	Time Address Stable after WR	35			ns	· · · · · · · · · · · · · · · · · · ·
t _{CW}	Time CS Stable before WR	20			ns	
twc	Time CS Stable after WR	35			ns	
t _{WB}	Delay from WR to Output			500	ns	
t _{RP}	Pulse Width of RD	430			ns	
t _{IR}	RD Set-Up Time	50			ns	
t _{HR}	Input Hold Time	50			ns	
t _{RD}	Delay from $\overline{RD} = 0$ to System Bus			350	ns	
tod	Delay from \overline{RD} = 1 to System Bus	150		i i	ns	
t _{AR}	Time Address Stable before RD	50			ns	
t _{CR}	Time CS Stable before RD	50			ns	
^t АК	Width of ACK Pulse	500			ns	
tst	Width of STB Pulse	350			ns	
t _{PS}	Set-Up Time for Peripheral	150			ns	
t _{PH}	Hold Time for Peripheral	150			ns	
t _{RA}	Hold Time for A_1 , A_0 after $\overline{RD} = 1$	379			ns	
t _{RC}	Hold Time for \overline{CS} after \overline{RD} = 1	5			ns	
t _{AD}	Time from $\overline{ACK} = 0$ to Output (Mode 2)			500	ns	
t _{KD}	Time from ACK = 1 to Output Floating			300	ns	
t _{WO}	Time from $\overline{WR} = 1$ to $\overline{OBF} = 0$			300	ns	
t _{AO}	Time from $\overline{ACK} = 0$ to $\overline{OBF} = 1$			500	ns	,
t _{SI}	Time from $\overline{STB} = 0$ to IBF		Ī	600	ns	
t _{RI}	Time from $\overline{RD} = 1$ to IBF = 0			300	ns	







INS8255 functional pin definitions

The following describes the function of all the INS8255 input/output pins. Some of these descriptions reference internal circuits.

INPUT SIGNALS

Chip Select (\overline{CS}) : When low, the chip is selected. This enables communication between the INS8255 and the INS8080A microprocessor.

Read (RD): When low, allows the INS8080A to read data or status information from the INS8255.

Write (WR): When low, allows the INS8080A to write data or control words into the INS8255.

Port Select (A_0, A_1) : These two inputs, which are normally connected to the least significant bits of the

 A_{15} - A_0 Address Bus, control the selection of one of three 8-bit ports (A, B and C) or the internal control word register as indicated below.

A ₁	A ₀	Selected
0	0	Port A
0	1	Port B
1	0	Port C
1	1	Control Word Register

Reset: When high, clears all the internal registers of the chip and sets Ports A, B and C to the input high impedance mode.

+5 Volts: V_{CC} Supply.

Ground: 0-Volt Reference.

INPUT/OUTPUT SIGNALS

Data $(D_7 - D_0)$ **Bus:** This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communication between the INS8255 and the INS8080A. Data is routed to or from the internal data bus buffer upon execution of an OUT or IN Instruction, respectively, by the INS8080A. In addition, control words and status information are transferred through the data bus buffer.

Port A (PA₇ - PA₀): This 8-bit input/output port comprises one 8-bit data output latch/buffer and one 8-bit data input latch.

NOTE


The system software uses a Mode Definition Control Word (see figure) as the second byte of OUT Instruction(s) to program the functional configuration of Ports A through C. Whenever the mode is changed, all output registers (and status flip-flops) are reset.


Port B (PB₇ - PB₀): This 8-bit input/output port comprises one 8-bit data input and output latch/buffer and one 8-bit data input buffer.

Port C (PC₇ - PC₀): This 8-bit input/output port comprises one 8-bit data output latch/buffer and one 8-bit data input buffer. The port can be split into two 4-bit ports under the mode control. Each of these 4-bit ports contains a 4-bit latch that may be used for the control and status signals, in conjunction with Ports A and B.


The system software includes a Bit Set/Reset Control Word (see figure) for setting or resetting any of the eight bits of Port C. When Port C is being used as a status/ control for Port A or B, the Port C bits can be set or reset by using the Bit Set/Reset Control Word as the second byte of OUT Instruction (s).







mode definition control word format




operating modes

mode 0 (basic input/output)

In this mode, simple input and output operations for each of the three ports are provided. No "handshaking" is required; data is simply written to or read from a specified port.

mode 0 port definition chart

	Control Word Bits							Gro	up A	Group B		
No.	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D1	D ₀	Port A	Port C (Upper)	Port B	Port C (Lower)
0	1	0	0	0	0	0	0	0	OUTPUT	OUTPUT	OUTPUT	OUTPUT
1	1	0	0	0	0	0	0	1	OUTPUT	OUTPUT	OUTPUT	INPUT
2	1	0	0	0	0	0	1	0	OUTPUT	OUTPUT	INPUT	OUTPUT
3	1	0	0	0	0	0	1	1	OUTPUT	OUTPUT	INPUT	INPUT
4	1	0	0	0	1	0	0	0	OUTPUT	INPUT	OUTPUT	OUTPUT
5	1	0	0	0	1	0	0	1	OUTPUT	INPUT	OUTPUT	INPUT
6	1	0	0	0	1	0	1	0	Ουτρυτ	INPUT	INPUT	OUTPUT
7	1	0	0	0	1	0	1	1	OUTPUT	INPUT	INPUT	INPUT
8	1	0	0	1	0	0	0	0	INPUT	Ουτρυτ	OUTPUT	OUTPUT
9	1	0	0	1	0	0	0	1	INPUT	OUTPUT	OUTPUT	INPUT
10	1	0	0	1	0	0	1	0	INPUT	OUTPUT	INPUT	OUTPUT
11	1	0	0	1	0	0	1	1	INPUT	OUTPUT	INPUT	INPUT
12	1	0	0	1	1	0	0	0	INPUT	INPUT	OUTPUT	OUTPUT
13	1	0	0	1	1	0	0	1	INPUT	INPUT	OUTPUT	INPUT
14	1	0	0	1	1	0	1	0	INPUT	INPUT	INPUT	OUTPUT
15	1	0	0	1	1	0	1	1	INPUT	INPUT	INPUT	INPUT





mode 0 timing


operating modes (cont'd.)


mode 1 (strobed input/output)


In thismode, a means for transferring input/output data to or from a specified port in conjunction with strobes or "handshaking" signals is provided. Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals in Mode 1. The programmer can read the contents of Port C to test or verify the status of each peripheral device. Since no special instruction is provided in the INS8080A microcomputer system to read the Port C status information, a normal read operation must be executed to perform this function.














Minufactures unter one or mile - Fite Frite Anglus Catents 3083262, 3189158, 3231797, 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765, 3594219, 351410, 3515609, 3579059, 3593049, 3597440, 3677469, 3617859, 3631312, 3633052, 3638131, 3648071, 3651565, 3693248.

National Semiconductor Corporation 2900 Semiconductor Drive, Santa Clara, California 95051, (408) 737-5000/TWX (910) 339-9240 National Semiconductor GmbH 808 Fuerstenfeldbruck, Industriestrasse 10, West Germany, Tele. (08141) 1371/Telex 05-27649 National Semiconductor (UK) Ltd. Larkheld Industrial Estate, Greenock, Scotland, Tele. (0475) 33251/Telex 778-632



Mode 2

Group A Only

Bidirectional

OUT

OUT

OUT

National coes not assume any responsibility for use of any circultry described, no circult patent licenses are implied, and National reserves the right, at any time without notice, to change Said Circultry

New Publications; October, page 11

New Product Information; August, page 6

Other Clubs and Publications; July, page 11

Other Publications; February, page 3

Overseas User Library Sources; January, page 5

PACE Instruction Set; July, page 9

PACE Problems and Corrections; June, page 2

PACE Software and Documentation; February, page 7

PACRAM Update; April, page 11

People's Computer Company; January, page 6

Processor is Calculator-Oriented; September, page 10

Program Library News; July, page 11

Programming Tidbits; October, page 4; December, page 4

PROM Erasing Equipment; April, page 1

Prototyping Board; July, page 4

Recent Literature; January, page 4

SC/MP Applications Cards; September, page 9

SC/MP Board; March, page 3

SC/MP Cross Software Packages; by Gerry Madea, March, page 10

SC/MP Homebrew Computer System; by Dan Grove, May, page 2

SC/MP Homebrew Computer System Additions; by Dan Grove, July, page 11

SC/MP Keyboard Kit; October, page 1

COMPUTE Newsletter • Vol. 3, No. 5

SC/MP Kit; July, page 3

SC/MP Kit Replacement Parts and Repair Policy; August, page 6

SC/MP Logic Symbol; by Dan Grove, March, page 3

SCRIMP. . . with SC/MP; November, page 6

Servicing of PACE Stack Overflow Interrupt; by Subhash Bal, June, page 9

Simplified IMP-16C I/O Timing; by Dan Grove, February, page 1

Subroutine Library Catalog; March, page 3; September, page 8

Support Hardware for SC/MP and PACE Application Cards; August, page 9

The 16-Bit Microprocessor; by Phil Roybal, February, page 3

To All National Customers; May, page 3

What is this Thing Called Relocatability; by Ira McComic, January, page 2

Which Course Should You Attend; August, page 5

Programs

IMP-16 Binary to BCD - SL002B BINBCD; April, page 3

IMP-16 Data Transfer; March, page 7

IMP-16 Disc RLM for PRMSFT B – SL0023A; July, page 5

IMP-16 Disc RLM for PRMSFT C - SL0024A; July, page 6

IMP-16 Insert Tabs – SL0026A TABTAP; August, page 4

IMP-16 Message Routine to High-Speed Printer; April, page 5

IMP-16 Paper Tape Titler – SL030A TITLER; October, page 2

IMP-16 Print Plot & Test Plot – SL0016A PRTPLT & SL0017A TSTPLT; February, page 5

IMP-16 RAM Dump – SL0012A RAMDUMP; July, page 12 IMP-16 RLM Tape to Listing; June, page 10

IMP-16 Serial I/O via UAR/T; September, page 5

IMP-16 Square Root – SL0028A SQRT; September, page 10

IMP-16 String Manipulation Package; May, page 6

PACE Absolute LM Punch – SL0025A PALM; August, page 3

PACE ASCII to Binary Conversion; May, page 8

PACE Binary to ASCII – SL0022 NUMPRG; June, page 5

PACE Binary to BCD; October, page 7

PACE Calculator – SL0018A; March, page 8

PACE, IMP-16 Insert Tabs – SL0026A TABTAP; August, page 4

PACER Binary to BCD Conversion; June, page 4

PACER Burn-in; June, page 4

PACER Demos

- 1. Dice Simulator; March, page 5
- 2. Temperature Converter; March, page 5
- 3. Number Sorter; March, page6
- 4. Improved Dice Simulator; June, page 8
- 5. Roulette; June, page 8

SC/MP Complex Control Panel Driver; May, page 3

SC/MP 6 x 8 Keyboard Matrix Scanner; December, page 3

SC/MP Kit Terminal – SCRIMP; Novermber, page 9

SC/MP Simple Control Panel Driver; May, page 4

SC/MP Variable Delay; June, page 6

Centerfolds

Data Bookshelf: Tools for the Design Engineer; February

Functional analysis of National IMP microprocessor systems; April

Functional analysis of National SC/MP microprocessor systems; October

IMP-16 assembler programs, µspec 9; January

INS8080A 8-Bit N-Channel Microprocessor, Data Sheet; September

SC/MP Kit; May

SC/MP Low-Cost Development System; November

SC/MP Mates with Cassette Recorder, AN-163; August

Supplement 3 to Pub. No. 4200021C; July

Order Forms; December

Technical Bulletin B76001; July

Back issues of COMPUTE are available, while they last, at \$1.00 for individual issues, or \$5.00 for volume 1 and \$10.00 for volume 2. Send your request and check to:

COMPUTE/208 National Semiconductor Corp. 2900 Semiconductor Drive Santa Clara, CA. 95051

WRITE SOMETHING!

We are looking for articles on any of the following subjects:

Applications Artificial intelligence Block structured languages Business data processing Club news Computer art Debugging monitors Hardware design Homebrews Interfacing Kits List processing Microprocessors

Needs Networks New Products Operating systems Programming style Programming techniques Random Number Generators Resources Social implications of computers Sorts Technological trends OR WHATEVER YOU ARE INTO 1

The contributions should be readable, and if it contains any software, please send along a source paper tape.

Now, what you will get for your effort, provided the article is accepted, is a complimentary membership to *COMPUTE*, the right to count coups over coffee, and a digital watch worth up to \$100 retail(you specify what style, LED, LCD, mens, womens, gold, silver, etc.) or any of the nifty National calculators.

MICROPROCESSOR COURSES

	EASTERN TRAINING CENTER	WESTERN TRAINING CENTER
MICROPROCESSOR FUNDAMENTALS	June 6-9	June 6-9
SC/MP APPLICATIONS	June 13-16	June 20-23
PACE APPLICATIONS	June 20-23	June 13-16
ADVANCED PROGRAMMING	June 27-30	

TRAINING CENTER LOCATIONS

NATIONAL SEMICONDUCTOR EASTERN MICROPROCESSOR TRAINING CENTER 1320 South Dixie Highway Coral Gables, FL 33146 (305) 661-7969

NATIONAL SEMICONDUCTOR WESTERN MICROPROCESSOR TRAINING CENTER 1333 Lawrence Expwy., Suite 430 Santa Clara, CA 95051 (408) 247-7924

ON THE ROAD WITH SC/MP

SC/MP Advanced Applications

Grand Rapids, MI	June 7-9	(616) 942-1320
SC/MP Applications		
New Haven, CO Inglewood Cliff, NJ	June 21-23 June 21-23	(203) 226-2527 (201) 461-5959

SC/MP WORKSHOPS IN EUROPE

- - - -

DENMARK

	June 20-22
Location:	Copenhagen
Language:	Danish
Contact:	MULTIKOMPONENT A/S
	Herstedvangen 7C
	DK-2620 Albertslund
Telephone:	02-644477
Telex:	19155

ITALY

	June 14-17
	September 13-17
Location:	Milano
Language:	Italian
Contact:	ADELSY S.P.A.
	Via Domenicino 12
	Milano 20749
Telephone:	02-4985051
Telex:	204339423
UNITED KIN	
Dates:	Walk-in
	Berkshire
Language:	English
Contact:	N-SIGN
	P.O. Box 119, Reading
	Berkshire RG31NQ, England
Telephone:	Reading (0734) 594911
Telex:	849391
Dates:	On request
Location:	Kent
Language:	English
Contact:	JERMYN INDUSTRIES
	Vestry Estates, Sevenoaks
	Kent, England
Telephone:	Sevenoaks (0732) 50144
Telex:	95143

Contact your local National distributor, sales office, or Phil Hughes, National Semiconductor, Germany, for details of the SC/MP workshops and seminars.

Seventh Annual Institute in Computer Science

Announcing five intensive short courses to be given at the University's Santa Cruz campus, under the direction of Dr. William McKeeman, Professor of Information Science at UCSC, and an outstanding faculty.

Structured Programming Dr. Niklaus Wirth	JUL 11-12	\$525
Data Base Management Dr. Michael R. Stonebraker and Dr. Eugene Wong	JUL 11-22	\$525
Operating Systems Dr. Philip A. Bernstein	JUL 18-29	\$525
Compiler Construction Dr. Franklin DeRemer	AUG 1-12	\$525
Computer Graphics Dr. James Clark and Dr. Frank Crow	AUG 1-12	\$525

For more information or for a complete brochure giving details of the courses, write to Joleen Kelsey, University of California Extension, Santa Cruz, CA 95064, or phone (408) 429-2671.

the



Gentlemen:

The Jefferson Amateur Radio Club and the Crescent City Computer Club would like to announce the New Orleans Hamfest/Computerfest will be held at the Hilton Inn in Kenner, LA (directly across from the New Orleans International Airport) September 24 & 25. This is the ARRL Delta Division Convention for 1977 and is the largest "Ham" outing in the deep south. This will not only be the largest Computerfest, but it is the *only* Computerfest in the area.

This year's event will feature a banquet Saturday night with entertainment, *two days* of commercial exhibits, fleamarkets and forums. There will also be a hospitality room, ladies events, FCC examinations and more.

This years grand prize is a complete Drake "C-Line" ham station and many door prizes will be awarded each day.

Information on tickets, room reservations and etc. will be furnished upon request by contacting the New Orleans Hamfest/Computerfest; P.O. Box 10111; Jefferson, LA 70181.

Thank you for your consideration.

Sincerely,

JAN R. EDWARDS Publicity Chairman P.O. Box 10111 Jefferson, LA 70181

Dear Georgia,

Thank you for sending me the NIBL listing. I have received it and here is the check for \$15.00.

Since I have purchased a SC/MP LCDS am I automatically a member of COMPUTE? If I am would you please send me the program listings for:

SL0027A	SC/MP Math Package
SL0039A	SC/MP TAPEIO
SL0041A	SCSQRT

Sincerely,

Gary Rocky ARE P.O. Box 193 Carrollton, Texas 75006

Free COMPUTE membership forms are included with SC/MP Kits and LCDS systems. If the form is returned to National the person whose name appears on the form will become a member of COMPUTE. If you are already a member give the form to a friend. Free memberships are also given to all attendees of National's microprocessor courses.

Dear Ms. Marszalek:

I recently purchased a SC/MP and started receiving COMPUTE. I see references to a user library. Could I get a listing of the available programs?

Please send me a listing of the user library SL0027A SC/MP Math Package.

I would also like to receive a copy of AN-163 Mating SC/MP with a cassette recorder, as well as the corresponding object tape SL0039A. I have enclosed a check for \$5.00

Is there any plan to update the ISP-8K/200, SC/MP Kit to use the new NMOS chip?

I have enjoyed COMPUTE. Thank you for your help.

Yours truly,

Gregory Constantine, Jr. Lakeview Road Poughkeepsie, New York 12603

- 1- SC/MP Math Package is listed in Appendix of SC/MP Applications Handbook (\$5.00 from Marketing Services)
- 2- SC/MP Kit retrofit Kit is available from distributors (ISP-8K/205, \$19.95). This includes a SC/MP-II, a new crystal, components and manual.

Dear Georgia:

We are the leading company in this field and our crossassemblers are at least twenty times faster and more efficient than any others on the market. They also have a full macro and conditional assembly capability, providing considerable programming flexibility.

We will supply a cross-assembler for any commercially available microprocessor custom-tailored to a user's computer and his specific operating system. If his computer is made by Digital Equipment or Data General, the cross-assembler will be written in the assembly language of the host computer. Otherwise, it will be written in Fortran.

The price is \$2,000 for the first cross-assembler purchased by a user, \$1,500 for the second and \$1,000 for all succeeding ones. If his first order is for two or more cross-assemblers, we will discount that order an additional \$500.

We also have cross-assemblers for the 4040, 8080, PPS-8 and PACE available on several national time-sharing services. Cross-assemblers for the PPS-4, SC/MP and IMP-16 can, of course, also be used on time-sharing, but only if they are bought by the user at the above prices. In that case, there will be no payment of royalties for using the cross-assembler.

Should you have any further questions or need additional information, please don't hesitate to give me a call.

Sincerely,

Garret F. Ziffer 400 - 1 Totten Pond Road Waltham, Massachusetts 02154 (617) 890-0888

Dear Georgia:

The first issue of COMPUTE which I received was Vol. 2, No. 7 dated July, 1976. On page 11 there was a small item by Dan Grove titled "SC/MP Homebrew Computer System Additions".

This obviously refers to an article in some issue previous to July, 1976. I wonder if it would be possible for me to obtain a copy of the issue that this article appeared in, or at least a xerox copy of the article in question.

Thank you,

Thomas M. Farr, Jr. TMF Electronics 569 Medina Dr. Lewisville, Texas 75067

The Homebrew System by D. Grove is in Vol. 2 #5 and some additions are in Vol. 2 #7. Back issues are available for \$1.00 each from Compute until our supply is exhausted. This is eprinted in the April issue with some revisions.

Dear Sir:

Thank you for the 1975 Bit-Bucket Index published in the January COMPUTE.

Please send me the following back issues of COMPUTE: May, October, November, and December of 1975.

Very truly yours Brian H. Darley Electronic Flight Controls

This issue contains the 1976 Bit Bucket/COMPUTE index.

LITERATURE REVIEW

S-SW1-BUG BOOKS | AND || \$17.00 (Set)

This comprehensive and well-illustrated combination text/ workbook carries a user from basic concepts of digital electronics, such as gates and digital codes, to more sophisticated circuits that employ random access memories, sequencers, four-decade counters, and dot matrix displays. Ninety experiments demonstrate the characteristics of fifty different 7400-series integrated circuit chips. The text/workbook provides feedback to the user as he performs the experiments; reinforces the user's acquired knowledge with a series of questions at the end of each experiment.

IS-SW2-INSTRUCTOR'S MANUAL \$3.00

This supplementary manual to the IS-SW1 is necessary for instructor use in the classroom and laboratory or for individual use in home-study situations. The Manual provides supplemental information including answers to the questions at the end of each experiment, suggestions for further reading, a discussion of the philosophy of the authors in their approach to digital electronics, and organizational suggestions for a lecture/laboratory course.

IS-SW4-BUGBOOK IIA \$5.00

A supplement to Bugbooks I & II covering more advanced topics in Digital Electronics; in particular, transmission of data with asynchronous techniques using the ASC II code; how to use RS 232/20ma current loops in combinations with the universal asynchronous receiver/transmitter.

IS-SW5-BUGBOOK III \$15.00

This is unique text written in a self teaching style with experiments that thoroughly explain how to use, interface and program microcomputers. It focuses on a microprocessor system that uses the 8080 microprocessor and describes both in a general and specific manner. How to interface, how to program, how to work with the I/O busses, working with timing loops and more.

IS-SW8-MODULAR SELF-TAUGHT MICROPROCESSOR COURSE \$30.00

The ideas of Bugbook III are presented in an entirely different format and aimed expressly at the individual interested in total self instruction. There is substantial amplification of certain parts of the course, particularly learning what programming is, different techniques/shortcuts, how to use it with the 8080 and in particular with the new MMD-1 Mini-Micro Designers, the basic microprocessor. The course aims at total comprehension directly reinforced by experiments.

The Bug Books may be ordered from:

IFM, Inc. 80 W. El Camino Real Mountain View, CA 94040

Please include \$1.50 for postage and handling.

New Reference Directory

for Personal and Home Computing

A new, comprehensive reference directory for personal and home computing that will help every micro-computer enthusiast is being published by People's Computer Company. *PCC's Reference Book* brings together in one place listings of all possible sources of hardware, software, parts and services; of clubs, stores, periodicals, and books.

Another feature of *PCC's Reference Book* is the collection of in-depth articles on many varied aspects of the personal computing field.

PCC's Reference Book of Personal and Home Computing– Spring 1977 is available for \$4.95 from most local computer stores or directly from People's Computer Company.

For further information contact:

Dwight McCabe People's Computer Company 1010 Doyle St. #9 Box E Menlo Park, CA 94025 (415) 323-3111

PACE Microprocessor

Low Cost Development System

The PACE Low Cost Development System from National Semiconductor is a fast and efficient vehicle for developing a working microprocessor application system. PACE LCDS features an ease of hardware and software access that facilitates interface and machine code development.

The system contains its own 20-key keypad. Using this, the designer can directly enter data, instructions, and control commands. And on the integral 6-digit hex LED display the designer can easily examine register and memory contents.

For versatility, the LCDS provides strap selectable baud rates and either RS232 or 20 mA current loop serial interfaces. These allow use of a variety of common input/output peripherals, including teletypewriters, CRT displays, and other keyboard devices.


The designer builds application routines or subroutines by entering code directly through a keyboard. Alternatively, he may use a teletypewriter to load paper tape in assembled format. Either way, he has complete flexibility in developing his programs. Using PACE LCDS, he may view, print, and modify memory and register contents. To simplify program checkout and debugging, both single-step and continuous mode with set breakpoints are available. Once programs are debugged (LCDS contains a powerful debug monitor), the designer outputs the program on punched tape in a format compatible with National's PROM programmers.

Hardware interfaces may be quickly evaluated and debugged by plugging them into the motherboard and exercising them with the CPU. Three on-board connectors accept standard cards to further extend the RAM, ROM, and I/O capabilities. PACE LCDS features 60k x 16-bit addressability, with optional split base page operation.

The heart of PACE LCDS is the PACE CPU chip (IPC-16A/ 520D), supported by the System Timing Element (DP8302J) and Bidirectional Transceiver Elements (DP8300N). LCDS also includes 1K x 16 bits of random access memory, 1K x 16 bits of read-only memory, plus sockets for 1K x 16 bits of userprogrammable read-only memory.

The PACE LCDS comes fully assembled and tested on a heavy duty printed circuit board mounted on a $10^{\prime\prime} \times 12^{\prime\prime} \times 3^{\prime\prime}$ aluminum chassis.

PACE LCDS: IPC-16P/301, Price: \$585.



PACE DISK OPERATING SYSTEM

The PACE Disk Operating System is a powerful software development tool which operates as a peripheral to both IMP and PACE Microprocessor Development Systems.

PACE DOS has been architectured to current minicomputer software system standards, with features designed to reduce software development time and cost compared to other microprocessor disk-based development systems. Some of the PACE DOS features are:

Multiple Usage – with available cross-assemblers, PACE DOS can be used for software development for all NSC microprocessors.

Comprehensive File Management features include:

- Open-ended symbolically named files by "naming" a file, the system automatically allocates/deallocates disk space, greatly improving disk utility and saving time.
- 4-level software file protection prevents inadvertent write-over.
- Utilities such as List File Directory, Copy File, Add/ Delete/Rename/Append File, Copy Disk and Format Disk aid development efforts.

Macro Assembler – for easy development of high-level application oriented languages, allowing software architecting well in advance of final design decisions and simplifying software transfer between multiple types of processors. Features include:

- Wide range of listing controls including full or partial listing of macro expansion or conditional assemblies.

- Full range of conditional assembly directives including "if>, if<," and "if" character comparisons.
- Symbolically named or numbered macro parameters.
- Pool and pointer address automation.

Expanded Editor – Especially easy to use line oriented editor, including string search and substitution features – development money savers.

Full Utility Complement – File manager, assembler, editor, link editor (loader), and diagnostic are disk resident; debugger and boot loader are resident in firmware. User Accessible RAM – The system runs in as little as 12K RAM, with up to 11K user accessible.

Dual Disk Drive – Soft-sectored IBM 3740 compatible, with high speed seeks.

Easy Implementation – Disk controller and firmware card, both included with system, plug directly into the development system backplane. The system also includes utility firmware, disk drives, power supply, housing, and all necessary cabling. Can be installed in IMP development systems using the IMP-PACE conversion kit.

Interested? Contact your local NSC representative or technical specialist for further information and data on how you can save time and money in software development.

PACE DOS: IPC-16P/840 Price:\$4500

For further information call Bob Pecotich or Don Cooper (408) 737-6115 or contact your local National Semiconductor Office.

PACE DOS UPGRADE OR RETROFIT

DDIOC

Here are the typical configurations that Pace Imp-16 users might have and what they will need to upgrade to PACE DOS.

NOTE: A heavy duty pwr supply and min of 12K memory are basic requirements for PACE DOS.

1. IMP-16P/208 system with IMP DOS	PRICE
a. IPC-16P/100 PACE Conversion kit	\$1000
 b. Part # 930305457 PACE DOS ROM/PROM Card Kit, (includes IPC-16P/008B with 14 ea MM5204Q and IPC-16S/902M software on Diskettes 	\$1230
*c. IPC-16P/004A (as required for min of 12K memory)	\$795
d. Part # 4004183 H.D. Pwr Supply (Z30X)	\$550
2. IMP-16P/208 system only	
a. IPC-16P/100 PACE Conversion Kit	\$1000
b. IPC-16P/840 PACE DOS	\$4500
*c. IPC-16P/004A (as required for min of 12K memory)	\$795
d. Part # 4004183 H.D. Pwr Supply (Z30X)	\$550
3. IPC-16P/108 system only, to convert he needs:	
a. IPC-16P/840 PACE DOS	\$1000

- *b. IPC-16P/004A (as required for min of 12K \$795 memory)
- c. Part # 4004183 H.D. Pwr Supply (Z30X) \$550

Prototyping systems with backplane wiring (8302232) at Rev F and above can be done in the field. Rev E and below should be returned to the Service Center for retrofit.

*For those users whose systems have dynamic memory, the benefits are even greater if they convert to static memory. They will need:

a.	IPC-16P/004A	(as required for	12K)	\$795
----	--------------	------------------	------	-------

 b. Part # 9802230 card cage chassis (Rev F or above wired for line printer, IMP-16C/400/500 cards and 16K of memory).

To retain the dynamic memory requires:

a.	IMP-16P/004 (as required for 12K	\$770
	dynamic memory card)	

b. Retrofit charge to update backplane for \$550 additional memory & DOS.


For any assistance you may need for price, delivery, technical questions, entering orders, return of systems for retrofit, contact Microcomputer Marketing (408) 737-5546 or the Service Center (408) 737-6270.

PRICE

\$600


(Continued from Page 1)

2. Add sockets and IC's as indicated:




3. Wire the sockets as shown in figures 2 and 3, using the wire list in figure 4.

After making the changes, the following address map is used:



This pattern repeats itself throughout memory, because the address bits above AD09 are not decoded. Also, the following pattern repeats itself throughout the I/O area of memory:

0200 = I/O Port A, 0201 = I/O Port B 0202 = I/O Port C, 0203 = I/O Port Control Register





SC/MP Debugging Aid

Below is a handy reference chart for SC/MP programmers handcoding or debugging. Our thanks to:

J. B. Ross, Physics Dept., Park College, Kansas City, MO 64152

SC/MP MICROPROCESSOR INSTRUCTION SUMMARY

	0	1	2	3	4	5	6	7	8	9	А	в	С	D	E	F
0	HALT	XAE	CCL	SCL	DINT	IEN	CSA	CAS	NOP	х	×	x	х	x	х	х
1	×	x	x	x	x	x	x	x	×	S10	x	x	SR	SRL	RR	RRL
2	×	×	x	x	х	x	x	x	x	x	x	x	х	x	х	x
3	XPAL0	XPAL1	XPAL2	XPAL3	ХРАНО	XPAH1	XPAH2	ХРАНЗ	x	x	x	х	XPPC0	XPPC1	XPPC2	XPPC3
4	LDE	x	х	х	х	x	x	x	x	x	x	x	х	x	х	x
5	ANE	x	х	x	х	x	x	х	ORE	x	x	x	x	x	х	x
6	XRE	x	x	x	х	x	x	x	DAE	x	x	x	х	x	х	x
	ADE	x	x	x	x	x	x	x	CAE	x	x	x	x	x	х	x
8	x	x	x	x	X .	x	x	x	x	x	x	x	х	х	х	DLY*
9	JM P0 *	JMP1*	JMP2*	JMP3*	JP0*	JP1*	JP2*	JP3*	JZ0*	JZ1*	JZ2*	JZ3*	JNZ0*	JNZ1*	JNZ2*	JNZ3*
Α	x	x	x	х	х	x	х	x	ILD0*	ILD1*	ILD2*	ILD3*	х	х	х	x
в	х	x	x	х	х	x	x	х	DLD0*	DLD1*	DLD2*	DLD3*	х	x	х	x
С	LD0*	LD1*	LD2*	LD3*	LDI *	LD@1*	LD@2*	LD@3*	ST0*	ST1*	ST2*	ST3*	х	ST@1*	ST@2*	ST@3*
с	AND0*	AND1*	AND2*	AND3*	ANI*	AND@1*	AND@2*	AND@3*	OR0*	OR1*	OR2*	OR3*	ORI*	OR@1*	OR@2*	OR@3*
E	XOR0*	XOR1*	XOR2*	XOR3*	XRI*	XOR@1*	XOR@2*	XOR@3*	DAD0*	DAD1*	DAD2*	DAD3*	DAI*	DAD@1*	DAD@2*	DAD@3*
F	ADD0*	ADD1*	ADD2*	ADD3*	ADI*	ADD@1*	ADD@2*	ADD@3*	CAD0*	CAD1*	CAD2*	CAD3*	CAI*	CAD@1*	CAD@2*	CAD@3*

notes: X indicates unimplemented code

* indicates a two byte instruction

SC/MP-II Retrofit Kit

The success of SC/MP Kit and SC/MP Keyboard Kit has been so overwhelming that it has inspired a brand new kit for SC/MP-II.

It is called the "SC/MP-II Retrofit Kit". The SC/MP-II Retrofit Kit enables SC/MP Kit, SC/MP Keyboard Kit, and potential SC/MP Users to evaluate SC/MP-II Microprocessor object code programming and pinout compatibilities – at very low cost within a few minutes.

The SC/MP-II Retrofit Kit includes:

- SC/MP-II CPU Chip
- 2 MHZ Crystal for Timing
- Resistors, Capacitors, Wires, Etc.
- Application/Users Manual, Data Sheet, Etc.

The Order Number and suggested retail price for one or more SC/MP-II Retrofit Kit is as follows:

ISP-8K/205 1-24 \$18.50

SC/MP-II RETROFIT KIT FIRMWARE CHANGES

If you have retrofitted your SC/MP p-channel kit to a SC/MP n-channel, you may wish to change the delays in the TTY routines to reflect the increased speed of SC/MP-II. The following are the firmware changes for Kit Bug (reference: appendix B, SC/MP Kit User's Manual)

abiant

line #	address	object code	n-channel instruction
338	018F	C4C3	LDI 0C3
339	0191	8F04	DLY 8
346	019C	C445	LDI 045
347	019E	8F11	DLY 011
366	01BB	8F11	DLY 011
381	01C6	C4BB	LDI OBB
382	01C8	8F2F	DLY 02F
388	01D2	C454	LDI 054
389	01D4	8F11	DLY 011

continuing education

Cogswell College, an accredited, private, non-profit technical institution is offering upper-division courses to be credited towards the Bachelor of Science in Engineering Technology Degree given by Cogswell College. Evening courses in microprocessors for the Summer quarter are:

- ET452 Microprocessors and Applications
 3 units 5:30-8:30 pm
 Prerequisite: Familiarity with MOS. I.C.S.
 Basic microprocessor hardware organization and operation.
- ET453 Microcomputer Programming 3 units 5:30-8:30 pm

Prerequisite: ET452 or familiarity with microprocessor hardware. Programming languages and software techniques of the 4040 and 8080 systems to be discussed in detail.

Tuition is \$45 per unit Scheduling begins on *June 27, 1977*

For further information contact: Cogswell College Santa Clara Valley Education Center at Fairchild 441 Whisman Rd. Mountain View, Ca., 94042 (415) 962-3815 San Francisco Office (415) 433-1994

UNITED STATES

COMPUTE/208 National Semiconductor Corp. 2900 Semiconductor Drive Santa Clara, CA. 95051 Tel: (408) 247-7924 TWX: 910-338-0537

GERMANY

National Semiconductor GmBH 808 Fuerstenfeldbruck Industriestrasse 10 Tel: 0814/1371 Telex: 05-27649

AUSTRALIA

NS Electronics Pty Ltd. Cnr. Stud Road & Mtn. Highway Bayswater, Victoria 3153 Tel: 03-729-6333 Telex: 32096