

the Club Of Microprocessor Programmers, Users, and Technical Experts Georgia Marszalek, Editor • David Graves, Editor

Sponsored by National Semiconductor Corp., Santa Clara, Ca. 95051

Vol. 2, No. 8, August, 1976

16 BIT COMPUTER KIT EVALUATION by John Snell

Reprinted with permission: People's Computer Company, P.O. Box 310, Menlo Park, CA 94025. July 17 Vol 5 No. 1.



I recently put together a Pacer 3H microcomputer development system kit, made by Project Support Engineering. It has by far the easiest to use operational and debug functions of any computer kit that I have used. It has a NOVUS type (no tactile feedback) calculator keyboard built into the front panel. When you want to deposit a number such as 7532, you hit the 7, 5, 3, 2 keys on the keyboard instead of binary switches 1,1,1,1,0,1,0,1,1,0,1,0. The Pacer uses the hexadecimal number system for keyboard input and display. If you do not know hexadecimal, the keyboard will convert from decimal to hexadecimal as well as perform hexadecimal arithmetic. Addresses are displayed to the left and data contents to the right in alphanumeric LED's. Using the keyboard you may examine and/or modify not only memory locations but also:

- 4 accumulators X 16 bits,
- a 16 bit program counter,
- a 16 bit status register,
- a 10 word X 16 bit stack,
- a 16 bit value register used for scanning memory to find the address at which a value is located,
- a 16 bit mask (for use if you are not certain about some of the bits or digits in the value),
- and 10 break point registers, 16 bits each.

(Continued on page 10)

A HIGH LEVEL LANGUAGE FOR IMP-16

SM/PL (Smart or Simple Programming Language), a high level language for the IMP-16 Microprocessor, will be made available to COMPUTE members as part of the User Library. As such, it is not supported by National Semiconductor. SM/PL requires 16K of read/write memory, and can be used with the IMP-16 Disc Operating System. It accepts source statements generated by using EDIT16 and will product a listing of the assembly code generated or an object program. The compiler includes a number of features such as access to the IMP-16 machine facilities, linkage to assembly language routines and various compiler control statements for source listing, interlisting of assembly and object code, and symbol table dumps. A list of some of the language features is shown below.

SM/PL LANGUAGE FEATURES

Data Types: BYTE – 8 bits WORD – 16 bits, used for addresses or data Arithmetic and Logical Operators:

- + Addition NOT Logical complementation
- Subtraction
- Multiplication
- Division
- ation OR Logical sum XOR Logical exclusive or

AND Logical product

MOD Modulo

1

Relational Operators:

- Kelational Operators:
 Less than
 Greater than
 Equal to
 Kelational Operators:
 Less than or equal to
 Greater than or equal to
 Not equal to
- Assignment Statements:
- = Simple assignment := Imbedded assignment e.g., A = B e.g., A + (B:=+1)-C

Compound Statement:

A set of sequentially executed statements, treated as a unit, e.g., DO; $A = 1, B = C + D^*3$; END;

IF-THEN-FALSE Statement:

Selects alternative paths of execution depending on a conditional test. Programmer defined flags, condition code settings, comparisons, logical operators, and arithmetic operations may be involved in the test. As with other control statements, IF-THEN-ELSE statements may be nested.

DO CASE Statement:

Selects a single statement to be executed from a list of statements, according to the value of a computed index.

Why you need "MICROBOARDS"

- Complete microprocessor system at minimal cost
- Pre-assembled and tested hardware
- 12V CMOS buffers on ALL Inputs AND Outputs providing excellent noise immunity
- Driver boards available to connect directly to motors, solenoids, lamps, etc., both AC and DC
- Software and hardware relationships designed for maximum utility
- New European standard board size

Why waste your capital developing your own microprocessor system when you can use the versatile 'MICROBOARD' system. Already proven in hundreds of hours trouble-free service, this system could get your new product into the market place way ahead of your competitors who are still struggling to learn the art of designing, building and debugging their own microprocessor systems.

Micropower Ltd. will give you all the assistance you need to help you get 'MICROBOARDS' working in your application. If you do not wish to write your own program we will discuss your requirements and supply sets of ready programmed PROMs to plug in for immediate use.

Specification (MPU Board):

Data Bus: 8-bit Tri-State data inputs. Active low.

Serial In: Single active low input to SC/MP SIN pin.

Multiplexed: Input 1 SP C/O (microswitch) input or direct. (See note.)

Input 2 SP C/O (microswitch) input or direct.

Input 3 SP C/O (microswitch) input or direct. Input 4 SP C/O (microswitch) input or direct. Input 5 Active low. Input 6 Active low.

Inputs 2 through 5 are all interrupt inputs. *Note:* Any of inputs 1 through 4 can be either a single active low input or a single pole changeover by simply changing a wire link on the board.


OUTPUTS: All 12V CMOS levels.

- Data Bus: 8-bit active high outputs. CMOS buffered directly from system data bus.
- Serial Out: Single active high output from SC/MP SOUT pin.
- Decoder: 16 alternate directly addressable latched outputs. By the simple changing of a wire link on the board, these 16 outputs become strobe outputs for the 8-bit latches on the optional driver boards. Compatible driver boards provide up to 120 parallel outputs with master reset facility.
- Memory: 256 bytes (8-bits) Random Access Memory. 4 PROM sockets for MM5204Q programmable UV erasable 512 X 8-bit memories. Providing a total program capacity of 2048 bytes.
- Interrupt: Four levels of interrupt are directly accessible as inputs without the need for additional decoding or hardware interrogation circuitry.
- Additional Features: Power-up or manual reset-single cycle facility. Inputs expandable.

Power Supply Requirements: +5V 150mA -7V 60mA +12V 20mA -12V 100mA



Let 'MICROBOARDS' with SC/MP work for you.



Physical Characteristics: Epoxy glass Printed Circuit Board,

size Eurocard 'large' 233.4mm X 160mm. Two single sided 40-way gold plated edge connector pads on 2.54mm (0.1") pitch. Boards supplied with all components fully assembled and tested, including SC/MP, but less PROMs.

Obtainable from:

N SIGN COMPONENTS LTD. P.O. Box 119, Reading, Berks. RG3 1NO. Great Britain Tel: Reading 594911/2/3/4 Telex: 849391

MICROPOWER LIMITED,

P.O. Box 39, Reading, Berks. RG3 6QF.Great Britain Tel: Reading 21437

NEW LIBRARY PROGRAM FOR PACE, SLO025A PALM

The SL0025A PALM is a PACE program that can be used for dumping memory location onto paper tape in absolute format. The paper tape can be loaded by ABSPT. This program will also dump itself. Source (PT): \$5.00

PALM EXECUTION EXAMPLE TYPE IN THE RANGE 0000:03FF

ENTRY 0000 (Turn Punch On)

EH D	PASS	1
	1	

UND PASS 1				
1			• TI TLE	PALH, 'ABSOLUTE LH PUNCH'
2 0	888		• TSECT	-
3 0	868		R9=5	
	881		R1=1	
	882		R2=2	
	883		R3= 3	
7 4444 9		PALMI		OMESG
		P MART 1		
8 8881 8				RANGE
	55A A		JSR	GET
18 8883 D			ST	R1, POS
11 9994 9			JSR	O GECO
12 8885 1	557 A		J SR	GET
13 8686 D	56C A		ST	R1, END
14 8887 9	575 A		J SR	OMESG
15 9968 9	97F T		. VORD	STAR
16 8889 1	553 A		JSR	GET
17 888A D			ST	RL, START
	696 A		LI	R6, 6
19 888C D			ST	RØ, CHK
26 866D 5			LI	R1, 56
	53E A			NULL
	662 A		LI	Res 2
	569 A		JSR	APUTC
	567 A		LI JSR	RS,S OPUTC
	882 A		LI	R\$, 2
27 6814 9			JSR	e putc
	1 66 A		LI	R1,5
	536 A			NULL
36 8817 1	530 A		JSR	EOR
31 6618 5	882 A	DATASI	LI	R#, 2
32 0019 9	560 A		JSR	<pre>PUTC</pre>
33 881A 5	868 A		L1	R 8, 886
34 861B 9	55E A		JSR	OPUTC
35 8010 5	919 A		LI	RØ, 918
36 881D 9	55C A		JSR	e PUTC
	533 A		JSR	CSUN
36 6817 5			LI	RI/2
	52C A			NULL
	157 A		LD	Re, POS
41 8822 9			JSR	PUT2C
	ISA A		LI	R1/4
			JSR	NULL
			LI	R3, 12
	JOC A			
45 8829 8	952 A	DATAI	EB	R2, P05 R8, (R2)
	552 A		JSR	OPUT2C
	A (BA		AI SZ	R2, 1
49 882A 7	BFF A		AI SZ	R3, -1

	1978 A		JMP	DATA			
	151B A D94B A		J SR ST	EOR R2, POS			
53 862E	CIAA A		LD	RØ, POS			
	9D43 A 19E7 A		SKG JMP	RØJEND DATAS			
56 8831	5866 A		LI	Re. g			
	D146 A			RS, POS RS, 2	END RE	-080	
59 8834	9545 A			OPUTC	DEND REG	JURD	
	58C8 A 9543 A		LI JSR	RØJØCØ Oputc			
62 8837	5084 A		LI	RE.4			
	9541 A C13E A		JSR LD	OPUTC Rø, Chk			
65 68 3A	EI43 A		ADD	RØ, START			
	953F A 5182 A			eputec R1,2			
68 88 3D	1507 A			NULL			
69 883E	013F A 953B A		LD	RS, START			
	5182 A		JSR Li	€PUT2C R1≠2			
	1568 A C135 A		J SR LD	NULL Re, Chk			
	9537 A		JSR	OPUT2C			
	1503 A 5132 A			EOR			
77 6846	1506 A		JSR	R1,50 Null			
	6666 A C12E A		HALT	D4. CD			
88 6849	9531 A 5108 A			RØJCR Øput2c			
81 094A 82 444B	5198 A 1591 A			R1.8			
	8888 A		J SR RTS	NULL			
	5888 A 9528 A			R8, 8			
86 98 47			J SR AI SZ	●PUTC R1→-1			
	19FC A		JMP	NULL			
	8888 A C926 A		RTS LD	R2, POS			
	5374 A			R3, -12			
91 8854 92 8855				RØ, POS RØ, (R2)			
93 8856	7881 A		AI SZ	R2+1			
94 8857 95 8858			AI SZ JNP	R3, I CSUM+3			
96 8859	9521 A		JSR	OPUT2C			
97 885A 98 885B			ADD ST	rø, chk rø, chk			
99 88SC	8 696 a		RTS				
100 005D 101 005E			LI JSR	R3, 4 0 GEC 0			
182 8857	A915 A		AN D	RØ MASKI			
183 8869 184 8861				RØ≠K39 ++2			
105 0062	7889 A		AI SZ	R8.9			
186 8863 197 8864				RØ, MASK R1, 4, 8			
198 8865	5988 A		RXOR	R#. R1			
169 8866			AI SZ JMP	R3, -1 GET+1			
118 8867 111 8865			RTS				
112 6669	5459 A	RANGE:	• ASCI I	TYPE IN	THE RAN	GE .	
	5845 A 2849 A						
	AE28 A						
	5448 A 4528 A						
886F	5241 A						
	4547 A 4528 A						
113 6872	6668 A		• WORD				
114 8873 115 8874		END: NASK:	• WORD	87			
116 8875	887F A	MASK11	. WORD	87F			
117 8676		K391 CR1	• WORD • WORD	8 39 8 DSA			
119 9878	8886 A	CHK I	. VORD	•			
128 6879 121 667A		POS: PUTC:	• VORD • VORD	8 87544			
122 007B	7ECI A	PUT2C:	. WORD	STEC1			
123 887C 124 887D		GECO: MESG:	• VORD • VORD	07E59 07EA7			
125 007E	8868 A	START	. VORD	0			
126 8875	454E A 5452 A	STARI	• ASCII	BN TRY.			
66 81	5926 A						
127 6682 126	8885 A		• VORD • EN D	8 Palh			
					C e		-
CHK 55 Data 55		CR Datas	9077 5 9918	T T	C SUM EN D	8852 8873	T T
EOR .	48 T	GECO	667C	Ť	GET	06 5D	T
	76 T 7D T	MASX NULL	8874 884D	T T	MASKI Palm	8875 8888	T T
P 05 68	79 T	PUTRO	; 88 7B	Ť	PUTC	887A 8882	T
	68 A 63 A	R I Rangi	8881 5 8869	A T	R2 Star	687F	Ť
	7E T						


N O ERROR LINES End Pass 4 Sourge Checksum=FØFA Object Checksum=Ø248

Conversational Assembler

by Ed Schoell National Semiconductor, Australia

This program can be used with the IMP-16 editor, PACE editor, IMP-16 CASM or PACE CASM.

TABTAPE overlays the card reader commands of EDIT 16 with the TT command. This command punches a paper tape and replaces tabs (control 1) with one tab character. This feature saves tape and assembly time by eliminating the tab character. It acts as a replacement for the PT command used with EDIT 16. Source: \$5.00



•	0.5		Cical Dui	
?	RT 🛥		Read Tap	e Punched with TT Command
? 1 2 . 3 4 5	LS START:	•TITLE LI AISZ JMP •END	TEST Ø,5 Ø,1 START START	List Tape with Tab Characters
?				

PACE, IMP-16 ASSEMBLER SL0026A

END PASS 1								
1			• TITLE	TABTAR	, VER	RS A	18 DEC 75'	
2		;						
3		;						
4		;*****	*******	******	******	*****	*****	
5		;						
6								
7		;	THIS PRO	GRAM F	REDUCES	5 THE L	ENGHT OF THE SOURCE	
8		1	TAPES FR	ROM THE	E IMP &	PACE	EDITORS BY USING A	
, 9			SINGLE	TAB CHA	ARACTER	TO RE	PLACE A STRING	
10			OF SPACE	ES. THI	IS PROG	RAM OU	ERWRITES THE CAPD	
ii							TORS AND MAY BE	
12		;	LOADED B	BY PRE	SSING '	LOAD P	POG' AGAIN AFTER TH	
13			EDITOR	IS LOAD	DED.			
14		;						
15								
16			*******	******	******	*****	******	
17								
18		-						
19			IMP 16L	P ED	IT 16 *	**IMPED)T**	
20		í.						
21		-	IMP 16L	P CA	SM 🕴	**IMPCS	5M**	
22								
23			PACE 16	P ED	IT 4	**PACEI)T**	
24								
25		-	PACE 16	P CA	SM ¥	**PCASM	1 **	
26		-						
27								
28	0000		ASECT					
29		:						
30		-						
31			PROGRAM	SELEC	ת מסוד	EFINIT	ON 5	
32		<i>.</i>	1100/441	0.00000				
33	0000	IMPEDT	=	ø	TYPE	1 FOR	IMP16 EDITOR	
34	0001	IMPC 5M	-	ĩ			IMP16 CONV EDT/ASM	
35	0000	PACEDT	-	ø			PACE EDITOR	
36	0000	PCASM	-	ä			PACE CONV EDT/ASM	
50	0000	1 014 014	-	•				

39 40 41				; ; ;		DEFINIT	IONS	
42 43 44 45 46		6666		000D		•IF	IMPEDT	
40 47 48 49 50 51				;	• END I	F		
52 53 54 55 56 57		0001 0081 138A 0F80 1387 101C		000D DEVICE PUNCHL START INERR KBMODE		.IF ØBI Ø13BA ØFBØ Ø1387 Ø101C	IMPCSM	
58 59 60 61 62		00002		SPUTC ; ; 000D	= • END I :	ØD2	PACEDT	
63 64 65 66		0000				• • •	, HOLD I	
68 69 70 71 72 73 74 75		0000		; ; 000D	• END I	F .IF	P CA SM	
76 77 78 79 80 81 82				; ; ;	• END I	F		
87 88 89 90 91 92	1 Ø2C 1 387 1 388 1 389 1 38A	102B 5454 1387 1387 892B A8B1 4C00 A127	A A A A A	тавтаре:	ST LI ST	TABTAPE INERR 2,ATQUT 2,DEVICI 3,0 0,FLAG		
94 95 96 97 98 99	1 38C 1 38D 1 38E 1 38F 1 38F 1 39Ø	A123 212D F123 210A 7D22 2106 A11E	A A A A	TOUT:	ST JMP SKNE JMP DSZ JMP ST	Ø,SPCT PUNCHL Ø,SPACE STSPACE FLAG PUTCH Ø,CHAR		FARE SPACES ACCUMULA
		SCD5 811E		SPCONT:		Ø, SPACE ØSPUTC		;SENDING SPACES ;SEND ACCUMULATED ;SPACES
105 106 107 108 109	1 395 1 396 1 397 1 398 1 398 1 399	7DIA 21FD 8119 2CD2 0200 A11A F911	A A A A	PUTCH: STSPACE	DSZ JMP LD JSR RTS ST SKNE	SPCT SPCONT Ø,CHAR @SPUTC Ø,SAVØ 2,TAB1		;SEND CHAR AFTEP SPA ;SAVE CHAR IN ACØ
112 113 114 115 116	1 39C 1 39D 1 39E 1 39F 1 3AØ	2107 F90F 2105 4C01	A A A A A		JMP SKNE JMP SKNE JMP LI	TAB 2,TAB2 TAB 2,TAB3 TAB 0,1		
117 118 119 120 121	1 3A1 1 3A2 1 3A3 1 3A4 1 3A5	A110 790C 8110 0200 4C09 2CD2	A A A A A	TAB:	ST ISZ LD RTS LI JSR	0,FLAG SPCT 0,SAV0 0,09 esputc		;SET SPACE FLAG ;RESTORE ACØ ;SEND A 'TAB' CHAR
123 124 125 126 127	1 3A7 1 3A8 1 3A9 1 3AA 1 3AB	4C00 A106 A108 8109 0200 FFF9	A A A A A	TAB1;	LI ST ST LD RTS	0,0 0,SPCT 0,FLAG 0,SAV0		;RESET SPACE COUNTER ;RESET SPACE FLAG ;RESTORE ACØ
129 130 131 132 133 134 135 136	1 3AD 1 3AE 1 3AF 1 3BØ 1 3B1 1 3B2 1 3B3	FFF1 FFE1 0000 0020 0020 138D 0000	A A A A A A A A	TAB3; SPCT;	.WORD .WORD .WORD	-31 0 020 020 Tout 0		
1 37		0F30			• END	START		се оорі а
PCAS SAVØ SPCT STSP TAB2	IR IM IAC	1 399 1 3AD	A A A	PI SP SP TA	PCSM 0 10DE 1 NCHL 1 ACE 1 UTC 0	380 A 3001 A 01C A 38A, A 381 A 30D2 A 3A5 A 3AE A	PACED PUTCH SPCOM START TAB1	DT 0000 A DT 0000 A I 1397 A NT 1393 A I 0FB0 A

Which course should you attend?

Three types of courses are offered by National: Fundamentals, Applications, and Programming. Each course addresses different training objectives, so you should carefully select the course or courses which meet your particular objectives. Our courses are described briefly below, and are described in detail in the *Course Specifications* section of this catalog.

Microprocessor Fundamentals

This course is designed for the engineer, senior technician, or manager who has no previous experience with program alterable systems. This is the course to attend for

- An introduction to microprocessor-based systems design
- An introduction to microprocessor programming, including hands-on experience with development systems and familiarization with support software packages (assemblers, editors, loaders, debugs).
- Guidelines for selecting a microprocessor.

SC/MP Applications

If you want to learn how to design systems using the SC/MP microprocessor, or if you want to thoroughly evaluate SC/MP for your applications, you should attend this course. In this course you will learn

- Hardware design techniques using SC/MP.
- SC/MP programming, including the use of development systems and support hardware.
- How to build SC/MP applications systems, since you will design, build, program, and debug applications systems.

PACE/IMP-16 Applications

In this course you will learn how to design systems using the PACE and IMP-16 microprocessors. Since PACE and IMP-16 are used in systems that require powerful computational capability, class problems are designed to show you how to use the sophisticated features of these microprocessors. Attend this course if you want to

- Learn to design systems using PACE or IMP-16.
- Evaluate PACE and IMP-16 for your applications.

Advanced Programming

This course is designed for the engineer who has mastered the hardware portions of microprocessor-based systems, and has a good foundation in software. It is also for the programmer who has been exposed only to batch-mode programming, or who needs more experience in the direct control of I/O devices. This course is effectively an extension of the PACE/ IMP-16 APPLICATIONS course and the SC/MP APPLICATIONS course. Attend this course for

- Real-time programming techniques
- I/O control techniques, including interrupt handling.
- The use of more powerful development tools for applications software.

In-House Courses

Any of the courses that are offered at our training centers can be conducted at your facility, or we can create a special course to meet your specific needs. If you have several people who must be trained, it will probably be more economical for us to bring the training center to you.

When you contract with us to conduct a course at your facility, we provide

- Lab stations equivalent to those used in our permanent training centers.
- The same highly qualified instructors who conduct our resident courses.
- A training session tailored to meet your specific objectives.

You provide

- Lecture and lab rooms with appropriate furniture and training aids.
- Some eager students.

Costs for in-house courses vary according to the duration of the course, the number of students, and the amount of lab equipment which we must provide, so each course must be quoted individually. Contact your local National Sales Representative, and he can have a quote prepared for you.

Western Training Center

Location

National's Western Training Center is located in Santa Clara, California, forty miles south of San Francisco and five miles north of San Jose. The address is

> Western Training Center, MS 470 National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, California 95051 Telephone: (408) 737-5889

Eastern Training Center

Location

National's Eastern Training Center is located in Coral Gables, Florida, near Miami. The address is

Eastern Training Center National Semiconductor Corporation 1320 South Dixie Hwy., Suite 870 Coral Gables, Florida 33146 Telephone: (305) 661-7969 or 661-7971

SCHEDULE OF MICROPROCESSOR CLASSES

	Eastern Training Center	Western Training Center
Microprocessor Fundamentals	September 27-October 1	September 13-17
·	November 8-12	October 25-29
SC/MP Applications	October 4-8	September 20-24
	November 15-19	November 8-12
PACE Applications	October 18-22	September 27-October 1
		November 1-5
Advanced Programming	August 23–27	October 3-8

New Product Information

AEG Telefunken, Department of Avionics and Special Function, announces the introduction of a new and inexpensive 8-bit microprocessor system on Euro-Cards (100 by 160 mm) in a 19-inch rack.

At the present time, the system has the following features:

- Microprocessor card based on National Semiconductor's SC/MP, containing:
 - Bus driver logic
 - Reset logic
 - Preaddressing selection (64 Addr. Max.)
 - 1/4k RAM
 - 1k ROM
 - TTY-Interface
 - DMA multiprocessing is possible
- ROM memory card 8k ROM + 1/4k RAM (max. development 32k PROM)
- 3 RAM memory card 4k RAM (max. development: 16k RAM)
 - TTL I/O card 16 bit each
 - Frame to take up to 10 component groups + power supply

Preliminary Price List

8-bit Microprocessor Group (ROM not included)	\$ 352 FOB Germany
4k RAM Group	\$ 368 FOB Germany
ROM Group (ROM not included)	\$ 216 FOB Germany
I/O Group	\$ 196 FOB Germany
Frame + Power Supply	\$1060 FOB Germany
Availability, September 1976	

Contact:

Mr. Beis AEG Telefunken Abt. V225 Industiestrasse 29 2000 Wedel Hollstein, Germany

SC/MP Kit Replacement Parts and Repair Policy

- 1. No distributor returns of assembled kits will be accepted. An open skinpac constitutes an assembled kit.
- 2. Replacement parts are available from the microprocessor service center in the following configuration. All other parts are available through local distributors.
 - A. PC Board P/N 5514879 @ \$25
 - B. Programmed ROM P/N 4100937 @ \$25
- 3. Assembled units may be returned for repair at a \$25 per unit charge.

All parts requests and units to be repaired should be sent to:

Microprocessor Service Center 2921 Copper Road Santa Clara, CA 95051 Attention: Service Manager

 A check for the total amount made out to National Semiconductor must accompany each parts request or unit to be repaired.

Memory Addressing In PACE Microprocessor

Part of the PACE microprocessor's powerful instruction set is a flexible method of addressing the memory. This method makes it possible to reference three sequences of 256 words located anywhere in the 65,536-word memory, as well as another 256 words in fixed positions.

The fixed words from what is called a "base" page, and the others form three "floating" pages. The mode of addressing is specified by the 2-bit XR field (bits 8 and 9) of the 16-bit instruction, as shown in the figure.


When the XR field is 00, it specifies base-page addressing. The base page may consist of either the first 256 words in the memory, or the first 128 plus last 128 words. The base-page-select (BPS) signal input decides which option will be used.

To address the first 256 words of memory (locations 0-255), BPS is set to 0, and the 16-bit memory address is formed by setting bits 8 through 15 to zero and by using bits 0 through 7 to specify one of 256 locations.

If BPS is 1, the 16-bit memory address is formed by setting bits 8 through 15 equal to bit 7 and by using 0 through 6 to locate the first 128 words of the memory (when bit 7 is 0) and the last 128 words (when bit 7 is 1). This technique is useful for splitting the base page between read-write and read-only memories or between memory and peripheral devices, so convenient base-page addressing can access data or peripherals.

When the XR field is 01, it specifies that addressing be relative to the program counter (PC). In this mode, the memory address is formed by adding the contents of the program counter to the value of bits 0 through 7, treated as a two's complement number with sign. That is, the bits 0 to 7 are interpreted as a 16-bit value with bits 8 through 15 set equal to bit 7. This allows numbers from -128 through +127 to be represented. Bits 0 to 7 are called displacement bits, since they can represent a range of words around a center position.

When the XR field is 10 or 11, addressing is relative to an index register, and any memory location within the external 65,536-word address space may be referenced. As before, the displacement field is interpreted as a signed value ranging from -128 through +127. The memory address is then formed by adding the displacement bits to the contents of either accumulator AC 2 (when XR = 10) or accumulator AC3 (when XR = 11). This type of addressing is desirable for those applications that require addresses to be computed at executior time, since addresses can not be modified when a ROM is serving for program storage (as is usually the case with microprocessors as opposed to minicomputers).



16 BITS

XR FIELD	ADDRESSING MODE	EFFECTIVE ADDRESS
00	Base page	EA = disp
01	Program-counter relative	EA = disp + (PC)
10	AC2 relative (indexed)	EA = disp + (AC2)
11	AC3 relative (indexed)	EA = disp + (AC3)



SC/MP Mates with Cassette Recorder

introduction

This application note presents an inexpensive, reliable, and flexible method of storage of digital data and computer programs on cassette tapes as an alternative to using paper tape, PROMs, or other more-complex and more-expensive media. As an example of one benefit of using this method, information may be easily stored and transported, thereby making it easy to lend or trade programs.

To demonstrate this application, the SC/MP Low Cost Development System (LCDS) was used. All interface circuits, decoding, and RAMs or PROMS were breadboarded on a wirewrapped prototyping card. (See figure 8 for photographs of breadboard and table 2 for parts list.) This wirewrapped card is compatible with the 72pin connectors that are contained in the SC/MP LCDS. Off-the-shelf integrated circuits were used to implement the circuits on the breadboard.

A \$50 cassette recorder provides satisfactory performance. However, the consistent performance of a recorder in the \$80 to \$100 range may be more desirable. (See table 1 for a list of recorders used in verifying this application.) A 30-minute cassette allows approximately 40K 8-bit bytes of storage per side of cassette tape. This means that 17 2K-byte programs (including interprogram gaps) may be stored per side of tape. Reliability of transmission at a 330-baud rate (40 bytes/second) should be sufficient for most hobbyists and for some engineering development systems. To test the reliability, a 10K-byte program was loaded 10 times in succession. For this test, four cassette recorders were used; one recording and two playbacks per recorder were made. For each recording, the program was played back on a different cassette than was used for recording. (See table 1.) The results were error-free in all cases.

Figure 1, SC/MP-to-Cassette System Block Diagram, shows the major units for this application and their interrelations. Figures 2 through 4 are detailed schematic diagrams of the breadboard portion of the system. The interconnection for this application is shown in figure 1.




Figure 1. SC/MP-to-Cassette System Block Diagram

AN-163




Table 1. Cassette Recorders Used

ΜΑΚΕ	MODEL	APPROX. COST				
PANASONIC	RQ309AS RQ423S	\$ 40 \$ 70				
SONY	TC-40 TC-55	\$100 \$155				
To specify the ideal cassette for this application is difficult. The waveforms of figure 7C (output of cassette)						

difficult. The waveforms of figure 7C (output of cassette) may be used as a guide for determining reasonable characteristics.

operation

A Tape I/O SC/MP Program residing in PROM (see appendix A for listing) provides the necessary timing and control for sending and receiving information between the SC/MP CPU and the cassette.

Typical Operation for Sending

- 1. Operator loads his program to be transmitted into RAM. This operation may be performed using a keyboard or a tape reader.
- 2. The recorder is turned on and the operator (using the keyboard entry) transfers control to the Data Write Routines, which output his program to the cassette through an interface circuit. Status indicators inform the operator when the transmission is complete.

Typical Operation for Receiving

- 1. Using the keyboard, the operator transfers control to the Receive Routine, which stores data transmitted from the cassette (through an interface circuit) into RAM.
- 2. The cassette is turned on and the operator observes status indicators to determine when the transmission is completed and whether or not all data have been received correctly.

functional description

Recording

Transmission from SC/MP to the cassette is accomplished using a scheme that is self-synchronizing on a bit-time basis.¹ The waveform is shown in figure 5. A 4-millisecond time frame is established by the 'send' routine. The time duration between clocks is data time. A logic 0 is represented by the absence of a pulse at the midpoint of the time frame; a logic '1', by the presence of a pulse.

The clocks and bit pulses are generated by the Address Decoder shown in figure 3. To generate either a clock or a bit pulse (for a logic '1'), a unique address is presented to the System Address Bus during the execution of a Store Instruction by SC/MP. The clock or pulse is then transmitted to the cassette via the Interface Circuit. A negative-going pulse is produced to begin the time frame. If the bit to be transmitted is a logic '1', the decoder is addressed at the midpoint of the time frame and a second negative-going pulse is produced again within one time frame at the decoder output. To transmit a logic '0', the decoder is not addressed Table 2. Parts List

PART	QUANTITY
(Appl. BB. Card) 4.375" X 4.862" P.C. Card MM5204 MM2101 DM8131 DM8223 DM7403 DM7400 DM7432 DM7402 DM9602 LM3900 LM7413	1 1 2 1 2 1 1 1 1 1 1
Resistors (10%) 470K 1 MEG 1.2 MEG 1.8 MEG 820K 45K 10K 22K 1.8K 100Ω 10Ω 1K 390Ω	8 1 1 1 2 1 1 2 1 1 4 2
Capacitors 150 pF (MICA) 10 μ F (Tantolum) 0.1 μ F (ceramic) 0.01 μ F (ceramic) 100 μ F (tera T) Diodes	2 1 11 2 1
1N914	4

at the midpoint of the time frame, and, thus, a logic '0' is indicated by the absense of the second negativegoing pulse at the midpoint of the time frame.

To record, the Data Write Routines generate a long leader of zeros plus an identification word (see figure 6). The decoder presents these data to the Interface Circuit. The Voltage and Pulse-width Translator portion of the Interface Circuit changes the TTL signals from the Address Decoder into a form acceptable to the microphone input of the cassette (see figure 7A and 7B). The leader allows the tape-drive motor and AGC loop to stabilize and, also, is an interprogram gap that facilitates multiple-program recording on a single side of the cassette tape. User data are transmitted by SC/MP following the identification word. The data format is shown in figure 6.

¹Scheme used was published in 'Computer Hobbyist' Volume 1, #5. **AUTHOR** – HAL CHAMBERLAIN




Figure 4. ROM/RAM Interconnection's Between SC/MP and Cassette Tape Recorder





Figure 5. Data Output from Decoder



Playback

When receiving data, the processor tests for a (logic '0') level at the sense B input. This level, from the 'send' latch in the Interface Circuit (see figure 2) indicates that the first pulse of the time frame has arrived. The latch then is reset by SC/MP after delaying one quarter of a time frame (see figure 7C, Bottom Trace). SC/MP delays an additional one half of a time frame and again tests for a logic '0' at the sense input; a second low level indicates that a 'logic 1' was received and the latch is then reset. Otherwise, absence of a second low level indicates that the data bit is a logic '0'. Using this method, a new time frame is generated by SC/MP upon receiving the first logic-'0' level of a time frame. Thus, no cumulative timing errors are built up. Refer to the figures 7C and 7D for waveforms that occur during the receive mode. These figures, which show transmissions of ones and zeros, are included as troubleshooting aids.

In the playback mode, the monitor output from the recorder is translated to a digital (TTL) signal by the Audio-to-Digital Conversion Circuit of figure 2; the TTL signal drives the sense B input of SC/MP. The Receive Routine searches for the identification word, and upon recognition stores the user data in RAM. Tape format is such that upon completion of loading a program from the cassette, the program may be executed or control may be transferred to another existing program (such as a debug program). This is accomplished by the user loading the Entry Point Address at record time with the starting location of any program desired. (This is discussed below under User Operation.) The Data Write and Receive Routines are stored in ROM along with a minimum control routine; these routines comprise the TAPE I/O SC/MP Routines of appendix A. The control routine effects communications between the operator and a "hex" keyboard and controls the LED indicators of figure 3.

user operation

Sending

NOTE


A hexadecimal number is identified by the prefix X'.

The operator may code a program into RAM using the keyboard. To input a program to the cassette, the operator loads location X'8203 (high-order byte) and X'8204 (low-order byte) with the starting 4-digit hexadecimal address of the program.


Next, location X'820C (high-order) and X'820D (loworder) are loaded with the hexadecimal address of the desired Entry Point. The entry point may be the starting address of any program to which the operator wants to transfer control upon completion of loading (playback mode). Finally, the length of the program is loaded into locations X'820A (high-order) and X'820B (loworder). To output the operator turns on the cassette and then transfers control to the address X'80C7, the beginning of the Data Write Routines. The Search Indicator is turned on after the leader of zeros is transmitted. When the transmission is completed, the Search Indicator is turned off, an End of Transmission Indicator is turned on, and the program halts at location X'8142.


Necessary communication between the operator and the processor must be provided so the operator may transfer control to a location in RAM and may modify RAM locations. This capability is available using the SC/MP development system or the SC/MP minimum DEBUG Kit plus Hex Keyboard, Interface and Hex Display.²

²Refer to SC/MP Technical Description, Appendix B.












Figure 7D. Waveform at Point E of Interface Circuit

Receiving

To receive, using the keyboard, the operator transfers control to X'8000, the starting address of the Bootstrap Loader Routine, which initiates the required conditions in SC/MP and then addresses the Receive Routine. The operator turns on the cassette for 'PLAYBACK.' The EOT indicator is turned on at the end-of-transmission. The Search Indicator is turned on until the identification word is recognized and then is turned off. (This indicator will be on 3 to 5 seconds under normal operation.) If the checksum is good, the Search Indicator is turned on again when the transmission is completed.

When in the "playback" mode, the volume control of the cassette recorder should be adjusted to a point where the monitor output is just below "clipping" when measured with an oscilloscope. A trial and error method may be used using the Search Indicator on-off time of \sim 5 seconds as a limit switch while the volume control is varied.

Acknowledgements


The following people contributed to this application note:

Ed Burdick Bill Grundman Tom Harper Tom Mills

References Publications

SC/MP Technical Description (Pub. No. 4200079) SC/MP Users Manual (Pub. No. 4200105)

SC/MP Programming and Assembler Manual (Pub. No. 4200094)



				Appendix			
			Та	ape IO SC/MP			
1			. TITLE	TAPEIO, /	SC/MP R	OUTINES'	
2	0000						
3 4	8000		. =X1800	10			
5	8200	RAM	=	X18200	;	RAM ADDRESS FOR POINTER	
6	8300	PERIPH	=	X18300			
7							
8	0003	P3	=	3	;		
9 10	0002 0001	P2 P1	=	2 1	;	POINTER #2 POINTER #1	
11	0001			-		I OINTER WI	
12		> TEMP	ORARY DAT	A IN RAM			
13							
14	0000	CNTU	=	0	j.	INSIDE COUNTER FOR LEADER	
15 16	0001 0002	CNTL CKSUM	=	1 2	د ر	OUTSIDE COUNTER FOR LEADER CHECK SUM COUNTER	
17	0003	STARTU		3	;	STARTING ADDRESS (UPPER)	
18	0004	STARTL	=	4	,	STARTING ADDRESS (LOWER)	
19	0005	BITCNT	=	5	;	BIT COUNTER	
20	0006	TEMP1	=	6	;	TEMPORARY STORAGE LOCATIONS	
21 22	0007 0008	TEMP2 TEMP3	=	7 8	ر ز		
23	0000	TEMP4	=	9	, ,	n n n	
24	000A	MDCNTU		10	;	WORD COUNT (UPPER)	
25	000B	WDONTL	=	11	;	WORD COUNT (LOWER)	
26	000C	JUMPU	=	12	;	TRANSFER ADDRESS (UPPER)	
27 28	000D	JUMPL	=	13	;	TRANSFER ADDRESS (LOWER)	
28 29		: PERTI	PHERA OR	DER CODES			
30) (EK1)		DER CODED			
31	0000	EOTON	=	0	;	END OF TAPE LED ON POINTER	
32	0001	EOTOFF	=	1	;	END OF TAPE LED OFF POINTER	
33	0002	SRCHON	=	2 3	;		
34 35	0003 0004	SRCHOF FLAG	=	3 4	ز ز	SEARCH LED OFF POINTER READ/WRITE FLAG	
36	-000		_	7	,		
37							
			. PAGE /	BOOTSTRAP (LOADER		
38							
39 40			TTOOD LOO				
40 41				DER ROUTIN		IVES PROGRAM FROM TAPE. LOADING IS ON TAPE.	
42			(COCCODIN)		ION FOR	CONDING IS ON THEE.	
43		> THIS	PROGRAM	MAY BE REA:	SSEMBLED	TO ADDRESS X10000 TO	
44		FUNC	TION AS A	POWER-ON I	LOADER.		
45 46		. TRIDUC					
46		; INPU	OPERATI	ON OF LED	INDICHIO	RS:	
48			SEARCH L	ED ON WHEN	PROGRAM	STARTS	
49			SEARCH L	ED OFF WHEN	N IDENTI	FIER CHARACTER RECEIVED	
50						HEN RECEPTION COMPLETE	
51			SEARCH L	ED ON IF CH	HECKSUMS	COMPARE	
52 53			CONTROL	IC THEN TO		TO USER PROGRAM	
54			CONTROL	ID INCH IR	NOFERED	IU USER FRUGRAM	
55							
56 8000	Ø8	B00T :	NOP		, (j. 1	FOR RELOCATION TO X10000	
57 8001			LDI	L(RAM)		INITIALIZE RAM POINTER	
58 8003			XPAL	P2	ز	IN P2	
59 8004 60 8006			LDI XPAH	H(RAM) P2			
61 8007			LDI	0	;	CLEAR ACCUMULATOR	
62 8009			ST	CKSUM(P2)		INITIALIZE CHECKSUM COUNTER	
63 800B			LDI	L(PERIPH)		PUT PERIPHERAL POINTER	
64 800D			XPAL	P3		IN P3	
65 800E 66 8010			LDI XP8H	H(PERIPH) P3			
67 8011			ST	SRCHON(P3)) ;	TURN ON SEARCH LED	
68 8013			ST	EOTOFF(P3)		TURN OFF END OF TAPE LED	
69 8015			LDI	0		CLEAR ACCUMULATOR	
70 8017			XAE			CLEAR E REGISTER	
71 8018 72 801A			LDI XPAL	L(GETBIT)- P1		PLACE ADDRESS OF GET BIT IN P1	
73 801B				H(GETBIT)	,		
74 801D	35		XPAH	P1			
75 801E		LOCID:	XPPC	P1	;	GO TO GETBIT FOR INPUT	
76 801F 77 8020			LDE XRI	X185		CHECK FOR PROPER ID CHARACTE	
78 8022			JZ	SETPNT		IF ID RECEIVED, TAKE REST OF	
79 8024			JMP	LOCID		PROGRAM, ELSE GET NEXT BIT	

Tape IO SC/MP Routines (cont'd.)

	CETONE	CT			
80 8026 CB03 81 8028 C46D	SETENT	LDI	SRCHUF(P3) L(RECV)-1	; ;	TURN OFF SEARCH LED PLACE ADDRESS OF BYTE RECEIV
82 802A 31		XPAL	1 -	;	IN P1
83 8028 C480 84 802D 35		LDI XPAH	H(RECV) P1		
85 802E 3D		XPPC	P1	;	GET STARTING ADDRESS (LOWER)
86 802F 33		XPAL			GET STARTING ADDRESS (LOWER) AND PLACE IN P3
87 8030 3D 88 8031 37		XPPC XPAH	P1 P3	;	GET STARTING ADDRESS (UPPER)
89 8032 3D		XPPC		;	GET TRANSFER ADDRESS AND
90 8033 CA0D		ST		;	GET TRANSFER ADDRESS AND SAVE IN RAM
91 8035 3D 92 8036 CA0C		XPPC ST	P1 JUMPU(P2)		
93 8038 3D		XPPC	P1	;	GET WORD COUNT (LOWER)
94 8039 CA0B		ST	WDCNTL(P2)		
95 8038 3D 96 803C CA0A		XPPC ST	P1 WDCNTU(P2)	;	GET WORD COUNT (UPPER)
97					
98 803E 3D			P1	į	GO TO RECEIVE
99 803F CF01 100 8041 F202		ST ADD	CKSUM(P2)	و ب	STORE AND INCREMENT POINTER ADD CHARACTER TO CHECKSUM
101 8043 CA02		ST	CKSUM(P2)		
102 8045 AR0B		ILD	WDCNTL(P2)	;	INCREMENT LOWER WORD COUNTER
103 8047 9CF5 104 8049 AA0A		JNZ ILD	BOOTIN WDCNTU(P2)	ز	CHECK FOR ZERO INCREMENT UPPER WORD COUNTER
105 804B 9CF1		JNZ	BOOTIN	;	CHECK FOR END OF TRANSMISSIO
106 804D 3D		XPPC	P1	;	GET CHECKSOM FROM THPE
107 804E E202 108 8050 9809		XOR JZ	CKSUM(P2) EXECPR	;	COMPARE TO CALCULATED VALUE EXECUTE LOADED PROGRAM
109 8052 0400		LDI	L(PERIPH)	,	EXECUTE LUNDED FRUGRAM
110 8054 33		XPAL	P3		
111 8055 C483 112 8057 37		LDI XP8H	H(PERIPH) P3		
112 0007 37 113 8058 CB00		ST		j	TURN ON EOT LED TO INDICATE
114 805A 00		HALT		;	CHECKSUM ERROR AND HALT
115 116 8058 C400	EXECPR	LDT	L(PERIPH)		
117 805D 33	202010.	XPAL	P3		
118 805E C483 119 8060 37		LDI	H(PERIPH)		
119 8060 37 120 8061 CB00		XPAH ST	P3 FOTON(P3)		TURN ON END OF TAPE LED
121 8063 CB02		ST	SRCHON(P3) JUMPL(P2)	, ;	TURN ON SEARCH LED
122 8065 C20D		LD		;	TURN ON SEARCH LED LOAD TRANSFER ADDRESS
123 8067 33 124 8068 C20C		XPAL LD	P3 JUMPU(P2)		
125 806A 37		XPAH	P3		
126 806B C7FF		LD			DECREMENT POINTER FOR FETCH
127 806D 3F 128		XPPC	P3	į	EXECUTE
129					
			NE. RECEIVES C	DNE 8	3-BIT CHARACTER INTO
131	; ACCUM	ULHTUR.			
133					
134 806E C48F 135 8070 31		LDI XPAL	L(GETBIT)-1 P1		PLACE ADDRESS OF GETBIT IN P1
136 8071 CA07		ST	TEMP2(P2)	;	SAVE CURRENT CONTENTS OF P1
137 8073 C480 138 8075 35		LDI	H(GETBIT)		
138 8075 35 139 8076 CA06		XPAH ST	P1 TEMP1(P2)		
140 8078 C408		LDI	8	;	SET BIT COUNT
141 807A CA05 142 807C C400		ST	BITCNT(P2)		
142 8070 0400 143 807E 01		LDI XAE	Ø		CLEAR ACCUMULATOR CLEAR E REGISTER
144 807F 3D		XPPC	P1	;	GO TO GETBIT
145 8080 BA05 146 8082 9802		DLD JZ	BITCNT(P2)	3	GO TO GETBIT DECREMENT BIT COUNT CHECK FOR ZERO
146 8082 9802 147 8084 90F9		JZ JMP	LOOP	,	UNEUN FUR ZERU
148 8086 C207	RETRN2:	LD	TEMP2(P2)		RESTORE P1 TO ORIGINAL
149 8088 31 150 8089 C206		XPAL LD		3	CONTENTS
151 808B 35		LV XPAH	TEMP1(P2) P1		
152 808C 40		LDE			PLACE CHARACTER IN ACC.
153 808D 3D 154 808E 90DE		XPPC JMP	P1 PECU	;	RETURN
154 808E 90DE 155		JULE	RECV		
156					
157 158	; GET B	IT ROUTI	NE. RECEIVES 1	BIT	INTO E REGISTER

Tape IO SC/MP Routines (cont'd.)

159				
160 8090 C400	GETBIT:		L(PERIPH)	FLACE PERIPHERAL ADDR. IN P3
161 8092 33 162 8093 6009		XPAL ST	P3 TEMP4(P2)	· SAVE OPIGINAL CONTENTS OF P7
167 8095 0483			H(PERIPH)	; SAVE ORIGINAL CONTENTS OF P3
164 8097 37		XPAH	P3	
165 8098 CA08		ST	TEMP3(P2)	
166 809A 19		SI0		SHIFT E REGISTER
167 809B 06				; COPY STATUS TO ACCUMULATOR
168 809C D420		ANI	X120) MASK
169 809E 9802 170 80A0 90F9		JZ	CLUCK	; IF ZERU, BIT RECEIVED
170 80H0 90F9 171 80A2 C400	CLOCK ·	LDI	UN.5П Й	CLEAR ACCUMULATOR FOR DELAY
172 8084 8F01	020010	DLY	1	; DELAY 1 MS (1/4 BIT TIME)
173 8086 CB04		ST	FLAG(P3)	RESET LATCH
174 80A8 C400		LDI	0	; MHSK ; IF ZERO, BIT RECEIVED ; CHECK AGAIN ; CLEAR ACCUMULATOR FOR DELAY ; DELAY 1 MS (1/4 BIT TIME) ; RESET LATCH ; INIT ACCUMULATOR FOR DELAY ; DELAY PAST MIDDLE OF WINDOW ; COPY STATUS TO ACCUMULATOR ; MASK ; IF ZERO, THEN BIT IS A "1"
175 80AA 8F02		DLY	2	DELAY PAST MIDDLE OF WINDOW
176 80AC 06		CSA	9700	; COPY STATUS TO HECOMOLATOR
177 SØAD D420 178 SØAF 9802		JZ	A' 20 ONE	ITTEN. I TE ZEDO THEN DIT IS O "4"
170 80B1 9004		JMP	RESET) IF ZERO, (HEN BIT IS A I
180 80B3 40				
181 80B4 DC80		ORI	X180	ADD "1" BIT TO CHARACTER
182 80B6 01		XAE		SAVE IN E REGISTER
183 80B7 CB04	RESET:	ST	FLAG(P3)	3 SAVE IN E REGISTER 3 RESET LATCH 3 COPY STATUS TO ACCUMULATOR
184 8089 06 185 808A D420		CSR	V/00	; COPY STATUS TO ACCUMULATOR
185 80BH D420 186 80BC 98F9		HN1 17	RESET	; CHECK IE LATCH IS RESET
187 80BE C209	RETRN3:	LD	TEMP4(P2)	; RESTORE P2
		XPAL	P3	; COPY STATUS TO ACCUMULATOR ; MASK ; CHECK IF LATCH IS RESET ; RESTORE P2
189 80C1 C208		LD	TEMP3(P2)	
188 8000 33 189 8001 0208 190 8003 37 191 8004 30 192 8005 9009		XPAH	P3	
191 80C4 3D 192 80C5 90C9		XPPC	P1	; RETURN
192 8065 9069 193		JPIP	GEIBII	
193				
		PAGE	'DATA WRITE ROU'	TINES/
195				
196				
196 197	; SEND	4 SECON	DS OF "0" (ABOU	T 1000> TO ALLOW FOR
196 197	; SEND	4 SECON	DS OF "0" (ABOU	
196 197 198 199	; SEND ; TAPE	4 SECONO TO SETTI	DS OF "0" (ABOU	T 1000> TO ALLOW FOR AND ACT AS LEADER
196 197 198 199 200 201	; SEND ; TAPE ; OUTPU	4 SECONI TO SETTI IT OPERA	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS:
196 197 198 199 200 201 202	; SEND ; TAPE ; OUTPU ;	4 SECONI TO SETTI IT OPERA SEARCH I	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE
196 197 198 199 200 201 202 203	; SEND ; TAPE ; OUTPU ; ;	4 SECONO TO SETTO TO OPERA SEARCH I SEARCH I	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEAI LED OFF WHEN TRI	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE
196 197 198 199 200 201 202 203	; SEND ; TAPE ; OUTPU ; ;	4 SECONO TO SETTO TO OPERA SEARCH I SEARCH I	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEAI LED OFF WHEN TRI	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE
196 197 198 199 200 201 202 203 204 205 206	; SEND ; TAPE ; OUTPU ; ; ;	4 SECONI TO SETTI IT OPERA SEARCH I SEARCH I END OF	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEI	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE
196 197 198 199 200 201 202 203 204 205 206 207 8007 0400	; SEND ; TAPE ; OUTPU ; ; ;	4 SECONI TO SETTI IT OPERA SEARCH I SEARCH I END OF	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEI	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE
196 197 198 199 200 201 202 203 204 205 206 207 8007 0400	; SEND ; TAPE ; OUTPU ; ; ;	4 SECONI TO SETTI IT OPERA SEARCH I SEARCH I END OF	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEI	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482	; SEND ; TAPE ; OUTPU ; ; ; ; INIT:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SECONI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEI L(RAM) P2 H(RAM)	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER)
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482	; SEND ; TAPE ; OUTPU ; ; ; ; INIT:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SECONI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEI L(RAM) P2 H(RAM)	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER)
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482	; SEND ; TAPE ; OUTPU ; ; ; INIT:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SECONI	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEI L(RAM) P2 H(RAM) P2 L(PERIPH)	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483	; SEND ; TAPE ; OUTPU ; ; ; ;	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SPAR LDI XPAL LDI XPAL LDI XPAL	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHE L(RAM) P2 H(RAM) P2 L(PERIPH) P3	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER)
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37	; SEND ; TAPE ; OUTPU ; ; ; ; ;	4 SECON(TO SETTI TOPERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SPAL LDI SPAL LDI SPAL LDI SPAH	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEI L(RAM) P2 H(RAM) P2 L(PERIPH) P3 H(PERIPH) P3	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37	; SEND ; TAPE ; OUTPU ; ; ; ; ;	4 SECONU TO SETTU SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SPAR LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEI P2 H(RAM) P2 L(PERIPH) P3 H(PERIPH) P3 P3	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37	; SEND ; TAPE ; OUTPU ; ; ; ; ;	4 SECONU TO SETTU SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SPAR LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEI P2 H(RAM) P2 L(PERIPH) P3 H(PERIPH) P3 P3	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA0B	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP:	4 SECONI TO SETTI SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SPARL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEI P2 H(RAM) P2 L(PERIPH) P3 H(PERIPH) P3 P3	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA0B	; SEND ; TAPE ; OUTPU ; ; ; ; INIT: COMP:	4 SECONO TO SETTU TO PERA SEARCH I SEARCH I SEARCH I END OF LDI XPAL LDI XPAL LDI XPAL LDI XPAH LDI XPAH LDI XPAH LDI XPAH LDI XPAH ST	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEI L(RAM) P2 H(RAM) P2 L(PERIPH) P3 H(PERIPH) P3 0 WDONTL(P2)	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3 ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; FORM 1'S COMP OF LOWER COUNT
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA0B	; SEND ; TAPE ; OUTPU ; ; ; ; INIT: COMP:	4 SECONO TO SETTU TO PERA SEARCH I SEARCH I SEARCH I END OF LDI XPAL LDI XPAL LDI XPAL LDI XPAH LDI XPAH LDI XPAH LDI XPAH LDI XPAH ST	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEI L(RAM) P2 H(RAM) P2 L(PERIPH) P3 H(PERIPH) P3 0 WDONTL(P2)	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3 ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; FORM 1'S COMP OF LOWER COUNT
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA0B 218 80D8 CA08 219 80DA C400 220 80DC FA0A	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP:	4 SECONU TO SETTU SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SPAL LDI XPAL LDI XPAL LDI XPAH LDI XPAH LDI CCL CAD ST LDI CAD ST	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEI P2 H(RAM) P2 H(PERIPH) P3 H(PERIPH) P3 0 WDCNTL(P2) 0 WDCNTL(P2) 0 WDCNTU(P2)	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3 ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; FORM 1'S COMP OF UPPER COUNT
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA0B 218 80D8 CA08 219 80DA C400 220 80DC FA0A	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SPAL LDI XPAL LDI XPAL LDI XPAH LDI XPAH LDI CCL CAD ST LDI ST ST	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 H(PERIPH) P3 0 WDCNTL(P2) 0 WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3)	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3 ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; FORM 1'S COMP OF LOWER COUNT ; CLEAR ACCUMULATOR ; TURN OFE SEARCH LED
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA0B 218 80D8 CA08 219 80DA C400 220 80DC FA0A 221 80DE CA0A 221 80DE CA0A 222 80E0 CB03 223 80E2 CB01	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I SPAL LDI XPAL LDI XPAL LDI XPAH LDI XPAH LDI CCL CAD ST LDI ST ST	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 H(PERIPH) P3 0 WDCNTL(P2) 0 WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3)	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; (UPPER) ; PLACE PERIPHERAL ADDRESS ; IN P3 ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; FORM 1'S COMP OF LOWER COUNT ; CLEAR ACCUMULATOR ; TURN OFE SEARCH LED
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA0B 218 80D8 CA08 219 80DA C400 220 80DC FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP:	4 SECONU TO SETTU SEARCH I SEARCH I SEARCH I END OF LDI XPAL LDI XPAL LDI XPAL LDI XPAH LDI XPAH LDI CAD ST LDI CAD ST ST ST LDI	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEN P2 H(RAM) P2 L(PERIPH) P3 U(PERIPH) P3 WDCNTL(P2) WDCNTL(P2) WDCNTL(P2) WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; PLACE PERIPHERAL ADDRESS ; IN P3 ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; CLEAR CARRY/LINK FLAG ; FORM 1'S COMP OF LOWER COUNT ; CLEAR ACCUMULATOR ; FORM 1'S COMP OF UPPER COUNT ; TURN OFF SEARCH LED ; TURN OFF END OF TAPE LED ; SET OUTER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA0B 218 80D8 CA0B 219 80DA C400 220 80DC FA0A 221 80DE CA0A 221 80DE CA0A 222 80E0 CB03 223 80E2 C501 224 80E4 C408 225 80E6 CA01	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP:	4 SECONU TO SETTU SEARCH I SEARCH I SEARCH I END OF LDI XPAL LDI XPAL LDI XPAL LDI XPAH LDI XPAH LDI CAD ST LDI CAD ST ST ST LDI	DS OF "0" (ABOU LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TR TAPE LED ON WHEN P2 H(RAM) P2 L(PERIPH) P3 U(PERIPH) P3 WDCNTL(P2) WDCNTL(P2) WDCNTL(P2) WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; PLACE PERIPHERAL ADDRESS ; IN P3 ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; CLEAR CARRY/LINK FLAG ; FORM 1'S COMP OF LOWER COUNT ; CLEAR ACCUMULATOR ; FORM 1'S COMP OF UPPER COUNT ; TURN OFF SEARCH LED ; TURN OFF END OF TAPE LED ; SET OUTER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ? PLACE RAM POINTER IN P2 ? (LOWER) ? (UPPER) ? PLACE PERIPHERAL ADDRESS ? IN P3 ? CLEAR ACCUMULATOR ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? TURN OFF SEARCH LED ? TURN OFF SEARCH LED ? SET OUTER COUNTER ? SET INNER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ? PLACE RAM POINTER IN P2 ? (LOWER) ? (UPPER) ? PLACE PERIPHERAL ADDRESS ? IN P3 ? CLEAR ACCUMULATOR ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? TURN OFF SEARCH LED ? TURN OFF SEARCH LED ? SET OUTER COUNTER ? SET INNER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ? PLACE RAM POINTER IN P2 ? (LOWER) ? (UPPER) ? PLACE PERIPHERAL ADDRESS ? IN P3 ? CLEAR ACCUMULATOR ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? TURN OFF SEARCH LED ? TURN OFF SEARCH LED ? SET OUTER COUNTER ? SET INNER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ? PLACE RAM POINTER IN P2 ? (LOWER) ? (UPPER) ? PLACE PERIPHERAL ADDRESS ? IN P3 ? CLEAR ACCUMULATOR ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? TURN OFF SEARCH LED ? TURN OFF SEARCH LED ? SET OUTER COUNTER ? SET INNER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ? PLACE RAM POINTER IN P2 ? (LOWER) ? (UPPER) ? PLACE PERIPHERAL ADDRESS ? IN P3 ? CLEAR ACCUMULATOR ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? TURN OFF SEARCH LED ? TURN OFF SEARCH LED ? SET OUTER COUNTER ? SET INNER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ? PLACE RAM POINTER IN P2 ? (LOWER) ? (UPPER) ? PLACE PERIPHERAL ADDRESS ? IN P3 ? CLEAR ACCUMULATOR ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? TURN OFF SEARCH LED ? TURN OFF SEARCH LED ? SET OUTER COUNTER ? SET INNER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ? PLACE RAM POINTER IN P2 ? (LOWER) ? (UPPER) ? PLACE PERIPHERAL ADDRESS ? IN P3 ? CLEAR ACCUMULATOR ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? TURN OFF SEARCH LED ? TURN OFF SEARCH LED ? SET OUTER COUNTER ? SET INNER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ? PLACE RAM POINTER IN P2 ? (LOWER) ? (UPPER) ? PLACE PERIPHERAL ADDRESS ? IN P3 ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? CLEAR ACCUMULATOR ? FORM 1'S COMP OF LOWER COUNT ? TURN OFF SEARCH LED ? TURN OFF SEARCH LED ? SET OUTER COUNTER ? SET INNER COUNTER
196 197 198 199 200 201 202 203 204 205 206 207 80C7 C400 208 80C9 32 209 80CA C482 210 80CC 36 211 80CD C400 212 80CF 33 213 80D0 C483 214 80D2 37 215 80D3 C400 216 80D5 02 217 80D6 FA08 218 80D8 CA08 219 80DA C400 220 80C FA0A 221 80DE CA0A 221 80E CA0A 222 80E0 CB03 223 80E2 CB01 224 80E4 C408 225 80E6 CA01 226 80E8 C480	; SEND ; TAPE ; OUTPU ; ; ; INIT: COMP: SNDLDR: CNT1:	4 SECONI TO SETTI TO PERA SEARCH I SEARCH I SEARCH I SEARCH I SEARCH I STAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI XPAL LDI CCL CAD ST LDI ST LDI ST LDI ST LDI	DS OF "0" (ABOU) LE ON PLAY BACK TION OF LED IND LED ON WHEN LEA LED OFF WHEN TRI TAPE LED ON WHEN P2 L(PERIPH) P3 0 WDCNTL(P2) WDCNTL(P2) 0 WDCNTU(P2) SRCHOF(P3) EOTOFF(P3) 8 CNTL(P2) X(80	T 1000) TO ALLOW FOR AND ACT AS LEADER ICATORS: DER COMPLETE ANSMISSION COMPLETE N TRANSMISSION COMPLETE ; PLACE RAM POINTER IN P2 ; (LOWER) ; PLACE PERIPHERAL ADDRESS ; IN P3 ; CLEAR ACCUMULATOR ; CLEAR ACCUMULATOR ; CLEAR CARRY/LINK FLAG ; FORM 1'S COMP OF LOWER COUNT ; CLEAR ACCUMULATOR ; FORM 1'S COMP OF UPPER COUNT ; TURN OFF SEARCH LED ; TURN OFF END OF TAPE LED ; SET OUTER COUNTER

	Та	pe IO SC/MP Routines (co	nt'd.)
237 238 239	; BLOCK TI	RANSFER ROUTINE. SE	NDS BLOCK OF DATA TO CASETTE
241 242	> EXECUTIN	NG THE WRITE PROGRAM	
246	; X18204 - ; X1820A - ; X1820B - ; X1820C -	UPPER 8 BITS OF P LOWER 8 BITS OF P UPPER 8 BITS OF P LOWER 8 BITS OF P UPPER 8 BITS OF T LOWER 8 BITS OF T	ROGRAM ADDRESS ROGRAM LENGTH ROGRAM LENGTH RANSFER ADDRESS (ENTRY POINT)
251 80FC C400 252 80FE CR02 253 8100 C481 254 8102 35 255 8103 C444 256 8105 31 257 8106 C485	5" L(X L(X	T CKSUM(P2) DI H(WRITE) PAH P1 DI L(WRITE)-1 PAL P1	; CLEAR ACCUMULATOR ; INITIALIZE CHECKSUM COUNTER ; PLACE ADDRESS OF WRITE IN P1 ; LOAD ACCUMULATOR WITH ID
258 8108 3D 259 8109 C204 260 8108 3D 261 810C C203 262 810E 3D		PPC P1 D STARTL(P2) PPC P1	 WRITE ID ON TAPE GET STARTING ADDRESS WRITE ONTO TAPE
263 810F C20D 264 8111 3D 265 8112 C20C 266 8114 3D	L[XF L[XF) JÜMPL(P2) PPC P1) JUMPU(P2) PPC P1	GET TRANSFER ADDRESS
267 8115 C208 268 8117 3D 269 8118 C20A 270 811A 3D 271 811B C204	LC	PPC P1 > WDCNTU(P2) PPC P1	; GET LENGTH ; PLACE CURRENT ADDRESS IN P1
272 811D 31 273 811E C203 274 8120 35 275 8121 C501	L.C XF	PAL P1	; GET CHARACTER THROUGH
276 8121 C361 276 8123 01 277 8124 C444 278 8126 31 279 8127 CA04 280 8129 C481 281 8128 35 282 812C CA03 283 812E 40	XF LC XF ST LC XF ST	AE)I L(WRITE)-1 PAL P1 I STARTL(P2))I H(WRITE) PAH P1 I STARTU(P2)	; GET CHARACTER THROUGH ; POINTER AND SAVE IN E REG. ; GET ADDRESS OF WRITE AND ; SAVE CURRENT CONTENTS OF P1
284 812F F202 285 8131 CA02 286 8133 40	AD	D CKSUM(P2) C CKSUM(P2)	; UPDATE CHECKSUM
287 8133 40 288 8135 AA0B 289 8137 9CE2 290 8139 AA0A 291 8138 9CDE	XF IL JN IL	PC P1 LD WDCNTL(P2) NZ GETBYT LD WDCNTU(P2)	; PLACE CHARACTER IN ACC. ; SEND CHARACTER ; INCREMENT WORD COUNTER ; CHECK FOR ZERO
292 813D C202 293 813F 3D 294 8140 CB03	LD XF) CKSUM(P2) PC P1	SEND CHECKSUM TO TAPE
295 8142 CB00 296 8144 00 297 298	ST	EOTON(P3)	; TURN OFF SEARCH LED ; TURN ON END OF TAPE LED ; HALT WHEN FINISHED
	; DATA WRI	TE ROUTINE. WRITES	1 8-BIT CHARACTER ON TAPE
302 8145 01 303 8146 C408 304 8148 CA05 305 8148 40	LD ST MASK: LD	>I 8 BITCNT(P2) DE	; SAVE CHARACTER IN E REG. ; SET BIT COUNT
306 814B D401 307 814D 9C08 308 814F C400 309 8151 CB04 310 8153 8F04	JN LC SENDØ: ST DL	>I 0 FLAG(P3) .Y 4	; MASK ; CHECK IF BIT "0" OR "1" ; CLEAR ACCUMULATOR FOR DELAY ; PULSE WRITE FLAG ; DELAY 1 BIT TIME (4 MS)
311 8155 900C 312 8157 C400 313 8159 CB04 314 815B 8F02	SEND1: LD ST		; PULSE WRITE FLAG ; DELAY TO MIDDLE OF WINDOW

Tape IO SC/MP Routines (cont'd.)

315 815D	CB04	ST	FLAG(P3)	;	PULSE WRITE FLAG
316 815F	C400	LDI	0	į	CLEAR ACC. FOR DELAY
317 8161	8F02	DLY	2	;	DELAY TO END OF WINDOW
318					
319 8163	19 SHIFT:	SIO		į	SHIFT E REGISTER
320 8164		DLD	BITCNT(P2)	;	DECREMENT BIT COUNTER
321 8166	9802	JZ	RETRN1	;	CHECK FOR ZERO
322 8168		JMP	MASK	;	SEND NEXT BIT
323 816A		L: XPPC	P1	j	RETURN
324 816B	90D8	JMP	WRITE		
325					
326	8000	END	BOOT		
BITCNT @	3005	BLOCK	80FC *	BOOT	8000
BOOTIN 8	303E	CKSA	809B	CKSUM	0002
CLOCK 8	30A2	CNT1	80E8	CNT2	80EC
CNTL 0	3001	CNTU	0000	COMP	80D3 *
EOTOFF 0	3001	EOTON	0000	EXECPR	8058
	3004	GETBIT	8090	GETBYT	811B
	3007 *	JUMPL	000D	JUMPU	000C
	301E	LOOP	807F	MASK	814A
	30B3	P1	0001	P2	0002
	9003	PERIPH	8300	RAM	8200
		RESET	80B7	RETRN1	
		RETRN3	80BE *	SENDØ	8151 *
		SETPNT	8026	SHIFT	8163
		SRCHOF	0003	SRCHON	
		STARTU	0003	TEMP1	0006
	0007	TEMP3	0008	TEMP4	0009
WDONTL 0)00B	WDCNTU	000A	WRITE	8145
NO ERROR	LINES				
SOURCE CH	IECKSUM=C694				
FIRST INF	OUT SECTOR HE	X - 030)D		
FINAL INF	UT SECTOR HE	X 03E	EE		

Manufactured under one or more of the following U.S. patents: 3083262, 3189758, 3231797, 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765, 356218, 3571630, 3575609, 3579059, 3593069, 3597640, 3607469, 3617859, 3631312, 3633052, 3638131, 3648071, 3651565, 3693248.

 National Semiconductor Corporation

 2900 Semiconductor Drive, Santa Clara, California 95051, (408) 737-5000/TWX (910) 339-9240

 National Semiconductor GmbH

 808 Fuerstenfeldbruck, Industriestrasse 10, West Germany, Tele. (08141) 1371/Telex 05-27649

 National Semiconductor (UK) Ltd.

 Larkfield Industrial Estate, Greenock, Scotland, Tele. (0475) 33251/Telex 778-632



(COMPUTE LIBRARY SUBMITTAL FORM				
Program Title	SC/MP P/	ACE IMP-16 CAMPER	OTHER		
Function					
Required Hardware					
Required Software					
Input Parameters					
Output Results					
	(use additional sheets if r	necessary)			
	Registers Modified:			Maximum Subroutine Nesting Level:	
	RAM Required:			Assembler/Compiler Used:	
	ROM Required:			Programmer :	
	Date Submitted:			Company:	

1. Complete Submittal Form as follows:

For example:

- a. Processor (check appropriate box)
- Program title: Name or brief description of program function b.
- Function: description of operations performed by the program c.
- d. Required hardware/firmware/software
 - TTY **High Speed Printer** Arithmetic CROM POWR I/O CROM EXTENDED CROM **TTY** routines Floating point package Support software required for cross products
- Input parameters: Description of register values, memory areas or values accepted from input ports e.
- f. Output results: Values to be expected in registers, memory areas or on output ports
- **Program details** g.
 - **Registers** modified 1.
 - 2. **RAM** required (bytes)
 - 3. **ROM** required (bytes)
 - 4. Maximum subroutine nexting level
- h. Assembler/Compiler used For example: SM/PL

IMPASM, PASM PACE CROSS ASSEMBLER SC/MP CROSS ASSEMBLER

- i. Programmer and company
- 2. A source listing of the program and paper tape should be included
- A test program which assures the validity of the contributed program is useful to include for user. 3. This is for the user's verification:

Each library program submitted entitles you or one of your colleagues to a free membership.

Name (add Address for free COMPUTE membership)

Name_

Company____

SEND COMPLETED FORMS WITH PROGRAM LISTINGS AND SOURCE TAPES TO:

COMPUTE/115 National Semiconductor 2900 Semiconductor Dr. OR Industriestrasse 10 Santa Clara, CA 95051 ATTN: Georgia Marszalek

National Semiconductor Corp. Bmbh 808 Fuerstenfeldbruck Germany ATTN: Phil Hughes

Support Hardware for SC/MP and PACE Application Cards!

Bob Pecotich, National Semiconductor

SC/MP and PACE share a common 4.375" X 4.862" card size, with both families of application cards using the standard 72 pin, 0.1 with center edge connector. The card size is one widely supported by AUGAT, INC. (with its M Series line) and a number of second sources. The following table lists support hardware commonly needed by your customers . . .

Manufacturer	Part No.	Price
72 CONTACT EDGE CONNECTOR		
Augat	14005-17P3	\$4.81/1, \$4.22/10-24
Robinson/Nugent	EC721	\$7.55/1, \$5.20/100
Elco	00-6307-072-309-001	
Cerich	50-72C-30	
National Connector	900100-36	
Stanford Applied	CDP7000-72	
Engineering		• • - • <i>i</i> •
Winchester	HW36C0111	\$4.79/1, \$3.51/100
CONNECTOR CARD	CAGE	
WITH BACKPLANE:		
Augat	8170-MG1	\$177.50/1, \$147.75/10-24
Robinson/Nugent	MECA-1	\$202/1,
nobilison/nugent		\$150/10-24
		\$100/10 Z4
EXTENDER CARD:		•••
Augat	8136-MG13	\$29.50/1,
	ED 70	\$24.50/10-24
Robinson/Nugent	EB-72	\$31.60/1
UNIVERSAL W/W CA WITH TERMINALS:	RD	
Augat	8136-UMG1	\$51.75/1
Robinson/Nugent	MAL-UNI-24	\$48.60/1
HIGH DENSITY W/W WITH TERMINALS:	CARD	
Augat	8136-MG-15	\$85.25/1
· J		\$71.50/10

NEW ADDRESS FOR MICROPROCESSOR SERVICE CENTER

Microprocessor Service Center National Semiconductor 2921 Copper Rd. Santa Clara, CA 95051

For information regarding the status of equipment or service policies call (408) 737-6270. Ask for Jim Snyder or Don Cooper.

COMPUTE Newsletter • Vol. 2, No. 8

CONFERENCE ANNOUNCEMENTS

MINI/MICROCOMPUTER CONFERENCE AND EXPOSITION October 19-20-21, 1976

Brooks Hall/Civic Auditorium, San Francisco

A Major Computer Conference in a Major Computer Market

Approximately twenty sessions consisting of eighty pages covering both application and design topics are planned.

PLUS . . . tutorial sessions on minis and micros and a special session for computer hobbyists!

For information, write:

MINI/MICRO COMPUTER CONFERENCE AND EXPOSITION 5544 E. LaPalma Avenue, Anaheim, CA 92807 Phone: (714) 528-2400

MICRO-9

Ninth Annual Workshop on Microprogramming to be held in New Orleans, *September 27-29.* For information contact Prof. Peter Kornerup, MICRO-9 Program Chairman, Computer Science Dept., University of Southwestern Louisiana, Box 4-4330, Lafayette, LA 70504 (318) 233-3850, Ext. 538.

Not Free, But Affordable!

National Semi Handbooks. The eight-bit SC/MP Technical Description starts with a general introduction for nontechnical users and follows up with complete details of the design of SC/MP-based applications. Price for the 65-page handbook is \$3... The Memory Data Book covers most of National's memory and memory-related products including bipolar, MOS, CMOS RAMs and PROMs. Price for the 544-page book is \$3 ... The TTL Data Handbook describes National's complete line of bipolar logic devices. A tri-state selection guide, industry cross-reference guide and functional index are also included. Price is \$4... The 16-bit Pace Technical Description describes both the full-feature CPU and the entire complement of hardware and software items. Price for the 96-page handbook is \$3.

To obtain these handbooks, send check for amount (California residents add 6 percent sales tax) to *Marketing Services Dept., National Semiconductor Corp., 2900 Semiconductor Drive, Santa Clara, CA 95051.*

ERRATA

The September 1975 issue of the PACE Data Book contains the following corrections:

Page 23 The PACE ILE/16 (IPC-168/513J) has been replaced by the PACE ILE/8 (IPC-16A/503J), and this latter part should be used in new designs.

Page 40 The ALE/8 (IPC-16A/508J) has been replaced by the ALE/16 (IPC-16A/518J), and this latter part should be used in new designs.

Pages 45, 46 The "J" package in which the Blue/Green Chips are currently supplied is not a hermetic cavity DIP as described. Instead, the package consists of a ceramic substrate to which the chips are fixed. The attached chips are protected by a conformal epoxy coating that provides hermeticity comparable to an Epoxy B package.

SC/MP, PACE TRAINING AT EUROPEAN WORK-SHOPS & SEMINARS!

SC/MP WORKSHOPS

Belgium

Date: September 13-15 inclusive Location: Brussels Sponsor: J.P. Lemaire Rame Galoise 1 A 1020 Brussels Telephone: (02)-478.48.47 Telex: 24.612

Norway

Date: October 11-13 Location: Oslo *Further information from:* NS Sweden 0046-8-970835

Finnland

Date: September 28-30 Location: Helsinki *Further information from:* NS Sweden Multikomponent Copenhagen

Denmark

Date:	September 1-3 inclusive
Location:	Copenhagen
Sponsor:	Multikomponent
	Herstedvang 7 C
	2020 Albertslund
	Denmark
Telephone:	(02)-644477

France

Dates: September 20-24, November 2-26 Location: Paris Sponsor: Fime 3 Rue de Chevilly 94262 Fresnes, France Telephone: 666 95 01 Telex: 204802

Switzerland

Date: Location: Sponsor:	September 27-29 Geneva Fenner Rheinfelderstr 16-18 4450 Sissach
Telephone: Telex:	Switzerland (061)-982202 63235
U.K. 1. Date: Location: 2. Date: Location: 3. Date: Location: 4. Date: Location:	September 6 Birmingham October 4 Manchester November 1 London November 29 Leeds



Dear Sirs:

Enclosed you will find my application for membership in COMPUTE. I am interested in obtaining a list of the routines currently in the User's Group Library. Specifically, I am interested in obtaining a routine to calculate the square root of a positive integer number.

Sincerely, David L. Wilson Air Monitoring Inc. 2015 Bellaire Avenue Royal Oak, Michigan 48067

Mr. Wilson has a PACE kit and a PACER system. We have a SQRT program for IMP-16 (SL0028A). Does anyone have one for PACE? Ed.

222

16 BIT COMPUTER KIT (Cont'd)

The keyboard will also allow you to sequentially increment or decrement through memory or internal accumulators and registers for examination or modification of contents. Other front panel buttons include run, initialize (reset), restart (halt CPU but do not reset), and cancel last command.

The kit includes all parts one needs to have a working desk top microcomputer development system. The CPU board includes the PACE 16 bit MPU with necessary input and output buffers, On the control and I/O boards are two DM8531 (2038 X 8 each) ROMs for the system monitor. Also included on these boards are four MM2112 (256 X 4) static RAMs, one MM5740 keyboard encoder, two hex latches and LED driver circuits as well as all required support components to interface with the two 4 digit displays and 32 keypad. The control board has space for four more MM2112 RAMs. The memory board comes with four MM2112 RAMs. Space is provided for 12 more MM2112 RAMs and four MM5204 (512 X 8) PROMs for future memory expansion. The PAC II card has 2k X 16 of MOS RAM. The PAC I, PAC II, and PAC III cards are optional cards. PAC III is a prototyping card with voltage regulators. All other boards also have their own on board voltage regulators. PAC I is a TTY (or RS232C) interface and resident assembler card. With PAC I the user may perform all the front panel functions from a teletype (or similar device using current loop or RS232C) as well as the following useful functions:

- Load or punch a paper tape no bootstrap need be loaded.
- Display a block of memory in one of several formats including assembly language (yes a dis-assembler! – very useful), ASCII, hexadecimal, unsigned decimal, or signed decimal.
- Set, list, or reset break or snap points (Break points are placed at strategic locations in a program. They halt execution and display the contents of specified registers and memory locations. Snap points do the same except program execution is not halted.)
- Enter programs in assembly language format (the assembler converts your programs line by line as you type them, to hexadecimal. No paper tape or cassette need be used for this. The assembler and other features listed here reside in two EA4900 type ROMs which hold 16k bits each.)

• Use symbols; the assembler does all address assignment and referencing. (One may also list the symbol table, delete a symbol or clear the table.)

The Pacer worked perfectly the first time I turned on the ower. As I played with it, I began to appreciate the beauty of its high level front panel operational and debug capabilities.

Now I wanted to try our teletype with it. I quickly wired up our TTY to the connector and plugged in a PAC I pc board (TTY interface/resident assembler). The TTY would not work — oops, I neglected to ground the TTY select (low = select) pin on the connector. Once I did this everything worked perfectly, and I enjoyed exploring the fine operational capabilities of the unit.

Available soon from P.S.E. will be a PROM burning board, and an audio cassette interface, a CRT character generator and interface, a floppy disk interface, and BASIC (the debugged program burned into PROMs) as well as other programs in firmware. Since the Pace shares instructions with the IMP-16 (minor modification of programs might be needed), there is a lot of software already available. The *Bit Bucket*² newsletter is the best source of PACE and IMP-16 software. Program stings are free, source tapes \$5, object tapes \$3.

Overall I very much like the Pacer. I wish sockets had been provided for all the IC's and a heftier power supply had been used, however, these additions would of course increase the cost. The front panel operation and debug capabilities are the best I have seen on any commercial computer kit. I have not used any PAC II operational memory cards yet; so I can't evaluate them. However, I would highly recommend the PAC I TTY interface/resident assembler optional card. Having an assembler and dis-assembler as well as a system monitor in irmware result in relatively quick and easy assembly language, programming and debugging. The 16-bit instructions and data provide for efficient assembly language programming as well as increased accuracy. One may use words as a whole or in 8-bit bytes. Common memory and peripheral addressing result in simple quick I/O instructions.

With the Pacer's 16-bit accuracy and easy I/O and a couple of floppy disks, one could program something like Music V^3 and Score⁴ for composition and playing of high fidelity music. Of course you would also need a 16-bit DAC⁵. If a very fast hardware multiply card were added as well as a fast Pace IC (rumored to be coming out from National Semi) to replace the pMOS IC, a real time FM synthesis⁶ of timbre might be possible. I'm not sure if the rest of the Pacer circuits would be fast enough. Oh well — back to the 4-bit bipolar slices for real time Fourier synthesis.

PACER PRODUCT LINE RETAIL PRICE LIST (June, 1976)

Quantity	1H	2H	3H	PAC I	PAC II	PAC III	PACIV	Fan Kit
1-3	\$895	\$1075	\$1025	\$180	\$225	\$50	\$7	\$25
4-9	\$855	\$1035	\$ 985	\$175	\$245	\$47	\$6	\$23
10-up	\$820	\$ 995	\$ 950	\$170	\$235	\$45	\$5	\$22

Club group buys would help reduce costs.

- Pacer 1H totally unassembled (not recommended by P.S.E. for beginners.
- Pacer 2H completely assembled, tested and burned in.
- $\mbox{Pacer 3H}-\mbox{unassembled except for logic cards which are tested and burned in.}$
- AC I TTY interface/resident assembler card.
- PAC II 2k X 16 MOS RAM card.
- PAC III prototyping card with voltage regulators.
- PAC IV dual 43 pin motherboard connector (this comes with PAC I, PAC II or PAC III).
- Fan Kit designed for general purpose use.

Footnotes for 16-bit Computer Kit article:

- (1) Project Support Engineering/750 N. Mary/Sunnyvale, CA 94086.
- (2) *Bit Bucket/*Compute-116/National Semiconductor/ 2900 Semiconductor Dr., Santa Clara, CA 95051.
- (3) Described in *The Technology of Computer Music* by M. Mathews, MIT Press, Cambridge, MA 1969.
- (4) "Score A Musician's Approach to Computer Music" by L. Smith in the *Journal of the Audio Engineering Society* (JAES) Vol. 20, No. 1, Jan/Feb, '72.
- (5) "Digital-to-Analog Converters: Some Problems in Producing High Fidelity Systems" by R. Talambiras, *Computer Design*, Vol. 15, No. 1, page 63, Jan, '76.
- (6) J. Chowning, "The Synthesis of Complex Audio Spectra by Means of Frequency Modulation" JAES, Vol. 21, No. 7, p. 526, Sept, 1973.

888

A HIGH LEVEL LANGUAGE (Cont'd)

DO WHILE Statement:

Executes a group of statements a specified number of times, varying the controlling index on each repetition.

Iterative DO Statement:

Executes a group of statements a specified number of times, varying the controlling index on each repetition.

DECLARE Statement:

Defines the data types of variable (BYTE or WORD), the number of variables in arrays, initialization of variables (INITIAL), constants (DATA), strings for compile-time substitution (LITERALLY), and variables to be addressed indirectly (BASED). Built-In Functions and Routines:

A set of built-in functions provide facilities such as rotation and shifting, decimal arithmetic time delays, binary + ASCII conversion, stack operations, condition code and control flag manipulation.

Interrupt Procedures and Control:

Service routine executed when an interrupt occurs. Statements also exist for Interrupt ENABLE and DISABLE.

Assembly Language Linkage:

Assembly language procedures can be defined and linked to SM/PL programs.

Input and Output:

I/O statements that allow data to be read or written to an external device.

The charge for a copy of the manual, paper table object program and source listing is \$100. To order copies of the above material please fill out the form below. Make checks payable to COMPUTE. Delivery is 6-8 weeks after your order is received.

SM/PL ORDER FORM	
Company Street Address	
City	
Enclosed is \$100.00 each for and documentation.	 _set(s) of SM/PL software

UNITED STATES

COMPUTE/115 NATIONAL SEMICONDUCTOR CORP. 2900 SEMICONDUCTOR DRIVE SANTA CLARA, CA. 95051 TEL: (408) 247-7924 TWX: 910-338-0537

EUROPE

GERMANY

National Semiconductor GmBH 808 Fuerstenfeldbruck Industriestrasse 10 Tel: 08141/1371 Telex: 05-27649

AUSTRALIA

NS Electronics Pty Ltd Cnr. Stud Rd. & Mtn. Highway Bayswater, Victoria 3153 Tel: 03-729-6333 Telex: 32096

(Continued from page 10)

Further information from: N.S.U.K. -0234-211262 Farnell Electronic, Leeds -0532-636311 Atlantic Components, Leicester -0533-65931 DTV Group Ltd., London 01-670-6166 ITT Electronic Serv., Harlow 0279-26777 Sasco Ltd., Crawley 0293-28700 Swift Hardman, Rochdale 0706-47411 Jermyn Industries, Sevendars 50144 Nsign, Reading 0734-594911

Germany

 Date: October 13 Location: Munich
 Date: November 8 Location: Hamburg
 Further information from:
 PAN Elektronik 089-6123329
 EBV Elektronik 0611-720418
 RTG-Distron 030-8233064
 RTG-Springorum 0231-579252

SC/MP SEMINARS

Switzerland

1. Date:	September 7
Location:	Zurich
2. Date:	September 8
Location:	Geneva
Sponsor:	Fenner

IMPORTANT SEE REVERSE SIDE FOR SM/PL ORDER FORM

Holland

Rodelco is holding SC/MP 'Product Days' 1 day per week until September

Italy

1. Date:	October 18
Location:	Milan
2. Date:	October 20
Location:	Bolognia
3. Date:	October 22
Location:	Rome
Sponsors:	Adelsy TEL (02)-4985051
	Interrep TEL (06)-8124894
	Interrep TEL (02)-6881783

PACE WORKSHOPS

Switzerland

Date: November 15-17 Location: Sissach Sponsor: Fenner France Date: October 18-22, December 13-17 Location: Paris Sponsor: FIME Italy

Date: November 22-24 Location: Milan Sponsor: C.P.M. Via M Gioia 55 Milan Telephone: 02-683680

For further information on these short courses, European members of Compute should contact:

Philip Huges National Semiconductor Gmbh 808 Fuerstenfeldbruck Industriestrasse 10 Germany Telephone: 08141/1371 Telex: 05-27649