Interfacing the LM12454/8 Data Acquisition System Chips to Microprocessors and Microcontrollers

TABLE OF CONTENTS

1.0 INTRODUCTION

2.0 GENERAL OVERVIEW

- 2.1 The DAS Programming Model
- 2.2 Programming Procedure
- 2.3 A Typical Program Flowchart and Alternative Approaches
- 2.4 The DAS/Processor Interface

3.0 INTERFACING THE DAS TO HPC™ MICROCONTROLLERS

- 3.1 Complete Address Decoding
- 3.2 Minimal Address Decoding
- 3.3 Timing Analysis
 - 3.3.1 Complete Address Decoding Circuit 3.3.2 Minimal Address Decoding Circuit
- 4.0 A SYSTEM EXAMPLE: A SEMICONDUCTOR FURNACE
 - 4.1 System Requirements and Assumptions
 - 4.2 DAS Setup and Register Programming
 - 4.3 Microcontroller Programming
 - 4.3.1 HPC Assembly Routines for the Semiconductor Furnace Example

1.0 INTRODUCTION

The LM12454/8 family of data acquisition system (DAS) chips offers a fully differential self-calibrating 12-bit + sign A/D converter with differential reference, 4 or 8 input analog multiplexer and extensive flexible and programmable logic. The logic embodies different units to perform specific tasks, for instance:

- An instruction RAM for stand-alone execution (after being programmed by the host) with programmable acquisition time, input selection, 8-bit or 12-bit conversion mode. etc.
- Limit registers for comparison of the inputs against high and low limits in "watchdog" mode.

Clock

Frequency

(Max, MHz)

5

5

8

8

6

6

Operating

Supply Voltage

(V)

5.0 ±10%

5.0 ±10%

 $5.0\ \pm 10\%$

5.0 ±10%

 $3.3\ \pm 10\%$

 $3.3\ \pm10\%$

National Semiconductor **Application Note 906** Farid Saleh August 1993



- A 32-word FIFO register for storage of conversion results
- Interrupt control logic with interrupt generation for 8 different conditions.
- A 16-bit timer register.
- Circuitry for synchronizing signal acquisition with external events.
- A parallel microprocessor interface with selectable 8-bit or 16-bit data access.

Because of its functionality and flexibility, working with the LM12454/8 family may appear to be an overwhelming task at first glance. However, this is not the case when the user gains a basic understanding of the device's functional units and the philosophy of its operation. This note shows how easy it is to use the LM12454/8 family and walks the user through the straightforward steps of the interfacing and programming of the device.

The LM12454/8 family has 6 members. The members and their differences are shown in Table I. For simplicity, the DAS abbreviation will be used throughout this Application Note as a generic name for any member of the family. Similarly, the drawings illustrate only the 8 input versions of the family. Note that this Application Note should be used in conjunction with the device data sheet and assumes the reader has some degree of familiarity with the device. However, a brief overview of the DAS and information related to the subjects being discussed are given here.

2.0 GENERAL OVERVIEW

2.1 The DAS Programming Model

Figure 1 illustrates the functional block diagram or user programming model of the DAS. (This diagram is not meant to reflect the actual implementation of the DAS internal building blocks.) The DAS model consists of the following blocks:

- A flexible analog multiplexer with differential output at the front end of the device.

TABLE I: Members of the LM12454/8 Family Number of Internal Low Voltage **MUX Inputs** Reference Flag 4 Yes Yes 8 Yes Yes 4 Yes Yes 8 Yes Yes 4 No No 8 No No

HPC™ is a trademark of National Semiconductor Corporation

© 1995 National Semiconductor Corporation TL/H/11908

Device

Number

LM12454

LM12458

LM12H454

LM12H458

LM12L454

LM12L458

RRD-B30M75/Printed in U. S. A

AN-906

to Microprocessors and Microcontrollers nterfacing the LM12454/8 Data Acquisition System Chips



FIGURE 1. DAS Functional Block Diagram, Programming Model

12/11/11/000-

- A fully-differential, self-calibrating 12-bit + sign A/D converter.
- A 32-word FIFO register as the output data buffer.
- An instruction RAM that can be programmed to repeatedly perform a series of conversions and comparisons on the selected input channels.
- A series of registers for overall control and configuration of the DAS operation and indication of internal operational status.
- Interrupt generation logic to request service from the processor under specified conditions.
- Parallel interface logic for input/output operations between the DAS and the processor. All the registers shown in the diagram can be read and most of them can also be written to by the user through the input/output block.
- A controller unit that controls the interactions of the different blocks inside the DAS and performs the conversion, comparison and calibration sequences.

The DAS has 3 different modes of operation: 12-bit+ sign conversion, 8-bit+ sign conversion and 8-bit+ sign comparison, (also called "watchdog" mode). In the watchdog mode no conversion is performed, but the DAS samples an input and compares it with the values of the two limits stored in the Instruction RAM. If the input voltage is above or below the limits (as defined by the user) an interrupt can be generated to indicate a fault condition.

The INSTRUCTION RAM is divided into 8 separate words, each with 48 (3x16) bit length. Each word is separated into three 16-bit sections. Each word has a unique address and different sections of the instruction are selected by the 2-bit RAM pointer (RP) in the configuration register. As shown in *Figure 1*, the Instruction RAM sections are labeled Instructions, Limits #1 and Limits #2. The Instruction section holds operational information such as; the input channels to be selected, the mode of operation for each instruction, and how long the acquisition time should be. The other two sections are used in the watchdog mode and the user defined limits are stored in them. Each watchdog instruction has 2 limits associated with it (usually the low and high limits, but two low or two high limits may be programmed instead). The DAS can start executing from Instruction 0 and continue executing the next instructions up to any user specified instruction and, then "loops back" to Instruction 0. This means that not all 8 instructions need to be executed in the loop. The cycle may be repeatedly executed until stopped by the user. The user should access the Instruction RAM only when the instruction sequencer is stopped.

The FIFO Register is used to store the results of the conversion. This register is "read only" and all the locations are accessed through a single address. Each time a conversion is performed the result is stored in the FIFO and the FIFO's internal write pointer points to the next location. The pointer rolls back to location 1 after a write to location 32. The same flow occurs when reading from the FIFO. The internal FIFO writes and the external FIFO reads do not affect each other's pointer locations.

The CONFIGURATION Register is the main "control panel" of the DAS. Writing 1s and 0s to the different bits of the Configuration Register commands the DAS to perform different actions such as start or stop the sequencer, reset the pointers and flags, enter standby mode for low power consumption, calibrate offset and linearity, and select sections of the RAM.

The INTERRUPT ENABLE Register lets the user activate up to 8 sources for interrupt generation. It also holds two user programmable values. One is the number of conversions to be stored in the FIFO register before the generation of the data ready interrupt. The other value is the instruction number that generates an interrupt when the sequencer reaches that instruction.

The INTERRUPT STATUS and LIMIT STATUS Registers are "read only" registers. They are used as vectors to indicate which conditions have generated the interrupt and what limit boundaries have been passed. Note that the bits are set in the status registers upon occurrence of their corresponding interrupt conditions, regardless of whether the condition is enabled for external interrupt generation.

The TIMER Register can be programmed to insert a delay before execution of each instruction. A bit in the Instruction register enables or disables the insertion of the delay before the execution of an instruction.

Appendix A shows all the DAS accessible registers and a brief description of their bits assignments. These bit assignments are discussed in detail in the data sheet and are repeated here for reference. There are also empty register models available on the same pages that can be used as a programming tool. The designer can fill these register models with "1s" and "0s" during design based on system requirements. The user can also use these sheets for design documentation.

2.2 Programming Procedure

The DAS is designed for control by a processor. However, the functionality of the DAS off loads the processor to a great extent, resulting in reduction of the software overhead. At the start, the processor downloads a set of operational instructions to the DAS' RAM and registers and then gives a start command to the DAS. The DAS performs continuous conversions and/or comparisons as dictated by the instructions and loads the conversion results in the FIFO. From this point the processor has two basic options for interaction with the DAS. The DAS can generate an interrupt to the processor when the predetermined number of conversion results are stored in the FIFO or when any other interrupt conditions have occurred. The processor will then service the interrupt by reading the FIFO or taking corrective action, depending on the nature of the interrupt. Alternatively, rather than responding to an interrupt, the processor at any time can read the data or give a new command to the DAS.

Defining a general programming procedure is not practical due to the extreme flexibility of the DAS and the variety of the applications. However, the following typical procedure demonstrates the basic concepts of the DAS start-up routine:

- Reset the DAS by setting the RESET bit and select RAM section "00" through the Configuration register.
- Load instructions to the Instruction RAM (1 to 8 instructions).
- Select RAM section "01" (if used) through the Configuration register.
- Load limits #1, 1 to 8 values (if used).
- Select the RAM section "10" (if used) through the Configuration register.
- Load limits #2, 1 to 8 values (if used).
- Initialize the Interrupt Enable register, by selecting the conditions to generate an interrupt at the INT pin (if used).
- Program the Timer register for required delay (if used).
- Start the sequencer operation by setting the START bit in the Configuration register. Set the other bits in the Configuration register as required at the same time.

After the DAS starts operating, the processor may respond to interrupts from the DAS or it may interrogate the DAS at any time.

2.3 A Typical Program Flowchart and Alternative Approaches

A typical DAS program flowchart is shown in *Figure 2. Figure 2a* shows the initialization of the DAS and the start of the conversions. *Figure 2b* shows the general form of the DAS interrupt service routine. It is assumed that the DAS interacts with the processor through an interrupt line. This means the host processor generally is busy with other tasks and responds to the DAS through its interrupt service routine.





There is a processor initialization step at the start of the flowchart. It is included as a reminder that some specific processor initialization may be needed just for interaction with the DAS.

The DAS initialization steps are a series of write operations to the DAS registers. These steps are the same as mentioned in Section 2.2.

A full calibration cycle is usually performed after setting the DAS' registers. This is required for 12-bit accuracy. You may choose to perform one full calibration at power up, or periodic calibrations at specified time intervals, or conditionbased calibrations, e.g., calibrations after a specified change in temperature. Calibration is done by writing the appropriate control code to the Configuration register. A full calibration cycle takes about 1 ms (989 µs) with a 5 MHz clock and about 0.6 ms (618 µs) with an 8 MHz clock. You can insert a delay after starting a calibration cycle, or can detect the end of calibration by an interrupt, or by reading the Interrupt Status register for the corresponding flag bit. In the flowchart, the end-of-calibration detection is handled in the interrupt service routine. The full calibration cycle affects some of the DAS' internal flags and pointers that will influence the execution of the first instruction after calibration. To avoid false instruction execution, the DAS should be reset after a calibration cycle. This is shown on the flowchart for the interrupt service routine.

After a calibration, the DAS is ready to start conversions. Conversion is initiated by writing to the configuration register and setting the START bit to "1". The data to be written to the configuration register is shown in binary format in the flowchart. The bits shown by "P" (program) are the control bits that determine different modes of operation during conversions. All the other bits should be programmed as shown. As mentioned before, the host processor can perform data manipulation and other control tasks after starting the DAS, and will respond to the DAS interrupts as required.

At the start of the interrupt service routine (*Figure 2b*), a zero is written to START bit in the Configuration register, to stop the conversion. Stopping the conversion is not necessarily needed unless it is required for accuracy or timing purposes. Generally the results of conversions will be noisier and less accurate if reads or writes to and from the DAS are performed while it is converting. However, the degree of this inaccuracy depends on many aspects of system design and is not easy to quantify. Power supply and ground routing, supply bypassing, speed of logic transitions on the bus,

the logic family being used, and the loading (resistive and capacitive) on the data bus being driven by the DAS, all can affect conversion noise. Nevertheless, reading during conversions has been shown not to cause serious accuracy problems in most systems.

There are two timing issues regarding the reading during conversion.

During any read or write from or to the DAS, the DAS internal clock will stop while the \overline{CS} is low. This is done for synchronization between external and internal bus activities, thus preventing internal conflicts. Note that reads and writes are asynchronous to internal bus activities. A pause of internal conflicts will increase the total acquisition plus conversion time for each instruction. The amount of this time increase is variable and is not easily predictable, because the processor and the DAS work asynchronously. As a result, the user should not perform reads during conversions if the fixed time intervals between the signal acquisitions are critical in the system performance.

The second timing issue depends on the speed of the conversions and the speed of the read cycles from the FIFO. The rule is to read the FIFO fast enough that old data will not be overwritten with new data during continuous conversions.

Returning to the flowchart, the main task of the interrupt service routine is to read the DAS' Interrupt Status register and test its bits for the source of the interrupt. The interrupt service routine shows all the interrupt bits in the DAS being tested. However, real systems often use only a few number of the interrupts, so the extra bit tests should be eliminated from the routine. Also, the sequence in which the bits are tested depends on the priority level of the interrupts in the system. The tasks to be performed for each interrupt are mainly system related and are not elaborated upon in the flowchart. If conversions are stopped at the start of the interrupt service, one possibility is to restart conversion before returning from the interrupt service routine. Otherwise conversions will be restarted again at some other point in the system routines.

2.4 The DAS/Processor Interface

The interface between the processor and the DAS is similar to a memory or I/O interface. Some possible DAS/ microcontroller interface schemes are shown in *Figures 3*, *4* and *5*.







From the processor's point of view, the DAS is a group of I/O registers with specific addresses. *Figure 6* illustrates the DAS registers with their address assignments and the DAS interface buses and control signals. The DAS provides standard architecture for address, data and control buses for parallel interface to processors. The DAS can be interfaced to both multiplexed and non-multiplexed address/data bus architectures. An ALE input and internal latches allow the DAS to interface to a multiplexed address/data bus when

external address latches are not required by the system. The DAS can be accessed in either 8-bit or 16-bit data width. BW (Bus Width) input pin selects the 8-bit or 16-bit access. In 8-bit access mode, each 16-bit I/O register is accessed in 2 cycles. Address line A0 selects the lower or upper portions of a 16-bit register. In 16-bit access mode, address line A0 is a "don't care". As shown in the *Figures 6a* and *6b*, the DAS appears to the processor as 14 separate 16-bit or 28 separate 8-bit I/O locations.



The interface should provide the address, data and control signals to the DAS with the following requirements:

- An address decoder is needed to generate a chip-select for the DAS within the required address range.
- The switching relationship between ALE, CS, RD, WR, address bus and data bus should satisfy the DAS timing requirements. (Please refer to the data sheet for timing requirements.)
- When the DAS is working in an interrupt-driven I/O environment, a suitable service request link between the DAS and the system should be provided. This can be as simple as connecting the DAS' INT output to a processor's interrupt input or as sophisticated as using interrupt arbitration logic (interrupt controller) in systems that have many I/O devices.

Figure 3 illustrates the generic interface for the National Semiconductor's HPC family of 16-bit microcontrollers and the 8051 family of 8-bit microcontrollers. Figure 4 illustrates the interface for the 68HC11 family of microcontrollers or the processors with similar control bus architecture. The circuits in Figures 3 and 4 are the maximum system schemes assuming the microcontroller is accessing other peripherals in addition to the DAS, therefore external address latches and an address decoder are required to select the DAS as well as the other peripherals. The size and complexity of the address decoder, however, depends on the system. In a minimum system scheme, the DAS can be interfaced to the microcontroller with minimal external logic for address latches and address decoder. This is shown in Figure 5. Note that the DAS' $\overline{\text{CS}}$ signal is also latched with the ALE inside the DAS, so a higher order address bit can be used to drive CS input. In this scheme a wide range of addresses (with many bits as "don't cares") are used to access the DAS. Care must be taken not to use this address range for any other memory or I/O locations. For example, lets assume bit A15 is used for \overline{CS} , and must be 1 (inverter in place) to select the DAS. As a result, all the 32k of the upper address range is used for the DAS. However, address bits A5 to A14 are "don't cares" and the DAS can be mapped anywhere within the upper 32k of the address range.

3.0 INTERFACING THE DAS TO HPC MICROCONTROLLERS

In this section we are going to develop a detailed interface circuit between the HPC46083 microcontroller and the DAS. The HPC46083 is a member of the HPC family of high per-

formance 16-bit microcontrollers. The HPC family is available in a variety of versions suitable for specific applications. The reader is encouraged to refer to HPC family data sheets for complete information, available versions, and their specifications. The HPC46083, a 16-bit microcontroller with 16-bit multiplexed data and address lines, is one of the simplest members of the family. It is a complete microcontroller containing all the necessary system timing, internal logic, ROM, RAM, and I/O, and is optimized for implementing dedicated control functions in a variety of applications. Its architecture recognizes a single 64k byte of address space containing all the memory, registers and I/O addresses (memory-mapped I/O). The addressing space of the first 512 bytes (0000H to 01 FFH) contains 256 bytes of on-chip user RAM and internal registers. (The address values are given in hexadecimal format with suffix "H" as an indicator.) The last 8 kbytes of the address space (E000H to FFFH) are on-chip ROM used mainly for program storage. In the following applications, the HPC46083 is setup for the expanded mode (as opposed to the single-chip mode) of operation that allows the external address range (0200H to DFFFH) to be accessed. The external data bus in the HPC family is configurable as 8-bit or 16-bit, allowing it to efficiently interface with a variety of peripheral devices.

Interrupt handling is accomplished by the HPC46083's vector interrupt scheme. There are eight possible interrupt sources for the HPC46083. Four of these are maskable external interrupt inputs. These inputs can be programmed for different schemes, e.g., interrupt at low level, high level, rising edge or falling edge. One of these interrupts is used for interface with the DAS. The term "HPC" will be used throughout the remainder of this discussion to refer to the HPC46083.

Two different interface circuits are presented in *Figures 7* and *8*. The first circuit in *Figure 7* uses complete address decoding with the external address latches. This scheme assumes the HPC is accessing other devices using other address ranges. The circuit in *Figure 8* assumes the DAS is the only (or one of a few) peripherals interfaced to the HPC, so incomplete address decoding is used for minimum interface logic. Note that the address decoding schemes used in these circuits are only two of many different possibilities and are presented as generic forms of address decoding. These circuits are used as vehicles to illustrate the issues regarding the interface, and different schemes with other logic families or PAL devices can also be used for interface circuits.





3.1 Complete Address Decoding

Figure 7 shows the circuit with complete address decoding to generate the DAS' CS signal. The DAS is accessed as memory mapped I/O at the start of the external address range (0200H to 021BH), and 16-bit data access is selected for the DAS. External address latches, U2 and U3, (74HC573) are used for the HPC's multiplexed 16-bit data/ address lines. As a result, the ALE input of the DAS is tied high. An 8-bit magnitude comparator, U4, (74HC688) decodes the high order address byte [A15...A8] by comparing it with the logic input from the address range selector jumpers on header JP1. The jumper setting shown in Figure 7 is 02H. The output of the magnitude comparator enables 3-to-8 line decoder chip, U5, (74HC138). The 3-to-8 line decoder inputs are address lines A5 to A7. The output Y0 of the 3-to-8 line decoder is activated for the 32 locations of address space from 0200H to 021FH. This output (Y0) is used for the DAS' CS input. Address lines A1 to A4 are directly connected to the DAS address inputs. The A0 input of the DAS is tied to ground since 16-bit data access is used and A0 is a "don't care". The DAS uses 28 bytes of address locations with addresses from 0200H to 021BH.

The DAS signal timing requires that its $\overline{\text{CS}}$ be active at least 20 ns before $\overline{\text{RD}}$ or $\overline{\text{WR}}$. This requirement cannot be met with the HPC running at 20 MHz clock frequency. In order to compensate for the propagation delays in the address latches and decoder, 2 inverting buffers (U7), are placed in the $\overline{\text{RD}}$ control line. The need for these inverters will be discussed further in the following Timing Analysis section. The $\overline{\text{WR}}$ line does not require this delay compensation.

The DAS' INT output drives the INT4 input of the HPC. This allows the DAS to request service when acquired data is ready or for any other condition for which processor attention is needed. The selection of INT4 is arbitrary, and any other external interrupt input could have been used. In a real system, selection of a processor interrupt input will be based on the number of interrupt driven I/O devices and the priority for each device.

The DAS' clock is driven with an 8 MHz crystal clock module. The output of the clock module is separately buffered for the DAS. This keeps the DAS' clock clean and minimizes interference that might be generated and induced by other devices using the same clock line.

3.2 Minimal Address Decoding

The circuit in Figure 8 does not use the external address latches (U2, U3), the 8-bit magnitude comparator (U4), and the address setting jumpers (JP1). The 3-to-8 line decoder (U5) is still used and is enabled by the address/data lines DA9 and DA15. DA9 should be "1" to enable U5. This is selected to prevent address conflict between the DAS and the HPC internal RAM and registers, which use the address range 0000H to 01FFH with DA9 equal to "0". DA15 should be "0" to enable U5. This is selected to prevent conflict between the DAS and the HPC internal ROM, which uses the address range E000H to FFFFH with DA15 equal to "1". The Y0 output of U5 is still driving the DAS' CS input. The ALE output of the HPC directly drives the DAS' ALE input. The ALE latches the address and CS lines on the DAS' internal latches at the start of any data transfer cycle with the DAS.

The DAS can still be accessed with the same address range in the *Figure 7* circuit, which is 0200H to 021BH. However, many address bits are "don't care" in this case. The binary form of the DAS register addresses for the circuit in *Figure 8* is: 0XXX,XX1X,000P,PPP0. The P's indicate program bits, these will be programmed to select different registers. The X's are "don't care" bits. The rest of the bits should be programmed as shown.

The 3-to-8 line decoder (U5) outputs, Y1 to Y7, can still be used to access other peripherals, those peripherals should have internal latches for the address and chip-select as well. For example, up to eight DAS chips can be interfaced to an HPC using the circuit in *Figure 8*, for monitoring and data logging of 64 analog input channels. If the interface is for one DAS only, the DAS' \overline{CS} input can be generated with minimum of 2 gates, as shown within the dashed-lines on *Figure 8*, replacing the U5.

The critical DAS timing requirement for the circuit in *Figure 8* is the address and chip-select setup time to ALE going low. The HPC running at 20 MHz clock frequency cannot satisfy this timing specification. As a result, the clock speed of the HPC is lowered to 11.09 MHz to meet the DAS requirement. This point is also discussed further in the Timing Analysis section.

3.3 Timing Analysis

The user should perform a timing analysis along with the interface hardware design to ensure proper transaction of information between the processor and the DAS. For example the buffers in the $\overline{\text{RD}}$ input of the DAS in *Figure 7* are necessary to ensure proper timing. Similarly, the clock frequency of the HPC in *Figure 8* was reduced to ensure proper timing. For every new circuit design the DAS timing specifications for read and write cycles should be compared with the HPC (or the processor being used) timing specifications. Any mismatch between the timing characteristics must be compensated by hardware design changes or software techniques.

3.3.1 Complete Address Decoding Circuit

Study of the switching characteristics of the DAS and the HPC (running at 20 MHz) shows that the read cycle timing is more stringent than that of the write cycle. The timing diagram (*Figure 9*) shows the timing relationship for the signals involved in a read cycle. The first three signals are generated by the HPC (ALE, ADD/DATA, RD), and are shown with their minimum timing relationships. The three other signals are \overline{CS} and \overline{RD} received by the DAS, and DATA(DAS) which is sent to the HPC. The $\overline{CS'}$ longest propagation delay through the address latch (U3), magnitude comparator (U4), and 3-to-8 line decoder (U5) starts from the moment an address becomes valid. This propagation delay is, typically, 54 ns up to worst case of 116 ns.

Note: Maximum propagation delays for 74HC series logic devices are for 4.5V supply, 50 pF load and -40°C to 85°C temperature range. Typical values are for the same conditions at 25°C.

This delay, referred to the falling edge of the \overline{RD} (HPC), is 16 ns to 78 ns. The DAS requires that its \overline{RD} becomes active 20 ns after its \overline{CS} . This requirement compels insertion of delay on the HPC's \overline{RD} line before it is received by the DAS. Referenced to the HPC's \overline{RD} signal falling edge the DAS' should receive a \overline{RD} signal that is delayed by 36 ns to 98 ns (16 + 20 ns to 78 + 20 ns). Inverting buffers U7B and U7C

(75HC540) provide $\overline{\text{RD}}$ signal delay between the HPC and the DAS. The two buffers' propagation delay specification is typically 24 ns and the maximum is 50 ns. This is less than the 36 ns to 98 ns requirement drawn from the analysis. However, practical measurements have shown that this delay is sufficient within a temperature range of 0°C to 50°C. This discrepancy results from the fact that the operating conditions on the specification sheets (loading capacitance, supply voltage) for the logic devices are more severe than the ones in the practical circuit. However, if the circuit is to perform reliably in worst case conditions, extra delay may be inserted in the $\overline{\text{RD}}$ line.

The second timing requirement is the data setup time referenced to the rising edge of the HPC's $\overline{\text{RD}}$ line. The DAS data outputs will be valid from a typical 10 ns to a maximum of 80 ns after the falling edge of its $\overline{\text{RD}}$ line. The HPC requires 45 ns of setup time and has a $\overline{\text{RD}}$ pulse width of 140 ns (1 wait state), resulting in 95 ns of total delay in the $\overline{\text{RD}}$ buffers and data latency of the DAS. Again, at the extreme limits of the operating conditions, the valid data might miss the 45 ns of required setup time, so the insertion of 1 extra wait state (100 ns) in the read cycle of the HPC is required. The design shown here is an example to demonstrate necessary design considerations and may not be the best possible solution for every application.

The circuit of *Figure 7* was implemented and tested using the "HPC Designer's Kit" development system. The development system performs the HPC real time emulation and all of the HPC's features are available for use in the application. The HPC Designer's Kit also closely resembles the real processor's switching characteristics.

Figure 10 shows scope photos of the \overline{CS} , \overline{RD} and \overline{WR} signals from the Figure 7 circuit, using the HPC development system. Figure 10a shows a read and a write cycle when no inverter is added in the \overline{RD} line. There is plenty of setup time for \overline{CS} to \overline{WR} but not for \overline{CS} to \overline{RD} . Figure 10a shows a close look of the \overline{CS} to \overline{RD} setup time of Figure 10a. The setup time is 18 ns (at room temperature), very close to 20 ns, but not enough margin for circuit and temperature variations. Figure 10c shows a close look of the \overline{CS} and \overline{RD} signals after adding the inverters in the \overline{RD} line. The setup time has increased to 30 ns with 10 ns of margin to cover for circuit variations and temperature changes.

3.3.2 Minimal Address Decoding Circuit

Study of the switching characteristics for the circuit of *Figure 8* shows that the DAS address and \overline{CS} setup times to ALE low are not satisfied when the HPC is running at 20 MHz. The HPC generates a valid address only 18 ns (min) before its ALE goes low at this speed (see *Figure 9*). The DAS needs 40 ns of setup time. The solution is reducing the HPC's clock frequency. The HPC running at 10 MHz will have a minimum setup time of 43 ns. There is some extra delay for the DAS' \overline{CS} through U5 that must also be considered. This is the input to output propagation delay of U5, from the moment that address lines become valid to the point that the DAS' \overline{CS} (Y0 output of U5) goes low.





TL/H/11908-15

TL/H/11908-16

TL/H/11908-17

38.4**

38.4**

ALE low setup time. This is still about 2 ns less than the published DAS specifications. Although, practical tests resulted in reliable data transfer, to ensure dependable operation for the extremes of the circuit parameters and temperature variations, designers should use 10 MHz or less clock frequency for the HPC.

4.0 A SYSTEM EXAMPLE: A SEMICONDUCTOR FURNACE

In this application example the DAS measures the inputs from five sensors in a semiconductor furnace. We assume one of the circuits in *Figures 7* or β is used as the furnace data acquisition and control system. The system requirements will be defined and based on these requirements the DAS programming values for the DAS registers will be specified. A typical assembly routine for the HPC will also be presented for the DAS initialization and data capture.

Figure 12 shows a diagram of a typical measurement arrangement in a semiconductor furnace. A flow sensor measures the gas flow in the furnace chamber's duct. A pressure sensor measures the pressure in the chamber. Three temperature sensors measure the furnace temperature at the middle and each end of the furnace.

4.1 System Requirements and Assumptions

To control the operation of the furnace the following five measurements must be made:

- Absolute temperature at T1, with 12-bit resolution.
- Relative temperature, T1 to T2, with 12-bit + sign resolution.
- Relative temperature, TI to T3, with 12-bit + sign resolution.
- Gas flow, F, through the chamber, with 8-bit resolution.
- Pressure, P, in the chamber, with 8-bit resolution.

There are three alarm conditions that are also being monitored:

- Gas flow, F, exceeds a maximum limit.

- Gas flow, F, drops below a minimum limit.
- Pressure, P, exceeds a maximum limit.

The following assumptions are also made for the system:

- All the signals from the sensors are conditioned (gain and offset adjusted) to provide voltage levels within 0V-2.5V for the DAS inputs.
- The output of all signal conditioning circuits are single ended with respect to analog ground.
- The signal at the output of the flow sensor signal conditioner has 600Ω source impedance.
- The DAS reference voltage is 2.5V, i.e., $V_{REF\,+}\,=\,2.5V$ and $V_{REF\,-}\,=\,AGND.$
- The circuits in *Figure 7* or 8 (either one) is used for the furnace measurement and monitoring system. The following discussions and the program codes will be valid for both circuits.
- An approximate throughput rate of 50 Hz is desired for each set of measurement results (a set of results every 20 ms). However, due to the slow varying nature of the input signals, precisely controlled throughput rate is not essential for proper system performance.

4.2 DAS Setup and Register Programming

Based on the system requirements, we can proceed with the DAS setup and register settings.

The five sensor outputs are assigned to the first five DAS inputs:

- IN0: T1
- IN1: T2
- IN2: T3
- IN3: F
- IN4: P
- IN5: Not used Tied to GND
- IN6: Not used Tied to GND
- IN7. Not used Tied to GND



Seven DAS instructions are needed for measurement and limit monitoring. Five perform the conversions and two perform the "watchdog" function for comparison of "F" and "P" against programmed limits. Note that the variable "F" needs only 1 instruction to monitor both high and low limits. The following procedures are assumed for system operations:

- The seven instructions are executed in sequence from 0 to 6 with zero delay between them.
- After execution of instruction #6 the DAS loops back to instruction #0 and continues. Each loop is called an instruction loop.
- A delay is added, using the Timer register, before instruction #0 to provide 50 Hz throughput rate.
- Each instruction loop generates 5 conversion results. The FIFO is filled with 30 (6 sets of 5) results and is then read by the microcontroller. This is done by having an

interrupt (from the DAS to the HPC) when a specified number of results are contained in the FIFO.

— Conversion will not be stopped during FIFO reads. Reads are performed during last comparison instruction (#6) and during the delay before instruction #0. The reads add extra delay after each six instruction loop, but the amount of the delay is negligible compared to the 20 ms loop duration. (See Section 2.3 for a discussion on reading during conversion and the interruption of the internal clock during reads and writes.)

The input from the flow sensor has a 600 Ω source impedance, so it requires additional acquisition time. Referring to the equation in the DAS data sheet, for the 8-bit and "watchdog" mode, the acquisition time value (D) programmed in bits D12 through D15 of the Instruction register should be equal to 2 (D=0.36 \times Rs(k\Omega) \times f_{clk}(MHz)=0.36 \times 0.6 \times 8 = 1.73).

Now the contents of the DAS registers can be specified.

INSTRUCTION REGISTER:

- Sync and Pause bits are not used.

Instruction Register definition:

JUOI	i negi	ster ut		1.												
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		Acquisit	ion Time		W-dog	8/12	Timer	Sync		V_{IN}^{-}			V_{IN}^{+}		Paus.	Loop

Instruction #0: Measuring T1, Single Ended, 12-Bit, Timer enabled

)	V _{IN} ⁺ ∶	= IN0 ((T1),	V _{IN} – =	= AGN	D										
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Instruction #1: Measuring T1-T2, Differential mode, 12-Bit + sign

V	/ _{IN} +	= IN0	(T1),	V _{IN} - =	= IN1 ((T2)										
ſ	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Instruction #2: Measuring T1-T3, Differential mode, 12-Bit + sign $V_{1N1}^+ = IN0$ (T1) $V_{1N1}^- = IN2$ (T3)

■ IIN	1140	(י י י),	■ IIN	11 12 (10)											
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	

Instruction #3: Measuring F, Single Ended, 8-Bit, D = 2

V _{IN} +	= IN3 ((F), V	_{IN} ⁻ =	AGND)										
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	1	0	0	0	0	0	0	1	1	0	0

Instruction #4: Watchdog mode, F, Single Ended, D = 2

١	V _{IN} + ⊧	= IN3	(F), V	' _{IN} - =	AGNE)										
ſ	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Γ	0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0

Instruction #5: Measuring P, Single Ended, 8-Bit

V _{IN} +	= IN4 ((P), V	IN ⁻ =	AGND)										
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0

Instruction #6: Watchdog mode, P, Single Ended, Loop bit enabled

V _{IN} +	= IN4 ((P), V	' _{IN} - =	AGND)										
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	1

Instruction #7: Not Used

CONFIGURATION REGISTER:

- No auto zero or calibration before each conversion.

- Instruction number on bits D13 to D15 of the conversion results.

- Sync bit is not used and can be programmed as either input or output.

Configuration Register, Start Conversion Command

				_								_			
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Don't Care Diag. Test				R/ Poi	AM nter	Sync I/O	A/Z Each	Chan Mask	Stand- by	Full Cal	Auto Zero	Reset	Start	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Configuration Register, Reset Command

[D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Configuration Register, Full Calibration Command

	<u> </u>														
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

Configuration Register, RAM bank 1 Selection Command (Conversion is stopped)

J																
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Configuration Register, stopping the Conversion Command

_															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

TIMER REGISTER:

To calculate the timer preset value, we must first calculate the total instruction execution time. The following table shows the number of clock cycles for each instruction. Please see datasheet, Section 4.0 (Sequencer), for the discussion of the states and their duration.

Instruction #	State 0	State 1	State 7	State 6	State 4	State 5	Number of Clock Cycles
0	1	1	9			44	55
1	1	1	9			44	55
2	1	1	9			44	55
3	1	1	2			21	25
4	1	1	2	5	1	5	15
5	1	1	6			21	29
6	1	1	6	5	1	5	19
						Total:	253

There is a total of 253 clock cycles required for instruction execution. The Timer delay includes a fixed 2 clock cycles that must be added to 253, resulting in

253 + 2 = 255 clock cycles.

The total time for 255 clock cycles would be:

$$255 \times \frac{1}{8}$$
 MHz = 31.875 μ s.

This time must be subtracted from 20 ms to get the Timer delay.

 $20 \text{ ms} - 31.875 \ \mu \text{s} = 19.968 \ \text{ms}.$

A Timer count is 32 clock cycles, with an 8 MHz clock (125 ns period), each Timer count is

 $32 \times 125 \, \text{ns} = 4 \, \mu \text{s}.$

The timer preset value is then

19.968 ms \div 4 μ s = 4992,

with a hex value of 1380H.

Once the required contents of the DAS registers have been determined, the next step is to program the processor to interact with the DAS.

4.3 Microcontroller Programming

Interaction between a microcontroller and the DAS is basically accomplished by read and write operations, the microcontroller's external data transfer instructions are used for communications with the DAS.

Examples of assembly mnemonics for the DAS read and write operations are presented below for the HPC, 8051, and 68HC11 microcontroller families:

The HPC family can directly write 16-bit data to a memory-mapped I/O. Its main data transfer instruction is "LD" (load). Each read or write is only one instruction.

Write:

LD DAS_REG_ADD, #DAS_DATA

Read: LD [destination],DAS_REG_ADD

The 8051 family accesses an external memory-mapped I/O indirectly through the DPTR (data pointer) register. The data should be preloaded to the accumulator for writes and the accumulator is the destination for reads. The transfer is 8-bit and two cycles are needed for 16 bits of data. The basic instruction are "MOV" (move), "MOVX" (move external) and "INC" (increment).

Write:

MOV DPTR, #DAS_REG_ADD MOV A,DAS_DATA(low byte) MOVX @DPTR,A INC DPTR MOV A,DAS_DATA(high byte) MOVX @DPTR,A Read:

MOV DPTR, #DAS_REG_ADD MOVXA,@DPTR MOV [destination],A INC DPTR MOVXA,@DPTR

The above examples assume 16-bit addressing, however registers R0 or R1 of the 8051 can be used in place of DPTR for 8-bit addressing.

The 68HC11 family can access external memory mapped I/O directly. The data should be preloaded to the accumulator for writes and the accumulator is the destination for reads. Although, the 68HC11 is an 8-bit processor, it has 16-bit data transfer instructions that uses a double accumulator (A + B, called D) and performs 2 transfer cycles using a single instruction. The basic instructions are "LDD" (load double accumulator). Write:

LDD	#DAS_DATA
STD	DAS_REG_ADD
Read:	

LDD DAS_REG_ADD

4.3.1 HPC Assembly Routines for the Semiconductor Furnace Example

The program listing in *Figure 13* is the HPC assembly routine for the semiconductor furnace application example. The program contains only the DAS initialization and the DAS interrupt service routine. A complete program for the application will have all the data manipulation and control functions, which are not discussed here.

The routines closely follow the procedure in the flowcharts of *Figure 2* and are extensively commented to be self-explanatory. The routines also separated according to the flowchart sections. The main difference between the routines and the flowchart is that the DAS is not stopped at the start of the interrupt service routine.

The interrupt service routine uses the IFBIT (if bit is true) instruction to test for the state of the interrupt status bits. This is very handy for control applications.

The READ_FIFO routine reads the FIFO contents and stores them to a specified block of memory starting at the location called DAS_RESULT. The size of the block and, consequently, the number of FIFO locations being read is programmable (30 locations on the listing). The routine is only 5 lines of assembly. It uses the multi-function "XS" (exchange and skip) instruction to perform the data transfer, address increment or decrement, and a compare for decision making. The first LD instruction in the READ_FIFO routine loads the HPC's B and K registers with the starting address and the ending address of the memory block. The second instruction reads a word (16-bit) from the FIFO to "A" (accumulator). The XS instruction stores A in the memory location pointed to by B, increments B by 2 (for 2 bytes) and then compares B with K to test for the end of the memory block. If the end of the block has not been reached, the program jumps back to load the next word from the FIFO. otherwise the program skips the "JP" (jump) instruction and returns from the service routine.

	;*********** ;* ;* AN HPC AS ;* APPLICZ ;*	SSEMBLY ROUTINE FO ATION NOTE "INTERF. CHIPS TO MICRO	R THE SEMICODUCTOR APPLICATION EXAMPLE FOR THE ACING THE LM12454/8 DATA ACQUISITION SYSTEM PROCESSORS AND MICROCONTROLLERS"
	;* .* DV. FADTI	ר פאו.דע	
	;* DATE: 7/2 ;**********	27/93 *****	*****
	;***** HPC	REGISTERS SYMBOLI	C DEFINITIONS *****
0000	PSW	= 0C0H	PROCESSOR STATUS REGISTER
	; SP	= 0C4H	STACK POINTER
	; PC	= 0C6H	; PROGRAM COUNTER
	; A	= 0C8H	; ACCUMULATOR
	; R	= 0CCH	B REGISTER
	; X	= 0CEH	;X REGISTER
00E2	PORT	TB = 0E2H	PORT B DATA REGISTER
00F2	DIR	B = 0F2H	; PORT B DIRECTION REGISTER
00F4	BFUI	N = 0F4H	; PORT B ALTERNATE FUNCTION REGISTER
00D0 00D4 00D2	IRCI IRCI IRPI	R = 0D0H D = 0D4H D = 0D2H	; INTERRUPT / INPUT CAPTURE CONDITION REGIST; INTRUPT / ENDING REGISTER
	;***** DAS	REGISTERS / VARIA	BLES / CONSTANTS SYMBOLIC DEFINITIONS ******
0200	INS	TRO = 0200H	;DAS INSTRUCTION REGISTER ADDRESSES
0202	INS	TR1 = 0202H	; READ/WRITE REGISTERS
0204	INS'	PR2 = 0204H	; " . "
0208	INS	TR3 = 0208H	, , м
020A	INS	TR5 = 020AH	, n
020C	INS	TR6 = 020CH	; "
020E	INS	PR7 = 020EH	i n
0210	CON	FIG = 0210H	;DAS CONFIGURATION REGISTER ADDRESS, R/W
0212	INTI	EN = 0212H	;DAS INTERRUPT ENABLE REG. ADDRESS, R/W
0214	INT	STAT = 0214H	; DAS INTERRUPT STATUS REG. ADD. READ ONLY
0216	TIM	ER = 0216H	; DAS TIMER REG. ADDRESS, R/W
0218 021A	FIF LMT:	S = 0218H STAT = 021AH	;DAS FIFO ADDRESS, READ ONLY ;DAS LIMIT STATUS REG. ADD. READ ONLY
01C0	DAS	_RESULT = 01C0H	;START ADDRESS OF TOP 64 LOCATION OF HPC ;ON-CHIP RAM TO STORE CONVERSION RESULTS
00BC	DAS_	_INT_MEM = 00BCH	;HPC MEMORY LOCATION TO STORE INTERRUPT ;STATUS REGISTER .UCC MEMORY LOCATION TO STORE LIMIT STATUS
UUBE	DAG	_DIM_MEM = 00BEM	;REGISTER
001E 1380	FIF	D_CNT = 30 ER_SET = 01380H	;NUNBER OF RESULTS IN FIFO, A DECIMAL VALUE ;TIMER PRESET VALUE
OOFF	F_M	AX = OFFH	;HIGH LIMIT FOR GAS FLOW
0000	F_M	IN = 000H	;LOW LIMIT FOR GAS FLOW
OOFF	P_M	AX = OFFH	;HIGH LIMIT FOR PRESSURE
0000		29 = 0.0974	GENERAL SOFTWARE FLAGS BVTF
0000	CAL	$_{\rm FLG} = 0$	BIT 0 OF FLAGS BYTE FOR CALLIBRATION
0000	.SECT PDAST	ST,ROM16	
	FIGURE 13.	HPC Assembly Pro	Dgram Listing (Continued)

9					
0 0000 1 0000 2	9718C0	START:	LD	PSW.B,#018H	; PROCESSOR STATUS WORD, EXPANDED MODE ;1 WAIT STATE, CAN BE ZERO WAIT STATE FOR CIPCULT IN FIGURE 9 #01/04
3 4 0003	9700D0		LD	ENIR.B,#00H	DISABLE ALL INTERRUPTS
5 0006 6 0009	970002		LD	IRCD. B, #00H	SET 14 FOR HIGH TO LOW EDGE DETECT
7 0000	B70000E2		LD	PORTB.W, #00H	; PORT B ALL ZERO
8 0010 9 0	B7FFFFF2		LD	DIRB.W,#OFFFFH	; PORT B ALL OUTPUTS, B10,11,12 AND 15 ; ARE PREDEFINED DUE TO EXPANDED MODE ;NOTE: PORT A IS ALSO PREDEFINED
- 1 0014 2	B70000F4		LD	BFUN.W,#00H	; PORT B NO ALTERNATE FUNCTION
3		;*****	DAS REG	ISTERS INITIALIZATION ***	***
5 0018 6	83020210AB		LD	CONFIG.W,#0002H	;RESET, SELECT RAM SECTION 0, RP=00
7 0011	8702000200AB		LD	INSTRO.W, #0200H	; INSTRUCTIONS INITIALIZATION, VALUES
8 0023	83200202AB		LD	INSTR1.W,#0020H	; ARE AS SPECIFIED ON THE SYSTEM
9 0028	83400204AB		LD	INSTR2.W,#0040H	; DESIGN
0 0021	87240C0206AB		LD	INSTR3.W, #0240CH	; " . "
1 0033	87280C0208AB		LD UL	INSTR4.W, #0280CH	7 ···
2 0039	8/0410020AAB		ТD ЛП	INSTRO.W, #0410H	і , и
3 UO3E 4	870811020CAB		עם	TINGING.W, #USIIN	
5 0045 6	5 8701000210AB		LD	CONFIG.W, #0100H	; SELECT RAM SECTION 1, RP=01
7 004E 8 0051 9	8702FF0208AB 8702FF020CAB		LD LD	INSTR4.W,#(0200H+F_MAX) INSTR6.W,#(0200H+P_MAX)	HIGH LIMIT FOR INSTRUCTION 4 HIGH LIMIT FOR INSTRUCTION 6
0 0057 1	8702000210AB		ΓD	CONFIG.W,#0200H	;SELECT RAM SECTION 2, RP=10
2 0051 3 0062 4	0 83000208AB 2 870100020CAB		LD LD	INSTR4.W,#(0000H+F_MIN) INSTR6.W,#0100H	LOW LIMIT FOR INSTRUCTION 4 LOW LIMIT FOR INSTRUCTION 6 NEGATIVE FULL-SCALE, NOT USED
5 6 0068 7 8	87F0150212AB		LD	INTEN.W,#((FIFO_CNT*204)	8)+015H) ;SHIFT FIFO_CNT TO MSBS OF HIGH ;BYTE, THEN ADD LOW BYTE (015H),
9 0 0061 1	5 8713800216AB		LD	TIMER.W, #TIMER_SET	; DAS INT # 0, 2 AND 4 ARE ENABLED ; TIMER INITIALIZED WITH PRESET VALUE
2		;*****	ENABLIN	G HPC INTERRUPT #4 *****	*
4 0074 5	1 9711D0		LD	ENIR.B,#011H	;ENABLE HPC GLOBAL AND INTERRUPT #4
6 7		;*****	DAS FUL	L CALIBRATION ******	
8 0071 9	7 96BA08		SBIT	CAL_FLG, FLAGS.B	;SET CALIBRATION FLAG FOR PROGRAM ;CONTROL
0 007# 1	A 83080210AB		LD	CONFIG.W,#0008H	; DAS CALIBRATION IS STARTED
2 0071 3	7 96BA10	WAIT1:	IFBIT	CAL_FLG,FLAGS.B	;CHECK FOR CAL_FLG, IF 1 WAIT, ;IDEL LOOP UNTIL CALIBRATION IS DONE
4 0082 5 6 7	2 63		JP	WAITI	;AND INTEROPT FROM DAS IS RECEIVED, ;IN A COMPLETE PROGRAM, PROCESSOR ;CAN DO OTHER TASKS
/ 8 9		;*****	STARTIN	G THE CONVERSIONS ******	
0 0083	3 83010210AB		LD	CONFIG.W, #0001H	;START BIT = 1, DAS STARTS
2 0088 3	8 60	WAIT2:	JP	WAIT2	;IDEL LOOP FOR HPC TO WAIT FOR DAS ;INTERRUPT
4 5 6 7					;THIS IS MAINLY A TEST STATEMENT HERE ;AND IN A COMPLETE PROGRAM PROCESSOR ;IS DOING OTHER TASKS
8		FIGURE	10 1100	Accombly Drogram Lintin	TL/H/1190
		naunt	. 15. חיינ	Assembly Flogram LISU	

139		:*****	THE DAS	INTERRUPT SERVICE RUT	TINE *****
140 141 FFF6	8900 B	.TPT 4.	DAS INT	SERV	ASSEMBLER INTERRUPT ADDRESS DIRECTIVE
142	0,000	DAG THE	CEDU.		
143 0089		DAS_IN1	SERV.		
145 0089	AFC8		PUSH	A	; PUSH INSTRUCTIONS TO SAVE REGISTER
146 008B	AFCC		PUSH	В	CONTENTS ON STACK, A, B, K, X AND
147 008D	AFCA		DUCH	K V	PSW ARE SHOWN AS GENERAL PURPUSE
140 0001	AFCO		PUSH	PSW.W	IN INTERRUPT SERVICE ROUTINES, THEY
150					CAN BE DELETED FROM THE LIST
151					
152 0093	A40214BCAB		LD	DAS_INT_MEM.W, INTSTAT	T.W ; STORE CONTENTS OF DAS INTERRUPT REG.
153					; IN HPC MEMORY FOR BIT TESTING
154		. * * * * * *	INDIVID	MAL BITS IN THE DAS IN	NT MEM ARE TESTED AND DIFFERENT *****
156		;*****	ROUTINS	WILL SERVE INDIVIDUAL	L CASES
L57					
158 0098	96BC12		IFBIT	2, DAS_INT_MEM.B	; IF INTERRUPT IS FROM FIFO FULL
L59 009B	4E		JP	READ_FIFO	JUMP TO ROUTINE READ_FIFO
161 009C	968010		TEBIT	O DAS INT MEM B	TE ANY LIMITS IS PASSED JUMP TO
162 009F	49		JP	DAS LIMIT	ROUTINE DAS_LIMIT FOR ACTION
163				=	OTHERWISE MOVE ON
64 00A0	83020210AB		LD	CONFIG.W,#0002H	; IF NON OF THE ABOVE BITS MUST BE
65 00A5	96BA18		RBIT	CAL_FLG, FLAGS.B	;CALIBRATION COMPLETE, RESET THE DAS
.66 00A8	4C		JP	DONE	; AND CAL_FLG, THEN RETURN
68 68		. * * * * * *	SEBUTCE	POUTTINE DAS LIMIT ***	****
.69		,	SERVICE	DUOTING DUOTINII	
70 00A9		DAS_LIM	IT:		
.71		_			
.72			; BODY C	F THE SERVICE ROUTINE	
73			; THIS F	COUTINE SHOULD READ THE	S DAS LIMIT STATUS REGISTER AND TEST THE
.74			INECESS	ARI DITS, BASED UN WHA	AT DIT ID DET THE FROMER ACTION IS TAKEN
.76 00A9	4B		, JP	DONE	
.77					
78					
.79		;*****	SERVICE	E ROUTINE READ_FIFO ***	***
81 0075		יק הנקק	FO		
.82					
83 00AA	A701C001FA		LD	BK.W, #DAS_RESULT, # (DA	AS_RESULT+2*FIFO_CNT-2)
.84					;LOAD B FOR STARTING ADDRESS OF THE
.85					; BLOCK TO BE FILLED WITH FIFO,
86 97					;SET K FOR UPPER LIMIT OF THE BLOCK
.88 00AF	B60218A8	LPFIFO:	LD	A,FIFO.W	;LOAD ACC WITH FIFO CONTENTS, FIFO
.89					POINTER IS INCREMENTED ON EACH READ
.90 00B3	E1		XS	A,[B+].W	;STORE ACC TO THE HPC'S RAM WITH B
.91					;AUTO-INCREMENT AND SKIP IF GREATER
.92	65		TD	I DETEO	;THAN K
93 00B4	65		JP	LFLIFO	
95					
96 00B5	3FC0	DONE:	POP	PSW.W	;RELOAD THE SAVED REGISTERS BACK
97 00B7	3FCE		POP	Х	; FROM STACK
98 OOB9	3FCA		POP	К	;
99 00BB	3FCC		POP	в	;
00 00BD	3FC8		POP	А	;
02 00Ba	3.5		RETT		RETURN FROM INTRRUPT ROUTINE
03					,
04 0000		.END ST	ART		
* Errors	s: 0, Warnings:	0			
					TI /H/119
		FI	GURF 1	3 HPC Assembly Prog	ram Listing
				or the Accountry Prog	

Don't Care Diag. Test RAM Sync A/Z Chan Stand Full Auto Reset Start - Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution - Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses - Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Standby: When set to 1 a full calibration cycle is performed - Standby: When set to 1 a full calibration cycle is performed - Standby: When set to 1 a stort auto-zero cycle if performed before each conversion - Start: 0.O: 0 = Stis 13 to 15 of the conversion result hold the instruction number to which the result active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync ()C: 0 = Sync pin is input, 1 = Sync pin is output 8: - This bit is used for production testing, must be kept zero for normal operation - Don't care RAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 De D7 De<	Don't Care Dag. Test PAM Sync A/Z Dam Sund	Image: Data Data Data Data Data Data Data Dat	Don't Care Dag Test PAME Sync AZZ Data Test PAME • Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution. • Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses • Auto-Zero: When set to 1 at long auto-zero calibration cycle is performed • Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay • Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit • AZZ Eac: When set to 1 a short auto-zero cycle if performed before each conversion • Sync I/C: 0 = Sync production testing, must be kept zero for normal operation • Dai to zero: XMMER St NOTES: guration Register: Address: Symbol: Dis Dis </th <th>Don'Care Dag. Test PAMA Ponter Sync AZZ Each Mask Start Cal Azo Reset Mask • Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution • Reset: When set to 1 along auto-zero calibration cycle is performed • Auto-Zero: When set to 1 along auto-zero calibration cycle is performed • Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay • Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = • AZZ Each: When set to 1 a short auto-zero cycle if performed before each conversion • AZZ Each: When set to 1 a short auto-zero cycle if performed before each conversion • AZZ Each: When set to 1 a short auto-zero cycle if performed before each conversion • Diagnostic: When set to 1 a short auto-zero cycle if performed before each conversion • Diagnostic: When set to 1 a short auto, must be ket zero for normal operation • Diagnostic: When set to 1 a short auto, must be ket zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Doi to a D1 D1 D1 • Diagnostic: When</th> <th>Don't Care Diag. Test RAM Pointer Sync A/Z Each Chan Mask Stand- by Full Auto Call Zero Reset Start - Start: 0 = Stops the instruction execution . 1 = Starts the instruction execution - Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses - Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay - - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: - Don't care GRAMMER'S NOTES: Symbol: Iguration Registers: Address: Symbol: </th>	Don'Care Dag. Test PAMA Ponter Sync AZZ Each Mask Start Cal Azo Reset Mask • Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution • Reset: When set to 1 along auto-zero calibration cycle is performed • Auto-Zero: When set to 1 along auto-zero calibration cycle is performed • Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay • Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = • AZZ Each: When set to 1 a short auto-zero cycle if performed before each conversion • AZZ Each: When set to 1 a short auto-zero cycle if performed before each conversion • AZZ Each: When set to 1 a short auto-zero cycle if performed before each conversion • Diagnostic: When set to 1 a short auto-zero cycle if performed before each conversion • Diagnostic: When set to 1 a short auto, must be ket zero for normal operation • Diagnostic: When set to 1 a short auto, must be ket zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Doi to a D1 D1 D1 • Diagnostic: When	Don't Care Diag. Test RAM Pointer Sync A/Z Each Chan Mask Stand- by Full Auto Call Zero Reset Start - Start: 0 = Stops the instruction execution . 1 = Starts the instruction execution - Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses - Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay - - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: - Don't care GRAMMER'S NOTES: Symbol: Iguration Registers: Address: Symbol:
• Pointer 1/0 Each Mask by Cal Zero • Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution • Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero affer 2 clock pulses • Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed • Standby: When set to 1 a long auto-zero calibration cycle is performed • Standby: When set to 1 a long auto-zero cycle is performed • Standby: When set to 1 a short auto-zero cycle if performed before each conversion • Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 8: • RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = • This bit is used for production testing, must be kept zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care RAMMER'S NOTES: puration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D7 D6 D4 D3 D2	V/2 Each Mask by Cal Zero - Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution - Reset: When set to 1 a long auto-zero calibration cycle is performed - Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a lul calibration cycle is performed - Standby: When set to 1 a long auto-zero calibration cycle is performed - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the rest 1 hills 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 18: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care SRAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D13 D1 D1 D1 D2 D4 D3 D2	Image: 10 Each Mask by Call Zero - Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution - Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses - Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Auto-Zero: When set to 1 a full calibration cycle is performed - StantSty: When set to 1 a full calibration cycle is performed - Start: 0 = Stops the instruction execution. The chips of the conversion result hold the instruction number to which the result 1 a Bits 13 to 15 of the envolvesion the extended sign bit - AVZ Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output * RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits ≠1, 10 = - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction 121: - Drit are Particin Register: Address: Symbol: - Dist Dia	Image: Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset titself to zero after 2 clock pulses - Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Start: 0 = Stops the instruction execution is previous standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - MZ Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync (V: 0 = Sync pin is output 1 = Dist 13 to 15 of the result hold the extended sign bit With the set to 1 perform diagnostic conversion along with a property selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction. Dist Dia 1	Image: Instruction execution 1/0 Each Mask by Cat Zero - Start: 0 = Stops the instruction execution - Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will audmitcally reset itself to zero after 2 clock pulses - Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Standy: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output 1/2 - RAM Pointer: Selecits the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = L - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: D011 D10 D2 D1 D0 D2 D1 D0 D12: D011 D10 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2<	Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care RAMMER'S NOTES: guration Registers: Address: Symbol:
• Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution • Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses • Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed • Starts: 0 = Stardby: When set to 1 a tull calibration cycle is performed • Stardby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay • Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result a Bits 13 to 15 of the result hold the extended sign bit • A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion • Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 8: • RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = • This bit is used for production testing, must be kept zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction • D12: • Don't care RAMMER'S NOTES: guration Register: Address: Symbol: • D15 D14 D12 D11 D10 D8 D7 D6 D4 D3 D2 D1 D0 <td< td=""><td> Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero califormation cycle is performed Stantby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the cl active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the rest 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output Of an other set to sections of the instruction ARM, 00 = Instructions, 01 = Limits #1, 10 = 0. This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction FD12 : Don't care GRAMMER'S NOTES: Too Don't care GRAMMER'S NOTES: Symbol: Distores: Symbol: Distore: Symbol: Distore: Symbol: Di</td><td> Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zarc: When set to 1 a full calibration cycle is performed Standby: When set to 1 the child pose to low-power standby mode, resetting the bit will return the chactive mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero calibration QO = Instructions, 01 = Limits #1, 10 = 0. This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction 212: Don't care RAMM Pointer: Selects the sections of the instruction along with a properly selected instruction 212: Don't care RAMM FIS NOTES: Martion Register: Address: Symbol: Dis D14 D13 D12 D11 D10 D2 D2 D2 D2 D4 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: </td><td> Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a fong atto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit AVZ Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output Bits 13 to 15 of the result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the instructions, 01 = Limits #1, 10 = 10 Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output Bits 13 to 15 of the result hold the instruction and operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction of the selections Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction. Dis Dia Dia Dia Dia Dia Dia Dia Dia Dia Dia</td><td> Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution instruction pointer to zero. Will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Standby: When set to 1 a full calibration cycle is performed Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output Bits 13 to 15 of the result hold the instruction autoper to which the result 1 = Bits 13 to 15 of the result hold the instructions, 01 = Limits #1, 10 = 1 This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction Dis D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D9 D2 D1 D0 Hexadecimal value: International Value:<</td><td> Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output P8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care </td></td<>	 Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero califormation cycle is performed Stantby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the cl active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the rest 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output Of an other set to sections of the instruction ARM, 00 = Instructions, 01 = Limits #1, 10 = 0. This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction FD12 : Don't care GRAMMER'S NOTES: Too Don't care GRAMMER'S NOTES: Symbol: Distores: Symbol: Distore: Symbol: Distore: Symbol: Di	 Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zarc: When set to 1 a full calibration cycle is performed Standby: When set to 1 the child pose to low-power standby mode, resetting the bit will return the chactive mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero calibration QO = Instructions, 01 = Limits #1, 10 = 0. This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction 212: Don't care RAMM Pointer: Selects the sections of the instruction along with a properly selected instruction 212: Don't care RAMM FIS NOTES: Martion Register: Address: Symbol: Dis D14 D13 D12 D11 D10 D2 D2 D2 D2 D4 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: 	 Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a fong atto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit AVZ Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output Bits 13 to 15 of the result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the instructions, 01 = Limits #1, 10 = 10 Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output Bits 13 to 15 of the result hold the instruction and operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction of the selections Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction. Dis Dia Dia Dia Dia Dia Dia Dia Dia Dia Dia	 Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution instruction pointer to zero. Will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Standby: When set to 1 a full calibration cycle is performed Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output Bits 13 to 15 of the result hold the instruction autoper to which the result 1 = Bits 13 to 15 of the result hold the instructions, 01 = Limits #1, 10 = 1 This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction Dis D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D9 D2 D1 D0 Hexadecimal value: International Value:<	 Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output P8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care
Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero affer 2 clock pulses Auto-Zero: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the resu 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care RAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol:	- Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution - Reset: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a lung auto-zero calibration cycle is performed - Full Calibration: When set to 1 a lung auto-zero calibration cycle is performed - Full Calibration: When set to 1 a lung auto-zero calibration cycle is performed - Full Calibration: When set to 1 a lung auto-zero calibration cycle is performed - Full Calibration: When set to 1 a lung auto-zero calibration cycle is performed - Full Calibration: When set to 1 a thick calibration cycle is performed - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the res 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care	Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 all calibration cycle is performed Standby: When set to 1 a long auto-zero calibration cycle is performed Standby: When set to 1 a long auto-zero calibration cycle is performed Standby: When set to 1 a long auto-zero calibration cycle is performed Standby: When set to 1 a full calibration cycle is performed Standby: When set to 1 a full calibration cycle is performed Standby: When set to 1 a full calibration cycle is performed Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care RAMREN'S NOTES: <u>puration Registers: Address: Symbol: <u>D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: puration Register: Address: Symbol: <u>D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: puration Register: Address: Symbol: <u>D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: } Symbol: <u>D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: } Symbol: <u>D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: } Symbol: D15 D14 D13 D12 D11 D10 D2 D1 D2 D15 D4 D3 D2 D1 D0 D1 D1 D10 D2 D1 D2 D1 D</u></u></u></u></u></u>	- Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution - Reset: When set to 1 a long auto-zero calibration cycle is performed - Auto-Zero: When set to 1 a full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - AZE: When set to 1 a short auto-zero cycle is performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output Bit: 1 bit 15 to 15 a of the result hold the extended sign bit - AZE Each: When set to 1 a short auto-zero cycle in performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output Bit: 1 bit 15 of the result hold the extended sign bit - This bit is used for production tosting, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care SRAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 <	- Start: 0 = Stops the instruction execution. - Reset: When set to 1 a long auto-zero calibration cycle is parformed - Auto-Zero: When set to 1 a lull calibration cycle is performed - Full Calibration: When set to 1 full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - AZE: When set to 1 a short auto-zero cycle is performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = 1 - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care SRAMMEP'S NOTES: Iguration Register: Address: Symbol: D15: D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Int b 11 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: <td> Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 </td>	 Start: 0 = Stops the instruction execution. 1 = Starts the instruction execution Reset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
- Hesel: when set to 1, resets the Start bit, also resets all the bits is starts registers and resets the instruction pointer to zero, will automatically reset tisel to zero are 2 clock pulses - Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync 1/0: 0 = Sync pin is input, 1 = Sync pin is output B: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care RAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: Symbol: D1 D1 D1 <td< td=""><td> Indexit: When set to 1 acro, will automatically reset tisel to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a long auto-zero calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the cl active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the rest 1 = Bits 13 to 15 of the rosult hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output APX Each: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic symbol: Interform Register: Address: Symbol: In</td><td> heset when set to 1, resets the Start bit, also resets at the bit is is status registers and setues in instruction pointer to zero, will auto-zero calibration cycle is performed Auto-Zero: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chactive mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result a Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits ≠1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction 712: Don't care RAMMERS NOTES: RAMMERS NOTES: Raution Register: Address: Symbol: <u>Dis D14 D13 D12 D11 D10 D2 D2 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>Dis D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>Dis D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 </td><td>- reset: When set to 1, resets the Start bit, also resets the direction pointer to zero, will automatically reset tise! To zero after 2 clock pulses - Auto-Zero: When set to 1 a full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the resul 1 = Bits 13 to 15 of the result hold the extended sign bit - AZ Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input 1 = Sync pin is output 1 10: 11: Bits 13 to 15 of the result hold the extended sign bit - AZ Each: When set to 1 a perform diagnostic conversion result hold the instructions, 01 = Limits #1, 10 = 1 - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care SRAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Symbol: D1 D1</td></td<> <td>- nester When set to 1, research will auto-zero calibration cycle is performed - Auto-Zero: When set to 1 a full calibration cycle is performed - Full Calibration: When set to 1 a full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the resul 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync (PC: 0 = Sync pin is input, 1 = Sync pin is output - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care SRAMMER'S NOTES: Iguration Register: Address: Symbol: Ites and the bits Symbol: D15 D14 D12 D11 D10 De D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: Ites and the property selected instruction Symbol: Ites and the property selected instruction D15 D14 D12 D11 D10 D6 D7</td> <td> Heset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output Path Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 </td>	 Indexit: When set to 1 acro, will automatically reset tisel to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a long auto-zero calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the cl active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the rest 1 = Bits 13 to 15 of the rosult hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output APX Each: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic symbol: Interform Register: Address: Symbol: In	 heset when set to 1, resets the Start bit, also resets at the bit is is status registers and setues in instruction pointer to zero, will auto-zero calibration cycle is performed Auto-Zero: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chactive mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result a Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits ≠1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction 712: Don't care RAMMERS NOTES: RAMMERS NOTES: Raution Register: Address: Symbol: <u>Dis D14 D13 D12 D11 D10 D2 D2 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>Dis D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>Dis D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 bit 1 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 	- reset: When set to 1, resets the Start bit, also resets the direction pointer to zero, will automatically reset tise! To zero after 2 clock pulses - Auto-Zero: When set to 1 a full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the resul 1 = Bits 13 to 15 of the result hold the extended sign bit - AZ Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input 1 = Sync pin is output 1 10: 11: Bits 13 to 15 of the result hold the extended sign bit - AZ Each: When set to 1 a perform diagnostic conversion result hold the instructions, 01 = Limits #1, 10 = 1 - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care SRAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Symbol: D1 D1	- nester When set to 1, research will auto-zero calibration cycle is performed - Auto-Zero: When set to 1 a full calibration cycle is performed - Full Calibration: When set to 1 a full calibration cycle is performed - Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the resul 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync (PC: 0 = Sync pin is input, 1 = Sync pin is output - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care SRAMMER'S NOTES: Iguration Register: Address: Symbol: Ites and the bits Symbol: D15 D14 D12 D11 D10 De D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: Ites and the property selected instruction Symbol: Ites and the property selected instruction D15 D14 D12 D11 D10 D6 D7	 Heset: When set to 1, resets the Start bit, also resets all the bits is status registers and resets the instruction pointer to zero, will automatically reset itself to zero after 2 clock pulses Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output Path Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
• Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed • Full Calibration: When set to 1 a full calibration cycle is performed • Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay • Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result = Bits 13 to 15 of the result hold the extended sign bit • A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion • Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 8: • RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = • This bit is used for production testing, must be kept zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: • Don't care RAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: Symbol: D1 D1 D9 D8 D7 D6 D4 D3 D2 D1 D0 <td>Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the cl active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the rest 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12 Don't care GRAMMER'S NOTES: Iguration Registers: Address: Symbol: Ifiguration Register: Address: Symbol: Ifiguration R</td> <td>Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the ch active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 is 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output B: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care RAMER'S NOTES: guration Register: Address: Symbol: Dis D14 D12 D11 D10 De D7 D6 D4 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Symbol: D1 D1 D2 D1 D0 D2 D1 D0 D1 D2 D1 D0 D2 D1 D0<td>Auto-Zero: When set to 1 a full calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output B A/Z Each: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care SHAMMEP'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol:</td><td>Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 18: FAM Pointer. Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction DD12: - Don't care BRAMMEP'S NOTES: Iguration Register: Address: Symbol: D15 D14 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De De D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: Symbol: D15 D14 D13 D12 D11 D10 De D8 D7 D6 D5 D4 D3 D2 D1 D0 <!--</td--><td> Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care GRAMMER'S NOTES: Instruction Registers: Address: Symbol: Instruction State is a state is selected and the symbol: Instruction Registers: Address: Symbol: Instruction Registers: Address: Symbol: Instruction Registers: Address: Symbol:</td></td></td>	Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the cl active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the rest 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12 Don't care GRAMMER'S NOTES: Iguration Registers: Address: Symbol: Ifiguration Register: Address: Symbol: Ifiguration R	Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the ch active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 is 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output B: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care RAMER'S NOTES: guration Register: Address: Symbol: Dis D14 D12 D11 D10 De D7 D6 D4 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Symbol: D1 D1 D2 D1 D0 D2 D1 D0 D1 D2 D1 D0 D2 D1 D0 <td>Auto-Zero: When set to 1 a full calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output B A/Z Each: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care SHAMMEP'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol:</td> <td>Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 18: FAM Pointer. Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction DD12: - Don't care BRAMMEP'S NOTES: Iguration Register: Address: Symbol: D15 D14 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De De D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: Symbol: D15 D14 D13 D12 D11 D10 De D8 D7 D6 D5 D4 D3 D2 D1 D0 <!--</td--><td> Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care GRAMMER'S NOTES: Instruction Registers: Address: Symbol: Instruction State is a state is selected and the symbol: Instruction Registers: Address: Symbol: Instruction Registers: Address: Symbol: Instruction Registers: Address: Symbol:</td></td>	Auto-Zero: When set to 1 a full calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output B A/Z Each: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care SHAMMEP'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol:	Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed - Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 18: FAM Pointer. Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction DD12: - Don't care BRAMMEP'S NOTES: Iguration Register: Address: Symbol: D15 D14 D12 D11 D10 De De De D7 De D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 De De De D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: Symbol: D15 D14 D13 D12 D11 D10 De D8 D7 D6 D5 D4 D3 D2 D1 D0 </td <td> Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care GRAMMER'S NOTES: Instruction Registers: Address: Symbol: Instruction State is a state is selected and the symbol: Instruction Registers: Address: Symbol: Instruction Registers: Address: Symbol: Instruction Registers: Address: Symbol:</td>	 Auto-Zero: When set to 1 a long auto-zero calibration cycle is performed Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care GRAMMER'S NOTES: Instruction Registers: Address: Symbol: Instruction State is a state is selected and the symbol: Instruction Registers: Address: Symbol: Instruction Registers: Address: Symbol: Instruction Registers: Address: Symbol:
 Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = - This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care RAMMER'S NOTES: guration Registers: Address: Symbol: D15 <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>D15</u> <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>D15</u> <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>D15</u> <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>D15</u> <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: <u>D15</u> <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: <u>D15</u> <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D10</u> <u>D10</u> <u>D10</u>	 Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the cl active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the rest 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output DB: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction DDi' care REAMMER'S NOTES: Ifguration Register: Address: Symbol: Yerd Dia D1 D2 D2 D4 D3 D2 D1 D1 D1 D1 D2 D8 D7 D6 D5 D4 D3 D2 D1 D1 D1 D1 D2 D2 D4 D3 D2 D1 D1 D1 D1 D2 D2 D2 D4 D3 D2 D1 D1 D1 D2 D2 D4 D3 D4 D3 D2 D1 D1 D1 D2 D2 D4 D3 D4 D3 D2 D1 D1 D1 D2 D2 D2 D4 D3 D4 D3 D2 D1 D1 D1 D2 D2 D4 D3 D4 D3 D2 D1 D0 D2 D4 D3 D4 D3 D2 D4 D3 D4 D3 D2 D4 D3 <pd4< p=""> <p< td=""><td> Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the ch active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result a Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = 0. This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care RAMMER'S NOTES: guration Register: Address: Symbol: Dis <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: D15 <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: D15 <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: But D15 <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: But D15 <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value:</td><td> Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output BAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction DI2: Don't care SRAMMER'S NOTES: guration Registers: Address: Symbol: Dis D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Bits D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Dis D14 D12 D11 D10 D2 D6 D5 D5 D4 D3 D2 D1 D0 Hexadecimal value:</td><td> Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output FAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care BRAMMEP'S NOTES: Iguration Registers: Address: Symbol: End to 11 the D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Iguration Register: Address: Symb</td><td> Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care PGRAMMER'S NOTES: figuration Registers: Address: Symbol: Symbol: Symbol:</td></p<></pd4<>	 Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the ch active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result a Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = 0. This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care RAMMER'S NOTES: guration Register: Address: Symbol: Dis <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: D15 <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: D15 <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: But D15 <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: But D15 <u>D14</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value:	 Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output BAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction DI2: Don't care SRAMMER'S NOTES: guration Registers: Address: Symbol: Dis D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Dis D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Bits D14 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Dis D14 D12 D11 D10 D2 D6 D5 D5 D4 D3 D2 D1 D0 Hexadecimal value:	 Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output FAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care BRAMMEP'S NOTES: Iguration Registers: Address: Symbol: End to 11 the D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Iguration Register: Address: Symb	 Full Calibration: When set to 1 a full calibration cycle is performed Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: Don't care PGRAMMER'S NOTES: figuration Registers: Address: Symbol: Symbol: Symbol:
• Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay • Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit • A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion • Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 8: • RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = • This bit is used for production testing, must be kept zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: • Don't care RAMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D7 D6 D5 D4 D3 D2 D1 D0 D9 D7 D6 D5 D4 D3 D2 D1 D0 D8 D7 D6 D4 D3 D2 D1 D0 D8 <	Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the clattive mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the res 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output Pather and the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output Pather and the extended sign bit A/Z Each: When set to 1 perform diagnostic conversion along with a property selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction Pather are Pathere Pather are Pather are Pather are Pather are	Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chactive mode after a power-up delay Channel Mask: 0 = Dits 13 to 15 of the conversion result hold the instruction number to which the result a bit 1 = Bits 13 to 15 of the result hold the extended sign bit. A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync Din is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care RAMMER'S NOTES: Buration Register: Address: Symbol: D15 <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D2</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: D15 <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D2</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: guration Register: Address: Symbol: D15 <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D2</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: Buration Register: Address: Symbol: D15 <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D2</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value: D15 <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D2</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value:	- Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the resul 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync I/C: 0 = Sync pin is input 1 = Psrc pin is output 19: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: - Don't care SRAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D12 D11 D10 D2 D2 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value:	- Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chip active mode after a power-up delay - Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync (V): 0 = Sync pin is input, 1 = Sync pin is output 198: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: - Don't care BRAMMEP'S NOTES: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: D15 D14 D13 D12 D11 D10 D2 D1 D1 Hexadecimal value: Iguration Register: Address: D15 D14 D13 D12 D11 D10 D2 D1 Hexadecimal value: Iguration Register: Address: Iguration Register: Address: Iguration Register: Address: Iguration Re	Standby: When set to 1 the chip goes to low-power standby mode, resetting the bit will return the chi active mode after a power-up delay Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When sets: Symbol: Dis D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Unded simplement
- Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit - A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync 1/O: 0 = Sync pin is input, 1 = Sync pin is output 8: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care RAMMER'S NOTES: guration Register: Address: Symbol: Image: Distribution of the Distribution Register: Address: Symbol: Image: Distret addresse: Symbol:	Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output DE: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care CRAMMEP'S NOTES: Ifiguration Registers: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: Symbol: Texture Ifiguration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: Symbol: Texture figuration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: Symbol: Texture figuration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Figuration Register: Address: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D1	Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output PAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Di2 = Don't care FRAMMER'S NOTES: guration Register: Address: Symbol: Di5 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Di5 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Di5 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Di5 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Di5 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Di5 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value:	Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit AZ Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output FAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = 1 This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care SHAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value:	Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output AM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care SHAMMER'S NOTES: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D2 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Iguration R	Channel Mask: 0 = Bits 13 to 15 of the conversion result hold the instruction number to which the result 1 = Bits 13 to 15 of the result hold the extended sign bit A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When sets to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When sets to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When sets to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When sets to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When sets to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When sets to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: When sets to 1 perform diagnostic conversion along with a properly selected instruction Diagnostic: Symbol: Diagn
A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output B: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = • This bit is used for production testing, must be kept zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: • Don't care RAMMER'S NOTES: guration Registers: Address: Symbol: Image: District Construction Register: Address:	- A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion - Sync 1/0: 0 = Sync pin is input, 1 = Sync pin is output -D8: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = : - This bit is used for production testing, must be kept zero for normal operation : - This bit is used for production testing, must be kept zero for normal operation : - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction i=D12: - Don't care >DCRAMMER'S NOTES: thiguration Registers: Address: Symbol: :: D15 D14 D12 D11 D10 D9 D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: Symbol: D1 D2 D1 D0 D2 D1 D0 D2 D1 D0 D1 D2 D1 D0 D1	 A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output 8: ARAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care IPAM POINTE: Bynation Register: Address: Symbol: Disting the property selected instruction Testing, must be kept zero for normal operation Disting the property selected instruction D12: Don't care Bynation Register: Address: Symbol: Disting the property selected instruction D12: D14 D13 D12 D11 D10 D10 D2 D2 D2 D4 D3 D2 D1 D0 D0 D0 D2 D1 D2 D2 D1 D1 D1 D2 D1 D2 D1 D2 D1 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D2 D2 D1 D2 D2 D2 D1 D2 D3 D2 D2 D3 D2 D3<!--</td--><td> A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction BIT AMMER'S NOTES: But a bit a bit</td><td> A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output 88: ARM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care BRAMMETS NOTES: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Inti D12 D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Inti D12 D11 D10 D2 D1 D1</td><td> A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction is-D12: Don't care DGRAMMER'S NOTES: Infiguration Registers: Address: Symbol: Example 11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Use designal value </td>	 A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction BIT AMMER'S NOTES: But a bit a bit	 A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output 88: ARM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = I This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care BRAMMETS NOTES: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Inti D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Inti D12 D11 D10 D2 D8 D8 D7 D6 D5 D4 D3 D2 D1 D0 Inti D12 D11 D10 D2 D1	 A/Z Each: When set to 1 a short auto-zero cycle if performed before each conversion Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output D8: RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction is-D12: Don't care DGRAMMER'S NOTES: Infiguration Registers: Address: Symbol: Example 11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Use designal value
 Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care RAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol:	 Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output P.B: - RAM Pointer. Selects the sections of the instruction RAM. 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction i-D12: - Don't care DRAMMER'S NOTES: friguration Registers: Address: Symbol: e: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadecimal value: tiguration Register: Address: Symbol: e: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: tiguration Register: Address: Symbol: e: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: tiguration Register: Address: Symbol: e: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: tiguration Register: Address: Symbol: e: 	Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output AAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: - Don't care FRAMMER'S NOTES: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value:	 Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output PAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = 1 This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: Don't care SHAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: 	 Sync I/C: 0 = Sync pin is input, 1 = Sync pin is output RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = 1 This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: D01' care SRAMMER'S NOTES: guration Registers: Address: Symbol: Intervention Register: Address: Symbol: Intervention Register:	 Sync I/O: 0 = Sync pin is input, 1 = Sync pin is output -D8: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = - This bit is used for production testing, must be kept zero for normal operation : - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction iD12: - Don't care > DGRAMMER'S NOTES: Infiguration Registers: Address: Symbol: : D8 D7 D6 D5 D4 D3 D2 D1 D0
B: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care RAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Image: Symbol: Image: Symbol: Symbol: Image: Symbol: Symbol: Symbol: Image: Symbol: Symbol: Symbol: Symbol: Symbol: Symbol: Image: S	D8: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = - This bit is used for production testing, must be kept zero for normal operation : - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: - Don't care VGRAMMER'S NOTES: figuration Registers: Address: Symbol: :: : D15 D14 D13 D12 D11 D10 D8 D7 D6 D4 D3 D2 D1 D0 Hexadecimal value:	8: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction D12: - Dori 1 care RAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D1 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadecimal value:	98: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = 1 . This bit is used for production testing, must be kept zero for normal operation . Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: . Don't care SRAMMER'S NOTES: guration Registers: Address: Symbol: D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Image: Symbol: Image: Symb	98: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = 1 - This bit is used for production testing, must be kept zero for normal operation - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care SRAMMER'S NOTES: Iguration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 De D7 D6 D4 D3 D2 D1 D0 Hexadecimal value: Iguration Register: Address: Symbol: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Iguration Register: Address: Symbol: Symbol: Image: Symbol:	D8: - RAM Pointer: Selects the sections of the instruction RAM, 00 = Instructions, 01 = Limits #1, 10 = : - This bit is used for production testing, must be kept zero for normal operation : - Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: - Don't care VGRAMMER'S NOTES: figuration Registers: Address: Symbol: Symbol: :: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
 This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care RAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Hexadecimal value: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Hexadecimal value: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Symbol: Hexadecimal value: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Symbol:	• This bit is used for production testing, must be kept zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction -D12: • Don't care CRRAMMER'S NOTES: figuration Registers: Address: Symbol: ** D15 D14 D12 D11 D10 D9 D8 D7 D6 D4 D3 D2 D1 D2 D1 D10 D9 D8 D7 D6 D4 D3 D2 D1 D2 D1 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D1 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D1 D1 D10 D9 D8 D7 D6 D4 D3 D2 D1 D0 D1 <lid1< li=""> D1 D1</lid1<>	• This bit is used for production testing, must be kept zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: Don't care FRAMMER'S NOTES: guration Registers: Address: Symbol: Interpretation Register: Address: Symbol:	• This bit is used for production testing, must be kept zero for normal operation • Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: • Don't care SRAMMER'S NOTES: guration Registers: Address: Symbol: • Hexadecimal value: guration Register: Address: Symbol: • If <u>D14</u> <u>D13</u> <u>D11</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> • Hexadecimal value: guration Register: Address: Symbol: • If <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> • Hexadecimal value: guration Register: Address: Symbol: • If <u>D14</u> <u>D13</u> <u>D12</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> • Hexadecimal value: guration Register: Address: Symbol: • Hexadecimal value: guration Register: Address: Symbol:	 This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: D on't care SRAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: 	This bit is used for production testing, must be kept zero for normal operation Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care PGRAMMER'S NOTES: figuration Registers: Address:
- Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: - Don't care RAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D1 D1 D1 D1 D1 D	. Diagnostic: When set to 1 perform diagnostic conversion along with a property selected instruction -D12; Don't care DORAMMER'S NOTES: riguration Registers: Address: Symbol: 2: D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5	• Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: • Don't care #RAMBER'S NOTES: guration Registers: Address: Symbol: <u>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: Hexadecimal value:	• Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: • Don't care SHAMKEY'S NOTES: guration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D4 D3 D2 D1 D0 D9 D8 D7 D6 D4 D3 D2 D1 D0 D9 D8 D7 D6 D4 D3 D2 D1 D0 D9 D8 D7 D6 D4 D3 D2 D1 D10 D9 D8 D7 D6 D4 D3 D2 D1 D10 D9 D8 D7 D6 D4 D3 D2 D1 D10 D9 D8 D7 D6 D4 D3 D2 <lid1< li=""> D10 <</lid1<>	• Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction D12: • Don't care SHAMKEY'S NOTES: iguration Registers: Address: Symbol: <u>15 014 013 012 011 </u>	 Diagnostic: When set to 1 perform diagnostic conversion along with a properly selected instruction –D12: - Don't care DGRAMMER'S NOTES: figuration Registers: Address: Symbol: :: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
D12: - Don't care RAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10	-D12: - Don't care DGRAMMER'S NOTES: figuration Registers: Address: Symbol: :	D12: - Don't care IRAMMER'S NOTES: guration Registers: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D10 D9 D8 D7 D6 D4 D3 D2 D1 D0	D12: - Don't care SRAMMER'S NOTES: guration Registers: Address: Symbol: 	D12: - Don't care SRAMMER'S NOTES: Symbol: <u>D15 D14 D13 D12 <u>D11 D10 D2 D1 </u></u>	-D12: - Don't care DGRAMMER'S NOTES:
TAMMER'S NOTES: Symbol: image: starts: Address: Symbol: image: starts: Symbol:	GRAMMER'S NOTES: figuration Registers: Address: Symbol: Image: start in the image: start in	TAMMER'S NOTES: Symbol: <u> <u> </u></u>	BARMEF'S NOTES: gration Registers: Symbol: 	SARAMEP'S NOTES: gymbol: Iggration Registers: Address: Symbol: Image:	GRAMMER'S NOTES: figuration Registers: Address: Symbol: : : D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 User decimal value Image: Second value
guration Registers: Address: Symbol: <u>D15</u> D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value:	Initiagration Registers: Address: Symbol: 2: 2: 11 010 08 07 06 05 04 08 02 01 00 Hexadecimal value: Miguration Register: Address: Symbol: Symb	guration Registers: Address: Symbol: <u>15 11 </u>	guration Registers: Address: Symbol: <u>115</u> <u>114</u> <u>113</u> <u>111</u> <u>110</u> <u>109</u> <u>185</u> <u>175</u> <u>165</u> <u>144</u> <u>103</u> <u>102</u> <u>111</u> <u>100</u> <u>105</u> <u>144</u> <u>103</u> <u>102</u> <u>111</u> <u>100</u> <u>105</u> <u>145</u> <u>101</u> 101	iguration Registers: Address: Symbol: D15 D14 D13 D1 D11 D10 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D0 D0 D5 D4 D3 D2 D1 D0 D0 D6 D7 D6 D5 D4 D3 D2 D1 D0 D0 D0 D1 D0 D0 D1 D0 D0 D1 D0 D1 D0 D1 D0 D1 D0 D2 D1 D0 D2 D5 D4 D3 D2 D1 D0 D0 D1 D0 D1 D0 D1 D0 D1 D1<	Initial Symbol: Symbol: 3: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Lues designed underset
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D1 D1 D1 D1	e: <u> 115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 00</u> Hexadecimal value: tiguration Register: Address: Symbol: e: <u> 115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 00</u> Hexadecimal value: tiguration Register: Address: Symbol: e: <u> 115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 00</u> Hexadecimal value: Hexadecimal value: <u> 115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 00</u> Hexadecimal value:	D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol:	D15 D14 D12 D11 D10 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol:	15 14 12 11 10 19 16 17 16 15 14 13 12 11 10 Hexadecimal value: Image: Address: Symbol: Image: Symbol: <td>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</td>	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Image: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: But colspan="4">D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 <t< td=""><td>D15 D14 D13 D12 D11 D10 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: Symbol: Symbol:</td><td>D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Symbol:</td><td>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: <</td><td>D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Image: Address: Symbol: Image: Symbol: Image</td><td>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</td></t<>	D15 D14 D13 D12 D11 D10 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: figuration Register: Address: Symbol:	D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol:	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: <	D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Image: Address: Symbol: Image: Symbol: Image	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Image: New York	Hexadecimal value: Hexadecimal value: Infiguration Register: Address: Symbol: e: Image: Difference of the symbol o	Hexadecimal value: guration Register: Address: Symbol: <u>15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> <u>115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> <u>115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value:	Image: box of the second sec	Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D12 D11 D10 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: He	
Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadecimal value: Symbol: Hexadecimal value: Symbol: Hexadecimal value:	Hexadecimal value: figuration Register: Address: Symbol: :: 11 11 10 09 08 07 06 05 04 03 02 01 00 Hexadecimal value: 11 10 09 08 07 06 05 04 03 02 01 00 Hexadecimal value: Hexadecimal value: Hexadecimal value: Symbol: Image: Comparison of the second of	Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadecimal value: Hexadecimal value: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Symbol: Symbol: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value:	Hexadecimal value: guration Register: Address: Symbol: <u>15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value: guration Register: Address: Symbol: <u>115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> <u>115 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0</u> Hexadecimal value:	Hexadecimal value: iguration Register: Address: Symbol: <u>15 <u>11 </u></u>	
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Image: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: D15 D14 D13 D12<	Iguration Register: Address: Symbol: <u>15 <u>14 <u>13 <u>12 <u>11 </u></u></u></u></u>	guration Register: Address: Symbol: <u>15 <u>14 <u>13 <u>12 <u>11 </u></u></u></u></u>	guration Register: Address: Symbol: <u>15 <u>14 <u>13 <u>12 <u>11 </u></u></u></u></u>	Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D0 D15 D4 D3 D2 D1 D0 D0 D7 D6 D5 D4 D3 D2 D1 D0 D0 D1 D0 D6 D5 D4 D3 D2 D1 D0 D0 D1 D0 D2 D1 D0 D0 D1 D6 D5 D4 D3 D2 D1 D0 D0 D1 D0 D6 D5 D4 D3 D2 D1 D0 D0 D1 D0 D6 D5 D4 D3 D2 D1 D0 D0 D1 D0 D0 D5 D4 D3 D2 D1 D0 D0 D1 D0 D0 D5 D4 D3 D2 D1 D0 D0 D0 D1 D0 D6 D5 D4 D3 D2 D1 D0 D0 D1 D0 D0 D1 D0 D0 D1 D0 D0 D1 D0 D1 D0 D2 D1 D0 D0 D1 D0 D1 D0 D1 D0 D2 D1 D0 D1 D0 D1 D0 D1 <pd1< p=""> D1 D1 <pd1< p=""> D1 <pd1< p<="" th=""><th></th></pd1<></pd1<></pd1<>	
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadecimal value:	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadecimal value: Image: Constraint of the second	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: Symbol: Symbol: D15 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 guration Register: Address: Symbol: Symbol: D15 D4 D3 D2 D1 D0 D4 D	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: guration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D1 D0 D1	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Image: Constraint of the state	figuration Register: Address: Symbol: :
Image: Symbol: Image: D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Image: Symbol: Image: Symb	Image: Hexadecimal value: Symbol: Initiation Register: Address: Symbol: Image: Provide the state of the state	Image: box with the second s	Image: Negligite: Number of the second	Hexadecimal value: Iguration Register: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value:	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Image: Distance in the state of the sta	Hexadecimal value: Symbol: figuration Register: Address: Symbol: :: :: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: the standard standa	Hexadecimal value: guration Register: Address: Symbol: <u> 15 11 11 </u>	Hexadecimal value: guration Register: Address: Symbol: <u> 15 11 11 </u>	Hexadecimal value: iguration Register: Address: Symbol: Image: Distribution of the symbol of the s	
Image: Symbol: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: Line Symbol: Image: Line Symbol:<	Tiguration Register: Address: Symbol: Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Symbol: Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Symbol: Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Symbol: Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Image: style="text-align: center;">Symbol: Image: style="text-align: center;">Image: style="text-align: center;">Symbol: Image: style="text-align: center;">Image: style="text-align: center;">Symbol: style="text-align: center;">Image: style: style="text-align: center;">Image: style="text-align	guration Register: Address: Symbol:	guration Register: Address: Symbol: <u>15</u> <u>D14</u> <u>D13</u> <u>D11</u> <u>D10</u> <u>D9</u> <u>D8</u> <u>D7</u> <u>D6</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D0</u> Hexadecimal value:	iguration Register: Adress: Symbol:	Hexadecimal value:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value:	Symbol:	D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadec	Image: Symbol Symbol Image: Discrete relation register relation Discrete relation Image: Discrete relation Discrete relation	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 L	figuration Begieter: Address: Symbol:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: I	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: Image	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadecimal value: <td>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: I</td> <td>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A second colspan="4">A second c</td> <td>e:</td>	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: I	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 A second colspan="4">A second c	e:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: I	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 L	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Hexadecimal value: <td>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 L</td> <td>D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 L</td> <td></td>	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 L	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 L	
Hexadecimal value:	LH	L IIII	Hexadecimal value:	LHexadecimal value:	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Hexadecimal value:	Hexadecimal value:	Hexadecimal value:	Hexadecimal value:	Hexadecimal value:	
					Hexadecimal value:

Image: SyncV_{IN}V_{IN}V_{IN}V_{IN}V_{IN}Paus Loop: 0 = Go to next instruction, 1 = Loop back to instruction #0- Pause: 0 = No pause, 1 = Pause, don't do the instruction, Start bit in configuration register response encountered, a 1 written to Start bit restarts the instruction execution02:- V_{IN} + : Selects which input channel is connected to A/D's non-inverting inputD2:- V_{IN} - : Selects which input channel is connected to A/D's inverting input- Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is continuent prin0:Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero- 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution- Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisonsD12:- Acquisition Time: Determines S/H acquisition timeFor 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cyclesD = Content of D15-D12, R _S = Input source resistanceFor 8-bit + sign: D = 0.36 x R _S [k\Omega] x f _{CLK} [MHz]For 8-bit + sign: D = 0.36 x R _S [k\Omega] x f _{CLK} [MHz]SRAMMER'S NOTES:uction # 0: Address:Symbol:D15D14D13D12D14D13D12D14D13D14D13D12D14D15D14D13D15D14D15D14D15D14D15D14D15 <th>Acquisition TimeW-dog8/12TimerSyncVIN-VIN+Paus.Loop- Loop: 0 = Go to next instruction, 1 = Loop back to instruction #0- Pause: 0 = No pause, 1 = Pause, don't do the instruction, Start bit in configuration register resets to pause encountered, a 1 written to Start bit restarts the instruction execution- VIN+: Selects which input channel is connected to A/D's non-inverting input- VIN-: Selects which input channel is connected to A/D's inverting input- Sync: 0 = No timer operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin- Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero- 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution- Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons2: - Acquisition Time: Determines S/H acquisition timeFor 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cyclesD = Content of D15-D12, Rg = Input source resistanceFor 12-bit + sign: D = 0.45 x Rg[kΩ] x f_{CLK}[MHz]For 8-bit + sign: D = 0.36 x Rg[kΩ] x f_{CLK}[MHz]MMER'S NOTES:on # 0: Address:Symbol:</th>	Acquisition TimeW-dog8/12TimerSyncVIN-VIN+Paus.Loop- Loop: 0 = Go to next instruction, 1 = Loop back to instruction #0- Pause: 0 = No pause, 1 = Pause, don't do the instruction, Start bit in configuration register resets to pause encountered, a 1 written to Start bit restarts the instruction execution- VIN+: Selects which input channel is connected to A/D's non-inverting input- VIN-: Selects which input channel is connected to A/D's inverting input- Sync: 0 = No timer operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin- Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero- 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution- Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons2: - Acquisition Time: Determines S/H acquisition timeFor 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cyclesD = Content of D15-D12, Rg = Input source resistanceFor 12-bit + sign: D = 0.45 x Rg[kΩ] x f _{CLK} [MHz]For 8-bit + sign: D = 0.36 x Rg[kΩ] x f _{CLK} [MHz] MMER'S NOTES: on # 0: Address:Symbol:
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	- Loop: 0 = Go to next instruction, 1 = Loop back to instruction #0 - Pause: 0 = No pause, 1 = Pause, don't do the instruction, Start bit in configuration register resets to pause encountered, a 1 written to Start bit restarts the instruction execution - V_{IN} +: Selects which input channel is connected to A/D's non-inverting input - V_{IN} -: Selects which input channel is connected to A/D's inverting input - V_{IN} -: Selects which input channel is connected to A/D's inverting input - $Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin - Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero - 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution- Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons2: - Acquisition Time: Determines S/H acquisition timeFor 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cyclesD = Content of D15-D12, RS = Input source resistanceFor 12-bit + sign: D = 0.45 x RS[kΩ] x fCLK[MHz]For 8-bit + sign: D = 0.36 x RS[kΩ] x fCLK[MHz]MMER'S NOTES:on # 0: Address: Symbol:$
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	 Loop: 0 = Go to next instruction, 1 = Loop back to instruction #0 Pause: 0 = No pause, 1 = Pause, don't do the instruction, Start bit in configuration register resets to pause encountered, a 1 written to Start bit restarts the instruction execution V_{IN}+: Selects which input channel is connected to A/D's non-inverting input V_{IN}-: Selects which input channel is connected to A/D's inverting input Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz]
Pause: 0 = No pause, 1 = Pause, don't do the instruction, Start bit in configuration register respanse encountered, a 1 written to Start bit restarts the instruction execution 2: V_{IN} +: Selects which input channel is connected to A/D's non-inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 5: V_{IN} -: Selects which input channel is connected to A/D's inverting input 6: V_{IN} -: Selects which input channel is connected to A/D's inverting input 6: V_{IN} -: Selects which input channel is connected to A/D's inverting input 6: V_{IN} -: Selects which input channel is connected to A/D's inverting input 6: V_{IN} -: Selects which input channel is connected to A/D's inverting input 7: V_{IN} -: Selects which input channel is connected to A/D's inverting input 7: V_{IN} -: Selects which input channel is connected to A/D's inverting input 8: V_{IN} -: Selects is selected to A/D's inverting input 8: V_{IN} -: Selects is Symbol: 7: V_{IN} -: Selects is Symbol: 7: V_{IN} -: Selected is V_{IN} -:	Pause: 0 = No pause, 1 = Pause, don't do the instruction, Start bit in configuration register resets to pause encountered, a 1 written to Start bit restarts the instruction execution V_{IN} +: Selects which input channel is connected to A/D's non-inverting input V_{IN} -: Selects which input channel is connected to A/D's inverting input V_{IN} -: Selects which input channel is connected to A/D's inverting input Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero $8/12: 0 = 12$ -bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons $2: - Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, RS = Input source resistance For 12-bit + sign: D = 0.45 x RS[k\Omega] x fCLK[MHz] For 8-bit + sign: D = 0.36 x RS[k\Omega] x fCLK[MHz] MMER'S NOTES: on # 0: Address: Symbol:$
pause encountered, a 1 written to Start bit restarts the instruction execution : V_{IN} +: Selects which input channel is connected to A/D's non-inverting input : V_{IN} -: Selects which input channel is connected to A/D's inverting input : $Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is corrinput pin : Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero : 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution: Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons12: Acquisition Time: Determines S/H acquisition timeFor 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2 + 2D) clock cyclesD = Content of D15-D12, RS = Input source resistanceFor 12-bit + sign: D = 0.45 x RS[k\Omega] x fCLK[MHz]For 8-bit + sign: D = 0.36 x RS[k\Omega] x fCLK[MHz]RAMMER'S NOTES:thon # 0: Address: Symbol:\frac{D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1}{D1 D1 D$	 pause encountered, a 1 written to Start bit restarts the instruction execution V_{IN}+: Selects which input channel is connected to A/D's non-inverting input V_{IN}-: Selects which input channel is connected to A/D's inverting input Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] MMER'S NOTES: Dn # 0: Address: Symbol:
V_{IN} +: Selects which input channel is connected to A/D's non-inverting input V_{IN} -: Selects which input channel is connected to A/D's inverting input Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is coninput pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero $8/12: 0 = 12$ -bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons 112: - Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R _S = Input source resistance For 12-bit + sign: D = 0.45 x R _S [kΩ] x f _{CLK} [MHz] For 8-bit + sign: D = 0.36 x R _S [kΩ] x f _{CLK} [MHz] RAMMER'S NOTES: extin # 0: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 U15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Lts D15 D14 D13 D1 D10 D9 </td <td> V_{IN}+: Selects which input channel is connected to A/D's non-inverting input V_{IN}-: Selects which input channel is connected to A/D's inverting input Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] MMER'S NOTES: On # 0: Address: Symbol: </td>	 V_{IN}+: Selects which input channel is connected to A/D's non-inverting input V_{IN}-: Selects which input channel is connected to A/D's inverting input Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] MMER'S NOTES: On # 0: Address: Symbol:
5: V_{IN} -: Selects which input channel is connected to A/D's inverting input - Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is cor input pin - Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero - 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution - Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons 112: - Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, Rs = Input source resistance For 12-bit + sign: D = 0.45 x Rs[k\Omega] x f _{CLK} [MHz] For 8-bit + sign: D = 0.36 x Rs[k\Omega] x f _{CLK} [MHz] For 8-bit + sign: D = 0.36 x Rs[k\Omega] x f _{CLK} [MHz] Hexadecimal value: 2tion # 0: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value:	 V_{IN}-: Selects which input channel is connected to A/D's inverting input Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] MMER'S NOTES: on # 0: Address: Symbol:
- Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is corinput pin - Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero - 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution - Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons D12: - Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R _S = Input source resistance For 12-bit + sign: D = 0.45 x R _S [kΩ] x f _{CLK} [MHz] For 8-bit + sign: D = 0.36 x R _S [kΩ] x f _{CLK} [MHz] RAMMER'S NOTES: ction # 0: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value: ction # 1: Address: Symbol:	 Sync: 0 = Normal operation, internal timing, 1 = S/H and conversion (comparison) timing, is controlled input pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] MMER'S NOTES: on # 0: Address: Symbol:
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	 Input pin Timer: 0 = No timer operation, 1 = Instruction execution halts until timer counts down to zero 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] MMER'S NOTES: on # 0: Address: Symbol:
$\begin{array}{r c c c c c c c c c c c c c c c c c c c$	 • Infer: 0 = No timer operation, 1 = instruction execution fails until timer counts down to zero • 8/12: 0 = 12-bit + sign resolution, 1 = 8-bit + sign resolution • Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons 2: • Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] • MMER'S NOTES: on # 0: Address: Symbol:
$\begin{array}{r c c c c c c c c c c c c c c c c c c c$	 Watchdog: 0 = No watchdog comparision, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] MMER'S NOTES: on # 0: Address: Symbol:
• Watchdog, 0 = No Watchdog comparison, 1 = Instruction performs watchdog comparisons 012: - Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2 + 2D) clock cycles D = Content of D15-D12, R _S = Input source resistance For 12-bit + sign: D = 0.45 x R _S [kΩ] x f _{CLK} [MHz] For 8-bit + sign: D = 0.36 x R _S [kΩ] x f _{CLK} [MHz] RAMMER'S NOTES: ction # 0: Address: Symbol: D15 D14 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value: ction # 1: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value: Con # 1: Address:	 Watchdog, 0 = No watchdog comparison, 1 = Instruction performs watchdog comparisons Acquisition Time: Determines S/H acquisition time For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R_S = Input source resistance For 12-bit + sign: D = 0.45 x R_S[kΩ] x f_{CLK}[MHz] For 8-bit + sign: D = 0.36 x R_S[kΩ] x f_{CLK}[MHz] MMER'S NOTES: Dn # 0: Address: Symbol:
$\begin{array}{c} \hline Discontration rule: Determined of n determined of n$	For 12-bit + sign: (9 + 2D) clock cycles, For 8-bit + sign: (2+2D) clock cycles D = Content of D15-D12, R _S = Input source resistance For 12-bit + sign: D = 0.45 x R _S [kΩ] x f _{CLK} [MHz] For 8-bit + sign: D = 0.36 x R _S [kΩ] x f _{CLK} [MHz] MMER'S NOTES: on # 0: Address: Symbol:
$\begin{array}{c} D = \text{ Content of D15-D12, } R_{S} = \text{ Input source resistance} \\ For 12-bit + sign: D = 0.45 x R_{S}[k\Omega] x f_{CLK}[MHz] \\ For 8-bit + sign: D = 0.36 x R_{S}[k\Omega] x f_{CLK}[MHz] \\ \hline \textbf{RAMMER'S NOTES:} \\ \hline \textbf{ction # 0: Address: Symbol:} \\ \hline \hline \hline \textbf{D15 } D14 & D13 & D12 & D11 & D10 & D9 & D8 & D7 & D6 & D5 & D4 & D3 & D2 & D1 \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \textbf{Hexadecimal value:} \\ \hline \textbf{ction # 1: Address: Symbol:} \\ \hline \hline \hline \textbf{D15 } D14 & D13 & D12 & D11 & D10 & D9 & D8 & D7 & D6 & D5 & D4 & D3 & D2 & D1 \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{D15 } D14 & D13 & D12 & D11 & D10 & D9 & D8 & D7 & D6 & D5 & D4 & D3 & D2 & D1 \\ \hline \hline \hline \textbf{L} & \textbf{L} \\ \hline \hline \textbf{D15 } D14 & D13 & D12 & D11 & D10 & D9 & D8 & D7 & D6 & D5 & D4 & D3 & D2 & D1 \\ \hline \hline \hline \textbf{L} & \textbf{L} \\ \hline \hline \hline \textbf{D15 } D14 & D13 & D12 & D11 & D10 & D9 & D8 & D7 & D6 & D5 & D4 & D3 & D2 & D1 \\ \hline \hline \hline \hline \textbf{L} & \textbf{L} \\ \hline \hline \hline \textbf{L} & \textbf{L} \\ \hline \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} \\ \hline \hline \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & \textbf{L} & $	$\begin{array}{llllllllllllllllllllllllllllllllllll$
For 12-bit + sign: D = 0.45 x R _S [kΩ] x f _{CLK} [MHz] For 8-bit + sign: D = 0.36 x R _S [kΩ] x f _{CLK} [MHz] RAMMER'S NOTES: ction # 0: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value:	For 12-bit + sign: $D = 0.45 \times R_S[k\Omega] \times f_{CLK}[MHz]$ For 8-bit + sign: $D = 0.36 \times R_S[k\Omega] \times f_{CLK}[MHz]$ MMER'S NOTES: on # 0: Address: Symbol:
Poils-bit + Sigit D = 0.36 x Rg(KD) x IG[x[MH2] RAMMER'S NOTES: ction # 0: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value:	IMMER'S NOTES: Dn # 0: Address: Symbol:
RAMMER'S NOTES: stion # 0: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value: Image: Symbol: Image: Symbol: Symbol: Image: Symbol: Symbol: Symbol: Image: Symbol: Symbol: Symbol: Symbol: Symbol: Image: Symbol: Symbo	IMMER'S NOTES: on # 0: Address: Symbol:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Image: Line state Imag	5n # 0: Address: Symbol:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value: Hexadecimal value: Symbol:	
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Hexadecimal value: Iction # 1: Address: Symbol:	
Interview Interview Interview Interview Hexadecimal value: Interview Interview Interview Interview Interview Interview Interview	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1	
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1	Hexadecimal value:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1	on # 1: Address: Symbol:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1	·····
	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Hexadecimal value:	Hexadecimal value:
ction # 2: Address: Symbol:	n # 2. Address
Guon # 2. Address. Symbol.	$JI \neq Z$. Address. Symbol.
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1	
	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
Hexadecimal value:	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
ction #3: Address: Symbol:	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Image: Second and the
	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: on #3: Address: Symbol:
	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: Symbol:
	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: on #3: Address: Symbol:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: on #3: Address: Symbol:
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1	D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: on # 3: Address: Symbol: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Hexadecimal value: D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Havedocimal value:

GRAMME	'S NO	TES:													
ruction # 4 e:	I: Addr	ess:		ę	Symbol	l:									
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Hevar	lecimal	value													
ruction # !	5: Addr	ess:		ŝ	Symbol	l:									
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Hevan	ecimal	value													
ruction # 6	6: Addr	ess:		ŝ	Symbol	l:									
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ruction # 7	: Addr	value: ess:		\$	Symbol	l:									
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Hexac	lecimal	value:													
Hexac	I lecimal	value:													
Hexac	lecimal	value:													
Hexac	lecimal	value:													
Hexac	lecimal	value:													
Hexac	lecimal	value:													
Hexac	lecimal	value:													
Hexac	lecimal	value:													
Hexac	lecimal	value:													
Hexac	lecimal	value:													

										1						
D1	5	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
			Don't	Care			>/<	Sign				LI	mit			
-D0: -	Lir	nit: 8-b	oit limit	value												
-	Się	gn: Sig	n bit fo	or limit	value,	0 = P	ositive,	1 = N	legativ	e						
-	>/	/<: Hi	gh or lo	ow limit	deteri	minatio	n, 0 =	Inputs	lower	than lir	nit gen	erate i	nterrup	t, 1 =	Inputs	highe
D10	ge	nerate	Interru	ipt												
		"S NO	TEG													
truction a	# 0.	. Limit	· # 1: /	Addres	s.		Sv	mbol·								
e:		,					-,									
D1	5	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Hex	ade	ecimal	value:													
struction #	# 1	, Limit	# 1:	Addres	s:		Sy	mbol:								
te:																
D1	5	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Hex	ade	ecimal	value:													
struction #	# 2	, Limit	:#1:/	Addres	s:		Sy	mbol:								
te:							-									
D1	5	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	00
																50
Hex	ade	ecimal	value:													
Hex struction # te:	kade # 3	ecimal , Limit	value: : # 1: /	Addres	s:		Sy	mbol:								
Hex truction ; te:	(ade # 3	ecimal , Limit	value: # 1: /	Address D12	S:	D10	Sy D9	mbol: D8	D7	D6	D5	D4	D3	D2	D1	D0
Hex struction ; te:	(ade # 3	ecimal , Limit	value: # 1: /	Address D12	S: D11	D10	Sy D9	mbol: D8	D7	D6	D5	D4	D3	D2	D1	D0
Hex struction ; te:	(ade # 3)	ecimal , Limit	value: # 1: / D13 value:	Addres:	s: D11	D10	Sy D9	mbol:	D7	D6	D5	D4	D3	D2	D1	D0
Hex struction ; te: D1 Hex struction ;	(ade # 3)	ecimal , Limit D14 ecimal , Limit	value: # 1:, D13 value: # 1:,	Address D12 Address	S: D11 S:	D10	Sy D9 Sy	mbol:	D7	D6	D5	D4	D3	D2	D1	D0
Hex struction # te: D1 Hex struction # te:	(ade # 3)	D14 D14 ccimal	value: # 1: / D13 value: # 1: /	Address D12 Address	S: D11 S:	D10	Sy D9 Sy	mbol:	D7	D6	D5	D4	D3	D2	D1	Do
Hex struction = te: Hex struction = te: D1	xade # 3	ecimal , Limit D14 ecimal , Limit	value: # 1: / D13 value: # 1: /	Address D12 Address D12	s: D11 s: D11	D10 D10	Sy D9 Sy D9	mbol: D8 mbol: D8	D7 D7	D6 D6	D5 D5	D4	D3 D3	D2 D2	D1 D1	D0
Hex struction # te: Hex struction # te: D1 Hex	(ade # 3)	ecimal , Limit D14 ecimal , Limit	value: # 1: / D13 value: # 1: / D13	Address D12 Address D12	s: D11 s: D11	D10	Sy D9 Sy D9	mbol: D8 mbol: D8	D7 D7	D6 D6	D5	D4 D4	D3 D3	D2 D2	D1 D1	DO
Hex struction ; te: Hex struction ; te: D1 Hex Hex	(ade (ade (5) (3) (3) (3) (3) (3) (3) (3) (3) (3) (3	ecimal , Limit D14 ecimal , Limit D14 ecimal	value: # 1: / D13 value: # 1: / D13 U13 value:	Address D12 Address D12 D12 Address	s: D11 s: D11	D10	Sy D9 Sy D9	mbol: D8 mbol: D8 mbol:	D7	D6 D6	D5	D4 D4	D3 D3	D2 D2	D1 D1	D0
Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: Hex struction ;	(ade (ade (5) (5) (5) (5) (5) (5) (5) (6) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7	D14 D14 D14 D14 D14 D14 ecimal , Limit	value: # 1: / D13 value: # 1: / D13 value: # 1: /	Address D12 Address D12 Address	s: D11 s: D11	D10	Sy D9 Sy D9	mbol: D8 mbol: D8 mbol:	D7 D7	D6	D5	D4 D4	D3	D2 D2	D1 D1	Do
Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: D2 Hex struction ; te: D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	(ade (ade (3) (5) (3) (ade (3) (3) (3) (3) (3) (3) (3) (3) (3) (3)	ecimal , Limit D14 ecimal , Limit p14 ecimal , Limit	value: # 1:, D13 value: # 1:, D13 value: # 1:, D13	Address D12 Address D12 Address	s: D11 s: D11 s:	D10	Sy D9 Sy D9 Sy	mbol: D8 mbol: D8 mbol: D8	D7 D7	D6 D6	D5 D5	D4	D3	D2 D2	D1 D1	D0
Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: D1 Hex struction ; te: D1 Hex	(ade (5) (5) (5) (5) (5) (5) (5) (5) (5) (5)	D14 D14 D14 D14 D14 D14 D14 D14 D14	value: 	Address D12 Address D12 Address D12 D12	s: D11 s: D11 s: D11	D10 D10 D10	Sy D9 Sy D9 Sy D9	mbol: D8 mbol: D8 mbol: D8	D7 D7 D7	D6 D6	D5 D5	D4 D4 D4	D3 D3 D3	D2 D2 D2	D1	DO
Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: D1 Hex struction ; Hex Hex Hex Hex	(ade (ade (ade (ade (ade (ade (ade (ade	D14 D14 D14 ecimal p14 p14 p14 p14 p14 p14 p14 p14	value:	Address D12 Address D12 Address D12 D12	D11 D11 D11 S: S: D11	D10 D10 D10	Sy D9 Sy D9 D9 Sy	mbol: D8 mbol: D8 mbol: D8	D7 D7 D7	D6	D5 D5 D5	D4	D3 D3 D3	D2 D2 D2	D1	D0 D0 D0
Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: D1 Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Struction ; te: Struction ; te: Struction ; te: Struction ; te: Struction ; te: Struction ; te: Struction ; te: Struction ; te: Struction ; Struction ;	(ade (ade (ade (ade (ade (b) (c) (c) (c) (c) (c) (c) (c) (c	ecimal D14 D14 ecimal , Limit D14 ecimal D14 D14 D14 D14 D14 D14 Limit	value:	Address D12 Address D12 Address D12 D12 D12	D11 D11 D11 D11 D11	D10	Sy D9 Sy D9 Sy Sy Sy	mbol: D8 mbol: D8 mbol: D8 mbol:	D7 D7 D7	D6	D5 D5 D5	D4	D3 D3 D3	D2 D2 D2	D1	D0 D0 D0
Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: D1 Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: Struction ; Struction	(ade # 3)	ecimal D14 D14 ecimal , Limit D14 ecimal , Limit	value: # 1 : , D13 value: # 1 : , D13 D13 value: # 1 : , D13 value: # 1 : ,	Address D12 Address D12 D12 D12 D12 D12 Address	D11 D11 D11 S: S: S:	D10 D10 D10	Sy D9 Sy D9 Sy Sy Sy	mbol: D8 mbol: D8 mbol: D8 mbol: D8	D7 D7 D7	D6	D5 D5 D5	D4	D3 D3 D3	D2 D2 D2	D1 D1 D1	D0
Hex struction ; te: Hex struction ; te: D1 Hex struction ; Te: Hex Struction ; te: D1 Hex Struction ; Te: Hex Struction ; Te: Hex Struction ; Te: Hex Struction ; Te: Hex Struction ; Te: Hex Struction ; Te: Hex	(add (3) (5) (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	ecimal D14 D14 ecimal , Limit D14 D14 D14 D14 D14 D14 D14 D14	value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 value: # 2: # 1: / D13 D13 D13 D13 D13 D13 D13 D13	Address D12 Address D12 D12 D12 D12 Address Address	D11 D11 D11 D11 D11 S: D11	D10 D10 D10	Sy D9 D9 D9 D9 D9 Sy Sy D9	mbol: D8 mbol: D8 mbol: D8 mbol: D8 mbol: D8	D7 D7 D7 D7	D6 D6 D6 D6	D5 D5 D5 D5	D4 D4 D4 D4	D3 D3 D3 D3	D2 D2 D2 D2 D2	D1 D1 D1 D1 D1	D0 D0 D0 D0
Hex struction ; te: Hex struction ; te: D1 Hex struction ; Struction ; Structi	(add (5) (5) (5) (5) (5) (5) (5) (5) (6) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7	ecimal D14 ecimal , Limit D14 D14 ecimal , Limit D14 ecimal , Limit	value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 D13	Address D12 Address D12 D12 Address Address D12 D12	D11 D11 D11 S: D11 D11 S: D11 D11 D11 D11	D10 D10 D10	Sy D9 D9 D9 Sy D9 Sy Sy	mbol: D8 mbol: D8 mbol: D8 mbol: D8	D7 D7 D7 D7 D7	D6 D6 D6 D6	D5 D5 D5 D5	D4 D4 D4 D4	D3 D3 D3 D3 D3	D2 D2 D2 D2 D2	D1 D1 D1 D1	D0 D0 D0 D0
Hex struction ; te: Hex struction ; te: Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: D1 Hex Hex Hex Hex Hex Hex Hex Hex	(add (3) (5) (5) (5) (5) (5) (5) (5) (5) (5) (5	ecimal D14 ecimal p14 p14 p14 ecimal p14 p14 ecimal p14 p14 p14 ecimal p14 ecimal	value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 value: * # 1: /	Address D12 Address D12 Address D12 Address D12 D12 Address D12	D11 D11 D11 D11 S: D11 D11 D11 D11 D11 D11 D11	D10 D10 D10 D10 D10	Sy D9 D9 D9 Sy D9 Sy Sy	mbol: D8 mbol: D8 mbol: D8 mbol: D8	D7 D7 D7 D7	D6 D6 D6	D5 D5 D5	D4 D4 D4 D4	D3 D3 D3 D3	D2 D2 D2 D2 D2	D1 D1 D1 D1	D0 D0 D0 D0
Hex struction ; te: Hex struction ; te: D1 Hex struction ; te: D1 Hex	(adde (5) (5) (5) (5) (5) (5) (5) (5) (5) (5)	ecimal D14 ecimal , Limit D14 ecimal , Limit D14 ecimal , Limit	value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 value: # 1: / value: # 1: /	Address D12 Address D12 Address D12 Address D12 D12 Address Address	D11 D11 S: D11 D11 S: D11 S:	D10 D10 D10 D10 D10	Sy D9 Sy D9 Sy Sy Sy Sy	mbol: D8 mbol: D8 mbol: D8 mbol: D8 mbol: D8	D7 D7 D7 D7	D6 D6 D6	D5 D5 D5	D4 D4 D4 D4	D3 D3 D3 D3	D2 D2 D2 D2 D2	D1 D1 D1 D1	D0 D0 D0 D0
Hex struction ; te: Hex struction ; te: Hex	(ade (5) (5) (5) (5) (5) (5) (5) (5) (5) (5)	ecimal D14 ecimal , Limit D14 ecimal , Limit D14 ecimal , Limit D14 ecimal , Limit	value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 value: # 1: / D13 D13 D13 D13 D13 D13 D13 D13	Address D12 Address D12 Address D12 D12 Address D12 Address D12 D12 Address	D11 S: D11 S: D11 S: D11 S: S: D11 S: D11 S: D11 S: D11 S: D11	D10 D10 D10 D10 D10 D10 D10 D10	Sy D9 Sy D9 Sy Sy Sy Sy	mbol: D8 mbol: D8 mbol: D8 mbol: D8 mbol: D8	D7 D7 D7 D7 D7 D7	D6 D6 D6 D6	D5 D5 D5 D5	D4 D4 D4 D4	D3 D3 D3 D3 D3	D2 D2 D2 D2 D2 D2	D1 D1 D1 D1 D1	D0 D0 D0 D0

APPENDI)	ХA															
INSTRUCT	τιον	RAM (I	Read/\	Nrite): (Contin	ued)										
Limits #2				,		,										
Γ	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
			Don't	Care			>/<	Sign				Li	mit			
07–D0:	- Li	mit: 8-ł	oit limit	value												
8:	- Si	gn: Sig	n bit fo	or limit	value,	0 = P	ositive,	1 = N	legativ	е						
9:	- >	/<: Hi	gh or le	ow limit	deteri	minatio	n, 0 =	Inputs	lower	than lir	nit gen	ierate i	nterrup	t, 1 =	Inputs	higher
	ge	enerate	interru	upt												
015-D10	- De	on't Ca	re													
ROGRAM	MMER	'S NO	TES:													
nstructio Note:	n # 0), Limit	t # 2: .	Addres	s:	Sy	/mbol:									
Г	D15	D14	D13	D12	D11	D10	٦٩	D8	D7	D6	D5	D4	D3	D2	D1	D0
F	015	014	010	012	DII	010	03	00	07	00	5	04	00	02		00
L L	lovado	l Simal val													1	
nstructio lote:	n # 1	, Limit	t # 2: .	Addres	s:	Sy	/mbol:									
Г	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
н	lexadeo	cimal val	ue:													
nstructio lote:	n # 2	2, Limit	t # 2: .	Addres	s:	Sy	/mbol:									
Г	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
_																
н	lexadeo	cimal val	ue:									1			1	
ote:	n#3	, Limit	t # 2:.	Addres	S:	Sy	/mbol:									
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
н	lexadeo	cimal val	ue:													
ote:	n # 4	, Limit	t # 2: .	Addres	s:	Sy	/mbol:									
Г	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F																
н	lexadeo	cimal val	ue:													
structio	n # 5	i, Limit	# 2:	Addres	s:	Sy	/mbol:									
lote:																
Г	D15	D14	D13	D12	D11	D10	٩٩	D 8	D7	D6	D5	D4	D3	D2	D1	00
┝	010	014	010			510	09	00	57	00	00	04	55	02		00
L	1 m m 1		L	I		I	I							I	I	
H I structio ote:	n # 6	i, Limi i	ue: t # 2: .	Addres	s:	Sy	/mbol:									
Г	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	00
F																
L L	lexade	cimal val	ue.								L			I		
nstruction Note:	n # 7	', Limit	t # 2: .	Addres	s:	Sy	/mbol:									
Г	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F																
	levador	l Simal vol	L	I		I	I	I		I		I	8	I	I	I
	.Junange	mu vai														

D15	D14	D13 [D12 D	11 C	010	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Nu G	mber of enerate	esults in Interrupt	FIFO to (INT2)		Instruction to Gene	tion Nur erate Inte (INT1)	nber errupt	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
0 to 7	enable	interru	int aer	eraton	for the		vina con	ditions	when	the bit	is set	to 1			
	INT0:	Gener	ates in	terrupt	when a	a limit i	is passe	d in w	atchdo	a mod	e				
-	INT1:	Gener	ates in	terrupt	when t	he pro	gramm	ed instr	uction	(D10-	D8) is	reache	d for e	execution	on
	INT2: value	Genera (D15–I	ates in D11)	terrupt	when r	numbe	r of con	versior	n result	s in Fl	FO is e	equal to	o the p	rogram	nmed
- INT3: Generates interrupt when an auto-zero cycle is completed															
- INT4: Generates interrupt when a full calibration cycle is completed															
-	INT5:	Gener	ates in	terrupt	when a	a paus	e condi	tion is a	encour	ntered					
-	INT6:	Gener	ates in	terrupt	when I	ow po	wer sup	ply is c	letecte	d					
-	INT7:	Gener	ates in	terrupt	when t	he chi	p is retu	irned fi	rom sta	andby a	and is I	ready			
8: -	Progr	ammab	le insti	ruction	numbe	r to ge	enerate	an inte	rrupt w	hen th	at instr	uction	is read	ched fo	Rexe
11: •	Progr	ammab	le num	ber of	conver	sion re	esults in	the FI	FO to	genera	te an i	nterrup	t		
RAMM	ER's N	OTES:													
pt Ena	ble R	egister	: Addre	ess:		S	Symbol:								
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Hevar	lecima	value													
Hexad	lecima	value:	• Addr			ç	Symbol								
Hexad pt Ena	lecima Ible Ro	value: egister	: Addre	ess:		S	Symbol:								
Hexad pt Ena	lecima able Ro	value: egister	D12	D11	D10	D9	Symbol:	D7	D6	D5	D4	D3	D2	D1	D0
Hexac pt Ena	lecima able Ro	value: egister	D12	D11	D10	5 D9	Symbol:	D7	D6	D5	D4	D3	D2	D1	D0
Hexac pt Ena	D14 D14 Lecima	value: egister D13 value:	D12	D11	D10	5 D9	Symbol:	D7	D6	D5	D4	D3	D2	D1	D0
Hexac	ble Ro	value: egister D13 value:	D12	D11	D10	D9	Symbol:	D7	D6	D5	D4	D3	D2	D1	D0
Hexac	lecima Ible Ro D14	value: egister	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Hexac pt Ena D15 Hexac REGIS	lecima able Ro D14 lecima STER (value: egister D13 value: Read/\	D12	D11	D10	5 D9	Symbol:	D7	D6	D5	D4	D3	D2	D1	D0
Hexac pt Ena D15 Hexac REGIS	lecima ble R D14 lecima STER (value: egister D13 value: Read/\	Vrite):	D11	D10	D9	Symbol:	D7	D6	D5	D4	D3	D2	D1	D0
Hexac pt Ena D15 Hexac REGIS	D14 D14 D14 D14 D14 D14 D14	value: egister D13 value: Read/\ D13	Vrite):	D11	D10	5 D9 D9 N	Symbol: D8 D8 D8 Timer F	D7 D7 Preset Va	D6 D6 D6	D5 D5	D4 D4	D3 D3	D2 D2	D1 D1	D0
Hexac pt Ena D15 Hexac REGIS	D14 D14 Becima BTER (D14	value: egister D13 value: Read/\ D13	Vrite):	D11	D10 D10	D9 D9 D9 N	Symbol: D8 D8 Timer F	D7 D7 Preset Va	D6 D6 lue	D5 D5	D4 D4	D3 D3	D2 D2	D1 D1	D0
Hexac pt Ena D15 Hexac REGIS	lecima ble Ro D14 lecima STER (D14 the exa y in nu	value: egister value: value: D13 D13 D13 ecution mber c	Vrite):	D11	D10 D10 tion if T	D9 D9 D9 N	Symbol: D8 D8 D8 Timer F Timer F tit is set	D7 D7 rreset Va in the	D6 D6 lue instruc	D5 D5	D4	D3	D2 D2	D1	D0
Hexac pt Ena D15 Hexac REGIS delays ne dela = 32 x	D14 D14 lecima BTER (D14 the exe y in nu	value: egister D13 value: Read/\ D13 ecution mber c 2 [Cloc	Vrite): D12 D12 D12 of an of clock	D11 D11 D11 instruct cycles	D10 D10 tion if T s is:	D9 D9 N Timer b	Symbol: D8 D8 D8 Timer F bit is set	D7 D7 Preset Va in the	D6 D6 lue instruc	D5 D5	D4	D3 D3	D2 D2	D1	D0
Hexac pt Ena D15 Hexac REGIS delays ne dela = 32 x	D14 D14 lecima STER (D14 the exe y in nu N + 1	value: plister value: value: Plister value: callent value: val	Mrite):	D11 D11 D11 instruct cycles	D10 D10 tion if T s is:	D9 D9 N	D8 D8 D8 Timer F	D7 D7 rreset Va in the	D6 D6 lue instruc	D5 D5	D4 D4	D3 D3	D2 D2	D1 D1	D0
Hexac pt Ena D15 Hexac REGIS delays me dela = 32 x RAMM	lecima ble Ro lecima STER (D14 blecima STER (D14 the exe y in nu N + 3 ER's N	value: egister D13 value: Read/V D13 ecution mber c 2 [Cloc OTES:	Mrite):	D11 D11 D11 instruct cycles es]	D10 D10 tion if T	D9 D9 N Timer b	D8 D8 D8 Timer F it is set	D7 D7 Preset Va in the	D6 D6 Iue instruc	D5 D5 tion.	D4 D4	D3 D3	D2 D2	D1	Do
Let a constrain the second sec	D14 D14 D14 D14 D14 D14 D14 D14 Tthe exx y in nu N + 3 STER (C R'S N er: Add	value: egister D13 value: Read/\ D13 ecution mber c 2 [Cloc OTES: dress:	D12 Vrite): D12 of an of clock k Cycle	D11 D11 D11 instruct cycles	D10 D10 tion if T s is:	D9 D9 N Timer b	Symbol:	D7 D7 rreset Va in the	D6 D6 lue instruc	D5 D5	D4	D3 D3	D2 D2	D1 D1	DO
D15 Hexace REGIS D15 D15 delays ne dela = 32 x RAMM Regist	D14 D14 D14 D14 D14 D14 D14 D14 D14 CHER (N + 3 STER (N	value: egister value: v	Mrite):	D11 D11 D11 instruct cycles	D10 D10 tion if T s is:	D9 D9 N ïimer b	Symbol: D8 D8 Timer F Timer F Timer F Symbol	D7 D7 reset Va	D6 D6 lue	D5 D5 ttion.	D4	D3 D3	D2 D2	D1	DO
D15 D15 Hexace REGIS D15 delays ne dela = 32 x RAMM Regist	D14 D14 D14 D14 D14 D14 D14 D14 D14 D14	value: egister D13 value: Read/\ D13 ecution mber c 2 [Cloc OTES: dress: D13	Addre D12 D12 Vrite): D12 of an of clock k Cycle D12 D12	D11 D11 D11 instruct cycles es]	D10 D10 tion if T s is:	D9 D9 N ïimer b S	Symbol: D8 D8 Timer F D8 Timer F Symbol	D7 D7 reset Va in the	D6 D6 lue instruc	D5 D5 ttion.	D4 D4 D4	D3 D3 D3	D2 D2 D2	D1 D1	DO
D15 D15 Hexace REGIS D15 delays ne dela = 32 x RAMM Regist	D14 D14 Becima Becima GTER (D14 When the example V y in nu N + : ER's N Per: Add D14	value: egister D13 value: Read/\ D13 ecution mber c 2 [Cloc OTES: dress: D13	Addre D12 D12 Vrite): D12 of an of clock k Cycle D12 D12	D11 D11 D11 instruct cycles es]	D10 D10 tion if T s is:	D9 D9 N ïimer b S	Symbol: D8 D8 Timer F D8 Timer F D8 Symbol D8	D7 D7 reset Va in the	D6 D6 lue instruc	D5 D5 ttion.	D4 D4 D4	D3 D3 D3	D2 D2 D2	D1 D1	DO
D15 D15 Hexace REGIS D15 delays re dela e dela e dela scatteres RAMM Regist	D14 D14 Lecima STER (D14 Lecima STER (D14 Lecima STER (D14 Lecima STER (D14 Lecima D14 Lecima Lecima	value: egister D13 value: Read/\ D13 ecution mber c 2 [Cloc OTES: dress: D13 value: valu:	Addre D12 D12 Vrite): D12 of an of clock k Cycle D12 D12	D11 D11 D11 instruct cycles es]	D10 D10 tion if T s is:	D9 D9 N ïimer b S D9	Symbol: D8 D8 Timer F bit is set Symbol D8 D8	D7 D7 reset Va in the	D6 D6 lue instruc	D5 D5 ttion.	D4 D4 D4	D3 D3 D3	D2 D2 D2	D1 D1	D0 D0 D0
D15 Hexace REGIS D15 Hexace REGIS D15 Hexace D15 D15 D15 D15 Hexace RAMM	D14 D14 D14 D14 D14 D14 D14 D14 CER's N N + : ER's N N + : D14 D14 D14 D14 D14 D14	value: egister D13 value: Read/\ D13 ecution mber c 2 [Cloc OTES: dress: D13 Value: value:	Vrite): D12 D12 D12 of an of clock k Cycl	D11 D11 D11 instruct cycles es]	D10 D10 tion if T s is:	D9 D9 N ïimer b D9	Symbol: D8 D8 Timer F Timer F Timer F Symbol	D7 D7 reset Va in the	D6 D6 lue instruc	D5 D5 ttion.	D4 D4 D4	D3 D3 D3	D2 D2 D2	D1 D1	D0 D0 D0
D15 Hexaco REGIS D15 delays ee dela Regist	D14 D14 elecima D14 D14 D14 D14 D14 ER's N er: Add	value: pister value: value: Read/V D13 ecution mber c 2 [Cloc OTES: dress: D13 value: val	Addre	D11 D11 instruct c cycles es]	D10 D10 tion if T s is:	D9 D9 N Timer b D9 S	Symbol: D8 D8 Timer F D8 Timer F bit is set Symbol D8 Symbol:	D7 D7 Irreset Va in the	D6 D6 lue instruc	D5 D5 :tion.	D4 D4 D4	D3 D3 D3	D2 D2 D2	D1 D1	D0 D0 D0
D15 Hexaco REGIS D15 delays ee dela Regist D15 Hexac Regist	D14 D14 eccima D14 blecima D14 D14 D14 D14 D14 D14 D14 D14 D14 D14	value: pister value: value: Read/V D13 ecution mber c 2 [Cloc OTES: dress: D13 value: value: D13 context dress: D13	Addre	D11 D11 D11 instruct c cycles es] D11	D10 D10 tion if T s is: D10	D9 D9 N Timer b D9 S S D9	Symbol: D8 D8 Timer F D8 Timer F bit is set Symbol D8 Symbol: D8 D8	D7 D7 Irreset Va in the D7	D6 D6 lue D6 D6 D6	D5 D5 ction.	D4 D4 D4 D4	D3 D3 D3 D3 D3	D2 D2 D2 D2 D2	D1 D1 D1	D0 D0 D0 D0
Hexaco pt Ena D15 Hexaco D15 delays ee dela = 32 x RAMM Regist	D14 D14 eccima D14 eccima D14 D14 D14 D14 D14 D14 D14 D14	value: pister value: value: Read/V D13 ecution mber c 2 [Cloc OTES: dress: D13 value: dress: D13	Addre	D11 D11 D11 instruct cycles es] D11	D10 D10 tion if T s is: D10	D9 D9 N Timer b D9 S S D9 S S	Symbol: D8 D8 Timer F D8 Symbol D8 Symbol: D8 D8	D7 D7 Irreset Va in the D7	D6 D6 instruc	D5 D5 ction.	D4 D4 D4	D3 D3 D3 D3 D3	D2 D2 D2 D2	D1 D1 D1	D0 D0 D0

1-D0: 2: 5-D13:	- Conversio For Extended Sign - Conversio For 12-bit For 8-bit - Sign: Conv - Instruction	- Sign n Result: t + sign: 12 + sign: D1					D6	D5 I D	4 D3	3 1 122		
1–D0: 2: 5–D13:	- Conversio For 12-bit For 8-bit - Sign: Com	n Result: t + sign: 12 + sign: D1				Co	onversion	Result				
1–D0: 2: 5–D13:	- Conversio For 12-bit For 8-bit - Sign: Conv - Instruction	n Result: t + sign: 12 + sign: D1 ⁻										
2: 5-D13:	For 12-bit For 8-bit - Sign: Conv - Instruction	t + sign: 12 + sign: D1										
2: 5–D13:	For 8-bit	+ sign: D1	2-bit result v	alue								
2: 5–D13:	- Sign: Con		1-D4 = res	sult va	lue, D3-	-D0 =	1110					
5–D13:	- Instruction	version resu	ılt sign bit, C) = Po	ositive, ⁻	1 = Ne	gative					
	arithmetic,	number as selected by	sociated wity bit D5 (Ch	th the an Ma	convers isk) of C	sion resi Configura	ult or the ation Re	e extence egister	ded sigr	n bit for	2's con	nplement
OGRAM	MER'S NOTE	S:										
O Regi	ster: Address:			Syı	mbol:							
ie:												
FERRUP	T STATUS R	EGISTER (F	Read only):									
D1	5 D14 D13	D12 D11	D10 D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Number of result	ts in FIFO	Instruction N	umber	INST7	INST6	INST5	INST4	INST3	INST2	INST1	INST0
			Being exec	uted								
'S # 0 to	o 7 are interru	pt flags (vec	tors) that w	ill be s	et to 1 v	when the	e followi	ing conc	litions o	ccur. Tl	ne bits s	set to 1 wh
interrup	t is enabled o	or disabled	in the Interr	upt Er	nable re	gister. 1	The bits	reset to	o 0 whe	en the r	egister i	is read, or
vice rese	t through Cor	nfiguration re	egister.									
:	- INST0: Is s	et to 1 whe	n a limit is p	assed	l in wate	hdog m	ode					
:	- INST1: Is s	et to 1 whe	n the progra	ammed	d instruc	tion (D	10-D8)	is reach	ed for e	executio	n	
	- INST2: Is s	et to 1 whe	n number of	conv	ersion re	esults ir	n FIFO is	s equal	to the p	orogram	med va	lue (D15-
:	- INST3: Is s	et to 1 whe	n an auto-ze	ero cyo	cle is co	mpleteo	b					
:	- INST4: Is s	et to 1 whe	n a full calib	ration	cycle is	comple	eted					
:	- INST5: Is s	et to 1 whe	n a pause c	onditio	on is en	countere	əd					
:	- INST6: Is s	et to 1 whe	n low power	supp	ly is det	ected						
:	- INST7: Is s	et to 1 whe	n the chip is	s returi	ned fror	n standl	by and i	s ready				
0-D8:	- Holds the in	nstruction n	umber being	g exec	uted or	will be a	execute	d during	a Paus	se or Ti	mer dela	ay
5-D11:	- Holds the p	resent num	ber of conv	ersion	results	in the F	IFO wh	ile the c	levice is	s runnin	g	
OGRAM	MER'S NOTE	S:										
errupt S	tatus Regist	er: Address	:	Sy	mbol:							
te:	•											

AN-906

PPENDIX A	Regi	sters E	3it Assi	gnment	s and	Progr	ammer	's Not	es							
IMIT STATU	SREC	SISTE	R (Read	only):												
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	7
			Limits #	2: Status							Limits #	1: Statu	s			
he bits in th	is regi	ster a	re limit	flags (v	ectors) that	will be	set to	1 whe	en a lii	mit is p	assed	. The b	oits ar	e asso	ciated
ndividual inst	ruction	i limits	as indic	cated be	elow.						-					
0: - Limit #	# 1 of	Instru	ction #	0 is pas	sed											
1: - Limit #	# 1 of	Instru	ction #	1 is pas	sed											
92: - Limit ≠	# 1 of	Instru	ction #	2 is pas	sed											
93: - Limit ≠	# 1 of	Instru	ction #	3 is pas	sed											
94: - Limit ≠	# 1 of	Instru	ction #	4 is pas	sed											
95: - Limit #	# 1 of	Instru	ction #	5 is pas	sed											
96: - Limit ≠	# 1 of	Instru	ction #	6 is pas	sed											
97: - Limit #	# 1 of	Instru	ction #	7 is pas	sed											
98: - Limit #	≇ 2 of	Instru	ction #	0 is pas	sed											
9: - Limit #	≇ 2 of	Instru	ction #	1 is pas	sed											
10: - Limit #	≇ 2 of	Instru	ction #	2 is pas	sed											
11: - Limit #	≇ 2 of	Instru	ction #	3 is pas	sed											
12: - Limit #	≇ 2 of	Instru	ction #	4 is pas	sed											
13: - Limit #	≇ 2 of	Instru	ction #	5 is pas	sed											
14: - Limit #	≇ 2 of	Instru	ction #	6 is pas	sed											
15: - Limit #	≇ 2 of	Instru	ction #	7 is pas	sed											
ROGRAMM	ER'S N	OTES	\$:													
imit Status	Regist	ter: Ad	dress			Sy	mbol:									
IFE SUPPO	DRT P	OLICY	4													
DEVICES O SEMICONDU	R SYS	STEMS COR	S ARE S WITH PORAT	NOT 7 OUT TI ION. As	AUTHO HE EX s used	ORIZE XPRES I herei	D FOH SS WR n:	ITTEN	AS C APPF	RITICA	AL CO OF T	MPON HE PI	ENTS RESIDE	IN LI ENT (DF NA	TIONA
Life supr	oort d	levices	s or e	vsteme	are	device	s or	2 4	critic	al con	nnonen	t is a	anv co	mpor	ient of	a li
systems into the b failure to	which, ody, o perfor	(a) a r (b) s m. wh	re inter upport o inter prot	nded for or sustai	r surg in life, ed in	ical in and w	plant hose	z. A si be	pport reaso	device onably device	or sys expect	tem wi ed to vstem.	hose fa cause t or to	the fa	to perfo ilure of t its sa	orm ca the li afety
with instru- be reasor to the use	uctions hably e er.	s for u	ed to re	vided in esult in a	the la a sign	abeling	, can injury	ef	fective	ness.	_, _,	····,				
A 10.00 10			N-10					N-C -	0		•• **				N	
National S Corporati 2900 Semi P.O. Box S Santa Clar	conductor 8090 a, CA 950	Drive 52-8090	National Se GmbH Livry-Garga D-82256 FC Germany	emiconducto n-Str. 10 irstenfeldbrug	or Nation Japa Sum ck Engi Bldg	onal Semi an Ltd. itomo Che neering Ce . 7F	conductor mical inter	National Hong Ko 13th Flo Ocean C Tsimsha	Semicono ong Ltd. or, Straight entre, 5 Ca sui, Kowlo	Block, anton Rd. on	Natio Do B Rue 1 120-3 Sao 1	nal Semic razil Ltda. Deputado L A Paulo-SP	onductores .acorda Fra	s nco	National S (Australia) Building 16 Business P Monash Bu	emicondu Pty, Ltd. ark Drive Isiness Pa
fel: 1(800) TWX: (910) 339-9240) 339-9240)	1 el: (81-41) Telex: 5276 Fax: (81-41	35-0 49) 35-1	1-7-1 Chib Ciba Tel: Fav:	 Nakase, a-City, Prefecture (043) 299- (043) 299- 	wihama-Ku 261 2300 -2500	Hong Ko Tel: (852 Fax: (85	ng) 2737-160 2) 2736-99	10 60	Brazi Tel: (Telex Fax:	05418-00 55-11) 212 : 391-1131 (55-11) 212	-5066 931 NSBR 2-1181	BR	Victoria 310 Tel: (3) 558 Fax: (3) 55	Melbourne 68 Austral 8-9999 8-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.