LCD Direct Drive Using HPC

National Semiconductor Application Note 786 Santanu Roy November 1991



CD Direct Drive Using HPC

INTRODUCTION

Liquid Crystal Displays (LCD) are used in a wide variety of applications. They are extremely popular because of their low power consumption. Manufacturers of Automobiles to Measuring Equipment have taken advantage of these low power displays. Driving LCDs has always been done with dedicated driver chips which not only increase the system cost, but also increase the chip count and board space. This note is developed to demonstrate a low cost solution using the HPC to directly drive LCDs without any driver interface in applications involving LCD display control. A customized 2-way multiplexed LCD (I3420) is being used to illustrate the above capability of HPC microcontrollers in the form of a simple decimal counter.

DRIVING AN LCD

An LCD consists of a backplane and any number of segments which will be used to form the image being displayed. Applying a voltage (nominally 4V-5V) between any segment and the backplane causes the segment to darken. The only catch is that the polarity of the applied voltage has to be periodically reversed, or else a chemical reaction takes place in the LCD which causes deterioration and eventual failure of the liquid crystal. (DC components higher than 100 mV can cause electrochemical reactions in LCDs). To prevent this from happening, the backplane and all the segments are driven with an AC signal, which is derived from a rectangular waveform. To turn a segment OFF, it is driven by the same waveform as the backplane. Thus it is always at backplane potential. If a segment is to be ON, it is driven with a waveform that is the inverse of the backplane waveform. Thus it has periodically changing polarity between it and the backplane.

MULTIPLEXED LCDs

Today a wide variety of LCDs ranging from static to multiplex rates of 1:64 are available on the market. The *MULTI-PLEX* rate of an LCD is determined by the number of backplanes. The higher the multiplex rate the more individual segments can be controlled using only one line e.g., a static LCD has only one backplane and hence only one segment can be controlled using one line. A two way multiplexed LCD has two backplanes and two segments can be controlled in general if the multiplex ratio of the LCD is N and the number of available outputs is M, the number of segments that can be driven is:

$S = (M - N)^*N$

i.e., N lines out of M outputs will be used to drive N backplanes, the rest (M - N) outputs are available for segment control. Each line can control N segments, so (M - N) lines can drive (M - N)*N segments. So the maximum number of segments in a 2-way MUX LCD that can be driven with an HPC (if all outputs—16 PortA, 16 PortB, and 4 PortP are used) is:

S = (36 - 2)*2 = 68

The number of backplanes in the LCD also determines the number of levels to be generated for their control signals,

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1995 National Semiconductor Corporation TL/DD11250

e.g., three different voltage levels V, 1/2V, and 0 are to be generated for a 1:2 LCD device (V = operating voltage of the LCD). A *Refresh Cycle* of LCDs (also known as "*Scan Frequency*") is the time period during which all backplanes and segments have to be updated. Typically this is between 39 Hz–208 Hz. During each half of the refresh cycle (*Frame Time*), the polarities of the voltages driving the backplanes and the segments are reversed because of the reason stated above. The current consumption of typical LCDs is in the range of 3 μ A–4 μ A (at V = 4.5, refresh rate 60 Hz) per square centimeter of activated area. Thus the backplane and segment terminals can be treated as Hi-Z loads. At high refresh rates the current consumption of LCDs increases dramatically, a reason why many LCD manufacturers recommend not to exceed a refresh rate of 60 Hz.

LCD CONTROL AND HPC

Figure 1 shows the schematic of the system. With the HPC, each I/O pin can be set individually to TRI-STATE[®], "HI" or "LO". Here, in this application, B4 and B5 on the HPC's PortB are selected for backplane control of a 1:2 multiplexed customized LCD–13420. The three different voltage levels viz. V, V/2, and 0 required for backplane control are achieved through an external voltage divider circuit. The procedure is to set B4 and B5 to "LO" for 0, Hi-Z (configuring them as inputs) for 0.5V, and "HI" for V at the backplane electrodes. For segment control: 8 PortA lines (A0–A7), 4 PortP lines (P0–P3) and 3 PortB lines (B0–B2) are used. All are used as outputs to drive individual segments of the LCD. The HPC in this application is used in single-chip mode to maximize the I/O pin count for LCD control.

TIMING CONSIDERATIONS

Figure 2 shows the backplane and segment waveforms of a typical 1:2 multiplexed LCD. One Refresh Cycle T_{scan} is subdivided into four equally spaced time slots ta, tb, tc and td during which the backplane and segment terminals have to be updated in order to switch a specific segment "ON" or "OFF". The voltage waveform during BP – is the mirror image of the waveform during BP + which satisfies polarity reversal every T_{frame} . Considering a refresh frequency of 50 Hz i.e., $T_{scan} = 20$ ms: ta, tb, tc and td are each equal to 5 ms. The timer T2 is used to mark off one time phase ($\frac{1}{4}$ of T_{scan}) of the driving voltage waveform. The timer and autoreload value to get 5 ms time-out is 4999 (decimal) at an operating frequency of 16.0 MHz.

SEGMENT CONTROL

In *Figure 2a*, BP1 and BP2 are the typical backplane waveform of a 2-way multiplexed LCD. During BP + time, backplane outputs are *ON* for driving voltage level V and *OFF* for the level $\frac{1}{2}$ V. Again for BP - frame time, backplane outputs are *ON* for "0" and *OFF* for "1/2V". Voltage at a particular LCD segment is the resultant of the backplane output and voltage at the line driving that segment. *Figure 2(b)* shows the waveform at an LCD segment *Figure 2(c)* and *2(d)* are the resultant waveforms with respect to BP1 and BP2 obtained by subtracting the segment waveform in *Figure 2(b)* from the backplane waveforms BP1 and BP2 respectively.

AN-786

Figure 3 shows the four different waveforms which must be generated at the segments to meet all possible combinations ON and OFF sequence viz. OFF-OFF, ON-ON, ON-OFF, and OFF-ON. A segment is ON if the resultant voltage across it periodically oscillates between +V and -V and is OFF if the swing is between + V/2 and - V/2. The result of the combination is showed in form of white and black circles, representing OFF and ON segments respectively e.g., a waveform pattern "1" will always turn a segment OFF with respect to both the backplanes. However, the waveform "2" will keep it ON with respect to BP1 and BP2. Figurea 4a and Figure 4b show the resultant voltage waveforms at an LCD segment for the above possible combinations and the status of the segment during display operation. Figures 5 and 6 shows the internal segment and backplane connections for a typical 2-way LCD. Figure 7 gives the details of the LCD used in this application.

LCD DRIVE SUBROUTINE

The software for the LCD drive is provided at the end of this application note. The drive subroutine **DISPL** converts a 16bit binary value to a 20-bit BCD value for easier display data fetch. This subroutine itself is comprised of a main routine for backplane refresh and seven subroutines (**SEGTA**, **SEGTB**, **SEGTC**, **SEGTD**, **SEGOUT**, **TMPND**, and **DISPD**). The subroutines **SEGTA** through **SEGTD** are used to fetch LCD segment data from a lookup table in ROM for time phases ta, tb, tc, and td respectively. In the table, the subroutine **SEGOUT** writes these data for each time phase to the respective ports of the HPC connected to the LCD device. For a refresh cycle of 50 Hz (20 ms), each time phase (1/4 of $T_{scan})$ is equal to 5.0 ms. This time base is generated by the HPC timer T2 with the associated autoreload register R2. The polling routine TMPND checks for timer underflow flag at the end of each time phase. If the flag is set, it is reset and the program returns to the calling routine. This way a 5 ms time delay is created before the segment and backplane data for the next time phase is updated. The DISPD subroutine switches the LCD OFF by driving the segment and backplane ports to logic "LO". In this application, the display is initialized with "399.9" (which uses all LCD segments) for a BCD down counter. Each count is displayed for a fixed period of time (here a present time of 100 ms is chosen) which is user programmable. The special segments e.g., "m", "A", "V" ... etc. which are not used are all connected together to a common port pin (B2) of the HPC and kept turned OFF throughout the display. It is mandatory to drive any unused segment lines to the OFF state rather than leaving them open or grounded which might result in ghost images.

Note: Selecting the resistors for the voltage divider circuits on B4 and B5 will depend on the type of LCD used.

TYPICAL APPLICATIONS

- Automotive test and control systems
- · Weighing scales
- Control Panel
- Microwave
- · Clocks and watches etc.







```
Special Segments
                   Segment and Backplane Distribution
                    (25) Q
                                          Q BP1 (2)
      (22)
(22)
                                             μA
           μA
 (24/40) Q
                                                 ۷
                                                     А
                                             m
               ۷
                    А
           m
                                                 Ω
                                             k
           k
               Ω
                    b(23
                                            MΩ
           MΩ
                                             ٩F
                                                 °C
           ٩P
               °C
           J(18)
                J(19)
                                             b BP2 (3)
                     TL/DD/11250-9
                                                      TL/DD/11250-10
                           FIGURE 6
; MEMAP. INC
;This is the memory map of different RAM areas used in the
;LCD program.
BCDLO = 02:b
                         ;Measured period in BCD (lo byte)
BCDHI = 03:b
                        ;High Byte
MWBUFO = 05:b
                        ;A-port data (7-segment)
MWBUF1 = 06:w
                        ;P-port data
MWBUF2 = 08:b
                        ;B-port data
OFF1
       = 0a:b
                        ;offset reg. for 7-seg code table
       = 0b:b
OFF2
                        ;
       = 0c:b
OFF3
                        ;
       = 0e:w
EVAL
                        ;end value lo-byte (period)
SVAL
      = 010:w
                        ;hi-byte
COUNT
     = 020:b
                        ;counter #1
COUNT2 = 021:b
                        ;counter #2
      = 022:w
BCNT
BP1
      = 05
                        ;Backplane 1
BP2
       = 04
                        ;Backplane 2
                                                      TL/DD/11250-12
```

;File Name:CNTR.ASM ;Function: Counter displayed on a 2-way muxed LCD display ; directly driven by the HPC16083. .incld reg16083.inc ;HPC register def. file ;Chip - HPC16083 .incld memap.inc .extrn DISPL, DISPD, COPY .sect cntr,rom16 BEGIN: ld sp,#01c0 ;set the stack pointer BINIT: jsr DISPD ;define port config, ;switch diplay OFF OK1: ld BCNT,#0f9f ;set counter to 3999 decimal BLOOP: ld b, #BCNT ; copy the decimal value ld x,#EVAL ;to the location which jsr COPY ;undergoes conversion ĺd COUNT2,#01 ;display time=100 ms jsr DISPL ;Display 399.9 first BLOOP2: decsz BCNT ;display till jр BLOOP ;counter=0 ;display "0" also ld b, #BCNT x,#EVAL ld ;and then restart jsr COPY ;the session COUNT2,#01 ld jsr DISPL ;go back and start BINIT jp .endsect .end BEGIN TL/DD/11250-13 6

;Title: DISPL.ASM ;COUNT2 = Contains display time in seconds e.g if "1" -> ;display time is 1 second. ;SEGTA: Gets LCD segment data for time phase Ta ;SEGTB: Time phase Tb ;SEGTC: Time phase Tc ;SEGTD: Time phase Td Offset register for DIGIT 0+1 ;OFF1: ;OFF2: Offset register for DIGIT 2 Offset register for DIGIT 3 ;OFF3: .incld reg16083.inc .incld memap.inc .extrn TMPND, TBL, BINBCD .public DISPL, DISPD .sect drive, rom16 SEGTA: ld OFF1.w,#0 ;clear OFF1 and OFF2 ld a,#042 ; point to DIG3 data \$APORT: a,OFF3 ;put it in OFF3 reg. st; point to BCDLO byte ld x,#BCDLO ;point to MWBUF0 ld b,#MWBUFO a,[x].b ;get the bcd lo byte ld ;get low nibble and a,#0f a,OFF1 add ;add to the offset regl ld a,TBL[a].b ;get the 7-seg code a,[b].b ;save the data in MWBUF0 st a,[x+].b ld ;x reg points to BCDLO+1 ;upper nibble of lower and a,#0f0 swap ; byte of BCDLO а a,#00f ;clear other bits and a,OFF2 ;add to the OFF2 reg add ld a,TBL[a].b swap ;position upper nibble а a,#0f0 ;clear all other bits and ;data (+ dec. point) or MWBUF0,a \$PPORT: ; point to MWBUF1 ld b,#MWBUF1 ;get BCDLO+1 data ld a,[x].b a,#0f ;get the lower nibble and ;add the reqd. offset add a,OFF2 ;get the 7-seg data ld a,TBL[a].b sta,[b].w ; ;rearrange as PORTP ifbit 1,[b].b TI /DD/11250-14

	sbit ifbit sbit ifbit sbit	4,MWBUF1 t 2,[b].b 0,MWBUF1+1.b t 3,[b].b 4,MWBUF1+1.b	;data bits are 0,4,7,15 ;locations in portP ; ; ;	
\$BPORT:	ld ld and swap and add ld or st ret	b,#MWBUF2 a,[x].b a,#0f0 a a,#0f a,OFF3 a,TBL[a].b a,#0f8 a,[b].b	<pre>;point to MWBUF2 ;get digit3 data ;get the higher nibble ; ;position it right ;add the reqd. offset ;from the table ;sbit 37 and save ;save it in MWBUF2</pre>	
SEGTB:	ld ld ld jp	OFF1,#016 OFF2,#00b a,#046 \$APORT	;with dec. pt ;without dec. pt ; ;	
SEGTC:	ld ld ld jp	OFF1,#021 OFF2,#021 a,#04a \$APORT	; ; ;	
SEGTD:	ld ld ld jp	OFF1,#037 OFF2,#02c a,#04e \$APORT	;;;;	
DISPL:	jsr ld ld ld ld ld ld ld ld rbit	BINBCD COUNT, #05 irpd, #0 tmmode, #04440 pwmode, #04444 tmmode, #0ccc8 pwmode, #0cccc divby, #02222 t2reg, #01387 r2reg, #01387 2,tmmodeh	<pre>;convert bin to BCD ;50*20 ms = 1 sec ;10*1 = 10 sec display ;clear all pending bits ;timer ckt. initialize ;stop all timers ;and acknowledge all ;interrupts ;select T2 clock=CKI/16 ;LCD refresh rate of ;50 Hz (20 ms) -> 5ms ;per time slot (5000 ;counts @ 16.0 Mhz) ;start timer T2</pre>	
DISP1:			TL/DD/11250-1	5

	jsr isr	SEGTA TMPND	;get 7 seg. dat for ;refresh time phase Ta ;test pending T2
тр0:	sbit rbit sbit rbit jsr jsr jsr	BP1, portbl BP2, dirbl BP1, dirbl BP2, portbl SEGOUT SEGTB TMPND	<pre>;backplane refresh Ta ;make it i/p (Hi-z) ; ;BP1=1, BP2=.5 ; ;time phase Tb ;</pre>
TP1:	sbit rbit rbit jsr jsr jsr	BP2,portbl BP1,dirbl BP2,dirbl BP1,portbl SEGOUT SEGTC TMPND	<pre>;BP2 data = 1 ;make BP1 i/p ;send BP2=1 ;Hi-z ;BP1=.5, BP2=1 ; ;</pre>
TP2:	rbit rbit rbit jsr jsr jsr	BP1,portbl BP2,dirbl BP1,dirbl BP2,portbl SEGOUT SEGTD TMPND	;BP1 data=0 ;BP2 i/p ;o/p "0" on BP1 ;BP2 = 0.5 ; ;
тр3:	rbit rbit rbit jsr decs jp ld decs jp ret	BP2, portbl BP1, dirbl BP2, dirbl BP1, portbl SEGOUT z COUNT DISP1 COUNT, #5 z COUNT2 DISP1	<pre>;BP1 data=0 ;BP2 data=0 ;make BP1 Hi-z (0.5) ;BP1=.5, BP2=0 ; ;do the loop N times ; ; ;COUNT2 = X*N = set time ; ;</pre>
DISPD:	ld ld ld ld ret	<pre>portal,#00 diral,#0ff portbl,#0 dirbl,#037 portp,#0</pre>	;switch display OFF ;as o/p ; ;B0-B2,B5,B4 = outputs ;
SEGOUT:	ld	porta,MWBUFO	;portA data (DIG 4+5) TL/DD/11250-16

ld portp,MWBUF1 ;portP data (16-bit reg) ld b,#MWBUF2 ; x, #portbl ld ;read portb low byte ld a,[x].b ;and it with MWBUF2 and a,[b].b ;save original MWBUF2 in ld k, MWBUF2 ;K register st a,[b].b ;store MWBUF2&PORTBL in ld a,k ;MWBUF2 ;get orig. MWBUF2 and a,#007 and ;extract B0-B2, OR it
;with new MWBUF2 and or a,[b].b st a,portbl ret ;send it .endsect TL/DD/11250-17

;Title : BINBCD.ASM ;Function: This program takes a 16-bit binary number and ; converts into a 20-bit BCD number. ;INPUT DATA -> BINLO+1 BINLO ;BCD OUTPUT -> BCDLO+2 BCDLO+1 BCDLO .incld memap.inc BINLO = EVAL .public BINBCD .sect code, rom8 BINBCD: ld COUNT,#16 ;Number of left shifts ld bk,#BCDLO,#BCDLO+2 ; SCBCD: clr а ;clear BCD ram space xs a,[b+].b ; jp \$CBCD ; SLSH: ;left shift binary ;routine ld bk,#BINLO,#BINLO+1 ; \mathbf{rc} ;reset carry \$LSHFT: a,[b].b ld ;start shifting adc a,[b].b ;if MSB=1, set C a,[b+].b ;do for all 4 nibbles xs **\$LSHFT** ; of the Binary data jр ld bk,#BCDLO,#BCDLO+2 ; \$BCDADD: ld a,[b].b ;get the BCD data dadc a,[b].b ;decimal add with carry a,[b+].b ;put it back xs \$BCDADD ;loop for all 3 bytes jр decsz COUNT ; is shift =16? COUNTER: jp \$LSH ;no - go back ret .endsect TL/DD/11250-18

;Lookup table for customized 2-way MUX LCD I3420 ; .incld reg16083.inc .public TBL, TMPND, COPY .sect table,rom8 TBL: ;Timephase Ta ---- 7 segment data ;'0' and '.0' ;'1' and '.1' ;'2' and '.2' ;'3' and '.3' ;'4' and '.4' 80 .byte .byte 0e .byte 04 .byte 04 .byte 02 ;'5' and '.5' .byte 01 ;'6' and '.6' .byte 01 ;'7' and '.7' .byte 0c .byte 00 ;'8' and '.8' ;'9' and '.9' ;' ' and '.' .byte 00 .byte 0f ;Timephase Tb ---- 7 segment data 04 .byte ;'0' ;'1' .byte 0e ; '2' .byte 05 ; '3' 0c .byte ; '4' .byte 0e ; '5' .byte 0c .byte 04 ;'6' ; '7' .byte 0e ;'8' .byte 04 ;'9' 0c .byte ; • • .byte 0fTL/DD/11250-19

.byte .byte .byte .byte .byte .byte .byte .byte .byte .byte .byte	00 0a 01 08 0a 08 00 0a 00 0a 00 08 0b	;'.0' ;'.1' ;'.2' ;'.3' ;'.4' ;'.5' ;'.6' ;'.7' ;'.8' ;'.9' ;'.'	
;Timepha	se Tc 7 segr	ment data	
.byte .byte .byte .byte .byte .byte .byte .byte .byte	07 01 0b 0b 0d 0e 0e 03 0f 0f 0f 00	; '0' and '.0' ; '1' and '.1' ; '2' and '.2' ; '3' and '.3' ; '4' and '.4' ; '5' and '.5' ; '6' and '.6' ; '7' and '.7' ; '8' and '.8' ; '9' and '.9' ; ' ' and '.'	TL/DD/11250-20

;Timephase Td 7 segment data				
.byte	0b	;'0'		
.byte	01	;'1'		
.byte	0a	; '2'		
.byte	03	; '3'		
.byte	02	; 4		
.byte	03 0b	• 161		
.byte	01	: '7'		
.byte	0b	; '8'		
.byte	03	; '9'		
.byte	00	;'''		
buto	٥f	• ! 0!		
byte	05	• • 1 •		
.byte	0e	;'.2'		
.byte	07	; '.3'		
.byte	05	;'.4'		
.byte	07	;'.5'		
byte	Of	; '.6'		
.byte	05	; '''		
.byte	07	· ' Q'		
.byte	04	: '. '		
127 00	01	, <u>-</u>		
;				
;Digit '	3' codes			
•Time ph	асо Та			
.bvte	07	• • •		
.byte	06	; '1'		
.byte	04	; '2'		
.byte	04	;'3'		
;Timepha	se Tb			
byte	07			
.byte	06	;'1'		
.byte	05	; '2'		
.byte	06	;'3'		
;Timephase Tc				
.bvte	00	2 1 1		
.byte	01	;'1'		
.byte	03	; '2'		
.byte	03	;'3'		
• Timosho	co Td			
, i imepila			TL/DD/11250-21	

.byte .byte .byte .byte	00 01 02 01		;'' ;'1' ;'2' ;'3'	
TMPND: \$LOOP:	ld ifbit	b,#tmmodeh 1,[b].b		
\$END:	jp jp sbit ret	\$LOOP 3,[b].b		
COPY:	ld x ret	a,[b].w a,[x].w		
				TL/DD/11250-22

LCD Direct Drive Using HPC



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.