# HPC MICROWIRE/PLUS™ Master-Slave Handshaking Protocol

National Semiconductor Application Note 474 Richard Lazovick June 1988



HPC MICROWIRE/PLUS Master-Slave Handshaking Protocol

# INTRODUCTION

This applications note describes how to use National Semiconductor's MICROWIRE/PLUS to communicate between two members of the HPC family of microcontrollers, and will discuss the implications of adding other MICROWIRE™ peripherals. MICROWIRE/PLUS (µWIRE) may be effectively used to communicate between chips, such as in Small Area Networks (SANs). Possible applications range from setting up a communications network within an automobile to home security systems. Among the standard MICROWIRE peripherals available are display drivers (LCD, VF, LED), memories (RAM, EEPROM), A/D converters, and frequency generators/timers. Each MICROWIRE peripheral requires its own handshaking protocol, however the HPC's MICRO-WIRE is flexible enough to work with any peripheral and allows you to define your own handshaking protocol when having two HPC family members communicate.

# MICROWIRE

MICROWIRE/PLUS is an extension of National Semiconductor's MICROWIRE communications interface. It allows high speed two way serial communications between a master processor and one or more slave processors or peripherals. MICROWIRE/PLUS uses only three wires plus chip selects, therefore it saves on intricate bus routing and does not waste 8-bit ports. *Figure 1* shows the block diagram of a sample application using two HPC family members and an 8-bit A/D peripheral to monitor and control certain environmental conditions within a system.

MICROWIRE/PLUS has an 8-bit parallel-loaded, serial shift register (SIO) using SI as the serial input and SO as the serial output. The contents of the SIO register may be accessed through any of the memory access instructions. SK is the clock for the SIO register (see *Figure 2*). The SK clock signal can be provided by an internal or external source. The internal clock rate is programmable by the DIVBY register. Data to be transmitted from the SIO register is shifted out on the falling edge of the SK clock. Serial data on the SI pin is latched in on the rising edge of the SK clock (see *Figure 3* µWIRE Timing).



© 1995 National Semiconductor Corporation TL/DD/9140

RRD-B30M105/Printed in U. S. A

AN-47



A  $\mu\text{WDONE}$  flag in the IRPD (Interrupt Pending) register indicates when the data shift is completed.

The HPC can enter the MICROWIRE/PLUS mode as a master or a slave. The  $\mu WMODE$  control bit in the IRCD (Interrupt Condition) register determines whether the HPC is a master or slave. The shift clock is generated internally when the HPC is configured as a master. An externally generated shift clock on the SK pin is used when the HPC is configured as a slave. When the HPC is a master, the DIVBY register allows the SK clock frequency to be programmed in 14 selectable steps from 122 Hz to 1 MHz when CKI is 16 MHz (see Table I).

#### HOW TO USE MICROWIRE/PLUS

To use MICROWIRE, start by setting up the B port appropriately for the MICROWIRE functions. The SO and SK functions are multiplexed onto Port B pins B5 and B6 respectively. For the master, set bits 5 and 6 in the DIRB register (direction register for Port B) to set SO and SK as outputs. For the slave, set bit 5 and reset bit 6 in the DIRB register to set SO as an output and SK as an input . The BFUN register (Port B function register) is used to set SO and SK as alternate functions in the master and only SO as an alternate function in the slave. The MICROWIRE/PLUS mode can be enabled or disabled any time under program control. This is done through the BFUN register. Placing a "1" in the corresponding bit location causes the alternate function to be activated, a "0" causes the alternate function to be disabled. It is good practice to initialize the output pins by setting PORTB (Port B data register) to a known state.

The SI function is multiplexed onto Port I pin I5. This pin is always an input and the SI function is automatically selected when in the MICROWIRE mode. Setting the  $\mu$ WMODE control bit, bit 1, in the IRCD register will enable the part to be a

master, resetting the bit will make it a slave. For the master, the DIVBY register has to be initialized to set the appropriate SK frequency (see Table I.). For example if the crystal frequency is 16 MHz and an SK frequency of 1 MHz is desired, load the least significant nibble of the DIVBY register with 2 (16 MHz/16 = 1 MHz).

For a summary of the register and pin configurations for the master and slave modes see Table II.

### TABLE I. HPC µWIRE DIVBY Register

		μWI	RE SK Div	visor
MSB			LSB	CLOCK
0	0	0	0	not allowed
0	0	0	1	not recommended*
0	0	1	0	CKI/16
0	0 0 1 1		CKI/32	
0	1	0	0	CKI/64
0	1	0	1	CKI/128
0	1	1	0	CKI/256
0	1	1	1	CKI/512
1	0	0	0	CKI/1024
1	0	0	1	CKI/2048
1	0	1	0	CKI/4096
1	0	1	1	CKI/8192
1	1	0	0	CKI/16384
1	1	0	1	CKI/32768
1	1	1	0	CKI/65536
1	1	1	1	CKI/131072

\*This option uses timer T3 output, but does not generate a square wave. (See HPC users manual for more details.)

### TABLE II. $\mu$ WIRE Register and Pin Conditions for Master and Slave Operation

Operation	μWMODE bit	BFUN B5	BFUN B6	DIRB B5	DIRB B6	PIN B5	PIN B6	PIN I5
MICROWIRE Master	1	1	1	1	1	SO	INT. SK	SI
MICROWIRE Master	1	1	1	0	1	TRI- STATE®	INT. SK	SI
MICROWIRE Slave	0	1	0	1	0	SO	EXT. SK	SI
MICROWIRE Slave	0	1	0	0	0	TRI- STATE	EXT. SK	SI

# DEFINING THE MASTER/SLAVE HANDSHAKING PROTOCOL

There are a few things to keep in mind when defining a handshaking protocol for the HPC:

- 1) Only the master can generate SK clocks.
- 2) As 8 bits are shifted into the SIO register, the 8 bits already in there are shifted out.
- After 8 bits are shifted into (or out of) the SIO register the MICROWIRE done (µWIRE DONE) flag gets set.
- ANY access to the SIO register in the master that performs a write operation causes the contents of SIO to be shifted out.
- 5) No data will be shifted into or out of the slave's SIO register if its  $\mu$ WIRE DONE flag is set.
- Any write to the SIO register in the master or slave resets its μWIRE DONE flag.

Keeping the above six points in mind, let's look at one possible handshaking protocol between a master HPC and a slave HPC. Number two above tells us we can send and receive data at the same time, however since only the master initiates data transfer we want to be sure the slave is ready before we get started with the exchange. Since the master initiates the transfer process there is no need for the master's MICROWIRE routine to be interrupt driven (though it can be if it is desired to have the slave initiate data transfers also). On the other hand, since the slave will be off doing other tasks it is most effective to have its MICRO-WIRE routine be interrupt driven.

### A FEW THINGS TO NOTE ABOUT THE PROGRAMS

The following programs refer to the system configuration shown in *Figure 1*. This example code does a simple data transfer. The master reads in data on Port D, sends it via MICROWIRE to the slave, and reads it back. They both start by initializing the chip mode and number of wait states (PSW), disabling interrupts, setting the DIVBY register as necessary, initializing Port B, and enabling the appropriate MICROWIRE mode (IRCD). Then the slave continues with its main code (a wait loop) until interrupted. When the master decides it's ready to send MICROWIRE data, it signals the slave by setting the slave interrupt pin on Port B, then it waits for the slave to respond.

Meanwhile, the slave goes into action. It clears the  $\mu$ WDONE flag and loads the SIO register (X A, SIO), then notifies the master that it is ready to continue. Once the master realizes the slave is ready to continue, it removes the interrupt signal to the slave (RESET PORTB.SLAVI), reads in the data to be sent (LD A, PORTD), and starts transmitting it (X A, SIO). At the same time the master reads in the data received at the last data exchange with the slave. Then the master loops until it is done transferring data and loops again until the slave is finished with its interrupt routine. In a real program the master would be off executing code and not having to wait in these loops. Once the transmission is complete the slave reads in the new data (LD A. SIO). lets the master know it is done with its interrupt routine (RESET PORTB.MASTR), and re-enables interrupts as it returns to the main routine (RETI).

In the master's code there is only one access to the SIO register and that access is an exchange. Remember point #4, we can take advantage of the exchange instruction (X A, SIO), which is a read-modify-write instruction. Therefore, with one instruction, we can read the data from the previous transfer into the accumulator, and write the data to be transferred into the SIO register. If this method is not practical, then separate read and write instructions must be used.

When accessing the SIO register be sure the  $\mu$ WIRE DONE flag is set so you know the data is not changing. At other times we have to be sure the flag is reset or no data will ever be transferred (shifted in or out). Notice that the "X A, SIO" was used to reset the  $\mu$ WIRE DONE flag as well as load the register with the data to be sent.



DOITAG:	SET	PSW,008 ENIR,00 DIVBY,02222 DIRB,0FFFF BFUN,00060 PORTB,00000 IRCD.uWM0DE PORTB.SLAVI	;SINGLE CHIP MODE, 1 WAIT STATE ;DISABLE ALL INTERRUPTS ;uWIRE CLOCK = /16 ;Port B ALL OUTPUTS ;ONLY SO & SK HAVE ALTERNATE FUNCTIONS ;INIT FORTB TO ALL ZEROS ;SET THIS HPC AS MASTER ;JUMP TO HERE TO DO IT AGAIN ;NOTIFY SLAVE (INTERRUPT THE SLAVE)
DOITAG:	LD LD LD LD SET SET	ENIR,00 DIVBY,02222 DIRB,0FFFF BFUN,00060 PORTB,00000 IRCD.uWM0DE	;DISABLE ALL INTERRUPTS ;uWIRE CLOCK = /16 ;Port B ALL OUTPUTS ;ONLY SO & SK HAVE ALTERNATE FUNCTIONS ;INIT FORTB TO ALL ZEROS ;SET THIS HPC AS MASTER ;JUMP TO HERE TO DO IT AGAIN
DOITAG: WAIT:	LD LD LD SET SET	DIVBY,02222 DIRB,0FFFF BFUN,00060 PORTB,00000 IRCD.uWM0DE	;uWIRE CLOCK = /16 ;Port B ALL OUTPUTS ;ONLY SO & SK HAVE ALTERNATE FUNCTIONS ;INIT FORTB TO ALL ZEROS ;SET THIS HPC AS MASTER ;JUMP TO HERE TO DO IT AGAIN
DOITAG:	LD LD LD SET SET	DIRB,OFFFF BFUN,00060 PORTB,00000 IRCD.uWMODE	;Port B ALL OUTPUTS ;ONLY SO & SK HAVE ALTERNATE FUNCTIONS ;INIT FORTB TO ALL ZEROS ;SET THIS HPC AS MASTER ;JUMP TO HERE TO DO IT AGAIN
DOITAG:	LD LD SET SET	BFUN,00060 PORTB,00000 IRCD.uWMODE	;ONLY SO & SK HAVE ALTERNATE FUNCTIONS ;INIT FORTB TO ALL ZEROS ;SET THIS HPC AS MASTER ;JUMP TO HERE TO DO IT AGAIN
DOITAG:	LD LD SET SET	BFUN,00060 PORTB,00000 IRCD.uWMODE	;ONLY SO & SK HAVE ALTERNATE FUNCTIONS ;INIT FORTB TO ALL ZEROS ;SET THIS HPC AS MASTER ;JUMP TO HERE TO DO IT AGAIN
DOITAG:	LD SET SET	PORTB,00000 IRCD.uWMODE	;INIT FORTB TO ALL ZEROS ;SET THIS HPC AS MASTER ;JUMP TO HERE TO DO IT AGAIN
DOITAG:	SET SET	IRCD.uWMODE	;SET THIS HPC AS MASTER ;JUMP TO HERE TO DO IT AGAIN
DOITAG:	SET		;JUMP TO HERE TO DO IT AGAIN
WAIT:	SET	PORTB.SLAVI	-
WAIT:		PORTB.SLAVI	NOTIFY SLAVE (INTERRUPT THE SLAVE)
:	IF		
	IF		
		PORTI.SLAVR	;SLAVE READY?
	JP	SLAVRS	;GO SEND/RECEIVE uWIRE DATA
	JP	WAIT	NO IT IS NOT READY YET
SLAVRS:		PORTB.SLAVI	REMOVE SLAVE NOTIFIER
			-
		A,PORTD	;LOAD A W/ DATA TO SEND
	Δ	A,SIO	SEND NEW DATA AND READ DATA FROM
			;LAST uWIRE EXCHANGE
DONE:			
	IF	IRPD.uWDONE	;WAIT TILL DONE EXCHANGING
	JP	CONT	;uWIRE IS DONE
	JP	DONE	;uWIRE NOT DONE (KEEP TESTING)
CONT:			
		PORTI.SLAVR	-
	JP	CONT	;NO
	JP	DOITAG	;START ALL OVER (DO IT AGAIN)
.END BE	GIN		
SLAVE's	SAMP	LE CODE	
;			
;VARIAB	LE DE	CLARE	
;			
PSW :	= M(O	0C0)	
BFUN :	= W(O	F4)	;Port B ALTERNATE FUNCTION REGISTER
	= W(0		Port B DIRECTION REGISTER
PORTB :			Port B DATA REGISTER
IONID	- "(0	12 ~ )	JUL D DATA REGISTER

SLAVE's S	AMPL	E CODE (Continue	d)
ENIR =	M(OI	00)	;INTERRUPT ENABLE REGISTER
IRPD =	M(OI	02)	;INTERRUPT PENDING REGISTER
IRCD =			INTERRUPT CONDITION REGISTER
SIO =			SERIAL I/O REGISTER
S0 =		-,	;uWIRE SERIAL OUTPUT PIN (ON Port B)
MASTR =			;MASTER RESPONSE BIT (IN Port B)
uWDONE =			;uWIRE DONE BIT (IN IRPD)
uWMODE =			;uWIRE MASTER/SLAVE BIT (IN IRCD)
INT2 =			;INTERRUPT 2 BIT
	~		
.=OFFFA			;INT2 - INTERRUPT VECTOR
.WORD MA	SNOT		;MASTER NOTIFICATION
.=0F800		;STA	RT PROGRAM
BEGIN:			
L	D	PSW,008	;SINGLE CHIP MODE, 1 WAIT STATE
L	D	ENIR,01	;DISABLE ALL INTERRUPTS, BUT ENABLE GIE
L	л	חוששה פסות	DANT D HEDED & MACTE ADE ANTENITE
Ш.	U	DIRB,OFF10	;Port B UPPER, & MASTR ARE OUTPUTS :(use LD DIRB,OFF30 to set S0 as an
<b>.</b>	л	DEUN OCCOO	:output if not using any peripherals)
Ц.	D	BFUN,00020	;ONLY SO HAS ALTERNATE FUNCTION
			;NOTE: SK is NOT an alternate
_	_		;function in the slave!
L.	D	PORT B,00000	;INIT PORTB TO ALL ZEROS
R	ESET	IRCD.uWMODE	;SET THIS HPC AS A SLAVE
S	ET	IRCD.INT2	;SET INT2 INTERRUPT (+) POLARITY
S	ET	ENIR.INT2	;ENABLE EXTERNAL INTERRUPT TO
			;RECEIVE SLAVE RESPONSE
PAU:			
	P	PAU	;WAIT HERE FOR INTERRUPT FROM MASTER
	•		
MASNOT:		;uWI	RE INTERRUPT ROUTINE
Х		A,SIO	;CLEAR uWDONE FLAG (AND LOAD DATA FROM
			;ACCUMULATOR TO SEND)
S	ET	PORTB.SO	;ENABLE SO (needed only if using a peripheral)
S	ET	PORTB.MASTR	NOTIFY MASTER THAT READY TO CONTINUE
NOTDN:			
	T	TRRDWDONE	WATE TIL DOND CUITERING
		IRPD.uWDONE	WAIT TILL DONE SHIFTING
		DONE	;DONE, GO CONTINUE
J	r	NOTDN	;NOT DONE, CONTINUE LOOPING
DONE:			
L	D	A,SIO	;READ IN NEW DATA
,a	ESET	PORT B.SO	;TRI-STATE SO (needed only if
K.	لاتتري	TOUT D.DO	; using a peripheral)
D.	FCFT	PORTB.MASTR	; using a peripheral) ;REMOVE SIGNAL TO MASTER
	ETI	TOUTD . WADIU	STEW OF CIANDIC TO MADIEN
.END BEG	IN		

## ADDING PERIPHERALS OR ANOTHER SLAVE

Adding another slave HPC or a peripheral to the above Microwire configuration can add more power to your design with minimal extra cost and design time. In Figure 1, an extra peripheral is shown in dotted outline form. The hardware and software modifications are straightforward, however there are a few considerations to keep in mind-

- Tri-state the SO pin on the slave HPC by resetting B5 in the DIRB register when the slave is not 'chip-selected' by the master.
- When adding more HPC slaves, the master's and slave's routines remain the same. Only different B port pins for chip select and I or B port pins for slave acknowledge need to be used.
- For peripherals the principals of operation are still the same and so are the initialization procedures, however some of the code will have to be modified to accommodate the specific handshaking required by the peripheral. (Note: some of the peripherals require 16 or more consecutive bits without interruption of the SK clock. To provide continuous SK clocks, set up the accumulator with next byte of data to send, loop until  $\mu$ WDONE is set, then exchange the contents of the accumulator and the SIO register (X A, SIO). The above steps will provide nearly continuous SK clocks-the slower the SK clock is set for, the more continuous they will appear.)

### APPLICATIONS

Now that you are more familiar with MICROWIRE/PLUS, where can you get experience using it?

- It can be used in a security system where the on-site master lets the periphery slaves know which security codes they can now let in, while at the same time the slaves monitor fire alarms and smoke detectors.

- It can be used in automotive brakes to allow all the wheels to communicate with each other. The wheels can trade information on road conditions and a master can monitor all four wheels to coordinate them and check for malfunctions.
- It can be used in a robot arm to allow each joint to make the decision as to how it will help the entire arm reach its final position. This application is one example of how MICROWIRE/PLUS can be used for system task partitioning.
- It can be used in a MUX-WIRING system.

When using MICROWIRE to communicate between two chips on the same board, a high data rate can be used. When communicating over longer distances, slower speeds should be used.

### SUMMARY

MICROWIRE/PLUS can be a very powerful tool that can easily add power to a microcontroller based system. It is easy to use and does not require much hardware to implement. To add a new feature to your current design, choose a peripheral and add a small amount of code. To start using MICROWIRE, define the handshake protocol best suited for your application keeping in mind the six points given above in the 'Defining the Master/Slave Handshaking Protocol' section. Then initialize the appropriate registers: BFUN, DIRB, PORTB, DIVBY, and IRCD. The MICROWIRE circuitry will then run independent of the CPU except to exchange data between the SIO register and the CPU, and to initiate the data exchange between the master and slaves. With a CPU clock of 16 MHz, MICROWIRE/PLUS may achieve a maximum data rate of 1 MHz. MICROWIRE can be used to add display controllers. A/D's, memories, timers, and even other microcontrollers to an HPC microcontroller based design. Remember MICROWIRE/PLUS is not a trivial piece of very fine wire, it is a high speed two way serial communications interface!

Lit. # 100474

# LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation National Semiconductor National Semiconductor National Semiconductor   1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 737-7018 Fax: (+49) 0-180-530 85 86 English Tel: (+49) 0-180-532 78 32 Fax: 1(800) 737-7018 13th Floor, Straight Block, English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-532 93 58 Tel: (852) 2737-1600 Tel: (852) 2736-9960
---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications