


MOTOROLA



HIGH-SPEED CMOS LOGIC DATA



Alphanumeric Index	1

Function	2
Selector Guide	

The	"Better"	
	Program	

	Design	4
Conside	erations	

ata	Sh	eets	5
ala	911	CC13	2

Package 6
Dimensions

DATA CLASSIFICATION

Product Preview

This heading on a data sheet indicates that the device is in the formative stages or in design (under development). The disclaimer at the bottom of the first page reads: "This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice."

Advance Information

This heading on a data sheet indicates that the device is in sampling, preproduction, or first production stages. The disclaimer at the bottom of the first page reads: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

Fully Released

A fully released data sheet contains neither a classification heading nor a disclaimer at the bottom of the first page. This document contains information on a product in full production. Guaranteed limits will not be changed without written notice to your local Motorola Semiconductor Sales Office.



MOTOROLA

HIGH-SPEED CMOS LOGIC DATA

Prepared by Technical Information Center

This book presents technical data for the broad line of High-Speed Logic integrated circuits. Complete specifications are provided in the form of data sheets. In addition, a comprehensive Function Selector Guide and a Design Considerations chapter have been included to familiarize the user with these logic circuits.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola if any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and @ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Series D ©MOTOROLA INC., 1989 Previous Edition @Q2/1988 "All Rights Reserved"

Printed in U.S.A.



Alphanumeric Index

Device Number MC54/MC74		Page Numbe
HC00A	Quad 2-Input NAND Gate	5-2
HC02A	Quad 2-Input NOR Gate	
HC03	Quad 2-Input NAND Gate with Open-Drain Outputs	5-8
HC03A	Quad 2-Input NAND Gate with Open-Drain Outputs	*
HC04	Hex Inverter	5-12
HC04A	Hex Inverter	5-15
HCT04A	Hex Inverter with LSTTL-Compatible Inputs	5-18
HCU04	Hex Unbuffered Inverter	5-21
HC08A	Quad 2-Input AND Gate	5-25
HC10	Triple 3-Input NAND Gate	
HC11	Triple 3-Input AND Gate	
HC14A	Hex Schmitt-Trigger Inverter	5-34
HC20	Dual 4-Input NAND Gate	5-38
HC27	Triple 3-Input NOR Gate	
HC30	8-Input NAND Gate	5-44
HC32A	Quad 2-Input OR Gate	
HC42	1-of-10 Decoder	
HC51	2-Wide, 2-Input/2-Wide, 3-Input AND-NOR Gates	5-54
HC58	2-Wide, 2-Input/2-Wide, 3-Input AND-OR Gates	
HC73	Dual J-K Flip-Flop with Reset	
HC74A	Dual D Flip-Flop with Set and Reset	
HCT74A	Dual D Flip-Flop with Set and Reset with LSTTL-Compatible Inputs	
HC75	Dual 2-Bit Transparent Latch	5-68
HC76	Dual J-K Flip-Flop with Set and Reset	
HC85	4-Bit Magnitude Comparator	
HC86	Quad 2-Input Exclusive OR Gate	
HC107	Dual J-K Flip-Flop with Reset	
HC109	Dual J-K Flip-Flop with Set and Reset	
HC112	Dual J-K Flip-Flop with Set and Reset	
HC113	Dual J-K Flip-Flop with Set	
HC123A	Dual Retriggerable Monostable Multivibrator with Reset	
HC125A	Quad 3-State Noninverting Buffer	
HC126A	Quad 3-State Noninverting Buffer	
HC132A	Quad 2-Input NAND Gate with Schmitt-Trigger Inputs	
HC133	13-Input NAND Gate	
HC137	1-of-8 Decoder/Demultiplexer with Address Latch	
HC138A	1-of-8 Decoder/Demultiplexer	
HCT138A	1-of-8 Decoder/Demultiplexer with LSTTL-Compatible Inputs	
HC139A	Dual 1-of-4 Decoder/Demultiplexer	
HC147	Decimal-to-BCD Encoder	
HC151	8-Input Date Selector/Multiplexer	
HC153	Dual 4-Input Data Selector/Multiplexer	
HC154	1-of-16 Decoder/Demultiplexer	
HC157A	Quad 2-Input Data Selector/Multiplexer	
HC158	Quad 2-Input Inverting Data Selector/Multiplexer	. 5-14/

^{*}Contact Factory for Data Sheet.

ALPHANUMERIC INDEX

Device Numbe	7	Page
MC54/MC74		Numbe
HC160	Presettable BCD Counter with Asynchronous Reset	5-151
HC161	Presettable 4-Bit Binary Counter with Asynchronous Reset	
HC162	Presettable BCD Counter with Synchronous Reset	5-151
HC163	Presettable 4-Bit Binary Counter with Synchronous Reset	
HC164	8-Bit Serial-Input/Parallel-Output Shift Register	5-165
HC165	8-Bit Serial- or Parallel-Input/Serial-Output Shift Register	5-170
HC173	Quad 3-State D Flip-Flop with Common Clock and Reset	5-176
HC174	Hex D Flip-Flop with Common Clock and Reset	5-181
HC175	Quad D Flip-Flop with Common Clock and Reset	5-185
HC194	4-Bit Bidirectional Universal Shift Register	5-190
HC195	4-Bit Universal Shift Register	5-196
HC237	1-of-8 Decoder/Demultiplexer with Address Latch	5-202
HC240A	Octal 3-State Inverting Buffer/Line Driver/Line Receiver	5-207
HCT240A	Octal 3-State Inverting Buffer/Line Driver/Line Receiver with	
	LSTTL-Compatible Inputs	
HC241A	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	5-215
HCT241A	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with	
110040	LSTTL-Compatible Inputs	
HC242	Quad 3-State Inverting Bus Transceiver	
HC244A	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	5-228
HCT244A	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	5-232
HC245A	Octal 3-State Noninverting Bus Transceiver	5-236
HCT245	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs	5-240
HC251	8-Input Data Selector/Multiplexer with 3-State Outputs	5-244
HC253	Dual 4-Input Data Selector/Multiplexer with 3-State Outputs	5-249
HC257	Quad 2-Input Data Selector/Multiplexer with 3-State Outputs	5-253
HC259	8-Bit Addressable Latch/1-of-8 Decoder	5-258
HC273	Octal D Flip-Flop with Common Clock and Reset	
HC280	9-Bit Odd/Even Parity Generator/Checker	5-268
HC299	8-Bit Bidirectional Universal Shift Register with Parallel I/O	5-273
HC354	8-Input Data Selector/Multiplexer with Data and Address Latches and	F 200
LICOGE	3-State Outputs	
HC365	Hex 3-State Noninverting Buffer with Common Enables	
HC366	Hex 3-State Inverting Buffer with Common Enables	
HC367	Hex 3-State Noninverting Buffer with Separate 2-Bit and 4-Bit Sections	
HC368	Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections	
HC373	Octal 3-State Noninverting Transparent Latch	5-302
НСТ373А	Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs	
HC374	Octal 3-State Noninverting D Flip-Flop	5-310
HCT374A	Octal 3-State Noninverting D Flip-Flop with LSTTL-Compatible Inputs	5-314
HC386	Quad 2-Input Exclusive OR Gate	5-318
HC390	Dual 4-Stage Binary Ripple Counter with $\div 2$ and $\div 5$ Sections	
HC393	Dual 4-Stage Binary Ripple Counter	
HC533	Octal 3-State Inverting Transparent Latch	5-332

^{*}Contact Factory for Data Sheet.

Device Numbe MC54/MC74	Function	Page Number
HCT533	Octal 3-State Inverting Transparent Latch with LSTTL-Compatible	
	Inputs	5-336
HC534	Octal 3-State Inverting D Flip-FLop	5-340
HCT534	Octal 3-State Inverting D Flip-Flop with LSTTL-Compatible Inputs	
4C540	Octal 3-State Inverting Buffer/Line Driver/Line Receiver	
HCT540	Octal 3-State Inverting Buffer/Line Driver/Line Receiver with	0 0 .0
	LSTTL-Compatible Inputs	5-352
HC541	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	5-356
HCT541	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with	
	LSTTL-Compatible Inputs	5-360
HC563	Octal 3-State Inverting Transparent Latch	
HC564	Octal 3-State Inverting D Flip-Flop	
HC573	Octal 3-State Noninverting Transparent Latch	
HC574	Octal 3-State Noninverting D Flip-Flop	
HC589	8-Bit Serial- or Parallel-Input/Serial-Output Shift Register with	
	3-State Output	5-384
HC595A	8-Bit Serial-Input/Serial- or Parallel-Output Shift Register with	
	Latched 3-State Outputs	5-392
HC597	8-Bit Serial- or Parallel-Input/Serial-Output Shift Register with	
	Input Latch	5-399
HC640A	Octal 3-State Inverting Bus Transceiver	
HCT640	Octal 3-State Inverting Bus Transceiver with LSTTL-Compatible	
	Inputs	5-410
HC646	Octal 3-State Noninverting Bus Transceiver and D Flip-Flop	5-414
HC648	Octal 3-State Inverting Bus Transceiver and D Flip-Flop	
HC688	8-Bit Equality Comparator	
HC4002	Dual 4-Input NOR Gate	
HC4016	Quad Analog Switch/Multiplexer/Demultiplexer	
HC4017	Decade Counter	
HC4020	14-Stage Binary Ripple Counter	
HC4024	7-Stage Binary Ripple Counter	
HC4040	12-Stage Binary Ripple Counter	5-459
HC4049	Hex Inverting Buffer/Logic-Level Down Converter	
HC4050	Hex Noninverting Buffer/Logic-Level Down Converter	5-464
HC4051	8-Channel Analog Multiplexer/Demultiplexer	5-468
HC4052	Dual 4-Channel Analog Multiplexer/Demultiplexer	5-468
HC4053	Triple 2-Channel Analog Multiplexer/Demultiplexer	5-468
HC4060	14-Stage Binary Ripple Counter with Oscillator	5-480
HC4066	Quad Analog Switch/Multiplexer/Demultiplexer	5-488
HC4075	Triple 3-Input OR Gate	5-497
HC4078	8-Input NOR/OR Gate	5-500
HC4316	Quad Analog Switch/Multiplexer/Demultiplexer with Separate Analog	
	and Digital Power Supplies	5-504
HC4351	8-Channel Analog Multiplexer/Demultiplexer with Address Latch	
HC4352	Dual 4-Channel Analog Multiplexer/Demultiplexer with Address Latch	5-513

1

ALPHANUMERIC INDEX

Device Number MC54/MC74	Function	Page Number
HC4353	Triple 2-Channel Analog Multiplexer/Demultiplexer with Address Latch	5-513
HC4511	BCD-to-Seven-Segment Latch/Decoder/Display Driver	
	1-of-16 Decoder/Demultiplexer with Address Latch	
HC4538	Dual Precision Monostable Multivibrator (Retriggerable, Resettable)	. 5-539
HC7266	Quad 2-Input Exclusive NOR Gate	. 5-549

Function Selector Guide

Subject Pag	ge
Buffers/Inverters 2-2	2
Gates 2-5	8
Schmitt Triggers 2-	14
Bus Transceivers 2-	15
Latches 2-	17
Flip-Flops 2-	19
Digital Data Selectors/Multiplexers 2-2	
Decoders/Demultiplexers/	
Display Drivers 2-2	27
Analog Switches/Multiplexers/	
Demultiplexers2-	31
Shift Registers 2-	
Counters	
Miscellaneous Devices 2-	

BUFFERS/INVERTERS

Device Number Function MC54/MC74		Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX	Direct Pin Compatibility	Number of Pins
		34//4	or CDXXXX		
HC04	Hex Inverter	LS04	*4069	LS/CMOS	14
HC04A	Hex Inverter	LS04	*4069	LS/CMOS	14
HCT04A	Hex Inverter with LSTTL-Compatible Inputs	LS04	*4069	LS/CMOS	14
HCU04	Hex Unbuffered Inverter	LS04	4069	LS/CMOS	14
HC14A	Hex Schmitt-Trigger Inverter	LS14	4584	LS/CMOS	14
HC125A	Quad 3-State Noninverting Buffer	LS125,LS125A		LS	14
HC126A	Quad 3-State Noninverting Buffer	LS126,LS126A		LS	14
HC240A	Octal 3-State Inverting Buffer/Line Driver/Line Receiver	LS240		LS	20
HCT240A	Octal 3-State Inverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	LS240		LS	20
1100444		10044	 	l	
HC241A	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	LS241	7	LS	20
HCT241A	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	LS241		LS	20
HC242	Quad 3-State Inverting Bus Transceiver	LS242		LS	14
HC244A	Octal 3-State Noninverting Buffer/Line Driver/Line LS244		LS	20	
	Receiver				
HCT244A	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	LS244		LS	20
HC245A	Octal 3-State Noninverting Bus Transceiver	LS245		LS	20
HCT245	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs	LS245		LS	20
HC365	Hex 3-State Noninverting Buffer with Common Enables	LS365,LS365A		LS	16
HC366	Hex 3-State Inverting Buffer with Common Enables	LS366,LS366A		LS	16
HC367	Hex 3-State Noninverting Buffer with Separate 2-Bit and	LS367,LS367A	4503	LS/CMOS	16
	4-Bit Sections		.555	1 20/011100	
HC368	Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections	LS368,LS368A		LS	16
HC540	Octal 3-State Inverting Buffer/Line Driver/Line Receiver	LS540		LS	20
HCT540	Octal 3-State Inverting Buffer/Line Driver/Line Receiver	LS540	i	LS	20
//01040	with LSTTL-Compatible inputs	200-10			20
HC541	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver	LS541		LS	20
HCT541	Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs	LS541		LS	20
HC640A	Octal 3-State Inverting Bus Transceiver	LS640		LS	20
HCT640	Octal 3-State Inverting Bus Transceiver with	LS640		LS	20
	LSTTL-Compatible Inputs				
HC4049	Hex Inverting Buffer/Logic-Level Down Converter		4049	CMOS	16
HC4050	Hex Noninverting Buffer/Logic-Level Down Converter		4050	смоѕ	16

HC Devices Have CMOS-Compatible Inputs. HCT Devices Have LSTTL-Compatible Inputs.


Device	HC HCT 04,A	HCU 04	HC 14,A	HC 125,A	HC 126,A	HC HCT 240,A	HC HCT 241,A	HC 242	HC HCT 244,A
# Pins	14	14	14	14	14	20	20	14	20
Quad Device Hex Device Octal Device Nine-Wide Device	•	•	•	•	•	•	•	•	•
Noninverting Outputs Inverting Outputs		•		•	•		•	•	•
Single Stage (unbuffered)		•							
Schmitt Trigger			•						
3-State Outputs Open-Drain Outputs Common Output Enables Active-Low Output Enables Active-High Output Enables Separate 4-Bit Sections Separate 2-Bit and 4-Bit Sections				•	•	•	•	•	•
Transceiver Direction Control								•	
Logic-Level Down Converter									


HC Devices Have CMOS-Compatible Inputs. HCT Devices Have LSTTL-Compatible Inputs.


Device	HC HCT 245,A	HC 365	HC 366	HC 367	HC 368	HC HCT 540	HC HCT 541	HC HCT 640,A
# Pins	20	16	16	16	16	20	20	20
Quad Device Hex Device Octal Device Nine-Wide Device	•	٠	•	•	•	•	•	•
Noninverting Outputs Inverting Outputs	. •	•	•	•			•	•
Single Stage (unbuffered)								
Schmitt Trigger								
3-State Outputs Open-Drain Outputs Common Output Enables Active-Low Output Enables Active-High Output Enables Separate 4-Bit Sections Separate 2-Bit and 4-Bit Sections	•	•	•	•	•	•	•	•
Transceiver Direction Control	:							:
Logic-Level Down Converter								

HC Devices Have CMOS-Compatible Inputs. HCT Devices Have LSTTL-Compatible Inputs.

Device	HC 4049	HC 4050
# Pins	16	16
Quad Device Hex Device Octal Device Nine-Wide Device	•	•
Noninverting Outputs Inverting Outputs	•	•
Single Stage (unbuffered)		
Schmitt Trigger		
3-State Outputs Open-Drain Outputs Common Output Enables Active-Low Output Enables Active-High Output Enables Separate 4-Bit Sections Separate 2-Bit and 4-Bit Sections		
Transceiver Direction Control		
Logic-Level Down Converter	•	•







Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC00A	Quad 2-Input NAND Gate	LS00	4011	LS	14
HC02A	Quad 2-Input NOR Gate	LS02	4001	LS	14
HC03	Quad 2-Input NAND Gate with Open-Drain Outputs	LS03	*4011	LS	14
HC08A	Quad 2-Input AND Gate	LS08	4081	LS	14
HC10	Triple 3-Input NAND Gate	LS10	4023	LS	14
HC11	Triple 3-Input AND Gate	LS11	4073	LS	14
HC20	Dual 4-Input NAND Gate	LS20	4012	LS	14
HC27	Triple 3-Input NOR Gate	LS27	4025	LS	14
HC30	8-Input NAND Gate	LS30	4068	LS	14
HC32A	Quad 2-Input OR Gate	LS32	4071	LS	14
HC51	2-Wide, 2-Input/2-Wide, 3-Input AND-NOR Gates	LS51	*4506	LS	14
★HC58	2-Wide, 2-Input/2-Wide, 3-Input AND-OR Gates		*4506		14
HC86	Quad 2-Input Exclusive OR Gate	LS86	4070	LS	14
HC132A	Quad 2-Input NAND Gate with Schmitt-Trigger Inputs	LS132	4093	LS	14
HC133	13-Input NAND Gate	LS133		LS	16
HC386	Quad 2-Input Exclusive OR Gate	LS386	4070	LS/CMOS	14
HC4002	Dual 4-Input NOR Gate	*LS25	4002	CMOS	14
HC4075	Triple 3-Input OR Gate		4075	CMOS	14
HC4078	8-Input NOR/OR Gate		4078	CMOS	14
★HC7266	Quad 2-Input Exclusive NOR Gate	*LS266	4077	LS/CMOS	14

^{*}Suggested alternative ★Exclusive High-Speed CMOS design

GATES (Continued)


HC Devices Have CMOS-Compatible Inputs.

Device	HC 00A	HC 02A	HC 03	HC 08A	HC 10	HC 11	HC 20	HC 27	HC 30	HC 32A
# Pins	14	14	14	14	14	14	14	14	14	14
Single Device Dual Device Triple Device Quad Device	•	•	•	•	•	•	•	•	•	•
NAND NOR AND OR	•	•	•	•	•	•	•	•	•	•
Exclusive OR Exclusive NOR AND-NOR AND-OR										
2-Input 3-Input 4-Input 8-Input 13-Input	•	•	•	•	•	•	•	•	•	•
Schmitt-Trigger Inputs										
Open-Drain Outputs			•							


HC Devices Have CMOS-Compatible Inputs.


Device	HC 51	HC 58	HC 86	HC 132A	HC 133	HC 386	HC 4002	HC 4075	HC 4078	HC 7266
# Pins	14	14	14	14	16	14	14	14	14	14
Single Device Dual Device Triple Device Quad Device	•	•	•	•	•		•		•	•
NAND NOR AND OR				•	•		•	•	•	
Exclusive OR Exclusive NOR AND-NOR AND-OR	•	•	•			•				•
2-Input 3-Input 4-Input 8-Input 13-Input	•	•	•	•	•	•	•	•	•	•
Schmitt-Trigger Inputs				•						
Open-Drain Outputs										

These devices are identical in function and are different in pinout only: HC86 and HC386




GATES (Continued)






GATES (Continued)



SCHMITT TRIGGERS

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC14A	Hex Schmitt-Trigger Inverter	LS14	4584	LS/CMOS	14
HC132A	Quad 2-Input NAND Gate with Schmitt-Trigger Inputs	LS132	4093	LS	14




BUS TRANSCEIVERS

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC242	Quad 3-State Inverting Bus Transceiver	LS242		LS	14
HC245A	Octal 3-State Noninverting Bus Transceiver	LS245	1	LS	20
HCT245	Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs	LS245		LS	20
HC640A	Octal 3-State Inverting Bus Transceiver	LS640		LS	20
HCT640	Octal 3-State Inverting Bus Transceiver with LSTTL-Compatible Inputs	LS640		LS	20
HC646	Octal 3-State Noninverting Bus Transceiver and D Flip-Flop	LS646		LS	24
HC648	Octal 3-State Inverting Bus Transceiver and D Flip-Flop	LS648		LS	24

HC Devices Have CMOS-Compatible Inputs. HCT Devices Have LSTTL-Compatible Inputs.

Device	HC 242	HC HCT 245,A	HC HCT 640,A	HC 646	HC 648
# Pins	14	20	20	24	24
Quad Device Octal Device	•	•	•	•	•
Buffer Storage Capability	•	•	•	•	•
Inverting Outputs Noninverting Outputs	•	•	•	•	•
Common Output Enable Active-Low Output Enable Active-High Output Enable	•	•	•	•	•
Direction Control		•	•	•	•

BUS TRANSCEIVERS (Continued)




LATCHES

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC75	Dual 2-Bit Transparent Latch	LS75		LS	16
HC259	8-Bit Addressable Latch/1-of-8 Decoder	LS259	1	LS	16
HC373	Octal 3-State Noninverting Transparent Latch	LS373,LS573)	LS373	20
НСТ373А	Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs	LS373,LS573		LS373	20
HC533	Octal 3-State Inverting Transparent Latch	LS533,LS563		LS533	20
HCT533	Octal 3-State Inverting Transparent Latch with LSTTL-Compatible Inputs	LS533,LS563		LS533	20
HC563	Octal 3-State Inverting Transparent Latch	LS533,LS563		LS563	20
HC573	Octal 3-State Noninverting Transparent Latch	LS373,LS573		LS573	20

HC Devices Have CMOS-Compatible Inputs. HCT Devices Have LSTTL-Compatible Inputs.

Device	HC 75	HC 259	HC HCT 373,A	HC HCT 533	HC 563	HC 573
# Pins	16	16	20	20	20	20
Single Device Dual Device Octal Device	•	•		•	•	
Number of Bits Controlled by Latch Enable: 2 8	•		•	•	•	
Transparent Addressable Readback Capabillity	•	•	•	•	•	•
Noninverting Outputs Inverting Outputs	:	•	•	•	•	•
Common Latch Enable, Active-Low	•		•	•	•	•
3-State Outputs Common Output Enable, Active-Low			:	•	:	:

These devices are identical in function and are different in pinout only: HC/HCT373 and HC573 HC/HCT533 and HC563



FLIP-FLOPS

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC73	Dual J-K Flip-Flop with Reset	LS73,LS73A, LS107,LS107A	*4027	LS73, LS73A	14
HC74A	Dual D Flip-Flop with Set and Reset	LS74,LS74A	*4013	LS	14
HC76	Dual J-K Flip-Flop with Set and Reset	LS76,LS76A, LS112,LS112A	*4027	LS76, LS76A	16
HC107	Dual J-K Flip-FLop with Reset	LS73,LS73A, LS107,LS107A	*4027	LS107, LS107A	14
HC109	Dual J-K with Set and Reset	LS109,LS109A	*4027	LS	16
HC112	Dual J-K Flip-Flop with Set and Reset	LS76,LS76A, LS112,LS112A	*4027	LS112, LS112A	16
HC113	Dual J-K Flip-Flop with Set	LS113,LS113A	*4027	LS	14
HC173	Quad 3-State D Flip-Flop with Common Clock and Reset	LS173,LS173A	4076	LS/CMOS	16
HC174	Hex D Flip-Flop with Common Clock and Reset	LS174	4174	LS/CMOS	16
HC175	Quad D Flip-Flop with Common Clock and Reset	LS175	4175	LS/CMOS	16
HC273	Octal D Flip-Flop with Common Clock and Reset	LS273		LS	20
HC374	Octal 3-State Noninverting D Flip-Flop	LS374,LS574		LS374	20
НСТ374	Octal 3-State Noninverting D Flip-Flop with LSTTL-Compatible Inputs	LS374,LS574		LS374	20
HC534	Octal 3-State Inverting D Flip-Flop	LS534,LS564		LS534	20
НСТ534	Octal 3-State Inverting D Flip-Flop with LSTTL-Compatible Inputs	LS534,LS564		LS534	20
HC564	Octal 3-State Inverting D Flip-Flop	LS534,LS564		LS564	20
HC574	Octal 3-State Noninverting D Flip-Flop	LS374,LS574		LS574	20
HC646	Octal 3-State Noninverting Bus Transceiver and D Flip-Flop	LS646	:	LS	24
HC648	Octal 3-State Inverting Bus Transceiver and D Flip-Flop	LS648		LS	24

^{*}Suggested alternative


HC Devices Have CMOS-Compatible Inputs. HCT Devices Have LSTTL-Compatible Inputs.


Device	HC 73	HC 74	HC 76	HC 107	HC 109	HC 112	HC 113	HC 173	HC 174	HC 175
# Pins	14	14	16	14	16	16	14	16	16	16
Туре	J-K	D	J-K	J-K	J-K	J-K	J-K	D	D	D.
Dual Device Quad Device Hex Device Octal Device	•	•	•	•	•	•	•	•	•	•
Common Clock Negative-Transition Clocking Positive-Transition Clocking	•		•	•	•	•	•	•	•	•
Common, Active-Low Data Enables								•		
Noninverting Outputs Inverting Outputs	:	:		:	:	:	:	•	•	•
3-State Outputs Common, Active-Low Output Enables										
Common Reset Active-Low Reset Active-High Reset	•	•	•	•	•	•		:	•	•
Active-Low Set		•	•		•	•	•			
Transceiver Direction Control										


HC Devices Have CMOS-Compatible Inputs. HCT Devices Have LSTTL-Compatible Inputs.

Device	HC 273	HC HCT 374,A	HC HCT 534	HC 564	HC 574	HC 646	HC 648
# Pins	20	20	20	20	20	24	24
Туре	D	D	D	D	D	D	D
Dual Device Quad Device Hex Device Octal Device	•	•	•	•	•	•	•
Common Clock Negative-Transition Clocking Positive-Transition Clocking	•	•	•	•	•	•	•
Common, Active-Low Data Enables							
Noninverting Outputs Inverting Outputs	•	•	•	•	•	•	•
3-State Outputs Common, Active-Low Output Enables		•	•	:	•	•	:
Common Reset Active-Low Reset Active-High Reset	:						
Active-Low Set							
Transceiver Direction Control						:	•

These devices are identical in function and are different in pinout only: HC73 and HC107 HC76 and HC112 HC374 and HC574 HC574 and HC574







DIGITAL DATA SELECTORS/MULTIPLEXERS

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC151	8-Input Data Selector/Multiplexer	LS151	*4512	LS	16
HC153	Dual 4-Input Data Selector/Multiplexer	LS153	4539	LS/CMOS	16
HC157A	Quad 2-Input Noninverting Data Selector/Multiplexer	LS157	*4519	LS	16
HC158	Quad 2-Input Inverting Data Selector/Multiplexer	LS158	*4519	LS	16
HC251	8-Input Data Selector/Multiplexer with 3-State Outputs	LS251	*4512	LS	16
HC253	Dual 4-Input Data Selector/Multiplexer with 3-State Outputs	LS253	*4539	LS/CMOS	16
HC257	Quad 2-Input Data Selector/Multiplexer with 3-State Outputs	LS257	*4519	LS	16
HC354	8-Input Data Selector/Multiplexer with Data and Address Latches and 3-State Outputs	LS354,*LS356	*4512	LS354	20


^{*}Suggested alternative

HC Devices Have CMOS-Compatible Inputs.


Device	HC 151	HC 153	HC 157A	HC 158	HC 251	HC 253	HC 257	HC 354
# Pins	16	16	16	16	16	16	16	20
Description	One of 8 inputs is selected	One of 4 inputs is selected	One of two 4-bit words is selected	One of two 4-bit words is selected	One of 8 inputs is selected	One of 4 inputs is selected	One of two 4-bit words is selected	One of 8 inputs is selected
Single Device Dual Device Quad Device	•	•	•	•	•	•	•	•
Data Latch with Active-Low Latch Enable								•
Common Address 1-Bit Binary Address 2-Bit Binary Address 3-Bit Binary Address	•	•	•	•	•	•	•	•
Address Latch (Transparent) Address Latch (Non-transparent) Active-Low Address Latch Enable							•	•
Noninverting Output Inverting Output	:	•	•	•	:	•	•	
3-State Outputs					•	•	•	•
Common Output Enable Active-High Output Enable Active-Low Output Enable	•	•	•	•	•	•	•	

^{••}implies the device has two such enables

DIGITAL DATA SELECTORS/MULTIPLEXERS (Continued)



DIGITAL DATA SELECTORS/MULTIPLEXERS (Continued)



DECODERS/DEMULTIPLEXERS/DISPLAY DRIVERS

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC42	1-of-10 Decoder	LS42	*4028	LS	16
HC137	1-of-8 Decoder/Demultiplexer with Address Latch	LS137	*4028	LS	16
HC138A	1-of-8 Decoder/Demultiplexer	LS138	*4028	LS	16
HC139A	Dual 1-of-4 Decoder/Demultiplexer	LS139	4556	LS/CMOS	16
HC147	Decimal-to-BCD Encoder	LS147		LS	16
HC154	1-of-16 Decoder/Demultiplexer	LS154,*LS159	*4515	LS	24
★HC237	1-of-8 Decoder/Demultiplexer with Address Latch	*LS137	*4208		16
HC259	8-Bit Addressable Latch/1-of-8 Decoder	LS259		LS	16
HC4511	BCD-to-Seven-Segment Latch/Decoder/Display Driver	*LS47,*LS48, *LS49	4511	CMOS	16
HC4514	1-of-16 Decoder/Demultiplexer with Address Latch	*LS154,*LS159	4514,*4515	CMOS	24

^{*}Suggested alternative ★Exclusive High-Speed CMOS design

DECODERS/DEMULTIPLEXERS/DISPLAY DRIVERS (Continued)

HC Devices Have CMOS-Compatible Inputs.


Device	HC 42	HC 137	HC 138A	HC 139A	HC 147	HC 154
# Pins	16	16	16	16	16	24
Input Description	BCD Address	3-Bit Binary Address	3-Bit Binary Address	2-Bit Binary Address	Any Combination of 9 Inputs	4-Bit Binary Address
Output Description	One of 10	One of 8	One of 8	One of 4	BCD Address of Highest Input	One of 16
Single Device Dual Device	•	•	•	•	•	•
Address Input Latch Active-High Latch Enable Active-Low Latch Enable		•				
Active-Low Inputs					•	
Active-Low Outputs Active-High Outputs	•	•	•	•	•	•
Active-Low Output Enable Active-High Output Enable		•	••	•		••
Active-Low Reset						
Active-Low Blanking Input Active-High Blanking Input	·					
Active-Low Lamp-Test Input						
Phase Input (for LCD's)						

^{••}implies the device has two such enables


HC Devices Have CMOS-Compatible Inputs.

Device	HC 237	HC 259	HC 4511	HC 4514
# Pins	16	16	16	24
Input Description	3-Bit Binary Address	3-Bit Binary Address	BCD Data	4-Bit Binary Address
Output Description	One of 8	One of 8	7-Segment Display	One of 16
Single Device Dual Device	•	•	•	•
Address Input Latch Active-High Latch Enable Active-Low Latch Enable	•		•	
Active-Low Inputs				
Active-Low Outputs Active-High Outputs	•	•	•	•
Active-Low Output Enable Active-High Output Enable	•	•		•
Active-Low Reset		•		
Active-Low Blanking Input Active-High Blanking Input			•	
Active-Low Lamp-Test Input			•	
Phase Input (for LCD's)				

DECODERS/DEMULTIPLEXERS/DISPLAY DRIVERS (Continued)



DECODERS/DEMULTIPLEXERS/DISPLAY DRIVERS (Continued)



ANALOG SWITCHES/MULTIPLEXERS/DEMULTIPLEXERS

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC4016	Quad Analog Switch/Multiplexer/Demultiplexer		4016,4066	CMOS	14
HC4051	8-Channel Analog Multiplexer/Demultiplexer		4051	CMOS	16
HC4052	Dual 4-Channel Analog Multiplexer/Demultiplexer	i	4052	CMOS	16
HC4053	Triple 2-Channel Analog Multiplexer/Demultiplexer		4053	CMOS	16
HC4066	Quad Analog Switch/Multiplexer/Demultiplexer		4066,4016	CMOS	14
★HC4316	Quad Analog Switch/Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies		*4016		16
★ HC4351	8-Channel Analog Multiplexer/Demultiplexer with Address Latch		*4051		20
★ HC4352	Dual 4-Channel Analog Multiplexer/Demultiplexer with Address Latch		*4052		20
★HC4353	Triple 2-Channel Analog Multiplexer/Demultiplexer with Address Latch		*4053		20

^{*}Suggested alternative ★High-Speed CMOS design only

ANALOG SWITCHES/MULTIPLEXERS/DEMULTIPLEXERS (Continued)

HC Devices Have CMOS-Compatible Inputs.


Device	HC 4016	HC 4051	HC 4052	HC 4053	HC 4066
# Pins	14	16	16	16	14
Description	4 Independently Controlled Switches	A 3-Bit Address Selects One of 8 Switches	A 2-Bit Address Selects One of 4 Switches	A 3-Bit Address Selects Varying Combinations of the 6 Switches	4 Independently Controlled Switches
Single Device Dual Device Triple Device Quad Device	•	•	•	•	•
1-to-1 Multiplexing 2-to-1 Multiplexing 4-to-1 Multiplexing 8-to-1 Multiplexing	•	•	•	•	•
Active-High ON/OFF Control	•				•
Common Address Inputs 2-Bit Binary Address 3-Bit Binary Address Address Latch with Active-Low Latch Enable		•	•	•	
Common Switch Enable Active-Low Enable Active-High Enable		•	•	•	
Separate Analog and Control Reference Power Supplies		•	•	•	
Switched Tubs (for R _{ON} and Prop. Delay Improvement)					•

HC Devices Have CMOS-Compatible Inputs.


Device	HC 4316	HC 4351	HC 4352	HC 4353
# Pins	16	20	20	20
Description	4 Independently Controlled Switches (Has a Separate Analog Lower Power Supply)	A 3-Bit Address Selects One of 8 Switches (Has an Address Latch)	A 2-Bit Address Selects One of 4 Switches (Has an Address Latch)	A 3-Bit Address Selects Varying Combinations of the 6 Switches (Has an Address Latch)
Single Device Dual Device Triple Device Quad Device	•	•	•	•
1-to-1 Multiplexing 2-to-1 Multiplexing 4-to-1 Multiplexing 8-to-1 Multiplexing	•	•	•	•
Active-High ON/OFF Control	•			
Common Address Inputs 2-Bit Binary Address 3-Bit Binary Address Address Latch with Active-Low Latch Enable		•	•	•
Common Switch Enable Active-Low Enable Active-High Enable	:	••	••	••
Separate Analog and Control Reference Power Supplies	•	•	•	•
Switched Tubs (for R _{ON} and Prop. Delay Improvement)				

^{••}implies the device has two such enables

ANALOG SWITCHES/MULTIPLEXERS/DEMULTIPLEXERS (Continued)



ANALOG SWITCHES/MULTIPLEXERS/DEMULTIPLEXERS (Continued)




SHIFT REGISTERS

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC164	8-Bit Serial-Input/Parallel-Output Shift Register	LS164	*4034	LS	14
HC165	8-Bit Serial- or Parallel-Input/Serial-Output Shift Register	LS165	*4021	LS	16
HC194	4-Bit Bidirectional Universal Shift Register	LS194,LS194A	4194	LS/CMOS	16
HC195	4-Bit Universal Shift Register	LS196,LS195A	*4035	LS	16
HC299	8-Bit Bidirectional Universal Shift Register with Parallel I/O	LS299		LS	20
HC589	8-Bit Serial- or Parallel-Input/Serial-Output Shift Register with 3-State Output	LS589		LS	16
HC595A	8-Bit Serial-Input/Serial- or Parallel-Output Shift Register with Latched 3-State Outputs	LS595	*4034	LS	16
HC597	8-Bit Serial- or Parallel-Input/Serial-Output Shift Register with Input Latch	LS597		LS	16


HC Devices Have CMOS-Compatible Inputs.

Device	HC 164	HC 165	HC 194	HC 195	HC 299	HC 589	HC 595A	HC 597
# Pins	14	16	16	16	20	16	16	16
4-Bit Register 8-Bit Register			•	•	•	•	•	•
Serial Data Input Parallel Data Inputs	•	:	:	:	••		•	•
Serial Output Only Parallel Outputs Inverting Output Noninverting Output	•	•	•	•	•	•	•	•
Serial Shift/Parallel Load Control Shifts One Direction Only Shifts Both Directions	•	•	•	:	•	:	•	:
Positive-Transition Clocking Active-High Clock Enable	•	:	•	•	•	•	•	•
Input Data Enable	•							
Data Latch with Active-High Latch Clock						•		•
Output Latch with Active-High Latch Clock							•	
3-State Outputs Active-Low Output Enable					:	:	•	
Active-Low Reset	•		•	•	•		•	•

^{*}Suggested alternative ★Exclusive High-Speed CMOS design



SHIFT REGISTERS (Continued)



Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC160 HC161 HC162 HC163 HC390	Presettable BCD Counter with Asynchronous Reset Presettable 4-Bit Binary Counter with Asynchronous Reset Presettable BCD Counter with Synchronous Reset Presettable 4-Bit Binary Counter with Synchronous Reset Dual 4-Stage Binary Ripple Counter with ÷ 2 and ÷ 5 Sections	LS160,LS160A LS161,LS161A LS162,LS162A LS163,LS163A LS390	4160 4161 4162 4163	LS/CMOS LS/CMOS LS/CMOS LS/CMOS LS/CMOS	16 16 16 16 16
HC393 HC4017 HC4020 HC4024 HC4040	Dual 4-Stage Binary Ripple Counter Decade Counter 14-Stage Binary Ripple Counter 7-Stage Binary Ripple Counter 12-Stage Binary Ripple Counter	LS393	*4520 4017 4020 4024 4040	LS CMOS CMOS CMOS CMOS	14 16 16 14 16
HC4060	14-Stage Binary Ripple Counter with Oscillator		4060	CMOS	16


^{*}Suggested alternative


HC Devices Have CMOS-Compatible Inputs.

Device	HC 160	HC 161	HC 162	HC 163	HC 390	HC 393	HC 4017	HC 4020	HC 4024	HC 4040	HC 4060
# Pins	16	16	16	16	16	14	16	16	14	16	16
Single Device Dual Device	•	•	•	•			•	•	•	•	•
Ripple Counter Number of Ripple Counter Internal Stages Number of Stages with Available Outputs					• 4 4	• 4 4		• 14 12	• 7 7	• 12 12	• 14 10
Count Up	•	•	•	•	•	•	•	•	•	•	•
4-Bit Binary Counter BCD Counter Decimal Counter	•	•	•	•	•	•	•				
Separate ÷ 2 Section Separate ÷ 5 Section					:						
On-Chip Oscillator Capability											•
Positive-Transition Clocking Negative-Transition Clocking Active-High Clock Enable Active-Low Clock Enable	•	•	•	•	•	•			•	•	•
Active-High Count Enable	••	••	••	••							
Active-High Reset	•	•	•	•	•	•	•	•	•	•	•
4-Bit Binary Preset Data Inputs BCD Preset Data Inputs Active-Low Load Preset	:	:	:								
Carry Output	•	•	•	•							

^{••}implies the device has two such enables

COUNTERS (Continued)






2

MISCELLANEOUS DEVICES

Device Number MC54/MC74	Function	Functional Equivalent LSTTL Device 54/74	Functional Equivalent CMOS Device MC1XXXX or CDXXXX	Direct Pin Compatibility	Number of Pins
HC85 HC280 HC283 HC688 HC4538	4-Bit Magnitude Comparator 9-Bit Odd/Even Parity Generator/Checker 4-Bit Binary Full Adder with Fast Carry 8-Bit Equality Comparator Dual Precision Monostable Multivibrator (Retriggerable, Resettable)	LS85 LS280 LS283,LS83 LS688 *LS423	*4585 *4531 4008 4538,4528	LS LS LS283 LS CMOS	16 14 16 20 16



3

The "Better" Program

THE SETTER PROGRAM


The "BETTER" program is offered on logic only, in dual-in-line ceramic and plastic packages.

Better Processing — Standard Product Plus:

LEVEL II (Suffix D)

- 100% burn-in to MIL-STD-883 test conditions 160 hours at +125°C or 1.0 eV Arrhenius time/temperature equivalent.
- 100% post burn-in functional and dc parametric tests at 25°C (or max rated T_A at Motorola's option). Maximum PDA of 2% (functional) and 5% (DC and functional).

HOW TO ORDER



Part Marking

The Standard Motorola part number with the corresponding "BETTER" suffix can be ordered from your local authorized Motorola distributor or Motorola sales offices. "BETTER" pricing will be quoted as an adder to standard commercial product price.


"RAP" Reliability Audit Program for Logic Integrated Circuits

1.0 INTRODUCTION

The Reliability Audit Program developed in March 1977 is the Motorola internal reliability audit which is designed to assess outgoing product performance under accelerated stress conditions. Logic Reliability Engineering has overall responsibility for RAP, including updating its requirements, interpreting its results, administration at offshore locations, and monthly reporting of results. These reports are available

at all sales offices. Also available is the "Reliability and Quality Handbook" which contains data for all Motorola Semiconductors (#BR518S).

RAP is a system of environmental and electrical tests performed periodically on randomly selected samples of standard products. Each sample receives the tests specified in section 2.0. Frequency of testing is specified per internal document 12MRM15301A.



#One sample per month for FAST, LS, 10H, 10K, MG CMOS, and HSL CMOs.

3.0 TEST CONDITIONS AND COMMENTS

PTHB — 15 psig/121°C/100% RH at rated V_{CC} or v_{EE} to be performed on plastic encapsulated devices

TEMP CYCLING — MIL-STD-883, Method 1010, Condition C, -65° C/ $+150^{\circ}$ C.

OP LIFE --- MIL-STD-883, Method 1005, Condition C (Power plus Reverse Bias), TA = 145°C.

NOTES:

- 1. All standard 25°C dc and functional parameters will be measured Go/No/Go at each readout.
- 2. Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis.
- Sampling to include all package types routinely.
- 4. Device types sampled will be by generic type within each logic I/C product family (MECL, TTL, etc.) and will include all assembly locations (Korea, Philippines, Malaysia, etc.)
- 5. 16 hrs. PTHB is equivalent to approximatley 800 hours of 85°C/85% RH THB for V_{CC} ≤ 15 V.
- 6. Only moisture related failures (like corrosion) are criteria for failure on PTHB test.
- 7. Special device specifications (48A's) for logic products will reference 12MRM15301A as source of generic data for any customer required monthly audit reports.

^{*}PTHB or PTH not required for hermetic products: reduce total sample size to 450 pcs.
*Seal (Fine & Gross Leak) required only for hermetic products.

^{***}PTH to be used when sockets for PTHB are not available.

3

4

Design Considerations

Subject	Page
Introduction	4-3
Handling Precautions	4-3
Power Supply Sizing	4-7
Battery Systems	4-7
CPD Power Calculation	4-8
Inputs	4-9
Outputs	4-10
3-State Outputs	4-13
Open-Drain Outputs	4-13
Input/Output Pins	4-13
Bus Termination	4-14
Transmission Line Termination	4-15
CMOS Latch Up	4-15
Maximum Power Dissipation	4-17
HC Quiescent Power Dissipation	4-17
HCT Quiescent Power Dissipation	4-17
HC and HCT Dynamic Power Dissipation	4-17
Capacitive Loading Effects on Propagation Delay	4-18
Temperature Effects on DC and AC Parameters	4-19
Supply Voltage Effects on Drive Current and Propagation Delay	4-19
Decoupling Capacitors	4-20
Interfacing	4-20
Typical Parametric Values	4-22
Reduction of Electromagnetic Interference (EMI)	4-23
Hybrid Circuit Guidelines	4-23
Schmitt-Trigger Devices	4-24
HC vs. HCT	4-24
Oscillator Design with High-Speed CMOS	4-25
RC Oscillators	4-25
Crystal Oscillators	4-25
Printed Circuit Board Layout	4-26
Glossary of Terms	4-26

INTRODUCTION

CMOS devices have been used for many years in applications where the primary concerns were low power consumption, wide power-supply range, and high noise immunity. However, metal-gate CMOS (MC14000 series) is too slow for many applications. Applications requiring high-speed devices, such as microprocessor memory decoding, had to go to the faster families such as LSTTL. This meant sacrificing the best qualities of CMOS. The next step in the logic evolution was to introduce a family of devices that were fast enough for such applications, while retaining the advantages of CMOS. The results of this change can be seen in Table 1 where HSCMOS devices are compared to standard (metal-gate) CMOS, LSTTL, and ALS.

The Motorola CMOS evolutionary process shown in Figure 1 indicates that one advantage of the silicon-gate process is device size. The High-Speed CMOS (HSCMOS) device is about half the size of the metal-gate predecessor, yielding significant chip area savings. The silicon-gate process allows smaller gate or channel lengths due to the self-aligning gate feature. This process uses the gate to define the channel during processing, eliminating registration errors and, therefore, the need for gate overlaps. The elimination of the gate overlap significantly lowers the gate capacitance, resulting in higher speed capability. The smaller gate length also results in higher drive capability per unit gate width, ensuring more efficient use of chip area. Immunity enhancements to electrostatic discharge (ESD) damage and latch up are ongoing. Precautions should still be taken, however, to guard against electrostatic discharge and latch up.

Motorola's High-Speed CMOS family has a broad range of functions from basic gates, flip-flops, and counters to buscompatible devices. The family is made up of devices that are identical in pinout and are functionally equivalent to LSTTL devices, as well as the most popular metal-gate devices not available in TTL. Thus, the designer has an excellent alternative to existing families without having to become familiar with a new set of device numbers.

HANDLING PRECAUTIONS

High-Speed CMOS devices, like all MOS devices, have an insulated gate that is subject to voltage breakdown. The gate oxide for HSCMOS devices breaks down at a gate-source potential of about 100 volts. All device inputs are protected by a resistor-diode network (Figure 2). Using the test setup shown in Figure 3, the inputs typically withstand a >2 kV discharge.




Figure 2. Input Protection Network




Figure 3. Electrostatic Discharge Test Circuit




Figure 1. CMOS Evolution

Table 1. Logic Family Comparisons

General Characteristics (1) (All Maximum Ratings)

Characteristic	Symbol	ΠL		CMOS		11-14
		LS	ALS	MC14000	Hi-Speed	Unit
Operating Voltage Range	VCC/EE/DD	5±5%	5±5%	3.0 to 18	2.0 to 6.0	٧
Operating Temperature Range	TA	0 to +70	0 to +70	-40 to +85	-55 to +125	°င
Input Voltage (limits)	V _{IH} min	2.0	2.0	3.54	3.54	٧
	V _{IL} max	0.8	0.8	1.54	1.04	V
Output Voltage (limits)	VOH min	2.7	2.7	V _{DD} = 0.05	V _{CC} -0.1	٧
	V _{OL} max	0.5	0.5	0.05	0.1	٧
Input Current	INH	20	20	± 0.3	± 1.0	μΑ
	INL	- 400	- 200			
Output Current @ Vo (limit) unless otherwise specified	loн	-0.4	-0.4	-2.1 @ 2.5 V	-4.0 @ V _{CC} -0.8 V	mA
	loL	8.0	8.0	0.44 @ 0.4 V	4.0 @ 0.4 V	mA
DC Noise Margin Low/High	DCM	0.3/0.7	0.3/0.7	1.454	0.90/1.354	٧
DC Fanout	_	20	20	>50(1)2	50(10)2	_

Speed/Power Characteristics (1) (All Typical Ratings)

Characteristic	Symbol	TTL		CMOS		
		LS	ALS	MC14000	Hi-Speed	Unit
Quiescent Supply Current/Gate	l _G	0.4	0.2	0.0001	0.0005	mA
Power/Gate (Quiescent)	PG	2.0	1.0	0.0006	0.001	mW
Propagation Delay	t _D	9.0	7.0	125	8.0	ns
Speed Power Product	_	18	7.0	0.075	0.01	pJ
Clock Frequency (D-F/F)	f _{max}	33	35	4.0	40	MHz
Clock Frequency (Counter)	f _{max}	40	45	5.0	40	MHz

Propagation Delay (1)

Characteristic		TTL		CMOS		
		LS	ALS	MC14000	Hi-Speed	Unit
Gate, NOR or NAND:	Product No.	SN74LS00	SN74ALS00	MC14001B	74HC00	T -
tPLH/tPHL ⁽⁵⁾	Typical	(10)3	(5)3	25	(8)3 10	ns
	Maximum	(15)3	10	250	(15)3 20	1
Flip-Flop, D-type:	Product No.	SN74LS74	SN74 ALS 74	MC14013B	74HC74	Γ-
tPLH/tPHL ⁽⁵⁾ (Clock to Q)	Typical	(25)3	(12)3	175	(23) ² 25	ns
	Maximum	(40)3	20	350	(30)3 32	1
Counter:	Product No.	SN74LS163	SN74ALS163	MC14163B	74HC163	-
t _{PLH} /t _{PHL} ⁽⁵⁾ (Clock to Q)	Typical	(18)3	(10)3	350	(20)3 22	ns
	Maximum	(27)3	24	700	(27)3 29	7

NOTES:

- 1. Specifications are shown for the following conditions:
 - a) V_{DD} (CMOS) = 5.0 V \pm 10% for dc tests, 5.0 V for ac tests; V_{CC} (TTL) = 5.0 V \pm 5% for dc tests, 5.0 V for ac tests
 - b) Basic Gates: LS00 or equivalent
 - c) $T_A = 25^{\circ}C$
 - d) CL = 50 pF (ALS, HC), 15 pF (LS, 14000 and Hi-Speed)
 - e) Commercial grade product
- 2. () fanout to LSTTL
- 3. () $C_L = 15 pF$
- 4. DC input voltage specifications are proportional to supply voltage over operating range.
- 5. The number specified is the larger of tpLH and tpHL for each device.


The input protection network uses a polysilicon resistor in series with the input and before the protection diodes. This series resistor slows down the slew rate of static discharge spikes to allow the protection diodes time to turn on. Outputs have a similar ESD protection network except for the series resistor. Although the on-chip protection circuitry guards against ESD damage, additional protection may be necessary once the chip is placed in circuit. Both an external series resistor and ground and VCC diodes, similar to the input protection structure, are recommended if there is a potential of ESD, voltage transients, etc. Several monolithic diode arrays are available from Motorola, such as the MAD130 (dual 10 diode array) or the MAD1104 (dual 8 diode array). These diodes, in chip form, not only provide the necessary protection, but also save board space as opposed to using discrete diodes.

Static damaged devices behave in various ways, depending on the severity of the damage. The most severely damaged pins are the easiest to detect. An ESD-damaged pin that has been completely destroyed may exhibit a low-impedance path to V_{CC} or GND. Another common failure mode is a fused or open circuit. The effect of both failure modes is that the device no longer properly responds to input signals. Less severe cases are more difficult to detect because they show up as intermittent failures or as degraded performance. Generally, another effect of static damage is increased chip leakage currents (I_{CC}).

Although the input network does offer significant protection, these devices are not immune to large static voltage discharges that can be generated while handling. For example, static voltages generated by a person walking across a waxed floor have been measured in the 4 to 15 kV range (depending

on humidity, surface conditions, etc.). Therefore, the following precautions should be observed.

- Wrist straps and equipment logs should be maintained and audited on a regular basis. Wrist straps malfunction and may go unnoticed. Also, equipment gets moved from time to time and grounds may not be reconnected properly.
- Do not exceed the Maximum Ratings specified by the data sheet.
- All unused device inputs should be connected to V_{CC} or GND.
- 4. All low impedance equipment (pulse generators, etc.) should be connected to CMOS inputs only after the CMOS device is powered up. Similarly, this type of equipment should be disconnected before power is turned off.
- 5. Circuit boards containing CMOS devices are merely extensions of the devices, and the same handling precautions apply. Contacting edge connectors wired directly to device inputs can cause damage. Plastic wrapping should be avoided. When external connectors to a PC board are connected to an input or output of a CMOS device, a resistor should be used in series with the input or output. This resistor helps limit accidental damage if the PC board is removed and brought into contact with static generating materials. The limiting factor for the series resistor is the added delay. The delay is caused by the time constant formed by the series resistor and input capacitance. Note that the maximum input rise and fall times should not be exceeded. In Figure 4, two possible networks are shown using a series resistor to reduce ESD damage. For convenience, an equation is given for added propagation delay and rise time effects due to series resistance size.




Advantage: Regu

Requires minimal board area

Disadvantage:

R1>R2 for the same level of protection; therefore, rise and fall times, propagation delays, and output drives are severely affected.



Advantage:

R2<R1 for the same level of protection. Impact on ac and do characteristics is minimized.

Disadvantage:

More board area, higher initial

cost.

NOTE: These networks are useful for protecting the following:

A digital inputs and outputs C 3-state outputs

B analog inputs and outputs D bidirectional (I/O) ports

Propagation Delay and Rise Time vs. Series Resistance

where:

R = the maximum allowable series resistance in ohms

t=the maximum tolerable propagation delay or rise time in seconds

C=the board capacitance plus the driven device's input capacitance in farads

k=0.7 for propagation delay calculations

k=2.3 for rise time calculations

Figure 4. Networks for Minimizing ESD and Reducing CMOS Latch Up Susceptibility

- 6. All CMOS devices should be stored or transported in materials that are antistatic or conductive. CMOS devices must not be inserted into conventional plastic "snow", styrofoam, or plastic trays, but should be left in their original container until ready for use.
- 7. All CMOS devices should be placed on a grounded bench surface and operators should ground themselves prior to handling devices, because a worker can be statically charged with respect to the bench surface. Wrist straps in contact with skin are essential and should be tested daily. See Figure 5 for an example of a typical work station.
- Nylon or other static generating materials should not come in contact with CMOS devices.
- 9. If automatic handlers are being used, high levels of static electricity may be generated by the movement of the device, the belts, or the boards. Reduce static buildup by using ionized air blowers, anti-static sprays, and room humidifiers. All conductive parts of machines which come into contact with the top, bottom, or sides of IC packages must be grounded to earth ground.
- Cold chambers using CO₂ for cooling should be equipped with baffles, and the CMOS devices must be contained on or in conductive material.
- When lead straightening or hand soldering is necessary, provide ground straps for the apparatus used and be sure that soldering iron tips are grounded.
- The following steps should be observed during wave solder operations:
 - The solder pot and conductive conveyor system of the wave soldering machine must be grounded to earth ground.
 - The loading and unloading work benches should have conductive tops grounded to earth ground.
 - Operators must comply with precautions previously explained.
 - d. Completed assemblies should be placed in antistatic or conductive containers prior to being moved to subsequent stations.
- 13. The following steps should be observed during boardcleaning operations:
 - Vapor degreasers and baskets must be grounded to earth ground.

- b. Brush or spray cleaning should not be used.
- Assemblies should be placed into the vapor degreaser immediately upon removal from the antistatic or conductive container.
- d. Cleaned assemblies should be placed in antistatic or conductive containers immediately after removal from the cleaning basket.
- e. High velocity air movement or application of solvents and coatings should be employed only when a static eliminator using ionized air is directed at the printed circuit board.
- The use of static detection meters for production line surveillance is highly recommended.
- 15. Equipment specifications should alert users to the presence of CMOS devices and require familiarization with this specification prior to performing any kind of maintenance or replacement of devices or modules.
- 16. Do not insert or remove CMOS devices from test sockets with power applied. Check all power supplies to be used for testing devices to be certain there are no voltage transients present.
- Double check test equipment setup for proper polarity of V_{CC} and GND before conducting parametric or functional testing.
- 18. Do not recycle shipping rails. Repeated use causes deterioration of their antistatic coating. Exception: carbon rails (black color) may be recycled to some extent. This type of rail is conductive and antistatic.

RECOMMENDED READING

"Total Control of the Static in Your Business"

Available by writing to:

3M Company

Static Control Systems


P.O. Box 2963

Austin, Texas 78769-2963

Or by calling:

1-800-328-1368

S. Cherniak, "A Review of Transients and Their Means of Suppression", Application Note-843, Motorola Semiconductor Products Inc., 1982.



NOTES:

- 1. 1/16 inch conductive sheet stock covering bench-top work area.
- 2. Ground strap.
- 3. Wrist strap in contact with skin.
- Static neutralizer. (Ionized air blower directed at work.)
 Primarily for use in areas where direct grounding is
 impractical.
- 5. Room humidifier. Primarily for use in areas where the relative humidity is less than 45%. Caution: building heating and cooling systems usually dry the air causing the relative humidity inside a building to be less than outside humidity.

Figure 5. Typical Manufacturing Work Station

POWER SUPPLY SIZING

CMOS devices have low power requirements and the ability to operate over a wide range of supply voltages. These two characteristics allow CMOS designs to be implemented using inexpensive power supplies without cooling fans. In addition, batteries may be used as either a primary power source or as a backup.

The maximum recommended power supply voltage for HC devices is 6.0 V and 5.5 V for HCT devices. Figure 6 offers some insight as to how this specification was derived. In the figure, VS is the maximum power supply voltage and IS is the sustaining current for the latch-up mode. The value of VS was chosen so that the secondary breakdown effect may be avoided. The low-current junction avalanche region is between 10 and 14 volts at $T_\Delta\!=\!25^{\circ}C$.




Figure 6. Secondary Breakdown Characteristics

In an ideal system design, the power supply should be designed to deliver only enough current to ensure proper operation of all devices. The obvious benefit of this type of design is cost savings.

BATTERY SYSTEMS

HSCMOS devices can be used with battery or battery backup systems. A few precautions should be taken when designing battery-operated systems.

- The recommended power supply voltages should be observed. For battery backup systems such as the one in Figure 7, the battery voltage must be at least 2.7 volts (2 volts for the minimum power supply voltage and 0.7 volts to account for the voltage drop across the series diode).
- 2. Inputs that might go above the battery backup voltage should use the HC4049 or HC4050 buffers (Figure 8). If line power is interrupted, CMOS System A and Buffer A lose power. However, CMOS System B and Buffer B remain active due to the battery backup. Buffer A protects System A from System B by blocking active inputs while the circuit is not powered up. Also, if the power supply voltage drops below the battery voltage, Buffer A acts as a level translator for the outputs from System B. Buffer B acts to protect System B from any overvoltages which might exist. Both buffers may be replaced with current-limiting resistors, however power consumption is increased and propagation delays are lengthened.
- Outputs that are subject to voltage levels above V_{CC} or below GND should be protected with a series resistor and/ or clamping diodes to limit the current to an acceptable level.




Figure 7. Battery Backup System




Figure 8. Battery Backup Interface

CPD POWER CALCULATION

Power consumption for HSCMOS is dependent on the power-supply voltage, frequency of operation, internal capacitance, and load. The power consumption may be calculated for each package by summing the guiescent power consumption, ICC+VCC, and the switching power required by each device within the package. For large systems, the most timely method is to bread-board the circuit and measure the current required under a variety of conditions.

The device dynamic power requirements can be calculated by the equation:

$$P_D = (C_L + C_{PD}) V_{CC}^2 f$$

where: P_D = power dissipated in μW

C₁ = total load capacitance present at the output in

рF

CPD = a measure of internal capacitances, called power dissipation capacitance, given in pF

V_{CC} = supply voltage in volts f = frequency in MHz

If the devices are tested at a sufficiently high frequency, the dc supply current contributes a negligible amount to the overall power consumption and can therefore be ignored. For this reason, the power consumption is measured at 1 MHz and the following formula is used to determine the device's Cpn value:

$$C_{PD} = \frac{I_{CC} \text{ (dynamic)}}{V_{CC} \cdot f} - C_{L}$$

The resulting power dissipation is calculated using CpD as follows under no-load conditions.

 $PD = CPDVCC^2f + VCCICC$ (HC)

(HCT)
$$P_D = C_{PD}V_{CC}^2f + V_{CC}I_{CC} + \Delta I_{CC}V_{CC}$$

 $(\delta_1 + \delta_2 + \dots + \delta_n)$

where the previously undefined variable, δ_n is the duty cycle of each input applied at TTL/NMOS levels.

The power dissipation for analog switches switching digital signals is the following:

(HC)
$$P_D = C_{PD}V_{CC}^2f_{in} + (C_S + C_L)V_{CC}^2f_{out} + V_{CC}^2f_{out}$$

where: CS = digital switch capacitance, and

fout = output frequency

In order to determine the CPD of a single section of a device (i.e., one of four gates, or one of two flip-flops in a package), Motorola uses the following procedures as defined by JEDEC. Note: "biased" as used below means "tied to VCC or GND."

Gates:

Switch one input while the remaining input(s) are biased so that the output(s)

switch.

Latches:

Switch the enable and data inputs such that

the latch toggles.

Flip-Flops:

Switch the clock pin while changing the data pin(s) such that the output(s) change

with each clock cycle.

Decoders/

Switch one address pin which changes two

Demultiplexers: outputs.

Data Selectors/ Multiplexers:

Switch one address input with the corresponding data inputs at opposite logic levels

so that the output switches.

Analog Switches: Switch one address/select pin which changes two switches. The switch inputs/ outputs should be left open. For digital applications where the switch inputs/outputs change between VCC and GND, the respective switch capacitance should be

added to the load capacitance.

Switch the clock pin with the other inputs

biased so that the device counts.

Shift Registers:

Counters:

Switch the clock while alternating the input so that the device shifts alternating 1s and

Os through the register.

Switch one input.

Transceivers:

Switch only one data input. Place trans-

ceivers in a single direction.

Monostables:

The pulse obtained with a resistor and no external capacitor is repeatedly switched.

Parity

Generators:

Switch the lowest priority output.

Encoders: Display Drivers:

Switch one input so that approximately one-

half of the outputs change state.

ALUs/Adders: Switch the least significant bit. The re-

maining inputs are biased so that the device is alternately adding 0000 (binary) or 0001

(binary) to 1111 (binary).

On HSCMOS data sheets, Cpp is a typical value and is given either for the package or for the individual device (i.e., gates, flip-flops, etc.) within the package. An example of calculating the package power requirement is given using the 74HC00, as shown in Figure 9.

From the data sheet:

 $I_{CC} = 2 \mu A$ at room temperature (per package)

Cpp = 22 pF per gate

 $P_D = (C_{PD} + C_L)V_{CC}^2 f + V_{CC}^2 f + V_{CC}^2$

 $P_{D1} = (22 pF + 50 pF)(5 V)^{2}(1 \%Hz) = 1.8 \mu W$

 $P_{D2} = (22 pF + 50 pF)(5 V)^2(1 MHz) = 1800 \mu W$

 $P_{D3} = (22 pF)(5 V)^2(0 Hz) = 0 \mu W$

 $P_{DA} = (22 \text{ pF})(5 \text{ V})^2(0 \text{ Hz}) = 0 \mu \text{W}$

 $P_D(total) = V_{CCICC} + P_{D1} + P_{D2} + P_{D3} + P_{D4}$

= 10 μ W + 1.8 μ W + 1800 μ W + 0 μ W

 $= 1812 \mu W$




Figure 9. Power Consumption Calculation Example

As seen by this example, the power dissipated by CMOS devices is dependent on frequency. When operating at very high frequencies, HSCMOS devices can consume as much power as LSTTL devices, as shown in Figure 10. The power savings of HSCMOS is realized when used in a system where only a few of the devices are actually switching at the system frequency. The power consumption savings comes from the fact that for CMOS, only the devices that are switching consume significant power.




Figure 10. Power Consumption vs. Input Frequency for TTL, LSTTL, ALS, and HSCMOS

INPUTS

A basic knowledge of input and output structures is essential to the HSCMOS designer. This section deals with the various input characteristics and application rules regarding their use. Output characteristics are discussed in the section titled **Outputs**.

All standard HC, HCU and HCT inputs, while in the recommended operating range (GND \leq V_{in} \leq V_{CC}), can be modeled as shown in Figure 11. For input voltages in this range, diodes D1 and D2 are modeled as resistors representing the high-impedance of reverse biased diodes. The maximum input current is 1 μ A, worst case over temperature, when the inputs are at V_{CC} or GND, and V_{CC}=6 V.




Figure 11. Input Model for GND≤Vin≤VCC

When CMOS inputs are left open-circuited, the inputs may be biased at or near the typical CMOS switchpoint of 0.45 V_{CC} for HC devices or 1.3 V for HCT devices. At this switchpoint, both the P-channel and the N-channel transistors are conducting, causing excess current drain. Due to the high gain of the buffered devices (see Figure 12), the device can go into oscillation from any noise in the system, resulting in even higher current drain.




Figure 12. Typical Transfer Characteristics for Buffered Devices

For these reasons, all unused HC/HCT inputs should be connected either to V_{CC} or GND. For applications with inputs going to edge connectors, a 100 k Ω resistor to GND should be used, as well as a series resistor (Rs) for static protection and current limiting (see **Handling Precautions**, this chapter, for series resistor consideration). The resistors should be configured as in Figure 13.




Figure 13. External Protection

For inputs outside of the recommended operating range, the CMOS input is modeled as in Figure 14. The enhanced resistor-diode protection network allows the user greater freedom when designing a worst case system.

Current flows through diode D1 or D2 whenever the input voltage exceeds V_{CC} or drops below GND enough to forward bias either D1 or D2. The device inputs are guaranteed to withstand from GND – 1.5 V to V_{CC} + 1.5 V and a maximum current of 20 mA. If this maximum rating is exceeded, the device could go into a latch-up condition. (See **CMOS Latch Up**, this chapter.) Voltage should never be applied to any input or output pin before power has been applied to the device's power pins. Bias on input or output pins should be removed before removing the power. However, if the input current is limited to less than 20 mA, and this current only lasts for a brief period of time (<100 ms), no damage to the device occurs.

Another specification that should be noted is the maximum input rise (t_f) and fall (t_f) times. Figure 15 shows the results of exceeding the maximum rise and fall times recommended by Motorola or contained in JEDEC Standard No. 7A. The reason for the oscillation on the output is that as the voltage passes through the switching threshold region with a slow rise time, any noise that is on the input line is amplified, and is passed through to the output. This oscillation may have a low enough frequency to cause succeeding stages to switch, giving unexpected results. If input rise or fall times are expected to exceed the maximum specified rise or fall times, Schmitt-triggered devices such as Motorola's HC14 and HC132 are recommended.

OUTPUTS

All HSCMOS outputs, with the exception of the HCU04, are buffered to ensure consistent output voltage and current specifications across the family. All buffered outputs

2 pF D2 D2 PF

Figure 14. Input Model for Vin>VCC or Vin<GND

have guaranteed output voltages of V_{OL} = 0.1 V and V_{OH} = V_{CC} - 0.1 V for $|I_{Out}| \le 20~\mu\text{A}$ ($\le 20~\text{HSCMOS}$ loads). The output drives for standard drive devices are such that 54HC/HCT and 74HC/HCT devices can drive ten LSTTL loads and maintain a V_{OL} ≤ 0.4 V and V_{OH} \ge V_{CC} - 0.8 V across the full temperature range; bus-driver devices can drive fifteen LSTTL loads under the same conditions.

The outputs of all HSCMOS devices are limited to externally forced output voltages of $-0.5 \leqslant V_{OUt} \leqslant V_{CC} + 0.5$ V. For externally forced voltages outside this range a latch up condition could be triggered. (See CMOS Latch Up, this chapter.)

The maximum rated output current given on the individual data sheets is 25 mA for standard outputs and 35 mA for bus drivers. The output short circuit currents of these devices typically exceed these limits. The outputs can, however, be shorted for short periods of time for logic testing, if the maximum package power dissipation is not violated. (See individual data sheets for maximum power dissipation ratings.)

For applications that require driving high capacitive loads where fast propagation delays are needed (e.g., driving power MOSFETs), devices within the same package may be paralleled. Paralleling devices in different packages may result in devices switching at different points on the input voltage waveform, creating output short circuits and yielding undesirable output voltage waveforms.

As a design aid, output characteristic curves are given for both P-channel source and N-channel sink currents. The curves given include expected minimum curves for $T_A = 25^{\circ}C$, 85° , and $125^{\circ}C$, as well as typical values for $T_A = 25^{\circ}C$. For temperatures $<25^{\circ}C$, use the $25^{\circ}C$ curves. These curves, Figures 16 through 27, are intended as design aids, not as guarantees. Unused output pins should be open-circuited (floating).




Figure 15. Maximum Rise Time Violation

STANDARD OUTPUT CHARACTERISTICS




Figure 16. VGS = 2.0 V




Figure 17. V_{GS} = -2.0 V




Figure 18. VGS=4.5 V




Figure 19. $V_{GS} = -4.5 \text{ V}$




Figure 20. $V_{GS} = 6.0 V$





Figure 21. $V_{GS} = -6.0 \text{ V}$

^{*}The expected minimum curves are not guarantees but are design aids.

BUS-DRIVER OUTPUT CHARACTERISTICS



^{*}The expected minimum curves are not guarantees, but are design aids.

3-STATE OUTPUTS

Some HC/HCT devices have outputs that can be placed into a high-impedance state. These 3-state output devices are very useful for gang connecting to a common line or bus. When enabled, these output pins can be considered as ordinary output pins; as such, all specifications and precautions of standard output pins should be followed. When disabled (high-impedance state), these outputs can be modeled as in Figure 28. Output leakage current (10 μ A worst case over temperature) as well as 3-state output capacitance must be considered in any bus design.

When power is interrupted to a 3-state device, the bus voltage is forced to between GND and VCC +0.7 V regardless of the previous output state.




Figure 28. Model for Disabled Outputs

OPEN-DRAIN OUTPUTS

Motorola provides several devices that are designed only to sink current to GND. These open-drain output devices are fabricated using only an N-channel transistor and a diode to VCC (Figure 29). The purpose of the diode is to provide ESD protection. Open-drain outputs can be modeled as shown in Figure 30.




Figure 29. Open-Drain Output




Figure 30, Model of Open-Drain Output

INPUT/OUTPUT PINS

Some HC/HCT devices contain pins that serve both as inputs and outputs of digital logic. These pins are referred to as digital I/O pins. The logic level applied to a control pin determines whether these I/O pins are selected as inputs or outputs.

When I/O pins are selected as outputs, these pins may be considered as standard CMOS outputs. When selected as inputs, except for an increase in input leakage current and input capacitance, these pins should be considered as standard CMOS inputs. These increases come from the fact that a digital I/O pin is actually a combination of an input and a 3-state output tied together (see Figure 31).

As stated earlier, all HC/HCT inputs must be connected to an appropriate logic level. This could pose a problem if an I/O pin is selected as an input while connected to an improperly terminated bus.

Motorola recommends terminating HC/HCT-type buses with resistors to VCC or GND of between 1 k Ω to 1 M Ω in value. The choice of resistor value is a trade-off between speed and power consumption (see **Bus Termination**, this chapter).

Some Motorola devices have analog I/O pins. These analog I/O pins should not be confused with digital I/O pins. Analog I/O pins may be modeled as in Figure 32. These devices can be used to pass analog signals, as well as digital signals, in the same manner as mechanical switches.




Figure 31. Typical Digital I/O Pin




Figure 32. Analog I/O Pin

BUS TERMINATION

Because buses tend to operate in harsh, noisy environments, most bus lines are terminated via a resistor to VCC or ground. This low impedance to VCC or ground (depending on preference of a pull-up or pull-down logic level) reduces bus noise pickup. In certain cases a bus line may be released (put in a high-impedance state) by disabling all the 3-state bus drivers (see Figure 33). In this condition all HC/HCT inputs on the bus would be allowed to float. A CMOS input or I/O pin (when selected as an input) should never be allowed to float. (This is one reason why an HCT device may not be a drop-in replacement of an LSTTL device.) A floating CMOS input can put the device into the linear region of operation. In this region excessive current can flow and the possibility of logic errors due to oscillation may occur (see Inputs, this chapter). Note that when a bus is properly terminated with pull-up resistors. HC devices, instead of HCT devices, can be driven by an NMOS or LSTTL bus driver. HC devices are preferred over HCT devices in bus applications because of their higher lowlevel input noise margin. (With a 5 V supply the typical HC switch point is 2.3 V while the switch point of HCT is only 1.3 V.)

Some popular LSTTL bus termination designs may not work for HSCMOS devices. The outputs of HSCMOS may not be able to drive the low value of termination used by some buses. (This is another reason why an HCT device may not be a dropin replacement for an LSTTL device.) However, because low power operation is one of the main reasons for using CMOS, an optimized CMOS bus termination is usually advantageous.






Figure 33. Typical Bus Line with 3-State Bus Drivers

The choice of termination resistances is a trade-off between speed and power consumption. The speed of the bus is a function of the RC time constant of the termination resistor and the parasitic capacitance associated with the bus. Power consumption is a function of whether a pull-up or pull-down resistor is used and the output state of the device that has control of the bus (see Figure 34). The lower the termination resistor the faster the bus operates, but more power is consumed. A large value resistor wastes less power, but slows the bus down. Motorola recommends a termination resistor value between 1 k Ω and 1 M Ω . An alternative to a passive resistor termination would be an active-type termination (see Figure 35). This type termination holds the last logic level on the bus until a driver can once again take control of the bus. An active termination has the advantage of consuming a minimal amount of power. Most HC/HCT bus drivers do not have built-in hysteresis. Therefore, heavily loaded buses can slow down rise and fall signals and exceed the input rise/fall time defined in JEDEC Standard No. 7A. In this event, devices with Schmitt-triggered inputs should be used to condition these slow signals.



(a) USING A PULL-UP RESISTOR



(b) USING A PULL-DOWN RESISTOR

Figure 34




Figure 35. Using Active Termination (HC125)

TRANSMISSION LINE TERMINATION

When data is transmitted over long distances, the line on which the data travels can be considered a transmission line. (Long distance is relative to the data rate being transmitted.) Examples of transmission lines include high-speed buses, long PCB lines, coaxial and ribbon cables. All transmission lines should be properly terminated into a low-impedance termination. A low-impedance termination helps eliminate noise, ringing, overshoot, and crosstalk problems. Also a low-impedance termination reduces signal degradation because the small values of parasitic line capacitance and inductance have lesser effect on a low-impedance line.

The value of the termination resistor becomes a trade-off between power consumption, data rate speeds, and transmission line distance. The lower the resistor value, the faster data can be presented to the receiving device, but the more power the resistor consumes. The higher the resistor value, the longer it will take to charge and discharge the transmission line through the termination resistor ($T = R \cdot C$).

Transmission line distance becomes more critical as data rates increase. As data rates increase, incident (and reflective) waves begin to resemble that of RF transmission line theory. However, due to the nonlinearity of CMOS digital logic, conventional RF transmission theory is not applicable.

HC devices are preferred over HCT devices due to the fact that HC devices have higher switch points than HCT devices. This higher switch point allows HC devices to achieve better incident wave switching on lower impedance lines.

HC/HCT may not have enough drive capability to interface with some of the more popular LSTTL transmission lines. (Possible reason why an HCT device may not be a drop-in replacement of an equivalent TTL device.) This does not pose a major problem since having larger value termination resistors is desirable for CMOS type transmission lines.

By increasing the termination resistance value, the CMOS advantage of low power consumption can be realized. Motorola recommends a minimum termination resistor value as shown in Figure 36. The termination resistor should be as close to the receiving unit as possible. Another method of

terminating the line driver, as well as the receiving unit, is shown in Figure 37. Note that the resistor values in Figure 37 are twice the resistor value of Figure 36; this gives a net equivalent termination value of Figure 36. Even higher values of resistors may be used for either termination method. This reduces power consumption, but at the expense of speed and possible signal degradation.




Figure 36. Termination Resistors at the Receiver




Figure 37. Termination Resistors at Both the Line Driver and Receiver

CMOS LATCH UP

Typically, HSCMOS devices do not latch up with currents of 75 mA forced into or out of the inputs or 300 mA for the outputs under worst case conditions ($T_A = 125^{\circ}C$ and $V_{CC} = 6$ V). Under dc conditions for the inputs, the input protection network typically fails, due to grossly exceeding the maximum input voltage rating of -1.5 to $V_{CC} + 1.5$ V before latch-up currents are reached. For most designs, latch up will not be a problem, but the designer should be aware of it, what causes it, and how it can be prevented.

Figure 38 shows the layout of a typical CMOS inverter and Figure 39 shows the parasitic bipolar devices that are formed. The circuit formed by the parasitic transistors and resistors is the basic configuration of a silicon controlled rectifier, or SCR. In the latch-up condition, transistors Q1 and Q2 are turned on, each providing the base current necessary for the other to remain in saturation, thereby latching the device on. Unlike a conventional SCR, where the device is turned on by applying a voltage to the base of the NPN transistor, the parasitic SCR is turned on by applying a voltage to the emitter of either transistor. The two emitters that trigger the SCR are the same point, the CMOS output. Therefore, to latch up the CMOS device, the output voltage must be greater than $V_{\rm CC} + 0.5~{\rm V}$ or less than $-0.5~{\rm V}$ and have sufficient current to trigger the SCR. The latch-up mechanism is similar for the inputs.

Once a CMOS device is latched up, if the supply current is not limited, the device can be destroyed or its reliability can be degraded. Ways to prevent such an occurrence are listed below.

- Industrial controllers driving relays or motors is an environment in which latch up is a potential problem. Also, the ringing due to inductance of long transmission lines in an industrial setting could provide enough energy to latch up CMOS devices. Opto-isolators, such as Motorola's MOC3011, are recommended to reduce chances of latch up. See the Motorola Semiconductor Master Selection Guide for a complete listing of Motorola opto-isolators.
- Ensure that inputs and outputs are limited to the maximum rated values.
 - $-1.5 \le V_{in} \le V_{CC} + 1.5 \text{ V referenced to GND}$
 - $-0.5 \leq V_{\mbox{\scriptsize out}} \leq V_{\mbox{\scriptsize CC}} + 0.5 \mbox{\ V}$ referenced to GND
 - |I_{in}| ≤20 mA
 - |Iout| ≤25 mA for standard outputs
 - |Iout| ≤35 mA for bus-driver outputs
- If voltage transients of sufficient energy to latch up the device are expected on the inputs or outputs, external protection diodes can be used to clamp the voltage. Another

- method of protection is to use a series resistor to limit the expected worst case current to the maximum ratings value. See **Handling Precautions** for other possible protection circuits and a discussion of ESD prevention.
- 4. Sequence power supplies so that the inputs or outputs of HSCMOS devices are not active before the supply pins are powered up (e.g., recessed edge connectors and/or series resistors may be used in plug-in board applications).
- Voltage regulating and filtering should be used in board design and layout to ensure that power supply lines are free of excessive noise.
- Limit the available power supply current to the devices that are subject to latch-up conditions. This can be accomplished with the power-supply filtering network or with a current-limiting regulator.

RECOMMENDED READING

Paul Mannone, "Careful Design Methods Prevent CMOS Latch-Up", EDN, January 26, 1984.




Figure 38. CMOS Wafer Cross Section




Figure 39. Latch-Up Circuit Schematic

MAXIMUM POWER DISSIPATION

The maximum power dissipation for Motorola HSCMOS packages is 750 mW for both ceramic and plastic DIPs and 500 mW for SOIC packages. The deratings are - 10 mW/°C from 65°C for plastic DIPs, - 10 mW/°C from 100°C for ceramic packages, and -7 mW/°C from 65°C for SOIC packages. This is illustrated in Figure 40.




Figure 40. Maximum Package Power Dissipation versus Temperature

Internal heat generation in HSCMOS devices comes from two sources, namely, the quiescent power and dynamic power consumption.

In the quiescent state, either the P-channel or N-channel transistor in each complementary pair is off except for small source-to-drain leakage due to the inputs being either at V_{CC} or ground. Also, there are the small leakage currents flowing in the reverse-biased input protection diodes and the parasitic diodes on the chip. The specification which takes all leakage into account is called Maximum Quiescent Supply Current (per package), or I_{CC}, and is shown on all data sheets.

The three factors which directly affect the value of quiescent power dissipation are supply voltage, device complexity, and temperature. On the data sheets, ICC is specified only at VCC = 6.0 V because this is the worst-case supply voltage condition. Also, larger or more complex devices consume more quiescent power because these devices contain a proportionally greater reverse-biased diode junction area and more off (leaky) FETs.

Finally, as can be seen from the data sheets, temperature increases cause I_{CC} increases. This is because at higher temperatures, leakage currents increase.

HC QUIESCENT POWER DISSIPATION

When HC device inputs are virtually at V_{CC} or GND potential (as in a totally CMOS system), quiescent power dissipation is minimized. The equation for HC quiescent power dissipation is given by:

Worst-case I_{CC} occurs at V_{CC}=6.0 V. The value of I_{CC} at V_{CC}=6.0 V, as specified in the data sheets, is used for all power supply voltages from 2 to 6 V.

HCT QUIESCENT POWER DISSIPATION

Although HCT devices belong to the CMOS family, their input voltage specifications are identical to those of LSTTL. HCT parts can therefore be either judiciously substituted for or mixed with LS devices in a system.

TTL output voltages are $V_{OL} = 0.4 \text{ V (max)}$ and $V_{OH} = 2.4$ to 2.7 V (min).

Slightly higher I_{CC} current exists when an HCT device is driven with $V_{OL} = 0.4$ V (max) because this voltage is high enough to partially turn on the N-channel transistor. However, when being driven with a TTL V_{OH}, HCT devices exhibit large additional current flow (Δ I_{CC}) as specified on HCT device data sheets. Δ I_{CC} current is caused by the off-rail input voltage turning on both the P and N channels of the input buffer. This condition offers a relatively low impedance path from V_{CC} to GND. Therefore, the HCT quiescent power dissipation is dependent on the number of inputs applied at the TTL V_{IH} logic voltage level.

The equation for HCT quiescent power dissipation is given by:

$$P_D = I_{CC}V_{CC} + \eta \Delta I_{CC}V_{CC}$$

where η = the number of inputs at the TTL V_{IH} level.

HC AND HCT DYNAMIC POWER DISSIPATION

Dynamic power dissipation is calculated in the same way for both HC and HCT devices. The three major factors which directly affect the magnitude of dynamic power dissipation are load capacitance, internal capacitance, and switching transient currents.

The dynamic power dissipation due to capacitive loads is given by the following equation:

$$P_D = C_L V_{CC}^2 f$$

where PD=power in μ W, CL=capacitive load in pF, VCC=supply voltage in volts, and f=output frequency driving the load capacitor in MHz.

All CMOS devices have internal parasitic capacitances that have the same effect as external load capacitors. The magnitude of this internal no-load power dissipation capacitance, CPD, is specified as a typical value.

Finally, switching transient currents affect the dynamic power dissipation. As each gate switches, there is a short period of time in which both N- and P-channel transistors are partially on, creating a low-impedance path from V_{CC} to ground. As switching frequency increases, the power dissipation due to this effect also increases.

The dynamic power dissipation due to Cpp and switching transient currents is given by the following equation:

$$P_D = C_{PD} V_{CC}^2 f$$

Therefore, the total dynamic power dissipation is given by:

$$P_D = (C_L + C_{PD})V_{CC}^2 f$$

Total power dissipation for HC and HCT devices is merely a summation of the dynamic and quiescent power dissipation elements. When being driven by CMOS logic voltage levels (rail to rail), the total power dissipation for both HC and HCT devices is given by the equation:

$$P_D = V_{CC} I_{CC} + (C_L + C_{PD}) V_{CC}^2 f$$

When being driven by LSTTL logic voltage levels, the total power dissipation for HCT devices is given by the equation:

$$P_D = V_{CC|CC} + V_{CC} \Delta |_{CC} (\delta_1 + \delta_2 + \dots + \delta_n) + (C_1 + C_{PD}) V_{CC}^2 f$$

where $\delta_{\text{n}} =$ duty cycle of LSTTL output applied to each input of an HCT device.

CAPACITIVE LOADING EFFECTS ON PROPAGATION DELAY

In addition to temperature and power-supply effects, capacitive loading effects should be taken into account. The additional propagation delay may be calculated if the short circuit current for the device is known. Expected minimum numbers may be determined from Table 2.

From the equation

$$i = \frac{Cdv_C}{dt}$$

this approximation follows:

$$I = \frac{C\Delta V}{\Delta t}$$
 so
$$\Delta t = \frac{C\Delta V}{I}$$
 or
$$\Delta t = \frac{C(0.5 \ V_{CC})}{I}$$

because the propagation delay is measured to the 50% point of the output waveform (typically 0.5 VCC).

This equation gives the general form of the additional propagation delay. To calculate the propagation delay of a device for a particular load capacitance, C_L, the following equation may be used.

$$t_{PT} = t_{P} + 0.5 V_{CC} (C_{L} + 50 pF)/l_{OS}$$

where tpT= total propagation delay

tp = specified propagation delay with 50 pF load

CL = actual load capacitance

IOS = short circuit current (Table 2)

An example is given here for tp_{HL} of the 74HC00 driving a 150 pF load.

VCC = 4.5 V

$$tp_{HL}$$
 (50 pF) = 18 ns
 $C_L = 150$ pF
 $l_{OS} = 17.3$ mA
 tp_{HL} (150 pF) = 18 ns + $\frac{(0.5)(4.5 \text{ V})(150 \text{ pF} - 50 \text{ pF})}{17.3 \text{ mA}}$
= 18 ns + 13 ns
= 31 ns

Another example for $C_L = 0$ pF and all other parameters the same.

tpHL (0 pF) = 18 ns +
$$\frac{(0.5)(4.5 \text{ V})(0 \text{ pF} - 50 \text{ pF})}{17.3 \text{ mA}}$$

= 18 ns + (- 6.5 ns)
tpHL = 11.5 ns

This method gives the expected propagation delay and is intended as a design aid, not as a guarantee.

Table 2. Expected Minimum Short Circuit Currents*

	Standard Drivers			Bus Drivers			11-14	
Parameter	Vcc	25°C	85°C	125°C	25°C	85°C	125°C	Unit
Output Short Circuit Source Current	2.0	1.89	1.83	1.80	3.75	3.64	3.60	mA
	4.5	18.5	15.0	13.4	37.0	30.0	26.6	1
•	6.0	35.2	28.0	24.6	70.6	56.1	49.2	
Output Short Circuit Sink Current	2.0	1.55	1.55	1.55	2.45	2.45	2.43	mA
	4.5	17.3	14.0	12.5	27.2	22.1	19.6	
	6.0	33.4	26.5	23.2	52.6	41.7	36.5	

^{*}These values are intended as design aids, not as guarantees.

TEMPERATURE EFFECTS ON DC AND AC PARAMETERS

One of the inherent advantages of CMOS devices is that characteristics of the N- and P-channel transistors, such as drive current, channel resistance, propagation delay, and output transition time, track each other over a wide temperature range. Figure 41 shows the temperature relationships for these parameters. To illustrate the effects of temperature on noise margin, Figure 42 shows the typical transfer characteristics for devices with buffered inputs and outputs. Note that the typical switch point is at 45% of the supply voltage and is minimally affected by temperature.

The graphs in this section are intended to be design aids, not quarantees.




Figure 41. Characteristics of Drive Current, Channel Resistance, and AC Parameters Over Temperature




Figure 42. Temperature Effects on the HC
Transfer Characteristics

SUPPLY VOLTAGE EFFECTS ON DRIVE CURRENT AND PROPAGATION DELAY

The transconductive gain, I_{Out}/V_{in} , of MOSFETs is proportional to the gate voltage minus the threshold voltage, V_G-V_T . The gate voltage at the input of the final stage of buffered devices is approximately the power supply voltage, V_{CC} or GND. Because $V_G=V_{CC}$ or GND, the output drive current is proportional to the supply voltage. Propagation delays for CMOS devices are also affected by the power supply voltage, because most of the delay is due to charging and discharging internal capacitances. Figures 43 and 44 show the typical variation of current drive and propagation delay, normalized to $V_{CC}=4.5$ V for $2.0 \le V_{CC} \le 6.0$ V. These curves may be used with the tables on each data sheet to arrive at parametric values over the voltage range.




Figure 43. Drive Current versus V_{CC}




Figure 44. Propagation Delay versus VCC

DECOUPLING CAPACITORS

The switching waveforms shown in Figures 45 and 46 show the current spikes introduced to the power supply and ground lines. This effect is shown for a load capacitance of less than 5 pF and for 50 pF. For ideal power supply lines with no series impedance, the spikes would pose no problem. However, actual power supply and ground lines do possess series impedance, giving rise to noise problems. For this reason, care should be taken in board layouts, ensuring low impedance paths to and from logic devices.

To absorb switching spikes, the following HSCMOS devices should be bypassed with good quality 0.022 μ F to 0.1 μ F decoupling capacitors:

- Bypass every device driving a bus with all outputs switching simultaneously.
- 2. Bypass all synchronous counters.
- 3. Bypass devices used as oscillator elements.
- Bypass Schmitt-trigger devices with slow input rise and fall times. The slower the rise and fall time, the larger the bypass capacitor. Lab experimentation is suggested.

Bypass capacitors should be distributed over the circuit board. In addition, boards could be decoupled with a 1 μF capacitor.




Figure 45. Switching Currents for C_L<5 pF




Figure 46. Switching Currents for C_L = 50 pF

INTERFACING

HSCMOS devices have a wide operating voltage range (V_{CC} = 2 to 6 V) and sufficient current drive to interface with most other logic families available today. In this section, various interface schemes are given to aid the designer (see Figures 47 through 52). The various types of CMOS devices with their input/output levels and comments are given in Table 3.

Motorola presently has available several CMOS memories and microprocessors (see Table 4) which are designed to directly interface with High-Speed CMOS. With these devices now available, the designer has an attractive alternative to LSTTL/NMOS, and a total HSCMOS system is now possible. (See SG102, CMOS System IC Selection Guide, for more information.)

Device designators are as follows:

HC This is a high-speed CMOS device with CMOS input switching levels and buffered CMOS outputs. The numbering of devices with this designator follows the LSTTL numbering sequence. These devices are functional and pinout equivalents of LSTTL devices (e.g., HC00, HC688, etc.). Exceptions to this are devices that are functional and pinout equivalents to metal-gate CMOS devices (e.g., HC4002, HC4538, etc.).

HCU This is an unbuffered high-speed CMOS device with only one stage between the input and output. Because this is an unbuffered device, input and output levels may differ from buffered devices. At present, the family contains only one unbuffered device, the HCU04.

HCT This is a high-speed CMOS device with an LSTTL-to-CMOS input buffer stage. These devices are designed to interface with LSTTL outputs operating at V_{CC}=5 V ±10%. HCT devices have fully buffered CMOS outputs that directly drive HSCMOS or LSTTL devices.




Figure 47. HC to LSTTL Interfacing




Figure 48. LSTTL to HCT Interfacing




Figure 49. LSTTL to HC Interfacing





Figure 50. LSTTL to Low-Voltage HSCMOS



*V_{OH} must be greater than V_{IH} of low voltage Device; V_{DD}=3-18 V may be used if interfacing to 14049UB/14050B.

Figure 51. High Voltage CMOS to HSCMOS




Figure 52. Up/Down Level Shifting Using the MC14504B

Table 3. Interfacing Guide

Device	Input Level	Output Level	Comments
HCXXX	CMOS	CMOS	LSTTL Functional and Pinout Equivalent Devices
HC4XXX	CMOS	CMOS	CMOS Functional and Pinout Equivalent Devices
HCUXX	CMOS	CMOS	Used in Linear Applications
HCTXXX	TTL	CMOS	HSCMOS Device with TTL-to-CMOS Input Buffering
HC4049, HC4050	-0.5≤V _{in} ≤15 V	CMOS	High-to-Low Level Translators, CMOS Switching Levels
MC14049UB MC14050B	-0.5≤V _{in} ≤18 V	CMOS	Metal-Gate CMOS High-to-Low Level Translators, CMOS Switching Levels
MC14504B	CMOS or TTL	CMOS	Metal-Gate CMOS High-to-Low or Low-to-High Level Translator

Table 4. CMOS Memories and Microprocessors

CMOS Memories	CMOS Microprocessors			
MCM6147	MC68HC01	MC146805G2		
MCM61L47	MC68HC03	MC146805H2		
MCM68HC34	MC68HC11A8	MC1468705F2		
	MC68HC11D4	MC1468705G2		
	MC68HC811A2	MC68HC05C4		
	MC68HC811D4	MC68HSC05C4		
	MC68HC04P3	MC68HC05C8		
	MC146805E2	MC68HC805C4		
	MC146805F2	MC68HC000		

RECOMMENDED READING

S. Craig, "Using High-Speed CMOS Logic for Microprocessor Interfacing", Application Note-868, Motorola Semiconductor Products Inc., 1982.

TYPICAL PARAMETRIC VALUES

Given a fixed voltage and temperature, the electrical characteristics of High-Speed CMOS devices depend primarily on design, layout, and processing variations inherent in semi-conductor fabrication.

A preliminary evaluation of each device type essentially guarantees that the design and layout of the device conforms to the criteria and standards set forth in the design goals. With very few exceptions, device electrical parameters, once established, do not vary due to design and layout.

Of much more concern is processing variation. A digital processing line is allowed to deviate over a fairly broad processing range. This allows the manufacturer to incur reduced processing costs. These reduced processing costs are passed on to the consumer in the form of lower device prices.

Processing variation is the range from worst case to best case processing and is defined as the process window. This window is established with the aid of statistical process control (SPC). With SPC, when a processing parameter approaches the process window limit, that parameter is adjusted toward the middle of the window. This keeps process variations within a predetermined tolerance.

Motorola characterizes each device type over this process window. Each device type is characterized by allowing experimental lots to be processed using worst case and best case processing. The worst case processed lots usually determine the minimum or maximum guaranteed limit. (Whether the limit is a guaranteed minimum or maximum depends on the particular parameter being measured.)


In production, these limits are guaranteed by probe and final test and therefore appear independent of process variation to the end user. However, this does not hold true for the mean value of the total devices processed. The mean value, commonly referred to as a typical value, shifts over processing and therefore varies from lot to lot or even wafer to wafer within a lot.


As with all processing or manufacturing, the total devices being produced fit the normal distribution or bell curve of Figure 53. In order to guarantee a valid typical value, a typical number plus a tolerance, would have to be specified and tested (see Figure 54). However, this would greatly increase processing costs which would have to be absorbed by the consumer.

In some cases, the device's actual values are so small that the resolution of the automatic test equipment determines the guaranteed limit. An example of this is quiescent supply current and input leakage current.

Most manufacturers provide typical numbers by one of two methods. The first method is to simply double or halve, depending on the parameter, the guaranteed limit to determine a typical number. This would theoretically put all processed lots in the middle of the process window. Another approach to typical numbers is to use a typical value that is derived from the aforementioned experimental lots. However, neither method accurately reflects the mean value of devices any one consumer can expect to receive.

Therefore, the use of typical parametric numbers for design purposes does not constitute sound engineering design practice. Worst case analysis dictates the use of guaranteed minimum or maximum values. The only possible exception would be when no guaranteed value is given. In this case a typical value may be used as a ballpark figure.








Figure 53

REDUCTION OF ELECTROMAGNETIC INTERFERENCE (EMI)

Electromagnetic interference (EMI) and radio frequency interference (RFI) are phenomena inherent in all electrical systems covering the entire frequency spectrum. Although the characteristics have been well documented, EMI remains difficult to deal with due to numerous variables. EMI should be considered at the beginning of a design, and taken into account during all stages, including production and beyond.

These entities must be present for EMI to be a factor: (1) a source of EMI, (2) a transmission medium for EMI, and (3) a receiver of EMI. Several sources include relays, FM transmitters, local oscillators in receivers, power lines, engine ignitions, arc welders, and lighting. EMI transmission paths include ground connections, cables, and the space between conductors. Some receivers of EMI are radar receivers, computers, and television receivers.

For microprocessor based equipment, the source of emissions is usually a current loop on a PC board. The chips and their associated loop areas also function as receivers of EMI. The fact is that PC boards which radiate high levels of EMI are also more likely to act as receivers of EMI.

All logic gates are potential transmitters and receivers of emissions. Noise immunity and noise margin are two criterion which measure a gate's immunity to noise which could be caused by EMI. CMOS technology, as opposed to the other commonly used logic families, offers the best value for noise margin, and is therefore an excellent choice when considering EMI.

The electric and magnetic fields associated with ICs are porportional to the current used, the current loop area, and the switching transition times. CMOS technology is preferred due to smaller currents. Also, the current loop area can be reduced by the use of surface mount packages.

In a system where several pieces of equipment are connected by cables, at least five coupling paths should be taken into account to reduce EMI. They are: (1) common ground impedance coupling (a common impedance is shared between an EMI source and receiver), (2) common-mode, field-to-cable coupling (electromagnetic fields enter the loop found by two pieces of equipment, the cable connecting them, and the ground plane), (3) differential-mode, field-to-cable coupling (electromagnetic fields enter the loop formed by two pieces of equipment and the cable connecting them), (4) crosstalk coupling (signals in one transmission line are coupled into another transmission line), and (5) a conductive path through power lines.

Shielding is a means of reducing EMI. Some of the more commonly used shields against EMI and RFI contain stainless steel fiber-filled polycarbonate, aluminum flake-filled polycarbonate/ABS coated with nickel and copper electrolysis plating or cathode sputtering, nickel coated graphite fiber, and polyester SMC with carbon-fiber veil. Several manufacturers who make conductive compounds and additives are listed below.

SHIELDING MANUFACTURERS

General Electric Co., Plastics Group, Pittsfield, MA Mobay Chemical Corp., Pittsburg, PA Wilson-Fiberfil International, Evansville, IN American Cyanamid Co., Wayne, NJ Fillite U.S.A., Inc., Huntington, WV Transnet Corp., Columbus, OH

Motorola does not recommend, or in any way warrant the manufacturers listed here. Additionally, no claim is made that this list is by any means complete.

RECOMMENDED READING

- D. White, K. Atkinson, and J. Osburn, "Taming EMI in Microprocessor Systems", *IEEE Spectrum*, Vol. 22, Number 12, Dec. 1985.
- D. White and M. Mardiguian, EMI Control Methodology and Procedures, 1985.
- H. Denny, Grounding for the Control of EMI.
- M. Mardiguian. How to Control Electrical Noise.
- D. White, Shielding Design Methodology and Procedures.

For more information on this subject, contact:

Interference Control Technologies Don White Consultants, Inc., Subsidiary State Route 625 P.O. Box D Gainesville, VA 22065

HYBRID CIRCUIT GUIDELINES

High-Speed CMOS devices, when purchased in chip (die) form, are useful in hybrid circuits. Most high-speed devices are fabricated with P wells and N substrates. Therefore, the substrates should be tied to VCC (+supply).

Several devices however, are fabricated with N wells and P substrates. In this case, the substrates should be tied to GND. The best solution to alleviate confusion about the substrate is the use of nonconductive or insulative substrates. This averts the necessity of tying the substrate off to either VCC or GND.

For more information on hybrid technology, contact:

International Society for Hybrid Microelectronics P.O. Box 3255 Montgomery, AL 36109

SCHMITT-TRIGGER DEVICES

Schmitt-trigger devices exhibit the effect of hysteresis. Hysteresis is characterized by two different switching threshold levels, one for positive-going input transitions and the other for negative-going input transitions.

Schmitt triggers offer superior noise immunity when compared to standard gates and inverters. Applications for Schmitt triggers include line receivers, sine to square wave converters, noise filters, and oscillators. Motorola offers six versatile Schmitt-trigger devices in the High-Speed CMOS logic family (see Table 5).

The typical voltage transfer characteristics of a standard CMOS inverter and a CMOS Schmitt-trigger inverter are compared in Figures 55 and 56. The singular transfer threshold of the standard inverter is replaced by two distinct thresholds in a Schmitt-trigger inverter. During a positive-going transition of V_{in} , the output begins to go low after the V_{T+} threshold is reached. During a negative-going V_{in} transition, V_{out} begins to go high after the V_{T-} threshold is reached. The difference between V_{T+} and V_{T-} is defined as V_{H} , the hysteresis voltage.

As a direct result of hysteresis, Schmitt-trigger circuits provide excellent noise immunity and the ability to square up signals with long rise and fall times. Positive-going input noise excursions must rise above the VT $_{+}$ threshold before they affect the output. Similarly, negative-going input noise excursions must drop below the VT $_{-}$ threshold before they affect the output.

The HC132 can be used as a direct replacement for the HC00 NAND gate, which does not have Schmitt-trigger capability. The HC132 has the same pin assignment as the HC00. Schmitt-trigger logic elements act as standard logic elements in the absence of noise or slow rise and fall times, making direct substitution possible.

Versatility and low cost are attractive features of CMOS Schmitt triggers. With six Schmitt triggers per HC14 package, one trigger can be used for a noise elimination application while the other five function as standard inverters. Similarly, each of the four triggers in the HC132 can be used as either Schmitt triggers or NAND gates or some combination of both.




Figure 55. Standard Inverter Transfer Characteristic




Figure 56. Schmitt-Trigger Inverter Transfer Characteristic

Table 5. Schmitt-Trigger Devices

HC14	Hex Schmitt-Trigger Inverter
HC14A	Hex Schmitt-Trigger Inverter
HC132	Quad 2-Input NAND Gate with Schmitt-Trigger
	Inputs

HC vs. HCT

Motorola's High-Speed CMOS is intended to give the designer an alternative to LSTTL. HSCMOS, with the faster speed advantage over metal-gate CMOS (MC14000 series) and the lower power consumption advantage over LSTTL, is an optimum choice for new midrange designs. With the advent of high-speed CMOS microprocessors and memories, the ability to design a 100% CMOS system is now possible.

HCT devices offer a short-term solution to the TTL/NMOSto-CMOS interface problem. To achieve this interface capability, some CMOS advantages had to be compromised. These compromises include power consumption, operating voltage range, and noise immunity.

In most cases HCT devices are drop-in replacements of TTL devices with significant advantages over the TTL devices. However, in some cases, an equivalent HCT device may not replace a TTL device without some form of circuit modification.

The wise designer uses HCT devices to perform logic level conversions only. In new designs, the designer wants all the advantages of a true CMOS system and designs using only HC devices.

OSCILLATOR DESIGN WITH HIGH-SPEED CMOS

Oscillator design is a fundamental requirement of many systems and several types are discussed in this section. In general, an oscillator is comprised of two parts: an active network and a feedback network. The active network is usually in the form of an amplifier, or an unbuffered inverter, such as the HCU04. The feedback network is mainly comprised of resistors, capacitors, and depending upon the application, a quartz crystal or ceramic resonator.

Buffered inverters are never recommended in oscillator applications due to their high gain and added propagation delay. For this reason Motorola manufactures the HCU04, which is an unbuffered hex inverter.

Oscillators for use in digital systems fall into two general categories, RC oscillators and crystal or ceramic resonator oscillators. Crystal oscillators have the best performance, but are more costly, especially for nonstandard frequencies. RC oscillators are more useful in applications where stability and accuracy are not of prime importance. Where high performance at low frequencies is desired, ceramic resonators are sometimes used.

RC OSCILLATORS

The circuit in Figure 57 shows a basic RC oscillator using the HCU04. When the input voltage of the first inverter reaches the threshold voltage, the outputs of the two inverters change state, and the charging current of the capacitor changes direction. The frequency at which this circuit oscillates depends upon R1 and C. The equation to calculate these component values is given in Figure 57.

Certain constraints must be met while designing this type of oscillator. Stray capacitance and inductance must be kept to a minimum by placing the passive components as close to the chip as possible. Also, at higher frequencies, the HCU04's




Figure 57. RC Oscillator

propagation delay becomes a dominant effect and affects the cycle time. A polystyrene capacitor is recommended for optimum performance.

CRYSTAL OSCILLATORS

Crystal oscillators provide the required stability and accuracy which is necessary in many applications. The crystal can be modeled as shown in Figure 58.

The power dissipated in a crystal is referred to as the drive level and is specified in mW. At low drive levels, the resonant resistance of the crystal can be so large as to cause start-up problems. To overcome this problem, the amplifier (inverter) should provide enough amplification, but not too much as to overdrive the crystal.

Figure 59 shows a Pierce crystal oscillator circuit, which is a popular configuration with CMOS.





Figure 59. Pierce Crystal Oscillator Circuit

Choosing R1

Power is dissipated in the effective series resistance of the crystal. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 limits the drive level.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency at Osc Out 2. The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal decreases in frequency or becomes unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.



Values are supplied by the crystal manufacturer (parallel resonant crystal)

Figure 58. Equivalent Crystal Networks

Selecting Rf

The feedback resistor (R_f) typically ranges up to 20 M Ω . R_f determines the gain and bandwidth of the amplifier. Proper bandwidth ensures oscillation at the correct frequency plus roll-off to minimize gain at undesirable frequencies, such as the first overtone. R_f must be large enough so as not to affect the phase of the feedback network in an appreciable manner.

RECOMMENDED READING

- D. Babin, "Designing Crystal Oscillators", Machine Design, March 7, 1985.
- D. Babin, "Guidelines for Crystal Oscillator Design", Machine Design, April 25, 1985.

PRINTED CIRCUIT BOARD LAYOUT

Noise generators on the power supply lines should be decoupled. The two major sources of noise on the power supply lines are peak current in output stages during switching and the charging and discharging of parasitic capacitances.

A good power distribution network is essential before decoupling can provide any noise reduction. Avoid using jumpers for ground and power connections; the inductance they introduce into the lines permits coupling between outputs. Therefore, use of PC boards with premanufactured ground connections is advised to connect the device pins to ground.

However, the optimum solution is to use multi-layer PC boards where different layers are used for the supply rails and interconnections. Even with double-sided boards, placing the power and ground lines on opposite sides of the board whenever possible is recommended. The multi-wire board is a less expensive approach than the multi-layer PC board, while retaining the same noise reduction characteristics. As a rule of thumb, there should be several ground pins per connector to give good ground distribution.

The precautions for ground lines also apply to V_{CC} lines:

1) separate power stabilization for each board; 2) isolate noise sources; and 3) avoid the use of large, single voltage regulators.

After all of these precautions, decoupling is an added measure to reduce supply noise. See the **Decoupling Capacitors** section.

GLOSSARY OF TERMS

- Cin Input Capacitance The parasitic capacitance associated with a given input pin.
- C_L Load Capacitance The capacitor value which loads each output during testing and/or evaluation. This capacitance is assumed to be attached to each output in a system. This includes all wiring and stray capacitance.
- **Cout Output Capacitance** The capacitance associated with a three-state output in the high-impedance state.
- CpD Power Dissipation Capacitance Used to determine device dynamic power dissipation, i.e., PD=CpDVcc²f+Vcclcc. See POWER SUPPLY SIZING for a discussion of CpD.

- fmax Maximum Clock Frequency The maximum clocking frequency attainable with the following input and output conditions being met:
 - Input Conditions (HC) $t_r = t_f = 6 \text{ ns}$, voltage swing from GND to V_{CC} with 50% duty cycle. (HCT) $t_r = t_f = 6 \text{ ns}$, voltage swing from GND to 3.0 V with 50% duty cycle.
 - Output Conditions (HC and HCT) waveform must swing from 10% of $(V_{OH} V_{OL})$ to 90% of $(V_{OH} V_{OL})$ and be functionally correct under the given load condition: $C_I = 50$ pF, all outputs.
- V_{CC} Positive Supply Voltage + dc supply voltage (referenced to GND). The voltage range over which ICs are functional.
- Vin Input Voltage DC input voltage (referenced to GND).
- Vout Output Voltage DC output voltage (referenced to GND).
- VIH Minimum High Level Input Voltage The worst case voltage that is recognized by a device as the HIGH
- VIL Maximum Low Level Input Voltage The worst case voltage that is recognized by a device as the LOW
- VOH Minimum High Level Output Voltage The worst case high-level voltage at an output for a given output current (I_{OUt}) and supply voltage (VCC).
- Vol Maximum Low Level Output Voltage The worst case low-level voltage at an output for a given output current (I_{Out}) and supply voltage (V_{CC}).
- VT+ Positive-Going Input Threshold Voltage The minimum input voltage of a device with hysteresis which is recognized as a high level. (Assumes ramp up from previous low level.)
- VT_ Negative-Going Input Threshold Voltage The maximum input voltage of a device with hysteresis which is recognized as a low level. (Assumes ramp down from previous high level).
- V_H Hysteresis Voltage The difference between V_{T+} and V_{T-} of a given device with hysteresis. A measure of noise rejection.
- ICC Uniescent Supply Current The current into the VCC pin when the device inputs are static at VCC or GND and outputs are not connected.
- ΔICC Additional Quiescent Supply Current The current into the V_{CC} pin when one of the device inputs is at 2.4 V with respect to GND and the other inputs are static at V_{CC} or GND. The outputs are not connected.
- In Input Current The current into an input pin with the respective input forced to V_{CC} or GND. A negative sign indicates current is flowing out of the pin (source). A positive sign or no sign indicates current is flowing into the pin (sink).
- Iout Output Current The current out of an output pin. A negative sign indicates current is flowing out of the pin (source). A positive sign or no sign indicates current is flowing into the pin (sink).

- I_{IH} Input Current (High) The input current when the input voltage is forced to a high level.
- Input Current (Low) The input current when the input voltage is forced to a low level.
- IOH Output Current (High) The output current when the output voltage is at a high level.
- **IOL** Output Current (Low) The output current when the output voltage is at a low level.
- Ioz Three-State Leakage Current The current into or out of a three-state output in the high-impedance state with that respective output forced to V_{CC} or GND.
- tplh Low-to-High Propagation Delay (HC) The time interval between the 0.5 V_{CC} level of the controlling input waveform and the 50% level of the output waveform, with the output changing from low level to high level. (HCT) The time interval between the 1.3 V level (with respect to GND) of the controlling input waveform and the 1.3 V level (with respect to GND) of the output waveform, with the output changing from low level to high level.
- tphl High-to-Low Propagation Delay (HC) The time interval between the 0.5 V_{CC} level of the controlling input waveform and the 50% level of the output waveform, with the output changing from high level to low level. (HCT) The time interval between the 1.3 V level (with respect to GND) of the controlling input waveform and the 1.3 V level (with respect to GND) of the output waveform, with the output changing from high level to low level.
- tpLz

 Low-Level to High-Impedance Propagation Delay
 (Disable Time) The time interval between the 0.5

 VCC level for HC devices (1.3 V with respect to GND for HCT devices) of the controlling input waveform and the 10% level of the output waveform, with the output changing from the low level to high-impedance (off) state
- tPHZ High-Level to High-Impedance Propagation Delay (Disable Time) The time interval between the 0.5 V_{CC} level for HC devices (1.3 V with respect to GND for HCT devices) of the controlling input waveform and the 90% level of the output waveform, with the output changing from the high level to high-impedance (off) state.
- tpzl High-Impedance to Low-Level Propagation Delay (Enable Time) The time interval between 0.5 V_{CC} level (HC) or 1.3 V level with respect to GND (HCT) of the controlling input waveform and the 50% level (HC) or 1.3 V level with respect to GND (HCT) of the output waveform, with the output changing from the high-impedance (off) state to a low level.
- tpzH High-Impedance to High-Level Propagation Delay (Enable Time) The time interval between the 0.5 VCC level (HC) or 1.3 V level with respect to GND (HCT) of the controlling input waveform and the 50% level (HC) or 1.3 V level with respect to GND (HCT) of the output waveform, with the output changing from the high-impedance (off) state to a high level.
- ttlh Output Low-to-High Transition Time The time interval between the 10% and 90% voltage levels of the rising edge of a switching output.

- tthl Output High-to-Low Transition Time The time interval between the 90% and 10% voltage levels of the falling edge of a switching output.
- t_{SU} Setup Time The time interval immediately preceding the active transition of a clock or latch enable input, during which the data to be recognized must be maintained (valid) at the input to ensure proper recognition. A negative setup time indicates that the data at the input may be applied sometime after the active clock or latch transition and still be recognized. For HC devices, the setup time is measured from the 50% level of the data waveform. For HCT devices, the setup time is measured from the 1.3 V level (with respect to GND) of the data waveform to the 1.3 V level (with respect to GND) of the clock or latch input waveform
- th Hold Time The time interval immediately following the active transition of a clock or latch enable input, during which the data to be recognized must be maintained (valid) at the input to ensure proper recognition. A negative hold time indicates that the data at the input may be changed prior to the active clock or latch transition and still be recognized. For HC devices, the hold time is measured from the 50% level of the clock or latch input waveform to the 50% level of the data waveform. For HCT devices, the hold time is measured from the 1.3 V level (with respect to GND) of the clock or latch input waveform to the 1.3 V level (with respect to GND) of the data waveform.
- trec
 Recovery Time (HC) The time interval between the 50% level of the transition from active to inactive state of an asynchronous control input and the 50% level of the active clock or latch enable edge required to guarantee proper operation of a device. (HCT) The time interval between the 1.3 V level (with respect to GND) of the transition from active to inactive state of an asynchronous control input and the 1.3 V level (with respect to GND) of the active clock or latch edge required to guarantee proper operation of a logic device.
- tw Pulse Width (HC) The time interval between 50% levels of an input pulse required to guarantee proper operation of a logic device. (HCT) The time interval between 1.3 V levels (with respect to GND) of an input pulse required to guarantee proper operation of a logic device.
- t_r Input Rise Time (HC) The time interval between the 10% and 90% voltage levels on the rising edge of an input signal. (HCT) — The time interval between the 0.3 V level and 2.7 V level (with respect to GND) on the rising edge of an input signal.
- tf Input Fall Time (HC) The time interval between the 90% and 10% voltage levels on the falling edge of an input signal. (HCT) The time interval between the 2.7 V level and 0.3 V level (with respect to GND) on the falling edge of an input signal.

4

Data Sheets 5


Advance Information

Quad 2-Input NAND Gate High-Performance Silicon-Gate CMOS


The MC54/74HC00A is identical in pinout to the LS00. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 32 FETs or 8 Equivalent Gates
- Improvements over HC00
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM



MC54/74HC00A



ORDERING INFORMATION

MC74HCXXAN Plastic MC54HCXXAJ Ceramic MC74HCXXAD SOIC $T_{\Delta} = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 14 D VCC B1 🛛 2 13 D B4 12 A4 Y1 🛛 3 A2 🛭 B2 [10 B3 Y2 [9 T A3 GND

FUNCTION TABLE			
Inputs Output			
Α	В	Y	
L	L	Н	
L	н	н	
Н	L	Н	
Н	н	L	

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC00A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	>
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (Vin or Vout) \leq VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be

left open.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Guaranteed Limit			
Symbol	Parameter	ditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} I _{out} ≤20 μA	;-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} l _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	± 0.1	± 1.0	± 1.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	1.0	10	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

Symbol	<i>:</i>	Vcc	Guaranteed Limit			
	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
tTLH, tTHL	Meximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance		10	10	10	pF

C _{PD}	Power Dissipation Capacitance (Per Gate) Used to determine the no-load dynamic power consumption:	Typical @ 25°C, V _{CC} = 5.0 V		
	PD = CPD VCC ² f + ICC VCC	22	pF	






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/4 of the Device)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advanced Information

Quad 2-Input NOR Gate High-Performance Silicon-Gate CMOS

The MC54/74HC02A is identical in pinout to the LS02. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 40 FETs or 10 Equivalent Gates
- Improvements over HC02
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM

A1
$$\frac{2}{B1}$$
 $\frac{3}{3}$ $\frac{1}{3}$ Y1


A2 $\frac{5}{6}$ $\frac{4}{B2}$ Y = $\overline{A} + \overline{B}$


A3 $\frac{8}{B3}$ $\frac{10}{9}$ Y3

A4 $\frac{11}{12}$ $\frac{13}{B4}$ Y4

PIN 14 = V_{CC}
PIN 7 = GND

MC54/74HC02A





FUN	ICTIO	N TABLE
Inp	uts	Output
Α	В	Y
L	L	Н
L	Н	L
Н	L	L
Н	Н	L
		L

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC02A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out} -	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (Vin or Vout) \leq VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be

left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter		Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Refere	nput Voltage, Output Voltage (Referenced to GND)		Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			V	Guaranteed Limit			
Symbol	Parameter Test Conditions	VCC	25°C to −55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or V}_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or V}_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
Voн	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} l _{out} ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
			4.0 mA 4.5 5.2 mA 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
			4.0 mA 4.5 5.2 mA 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	Vin = VCC or GND	6.0	±0.1	± 1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} = GND I _{out} = 0 μA	6.0	1.0	10	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HC02A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF, Input } t_f = t_f = 6.0 \text{ ns}$)

Symbol		V	Guaranteed Limit			
	Parameter	V _{CC}	25°C to −55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

C _{PD}		Typical @ 25°C, V _{CC} = 5.0 V]
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	22	pF	






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/4 of the Device)



LSTTL outputs.

requires a sinking current.

Low Input Current: 1 µA

Operating Voltage Range: 2 to 6 V

J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC **CASE 646-06**



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION


MC74HCXXN Plastic MC54HCXXJ Ceramic MC74HCXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

14 D Vcc

LOGIC DIAGRAM



*Denotes open-drain outputs.

The MC54/74HC03 is identical in pinout to the LS03. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with

The HC03 NAND gate has, as its output, a high-performance MOS N-Channel transistor. This NAND gate can, therefore, with a suitable pullup resistor, be used in wired-AND applications. Having the output characteristic curves given in this data sheet, this device can be used as an LED driver or in any other application that only


Output Drive Capability: 10 LSTTL Loads with Suitable Pullup Resistor

In Compliance with the Requirements Defined by JEDEC Standard No. 7A

Outputs Directly Interface to CMOS, NMOS, and TTL

High Noise Immunity Characteristic of CMOS Devices

Chip Complexity: 28 FETs or 7 Equivalent Gates



B1 🛛 2	13 B4
Y1 🗖 3	12 A4
A2 🛘 4	11 X4
B2 🛭 5	10 B3
Y2 🛭 6	9 D A3
GND 7	8 1 Y3

FUNCTION TABLE

Inp	uts	Output
Α	В	Υ
L	L	Z
L	Н	z z
Н	L	z
Н	н	L

Z = High Impedance

MC54/74HC03

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
l _{in}	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq \mathsf{V}_{in}$ or $\mathsf{V}_{out} \rangle \leq \mathsf{V}_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	d to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} =2.0 V	0	1000	ns
	(Figure 1)	V _{CC} = 4.5 V	0	500	
	,	VCC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			.,	Gua	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V_{out} =0.1 V, I_{out} =0 μ A or V_{out} = V_{CC} -0.1 V, R_{pu} per Figure 2	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V_{out} = 0.1 V, I_{out} = 0 μA or V_{out} = V_{CC} = 0.1 V, R_{pu} per Figure 2	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND	6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	2	20	40	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin=VIL or VIH Vout=VCC or GND	6.0	±0.5	±5.0	± 10.0	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_f = t_f = 6$ ns)

			Gua	Guaranteed Limit		
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	ns ns pF
tPLZ, tPZL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
[†] THL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} =5.0 V	
i	Used to determine the no-load dynamic power consumption:		İ
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	8	pF
1	For load considerations, see Chapter 4.		






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit




*The expected minimum curves are not guarantees, but are design aids.

Figure 3. Open-Drain Output Characteristics


MC54/74HC03

TYPICAL APPLICATIONS

Wired AND



LED Driver with Blanking



MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Hex InverterHigh-Performance Silicon-Gate CMOS

The MC54/74HC04 is identical in pinout to the LS04 and the MC14069. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of six three-stage inverters. See the HC9034 for nine inverters in one package.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 36 FETs or 9 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC04



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ MC74HCXXD

Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE

Inputs A	Outputs Y
L	Н
Н	L

NOT RECOMMENDED FOR NEW DESIGN.

MC54/74HC04

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	<u>+</u> 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \le (V_{in} \text{ or } V_{out}) \le V_{CC}$.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time V (Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			.,	Guaranteed Limit				
Symbol	Parameter	Test Conditions		V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	$V_{\text{out}} = V_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu \text{A}$		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IL}$	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	±1.0	± 1.0	μΑ
ICC	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	2	20	40	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

	Parameter		Gua			
Symbol		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	2.0 4.5 6.0	95 19 16	120 24 20	145 29 25	ns .
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Inverter)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		_
	PD=CPD VCC2f+ICC VCC	20	pF
1	For load considerations, see Chapter 4.	•	

SWITCHING WAVEFORMS





Figure 1



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM

(1/6 of Device Shown)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

Hex Inverter


High-Performance Silicon-Gate CMOS

The MC54/74HC04A is identical in pinout to the LS04 and the MC14069. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device consists of six three-stage inverters. See the HC9034 for nine inverters in one package.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 36 FETs or 9 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC04A



ORDERING INFORMATION

MC74HCXXAN Plastic MC54HCXXAJ Ceramic MC74HCXXAD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN_ASSIGNMENT						
A1 [1 •	14	lv _{cc}			
Y1 🛭	2	13] A6			
A2 [3	12] Y6			
Y2 [4	11] A5			
АЗ [5	10	Y5			
Y3 [6	9	1 A4			
GND [7	8] Y4			
	L		I			

FUNCTION TABLE				
Inputs A	Outputs Y			
L	Н			
Н	L			

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC04A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	>
Vout	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Package1	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types		+ 125	°C
t _r , t _f	Input Rise and Fall Time	0	1000 500	ns
	(Figure 1) V _{CC} = 4.5 V V _{CC} = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			.,	Gua				
Symbol	Parameter	Test Cond	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =V _{CC} -0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IL}$	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	± 0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	1	10	40	μΑ

NOTE: Information on typical parametric values and high frequency or heavy load considerations can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

MC54/74HC04A

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

Symbol	Parameter	,,,	Gua	ĺ		
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	рF

СР		Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^{2} f + I_{CC} V_{CC}$	20	pF
i			

NOTE: For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.

SWITCHING WAVEFORMS




Figure 1





Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/6 of Device Shown)



MC54/74HCT04A

Advance Information


Hex Inverter with LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS

The MC54/74HCT04A may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The HCT04A is identical in pinout to the LS04.

- Output Drive Capability: 10 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 48 FETs or 12 Equivalent Gates

LOGIC DIAGRAM





J SUFFIX CERAMIC **CASE 632-08**



N SUFFIX **PLASTIC** CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCTXXAN MC54HCTXXAJ MC74HCTXXAD

Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT Y1 🛛 2 13 DA6 A2 🛛 3 12 Y6 Y2 🛮 4 11 A5 A3 🛭 5 10 D Y5 Y3 🛮 9 A4 GND [

FUNCTION TABLE Inputs Outputs Α

Н

L

Н

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HCT04A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7	V
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	<u>±</u> 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
		- 65 to + 150	°C
T _{stg}	Storage Temperature	- 65 10 + 150	- 0
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \le (V_{in} \text{ or } V_{out}) \le VCC$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	Parameter			Guaranteed Limit			
Symbol		Test Conditions	V _C C V	25°C to -55°C	≤85°C	≤ 125° C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V I _{out} ≤20 μA	4.5 5.5	2 2	2 2	2 2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = V _{CC} - 0.1 V I _{out} ≤ 20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
Voн	Minimum High-Level Output Voltage	$V_{in} = V_{iL}$ $ I_{out} \le 20 \ \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		V _{in} =V _{IL} I _{out} ≤4 mA	4.5	3.98	3.84	3.7	
VOL	Maximum Low-Level Output Voltage	V _{in} = V _{IH} I _{Out} ≤20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		V _{in} =V _{IH} I _{out} ≤4 mA	4.5	0.26	0.33	0.4	
lin	Maximum Input Leakage Current	Vin=VCC or GND	5.5	±0.1	± 1	±1	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA	5.5	1	10	40	μΑ

	ΔICC		V _{in} = 2.4 V, Any One Input		≥ -55° C	25°C to 125°C	
		Current	Vin = VCC or GND, Other Inputs				
-			$I_{\text{out}} = 0 \mu A$	5.5	2.9	2.4	mA

NOTES

- 1. Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 4.
- 2. Total Supply Current = ICC + ΣΔICC.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (VCC = 5.0 V \pm 10%, CL = 50 pF, Input $t_r = t_f = 6$ ns)

Symbol	Parameter	Gu	Guaranteed Limit			
		25°C to -55°C	≤85°C	≤125°C	Unit	
tPLH	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	15	19	22	ns	
^t PHL		17	21	26		
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	15	19	22	ns	
Cin	Maximum Input Capacitance	10	10	10	pF	

C _{PD}	Power Dissipation Capacitance (Per Inverter)	Typical @ 25°C, V _{CC} = 5 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	22	pF

NOTE: For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.

SWITCHING WAVEFORMS





Figure 1. Switching Waveforms




*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM

(1/6 of Device Shown)



5

MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Hex Unbuffered Inverter High Performance Silicon-Gate CMOS

The MC54/74HCU04 is identical in pinout to the LSO4 and the MC14069UB. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device consists of six single-stage inverters. These inverters are well suited for use as oscillators, pulse shapers, and in many other applications requiring a high-input impedance amplifier. For digital applications, the HC04 is recommended.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V; 2.5 to 6 V in Oscillator Configurations
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 12 FETs or 3 Equivalent Gates


LOGIC DIAGRAM



MC54/74HCU04



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.



FUNCTION TABLE				
Inputs A	Outputs Y			
L	н			
Н	L			

MC54/74HCU04

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (Vin or Vout) \leq VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	_	No Limit	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Guaranteed Limit		imit	
Symbol	Parameter			V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.5 V* I _{out} ≤ 20 μA		2.0 4.5 6.0	1.7 3.6 4.8	1.7 3.6 4.8	1.7 3.6 4.8	V
VIL	Maximum Low-Level Input Voltage	V _{out} =V _{CC} -0.5 V* I _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.8 1.1	0.3 0.8 1.1	0.3 0.8 1.1	٧
Vон	Minimum High-Level Output Voltage	V _{in} = GND I _{out} ≤20 μA		2.0 4.5 6.0	1.8 4.0 5.5	1.8 4.0 5.5	1.8 4.0 5.5	V
		V _{in} = GND	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.86 5.36	3.76 5.26	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{CC} I _{out} ≤ 20 μA		2.0 4.5 6.0	0.2 0.5 0.5	0.2 0.5 0.5	0.2 0.5 0.5	٧
		V _{in} =V _{CC}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.32 0.32	0.37 0.37	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	2	20	40	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

^{*}For $V_{CC} = 2.0 \text{ V}$, $V_{out} = 0.2 \text{ V}$ or $V_{CC} - 0.2 \text{ V}$.

MC54/74HCU04

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

Symbol	Parameter	.,	Gu			
		V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

1 0	Power Dissipation Capacitance (Per Inverter)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:	4-	_
	PD=CPD VCC ² f+ICC VCC For load considerations, see Chapter 4.	15	рF




Figure 1. Switching Waveforms






Figure 2. Test Circuit

LOGIC DETAIL (1/6 of Device Shown)




TYPICAL APPLICATIONS


Crystal Oscillator




Stable RC Oscillator




Schmitt Trigger




High Input Impedance Single-Stage Amplifier with a 2 to 6 V Supply Range



Multi-Stage Amplifier



LED Driver



For reduced power supply current, use high-efficiency LEDs such as the Hewlett-Packard HLMP series or equivalent.

Ł

MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Advance Information

Quad 2-Input AND Gate High-Performance Silicon-Gate CMOS


The MC54/74HC08A is identical in pinout to the LS08. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 24 FETs or 6 Equivalent Gates
- Improvements over HC08
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM



MC54/74HC08A





inp	uts	Output
A	В	Y
L	L	L
L	н	L
Н	L	L
4	Н	H

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC08A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
v _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	VCC	٧
TA	Operating Temperature, All Packag	je Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	ranteed L	imit	
Symbol	Parameter Test Conditions		V _{CC}	25°C to −55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{Out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
	·	V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	±0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	1.0	10	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HC08A

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input $t_r = t_f = 6.0 \text{ ns}$)

Symbol	Parameter		Guaranteed Limit			
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance		10	10	10	pF

C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	20	pF	




Figure 1. Switching Waveforms





Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/4 of the Device)




Triple 3-Input NAND Gate High-Performance Silicon-Gate CMOS

The MC54/74HC10 is identical in pinout to the LS10. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 36 FETs or 9 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC10



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN Plastic MC54HCXXJ Ceramic MC74HCXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE Inputs Output Α В C Υ L х х н Х х Н Х х н L н L

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: $-10 \text{ mW/}^{\circ}\text{C}$ from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	OC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
	(Figure 1)	V _{CC} =6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Gua	aranteed Li	mit	
Symbol	Parameter Test Conditions		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VoH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

Symbol	Parameter	V _{CC}	Gua			
			25°C to -55°C	≤85°C	≤ 125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A, B, or C to Output Y (Figures 1 and 2)	2.0 4.5 6.0	95 19 16	120 24 20	145 29 25	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \ \ V_{CC}^{2f} + I_{CC} \ \ V_{CC}$ For load considerations, see Chapter 4.	25	pF






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/2 of the Device)




Triple 3-Input AND GateHigh-Performance Silicon-Gate CMOS


The MC54/74HC11 is identical in pinout to the LS11. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 60 FETs or 15 Equivalent Gates

LOGIC DIAGRAM







PIN 14 = V_{CC} PIN 7 = GND

MC54/74HC11



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ MC74HCXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT A1 □ 1 • 14 □ V_{CC} B1 □ 2 13 □ C1 A2 □ 3 12 □ Y1 B2 □ 4 11 □ C3 C2 □ 5 10 □ B3 Y2 □ 6 9 □ A3 GND □ 7 8 □ Y3

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750 500	mW
	SOIC Packaget		
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
ľ	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied

to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	0	Vcc	٧	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} =2.0 V	0	1000	ns
	(Figure 1)	V _{CC} = 4.5 V	0	500	
		$V_{CC} = 6.0 \text{ V}$	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

-				.,	Gua	aranteed Li	mit	
Symbol	Parameter Test Conditions		Parameter Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤ 20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	2	20	40	μΑ

 $[\]mbox{*}\mbox{Maximum}$ Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C


AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

	Symbol Parameter VCC V	\ \/	Gua			
Symbol		25°C to -55°C	≤85°C	≤125°C	Unit	
^t PLH [,] ^t PHL	Maximum Propagation Delay, Input A, B, or C to Output Y (Figures 1 and 2)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	L –	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} =5.0 V	
	•	Used to determine the no-load dynamic power consumption:	07	-
1		PD = CPD VCC ² f+I _{CC} V _{CC} For load considerations, see Chapter 4.	2/	рF
L		To load considerations, see chapter 4.		




DEVICE UNDER TEST POINT CL*

*Includes all probe and jig capacitance.

Figure 1. Switching Waveforms

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/3 of the Device)



Advance Information


Hex Schmitt-Trigger Inverter High-Performance Silicon-Gate CMOS

The MC54/74HC14A, is identical in pinout to the LS14, LS04, and HC04. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC14A is useful to "square up" slow input rise and fall times. Due to the hysteresis voltage of the Schmitt trigger, the HC14A finds applications in noisy environments.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 60 FETs or 15 Equivalent Gates
- Improvements over HC14
 - Propagation Delay Improved Approximately 20%
 - ICC (Commercial) Reduced 50%
 - ESD and Latchup Characteristics are the Same or Better

LOGIC DIAGRAM



MC54/74HC14A



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCTXXAN MC54HCTXXAJ MC74HCTXXAD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE

Input	Output
Α	Y
L	Н
Н	L

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC14A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
l _{in}	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2	6	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	_	No Limit*	ns

^{*}When $V_{in} \approx 50\% \ V_{CC}$, $I_{CC} > 1 \ mA$.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			\ \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Gua			
Symbol	Parameter	Test Conditions	V _{CC}	25°C to - 55°C	≤85°C	≤125°C	Unit
V _{T+} max	Maximum Positive-Going Input Threshold Voltage (Figure 3)	V _{out} =0.1 V I _{out} ≤20 μA	2 4.5 6	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{T +} min	Minimum Positive-Going Input Threshold Voltage (Figure 3)	V _{out} = 0.1 V I _{out} ≤20 μA	2 4.5 6	1 2.3 3	0.95 2.25 2.95	0.95 2.25 2.95	V
V _{T –} max	Maximum Negative-Going Input Threshold Voltage (Figure 3)	V _{out} =V _{CC} −0.1 V I _{out} ≤20 μA	2 4.5 6	0.9 2 2.6	0.95 2.05 2.65	0.95 2.05 2.65	V
VT min	Minimum Negative-Going Input Threshold Voltage (Figure 3)	V _{out} =V _{CC} −0.1 V I _{out} ≤20 μA	2 4.5 6	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
V _H max Note 2	Maximum Hysteresis Voltage (Figure 3)	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \ \mu\text{A}$	2 4.5 6	1.2 2.25 3	1.2 2.25 3	1.2 2.25 3	٧
V _H min Note 2	Minimum Hysteresis Voltage (Figure 3)	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA	2 4.5 6	0.2 0.4 0.5	0.2 0.4 0.5	0.2 0.4 0.5	٧

NOTES

- 1. Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 4.
- 2. $V_{Hmin} > (V_{T+min}) (V_{T-max})$; $V_{Hmax} = (V_{T+max}) (V_{T-min})$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

MC54/74HC14A

DC ELECTRICAL CHARACTERISTICS (Continued)

		Guaranteed Limit			imit			
Symbol	Parameter	Test Con	ditions	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
VOH	Minimum High-Level Output Voltage	V _{in} ≤V _T _min I _{out} ≤20 μA		2 4.5 6	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} ≤V _T _min	I _{out} ≤4 mA I _{out} ≤5.2 mA	4.5 6	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} ≥V _{T+} max I _{out} ≤20 μA		2 4.5 6	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} ≥V _{T+} max	I _{out} ≤4 mA I _{out} ≤5.2 mA	4.5 6	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6	± 0.1	±1	±1	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6	1	10	40	μΑ

 $NOTE: 1. \ V_{H}min > (V_{T+}min) - (V_{T-}max); \ V_{H}max = (V_{T+}max) - (V_{T-}min).$

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

	rymbol Parameter VCC V		Gu			
Symbol			25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	2 4.5 6	95 19 16	120 24 20	145 29 25	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2 4.5 6	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

CPD	Power Dissipation Capacitance (Per Inverter)	Typical @ 25°C, V _{CC} = 5 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	22	pF

NOTE: 1. For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.





Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

MC54/74HC14A




Figure 3. Typical Input Threshold, V_{T+}, V_{T-} Versus Power Supply Voltage





Figure 4. Typical Schmitt-Trigger Applications

Dual 4-Input NAND Gate High-Performance Silicon-Gate CMOS

The MC54/74HC20 is identical in pinout to the LS20. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 28 FETs or 7 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC20



J SUFFIX CERAMIC **CASE 632-08**



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ MC74HCXXD

Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 14 D VCC 13 0 02 12 C2 11 DNC 10 B2 9 D A2

NC = NO CONNECTION

	FUNCTION TABLE										
	Inp	Output									
Α	В	С	D	Υ							
L	Х	Х	Х	Н							
Х	L	х	Х	Н							
Х	X	L	Х	Н							
~	~	~									

x

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
^I CC	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Vcc	Gua			
Symbol	Parameter	Test Cor	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} = V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Symbol	Parameter	v _{cc}	Gua			
			25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, Input A, B, C, or D to Output Y (Figures 1 and 2)	2.0 4.5 6.0	90 18 15	115 23 20	135 27 23	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	рF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} =5.0 V	
1	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^{2f} + I_{CC} V_{CC}$	26	рF
	For load considerations, see Chapter 4.		






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/2 of the Device)



MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Triple 3-Input NOR GateHigh-Performance Silicon-Gate CMOS


The MC54/74HC27 is identical in pinout to the LS27. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 42 FETs or 10.5 Equivalent Gates

LOGIC DIAGRAM







PIN 14 = V_{CC} PIN 7 = GND

MC54/74HC27



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ MC74HCXXD Plastic Ceramic SOIC

9 A3

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

Y2 **□** 6

GND [

FUNCTION TABLE Output Inputs С Y Α В н L L L х х н х L

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	35 15 1 100	°C
	(Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \le (V_{in} \text{ or } V_{out}) \le V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	V
TΑ	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V	0	1000 500	ns
	V	CC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Gua			
Symbol	Parameter	Test Conditi	ons	V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or V}_{\text{CC}} = 0.1 $	1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} = 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	± 0.1	±1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

Symbol	Parameter		Gua			
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH [,] ^t PHL	Maximum Propagation Delay, Input A, B, or C to Output Y (Figures 1 and 2)	2.0 4.5 6.0	90 18 15	115 23 20	135 27 23	ns
^t TLH [,] ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	27	
	For load considerations, see Chapter 4.	27	p⊦




Figure 1. Switching Waveforms





Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/2 of the Device)




8-Input NAND Gate High-Performance Silicon-Gate CMOS

The MC54/74HC30 is identical in pinout to the LS30. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 32 FETs or 8 Equivalent Gates

LOGIC DIAGRAM



PINS 9, 10, 13 = NO CONNECTION

PIN 14 = V_{CC} PIN 7 = GND

MC54/74HC30



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ MC74HCXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

NC = NO CONNECTION

FUNCTION TABLE

Inputs A through H	Output Y
All inputs H	L
One or more inputs L	Н

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	٥Č
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq (V_{in} \text{ or } V_{out}) \leq \mathsf{VCC}$. Unused inputs must always be tied

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
		V _{CC} = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Test Conditions		.,	Gua			
Symbol	Parameter			V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	$V_{in} = V_{iH} \text{ or } V_{iL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} = V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$	ı	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Symbol	Parameter		Gua			
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Any Input to Output Y (Figures 1 and 2)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	рF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:	~7	
	PD = CPD VCC ² f+ICC VCC For load considerations, see Chapter 4.	21	pF






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM



MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Advance Information

Quad 2-Input OR Gate High-Performance Silicon-Gate CMOS


The MC54/74HC32A is identical in pinout to the LS32. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 48 FETs or 12 Equivalent Gates
- Improvements over HC32
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM



MC54/74HC32A





Inp	uts	Output
Α	В	Υ
L	L	L
L	Н	Н
Н	L	Н
Н	Н	Н

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC32A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} + 1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA :
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL .	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (Vin or Vout) \leq VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			VCC	V
TA	Operating Temperature, All Pack	age Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				V	Guaranteed Limit			
Symbol	Parameter	Test Conditions		V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} l _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
V _{OH}	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	1.0	10	40	μΑ

MC54/74HC32A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF, input } t_f = t_f = 6.0 \text{ ns}$)

Symbol	Parameter	V	Guaranteed Limit			
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

C _{PD}	Power Dissipation Capacitance (Per Gate) Used to determine the no-load dynamic power consumption:	Typical @ 25°C, V _{CC} = 5.0 V	
	PD = CPD VCC ² f + ICC VCC	20	pF




Figure 1. Switching Waveforms





Figure 2. Test Circuit



EXPANDED LOGIC DIAGRAM (1/4 of the Device)

1-of-10 Decoder High-Performance Silicon-Gate CMOS

The MC54/74HC42 is identical in pinout to the LS42. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC42 decodes a BCD Address to one-of-ten active-low outputs. For Address inputs with a hexadecimal equivalent greater than 9, all outputs, Y0-Y9, remain high (inactive).

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 104 FETs or 26 Equivalent Gates

15 Y0 Α0 (LSB) 14 Y3 BCD Active-Low Address 6 Outputs Inputs 13 A2 · Y6 10 Y8 12 АЗ (MSB) Y9 Pin $16 = V_{CC}$

Pin 8 = GND

LOGIC DIAGRAM

MC54/74HC42



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ MC74HCXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Y0	10	16	VCC
Y1	2	15	A 0
Y2	1 3	14	1 A1
Y3	d 4	13	1 A2
Y4	5	12	3 A3
Y5	6	11	1 Y9
Y6	1 7	10	1 Y8
GND	d 8	9	1 Y7

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	<u>±</u> 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\text{GND} \leq (V_{in} \text{ or } V_{out}) \leq \text{VCC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	V
TA	Operating Temperature, All Package Types			+ 125	°C
t _r , t _f	Input Rise and Fall Time Vo	C = 2.0 V C = 4.5 V	0	1000 500	ns
		C = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		,		Gua			
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤ 125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
V _{OH}	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Symbol	Parameter		Gua			
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns .
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
-	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^{2} + I_{CC} V_{CC}$. 65	pF
	For load considerations, see Chapter 4.		





Figure 1. Switching Waveforms



* Includes all probe and jig capacitance.

Figure 2. Test Circuit

FUNCTION TABLE

Inputs	Outputs
A3 A2 A1 A0	Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9
LLLL	LHHHHHHHHH
LLLH	нсниннынын
LLHL	ннснннннн
LLHH	нннцннннн
LHLL	нннньнннн
LHLH	ннннь цинин
LHHL	нннннькни
LHHH	нннннннь
HLLL	нн н н н н н ц н
нццн	ннннннннь
HLHL	нинининин
HLHH	ннннннннн
HHLL	ннннннннн
HHLH	ннннннннн
HHHL.	ннннннннн
нннн	ннннннннн

PIN DESCRIPTIONS

INPUTS


A0, A1, A2, A3, (PINS 15, 14, 13, 12) — BCD Address Inputs. The BCD address present at these inputs determines which output is active-low. These inputs are arranged such that A3 is the most-significant bit and A0 is the least-significant bit. Addresses with a hexadecimal equivalent

number greater than nine are not decoded.

OUTPUTS

Y0-Y9 (PINS 1-7, 9-11) — Active-Low Decoded Outputs. These outputs assume a low level when addressed and remain high when not addressed.

EXPANDED LOGIC DIAGRAM




2-Wide, 2-Input/2-Wide, 3-Input **AND-NOR Gates**

High-Performance Silicon-Gate CMOS

The MC54/74HC51 is identical in pinout to the LS51. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 42 FETs or 10.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC51



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN Plastic MC54HCXXJ Ceramic MC74HCXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

A2 🗖

GND 7

B2 🛛 3 C2 🗖 11 DF1 D2 🛮 5 10 DE1 9 0 01 Y2 🛭 6

13 11 01

8 Y1

FUNCTION TABLES

		Inp	uts			Output
A1	В1	C1	D1	E1	F1	Y1
Н	Н	Н	Х	Х	X	L
Х	Х	Х	Н	Н	Н	L
ΑII	oth	er co	mbi	natio	ons	н

	Inp	outs		Output
A2	B2	C2	D2	Y2
Н	Н	Х	X	L
Х	Х	Н	н	L
All o	ther co	Н		

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types			+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Parameter Test Conditions		.,	Gua			
Symbol	Parameter			V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	,	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} = V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Symbol	Parameter	v _{cc} v	Gua			
			25°C to -55°C	≤85°C	≤125°C	Unit
tPLH/ tPHL	Maximum Propagation Delay, Any Input to Output Y (Figures 1 and 2)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns .
^t TLH, ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTES:

- 1. For propagation delays witj loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Section)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC For load considerations, see Chapter 4.	23	pF






Figure 1. Switching Waveforms




*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM






2-Wide, 2-Input/2-Wide, 3-Input **AND-OR Gates**

High-Performance Silicon-Gate CMOS

The MC54/74HC58 is identical to the MC54/74HC51 except that the outputs are inverted. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 42 FETs or 10.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC58



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN Plastic MC54HCXXJ Ceramic MC74HCXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 14 D VCC 13 D C1 A2 II 2 12 DB1 B2 ∏ 3 C2 1 4 11 TF1 10 DE1 D2 [5 Y2 T 6 9 🛮 🛭 🗓 1 8 N1 GND D 7

FUNCTION TABLES Output Inputs A1 B1 C1 D1 E1 F1 ннх X X X H H Hн Any other combination

	Inputs			Output
A2	B2	C2	D2	Y2
Н	Н	Х	Х	н
Х	Х	Н	Н	н
Any other combination			L	

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	>
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
P _D	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

SOIC Package: $-7~\text{mW/}^{\circ}\text{C}$ from 65° to 125°C For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types			+ 125	°C
t _r , t _f		/ _{CC} =2.0 V	0	1000	ns
	(Figure 1)	/CC = 4.5 V	0	500	
	,	/CC=6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Test Conditions		V _{CC} V	Guaranteed Limit			
Symbol	Parameter				25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤ 20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

Symbol		vcc	Guaranteed Limit			
	Parameter		25°C to 55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Any Input to Output Y (Figures 1 and 2)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	рF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Section)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	22	pF
	For load considerations, see Chapter 4.		ρ.






Figure 1. Switching Waveforms




*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM






Dual J-K Flip-Flop with Reset High-Performance Silicon-Gate CMOS

The MC54/74HC73 is identical in pinout to the LS73. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Each flip-flop is negative-edge clocked and has an active-low asynchronous reset. The MC54/74HC73 is identical in function to the HC107, but has a different binout.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 92 FETs or 23 Equivalent Gates

LOGIC DIAGRAM



Pin 11=GND

MC54/74HC73



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Clock 1	1•	14	
Reset 1	2	13	<u>Q1</u>
K1 E	3	12	Q1
V _{CC}		11	GN
Clock 2	5	10	K2
Reset 2	6	9 þ	Q2
J2 🛚	7	8	Q2

FUNCTION TABLE

	Inputs			Out	puts
Reset	Clock	J	Κ	a	₫
L	X	Х	Х	L	Н
Н	~	L	L	No Change	
Н	$\overline{}$	L	Н	L	Н
Н	\sim	Н	L	Н	L
Н	$\overline{}$	Н	Н	Tog	ggle
Н	L	Χ	X	No Change	
Н	Н	X	X	No Change	
Н		Χ	Х	No C	hange

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP) (Ceramic DIP)	260 300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Test Conditions			Gua	aranteed Li	mit	
Symbol	Parameter			V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - I_{out} \le 20 \mu \text{A}$	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - I_{out} \le 20 \mu \text{A}$	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} = V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} = V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	4	40	80	μΑ

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

	Parameter		Gu			
Symbol		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q or \overline{Q} (Figures 1 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tPLH, tPHL	Maximum Propagation Delay, Reset to Q or \overline{Q} (Figures 2 and 4)	2.0 4.5 6.0	155 31 26	195 39 33	235 47 40	ns
^t TLH, ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance		10	10	10	pF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.


C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption:			l
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	рF	l
	For load considerations, see Chapter 4.	·		١

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Gu			
Şymbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, J or K to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Clock to J or K (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
tw	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
tw	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _f , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS










Figure 3.



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM



Advance Information

Dual D Flip-Flop with Set and Reset


High-Performance Silicon-Gate CMOS

The MC54/74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and \overline{Q} outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 128 FETs or 32 Equivalent Gates
- Improvements over HC74
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity


LOGIC DIAGRAM



This document contains information on a new product.

Specifications and information herein are subject to change without notice.

MC54/74HC74A



PIN ASSIGNMENT

RESET 1	1•	14	v _{cc}
DATA 1	2	13	RESET 2
CLOCK 1 E	3	12	DATA 2
SET 1 E	4	11	CLOCK 2
Q1 E	5	10	SET 2
<u> </u>	6	9	1 O2
GND t	7	8	<u>02</u>

FUNCTION TABLE

1		Inputs				Outputs		
	Set	Reset	Clock	Data	Q	ā		
ı	L	Н	X	X	Н	Ļ		
	н	L	Х	Х	L	н		
1	L	L	Х	X	Н*	Н*		
1	Н	н		H	н	L		
	н	Н		L	L	Н		
i	Н	Н	L	X	No CI	hange		
ı	Н	Н	н	X	No C	hange		
	н	Н	_	Х	No C	hange		

*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

MC54/74HC74A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 · 500	mW
Tatg	Storage Temperature	-65 to +150	ů
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	ပ္

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}. Unused inputs must always be

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Refer	0	Vcc	٧	
TA	Operating Temperature, All Package Ty	pes	- 55	+ 125	°C
t _r , tf	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Gua	ranteed L	.imit	
Symbol	Parameter	Parameter Test Conditions	V _{CC}	25℃ to -55℃	≤85°C	≤125°C	Uni
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V l _{out} ≤ 20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V l _{out} ≤ 20 μA	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
Voн	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} l _{out} ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
VOL	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} l _{out} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	Vin = V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μA
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} = GND I _{out} = 0 μA	6.0	2.0	20	80	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HC74A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF, input } t_r = t_f = 6.0 \text{ ns}$)

-			Gua			
Symbol	Parameter	VCC	25°C to −55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q or Q (Figures 1 and 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
tPLH, tPHL	Maximum Propagation Delay, Set or Reset to Q or Q (Figures 2 and 4)	2.0 4.5 6.0	105 21 18	130 26 22	160 32 27	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	рF


C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V		-
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	39	pF	١


TIMING REQUIREMENTS (Input $t_r = t_f = 6.0 \text{ ns}$)


	·		Gua			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
th	Minimum Hold Time, Clock to Data (Figure 3)	2.0 4.5 6.0	3.0 3.0 3.0	3.0 3.0 3.0	3.0 3.0 3.0.	ns
t _{rec}	Minimum Recovery Time, Set or Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	8.0 8.0 8.0	8.0 8.0 8.0	8.0 8.0 8.0	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
t _w	Minimum Pulse Width, Set or Reset (Figure 2)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

MC54/74HC74A

SWITCHING WAVEFORMS











Figure 4.

EXPANDED LOGIC DIAGRAM




Dual 2-Bit Transparent Latch High-Performance Silicon-Gate CMOS

The MC54/74HC75 is identical in pinout to the LS75. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 2-bit transparent latches. Each latch stores the input data while Latch Enable is at a logic low. The outputs follow the data inputs when Latch Enable is at a logic high.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 80 FETs or 20 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC75



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXN Plastic MC54HCXXJ Ceramic MC74HCXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT $\overline{00a}_{0}$ $1 \bullet 16 00a$ $00a_{0}$ $1 \bullet 16 00a$ $1 \bullet$

FUNCTION TABLE

Ir	puts	Out	puts
D	Latch Enable	a	ā
L	Н	L	Н
Н	Н	н	L
Х	L	Q0	<u>0</u> 0

X = don't care Q0 = latched data

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied

to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to	DC Input Voltage, Output Voltage (Referenced to GND)			
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) VCC	=2.0 V =4.5 V =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	,			.,	Gua	aranteed Li	imit	
Symbol	Parameter	Test Cond	litions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply . Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	4	40	80	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_f = t_f = 6$ ns)

		\ ,	Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, D to Q (Figures 1 and 5)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tPLH, tPHL	Maximum Propagation Delay, D to $\overline{\mathbf{Q}}$ (Figures 1 and 5)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to $\overline{\mathbf{Q}}$ (Figures 2 and 5)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 3 and 5)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	рF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Latch)	Typical @ 25°C, V _{CC} = 5.0 V	
1	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		Vcc	Gua			
Symbol	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, D to Latch Enable (Figure 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Latch Enable to D (Figure 4)	2.0 4.5 6.0	25 5 5	30 6 6	40 8 7	ns
t _w	Minimum Pulse Width, Latch Enable Input (Figure 4)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS







Figure 1












Figure 4



*Includes all probe and jig capacitance.

Figure 5. Test Circuit

EXPANDED LOGIC DIAGRAM



b

Dual J-K Flip-Flop with Set and Reset

High-Performance Silicon-Gate CMOS


The MC54/74HC76 is identical in pinout to the LS76. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs.

The HC76 is identical in function to the HC112, but has a different pinout.

- Similar in Function to the LS76 Except When Set and Reset are Low Simultaneously
- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 100 FETs or 25 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC76



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXN Plastic MC54HCXXJ Ceramic MC74HCXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT Clock 1 Set 1 15 a Q1 Reset 1 14 Q Q1 J1 13 GND 12 K2 V_{CC} 45 Clock 2 6 11 D Q2 Set 2 17 10 Q2 Reset 2 9**h** J2

FUNCTION TABLE

		Out	puts				
Set	Reset	Clock	J	Κ	Q	ā	
L	Н	X	Χ	Х	Н	L	
Н	L	X	X	Х	L	Н	
L	L	X	X	Х	L*	L*	
Н	Н	$\overline{}$	L	L	No C	hange	
Н	Н	$\overline{}$	L	Н	L	H	
Н	Н	~	Н	L	Н	L	
Н	Н	~	Н	Н		ggle	
Н	Н	L	X	X	No C	hange	
Н	Н	Η .	X	. X	No Change		
Н	H	\mathcal{L}	Χ	Х	No C	hange	

*Both outputs will remain low as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mΑ
lout	DC Output Current, per Pin	± 25	mA
¹cc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (Vin or Vout) \leq VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	0	Vcc	٧	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time	/ _{CC} =2.0 V	0	1000	ns
		/CC = 4.5 V	0	500	
	\	/cc = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed Li	mit	
Symbol	Parameter	Test Conditio	ns	V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1$ $ I_{out} \le 20 \mu \text{A}$	V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _I L	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1$ $ I_{out} \le 20 \mu \text{A}$	V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
			l _{out} ≤4.0 mA l _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} = V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	4	40	80	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

	· ·	1	Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q or $\overline{\mathbf{Q}}$ (Figures 1 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tPLH, tPHL	Maximum Propagation Delay, Reset to Q or $\overline{\mathbf{Q}}$ (Figures 2 and 4)	2.0 4.5 6.0	155 31 26	195 39 33	235 47 40	ns
tPLH, tPHL	Maximum Propagation Delay, Set to Q or $\overline{\mathbb{Q}}$ (Figures 2 and 4)	2.0 4.5 6.0	165 33 28	205 41 35	250 50 43	ns
^t TLH, ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} =5.0 V	
1	Used to determine the no-load dynamic power consumption:		
1	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	pF
	For load considerations, see Chapter 4.	1	

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Gu	aranteed Li	mit	Unit ns ns ns
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, J or K to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Clock to J or K (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Set or Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _W	Minimum Pulse Width, Set or Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS






Figure 2.






Figure 3.



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM




4-Bit Magnitude Comparator High-Performance Silicon-Gate CMOS

The MC54/74HC85 is identical in pinout and function to the LS85. This device is similar in function to the MM74C85 and L85, but has a different pinout. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This 4-Bit Magnitude Comparator compares two 4-bit nibbles and gives a high voltage level on either the A>B_{out}, A=B_{out}, or A<B_{out} output, leaving the other two at a low voltage level. This device also has A>B_{in}, A=B_{in}, and A<B_{in} inputs, eliminating the need for external gates when cascading.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 248 FETs or 62 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC85



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
₹L	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	0	Vcc	V	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V	0	1000 500	ns
	V	CC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gu	aranteed L	imit	
Symbol	Parameter	Test Cond	litions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	>
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - l _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	8	80	160	μΑ

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

		V	Gu	aranteed Li	mit	
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Inputs A or B to Outputs A > B or A < B (Figures 1 and 2)	2.0 4.5 6.0	230 46 39	290 58 49	345 69 59	ns
tPLH, tPHL	Maximum Propagation Delay, Inputs A or B to Output A = B (Figures 1 and 2)	2.0 4.5 6.0	200 40 34	250 50 43	300 60 51	ns
tPLH, tPHL	Maximum Propagation Delay, Inputs A < B or A = B to Output A > B (Figures 1 and 2)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLH, tPHL	Maximum Propagation Delay, Inputs A > B or A = B to Output A < B (Figures 1 and 2)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLH, tPHL	Maximum Propagation Delay, Input A = B to Output A = B (Figures 1 and 2)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	рF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

١	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
1	Used to determine the no-load dynamic power consumption:		
	PD = CPD VCC2f+ICC VCC	50	pF
	 For load considerations, see Chapter 4.		





Figure 1. Switching Waveforms



* Includes all probe and jig capacitance.

Figure 2. Test Circuit

PIN DESCRIPTIONS

INPUTS

A0, A1, A2, A3 (Pins 10, 12, 13, 15) — Data Nibble A Inputs. The data nibble present at these inputs is compared to Data Nibble B. A3 is the most significant bit and A0 is the least significant bit.

B0, **B1**, **B2**, **B3** (**Pins 9**, **11**, **14**, **1**) — Data Nibble B Inputs. The data nibble present at these inputs is compared to Data Nibble A. B3 is the most significant bit and B0 is the least significant bit.

CONTROLS

 $A>B_{in}$, $A=B_{in}$, $A<B_{in}$ (Pins 4, 3, 2) — Cascading Inputs. These inputs determine the states of the outputs only when Data Nibble A equals Data Nibble B. The $A=B_{in}$ input overrides both the $A>B_{in}$ and $A<B_{in}$ inputs.

For single stage operation or for the least significant stage in cascaded operation, the $A < B_{in}$ and $A > B_{in}$ inputs should be tied to ground and the $A = B_{in}$ input tied to V_{CC} . Between cascaded comparators, the $A < B_{out}$, $A = B_{out}$, and $A > B_{out}$

outputs should be tied to $A < B_{in}$, $A = B_{in}$, and $A > B_{in}$, respectively, of the succeeding stage.

OUTPUTS

 $A\!>\!B_{out}$ (Pin 5) — A-Greater-Than-B Output. This output is at a high voltage level when Nibble A is greater than Nibble B, regardless of the data present at the cascading inputs. This output is also high when Nibble A equals Nibble B and the $A\!>\!B_{in}$ input is high (A $<\!B_{in}$ and A $=\!B_{in}$ are at a low voltage level).

 $A = B_{out}$ (Pin 6) — A-Equals-B Output. This output is high when Nibble A equals Nibble B and the $A = B_{in}$ input is high. $A < B_{in}$ and $A > B_{in}$ have no effect when the comparator is in this condition and $A = B_{in}$ is at a high voltage level.


 $A\!<\!B_{out}$ (Pin 7) — A-Less-Than-B Output. This output is at a high voltage level when Nibble A is less than Nibble B, regardless of data present at the cascading inputs. This output is also high when Nibble A equals Nibble B and the $A\!<\!B_{in}$ input is high (A>B_{in} and A=B_{in} are at a low voltage level).

FUNCTION TABLE

	Data	Inputs		Cas	cading Inp	outs		Output	
A3, B3	A2, B2	A1, B1	A0, B0	A>Bin	A = Bin	A <b<sub>in</b<sub>	A>B _{out}	$A = B_{out}$	A <b<sub>out</b<sub>
A3>B3	X	×	×	Х	Х	Х	Н	L	L
A3 < B3	×	X	×	X	X	Χ	L	L	Н
A3 = B3	A2>B2	×	×	X	X	X	Н	L	L
A3 = B3	A2 < B2	×	×	X	Χ	X	L	L	Н
A3 = B3	A2=B2	A1>B1	X	Х	X	X	Н	L	L
A3 = B3	A2 = B2	A1 <b1< td=""><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>Н</td></b1<>	X	X	X	X	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0>B0	X	X	Χ	Н	L	L
A3 = B3	A2=B2	A1 = B1	A0 <b0< td=""><td>Х</td><td>X</td><td>X</td><td>L</td><td>L</td><td>Н</td></b0<>	Х	X	X	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	Н	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	L	L	Н	L	L
A3 = B3	A2=B2	A1 = B1	A0 = B0	н	L	Н	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	Н	X	L	Н	L


X = Don't Care

EXPANDED LOGIC DIAGRAM



TYPICAL APPLICATION

CASCADING COMPARATORS




30

Quad 2-Input Exclusive OR GateHigh-Performance Silicon-Gate CMOS

The MC54/74HC86 is identical in pinout to the LS86; this device is similar in function to the MM74C86 and L86, but has a different pinout. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 56 FETs or 14 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC86



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXN MC54HCXXJ MC74HCXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE

Inp	uts	Output
A B		Y
L	L	L
L	н	н
Н	L	Н
Н	Н	L

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
l _{in}	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 109° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	VCC	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V ₍	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed Li	mit	
Symbol	Parameter Test Conditions	Test Conditions		V _{CC}	25°C to -55°C	≤85°C	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} l _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} l _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

Symbol	Parameter	1	Gu			
		v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH,	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	T -	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} = 5.0 V		
		Used to determine the no-load dynamic power consumption:			
1		PD=CPD VCC2f+ICC VCC	. 33	pF	
		For load considerations, see Chapter 4.			






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/4 of Device)



5


Dual J-K Flip-Flop with Reset High-Performance Silicon-Gate CMOS


The MC54/74HC107 is identical in pinout to the LS107. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible

Each flip-flop is negative-edge clocked and has an active-low asynchronous reset. The HC107 is identical in function to the HC73, but has a different pinout.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 92 FETs or 23 Equivalent Gates


LOGIC DIAGRAM





MC54/74HC107





Outputs Inputs Reset Clock X X L L No Change L Н L Н Н Н L Н Н Toggle Χ No Change No Change No Change

FUNCTION TABLE

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	,	°C
	(Plastic DIP)	260	
1	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	0	VCC	٧	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time Vo	C = 2.0 V C = 4.5 V	0	1000 500	ns
	Vo	C=6.0 V	Ö	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed Li	mit	
Symbol	Parameter Test Conditions		V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − I _{out} ≤ 20 μA	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − I _{out} ≤ 20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
∨он	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	$ I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	±1.0	μΑ
cc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	4	40	80	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		T.,	Gua	aranteed Li	mit	Unit
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
^t PLH [,] ^t PHL	Maximum Propagation Delay, Clock to Q or $\overline{\mathbf{Q}}$ (Figures 1 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
^t PLH [,] ^t PHL	Maximum Propagation Delay, Reset to Q or $\overline{\mathbb{Q}}$ (Figures 2 and 4)	2.0 4.5 6.0	155 31 26	195 39 33	235 47 40	ns
^t TLH [,] ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		١,,	Gu			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, J or K to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
^t h	Minimum Hold Time, Clock to J or K (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Dual J-K Flip-Flop with Set and Reset


High-Performance Silicon-Gate CMOS


The MC54/74HC109 is identical in pinout to the LS109. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two J- \overline{K} flip-flops with individual set, reset, and clock inputs. Changes at the inputs are reflected at the outputs with the next low-to-high transition of the clock. Both Q and \overline{Q} outputs are available from each flip-flop.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 148 FETs or 37 Equivalent Gates

LOGIC DIAGRAM





Pin 16 = V_{CC} Pin 8 = GND

MC54/74HC109



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Reset 1	1 •	16	b ∨cc
J1	1	15	Reset 2
K1	3	14	J J2
Clock 1	4	13	ĪK2
Set 1	5	12	Clock 2
Q1 E	6	11	Set 2
<u> </u>	7	10	1 02
GND [8	9	<u>02</u>

FUNCTION TABLE

	Inputs				Out	puts
Set	Reset	Clock	j	ĸ	a	ā
L	Н	Х	X	X	Н	L
Н	L	X	X	X	L	Н
L	L	X	Χ	Χ.	Н*	Н*
Н	. H		L	L	L	Н
Н	н		Н	L	Тор	gle
Н	н		L	н	No Change	
Н	Н		н	Н	н	Ĺ
Н	Н	L	X	Х	No Ch	ange

^{*} Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

Ð

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	· V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	<u>±</u> 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused

outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Parameter		Min	Max	Unit
DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	V
Operating Temperature, All Package Ty	ypes	- 55	+ 125	°C
Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0	1000 500 400	ns
	DC Supply Voltage (Referenced to GN DC Input Voltage, Output Voltage (Ref Operating Temperature, All Package To Input Rise and Fall Time	DC Supply Voltage (Referenced to GND) DC Input Voltage, Output Voltage (Referenced to GND) Operating Temperature, All Package Types Input Rise and Fall Time VCC = 2.0 V (Figure 1) VCC = 4.5 V	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	DC Supply Voltage (Referenced to GND) 2.0 6.0 DC Input Voltage, Output Voltage (Referenced to GND) 0 V_{CC} Operating Temperature, All Package Types -55 $+125$ Input Rise and Fall Time $V_{CC} = 2.0 \text{ V}$ 0 1000 (Figure 1) $V_{CC} = 4.5 \text{ V}$ 0 500

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed Li	mit	
Symbol	Parameter	Test Condi	tions	V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} = 0.1$).1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0 l _{out} ≤20 μA).1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
	1	V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	-	6.0	4	40	80	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_f = t_f = 6$ ns)

		T	Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q or $\overline{\mathbf{Q}}$ (Figures 1 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLH, tPHL	Maximum Propagation Delay, Set or Reset to Q or Q (Figures 2 and 4)	2.0 4.5 6.0	230 46 39	290 58 49	345 69 59	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	рF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	40	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ ns}$)

	Parameter	1,4	Gu	aranteed Li	mit	
Symbol		Vcc V	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, J or K to Clock	2.0	100	125	150	ns
	(Figure 3)	4.5 6.0	20 17	25 21	30 26	
th	Minimum Hold Time, Clock to J or K	2.0	5	5	5	ns
	(Figure 3)	4.5 6.0	5 5	5 5	5 5	
t _{rec}	Minimum Recovery Time, Set or Reset Inactive to Clock (Figure 2)	2.0 4.5	5 5	5	5 5	ns
t _W	Minimum Pulse Width, Set or Reset (Figure 2)	6.0 2.0 4.5 6.0	5 80 16 14	5 100 20 17	5 120 24 20	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

5

SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Dual J-K Flip-Flop with Set and Reset

High-Performance Silicon-Gate CMOS


The MC54/74HC112 is identical in pinout to the LS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs.

The HC112 is identical in function to the HC76, but has a different pinout.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Similar in Function to the LS112 Except When Set and Reset are Low Simultaneously
- Chip Complexity: 100 FETs or 25 Equivalent Gates

LOGIC DIAGRAM





Pin $16 = V_{CC}$ Pin 8 = GND

MC54/74HC112



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Clock 1	1 •	16	VCC
K1 🕻	2	15	Reset 1
J1 E	3	14	Reset 2
Set 1	4	13	Clock 2
Q1 [5	12	K2
Q1 C	6	11	J2
<u>02</u> [7	10	Set 2
GND [8	9	Q2

FUNCTION TABLE

	Inputs				Out	puts
Set	Reset	Clock	J	Κ	Q	ā
L	Н	Х	Χ	Х	Н	L
Н	L	Х	X	Х	L	Н
L	L	X	Χ	Х	L*	L*
Н	Н	~	L	· L	No Change	
Н	Н	\sim	L ·	Н	L	Н
Н	Н	~	Н	L	Н	L
Н	Н	~	H /	Н	Tog	ggle
Н	Н	L	Χ	Х	No C	hange
Н	Н	Н	Χ	Х	No C	hange
Н	Н	\mathcal{L}	Χ	Х	No C	hange

^{*} Both outputs will remain low as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
1	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	DC Supply Voltage (Referenced to GND)		6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		•				Guaranteed Limit			Unit
Symbol	Parameter Test Conditions		V _C C V	25°C to -55°C	≤85°C	≤125°C			
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V	
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V	
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V	
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20		
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V	
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40		
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ	
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	4	40	80	μΑ	

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (C $_L = 50~\text{pF}, \text{ Input } t_f = t_f = 6~\text{ns})$

Symbol	Parameter	.,	Gu			
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q or $\overline{\mathbb{Q}}$ (Figures 1 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tPLH, tPHL	Maximum Propagation Delay, Reset to Q or $\overline{\mathbb{Q}}$ (Figures 2 and 4)	2.0 4.5 6.0	155 31 26	195 39 33	235 47 40	ns
tPLH, tPHL	Maximum Propagation Delay, Set to Q or $\overline{\mathbb{Q}}$ (Figures 2 and 4)	2.0 4.5 6.0	165 33 28	205 41 35	250 50 43	ns
^t TLH, ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} =5.0 V		
j		Used to determine the no-load dynamic power consumption:			ı
		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	pF	
		For load considerations, see Chapter 4.			

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

	Parameter	.,	Gu			
Symbol		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, J or K to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Clock to J or K (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
^t rec	Minimum Recovery Time, Set or Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _W	Minimum Pulse Width, Set or Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM



5


Dual J-K Flip-Flop with Set High-Performance Silicon-Gate CMOS

The MC54/74HC113 is identical in pinout to the LS113. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Each flip-flop is negative-edge clocked and has an active-low asynchronous set input.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 92 FETs or 23 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC113



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Clock 1	1 •	14	V _{CC}
K1 C	2	13	Clock 2
J1 🕻	3	12	1 K2
Set 1	4	11	J J2
Q1 E	5	10	Set 2
₫1 🕻	6	9	1 Q2
GND	7	8	<u>02</u>

FUNCTION TABLE

	Inpu	Out	puts			
Set	Clock	J	K	Q	₫	
L	X.	Х	X	Н	L	
Н	~	L	. L	No Change		
Н	~	L	Н	L	Н	
Н	~	Н	L	Н	L	
н	~	Н	Н	To	ggle	
Н	Н	Χ	X	No C	hange	
Н	L	X	X	No C	hange	
Н		X	X	No C	hange	

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	Plastic DIP	260	
	Ceramic DIP	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Parameter Test Conditions		.,	Gua	aranteed Li	mit	
Symbol	Parameter			V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or V}_{CC} - I_{out} \le 20 \mu\text{A}$	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	4	40	80	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		.,	Gu	aranteed Li	mit	Unit
Symbol	Parameter	v _{CC}	25°C to -55°C	≤85°C	≤ 125°C	
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q or $\overline{\mathbb{Q}}$ (Figures 1 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tPLH, tPHL	Maximum Propagation Delay, Set to Q or $\overline{\mathbb{Q}}$ (Figures 2 and 4)	2.0 4.5 6.0	165 33 28	205 41 35	250 50 43	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	рF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		_
İ	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		١.,	Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tsu	Minimum Setup Time, J or K to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Clock to J or K (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Set Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Set (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS






Figure 2.






Figure 3.



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM



5

Advance Information

Quad 3-State Noninverting Buffers High-Performance Silicon-Gate CMOS

The MC54/74HC125A and MC54/74HC126A are identical in pinout to the LS125 and LS126. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


The HC125A and HC126A noninverting buffers are designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The devices have four separate output enables that are active-low (HC125A) or active-high (HC126A).


- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 72 FETs or 18 Equivalent Gates
- Improvements over HC125 & HC126
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM

PIN 7 = GND

MC54/74HC125A MC54/74HC126A





	HC1	25A		HC1	26A
Ing	outs	Output	Inp	outs	Output
Α	OE	Υ	Α	OE	Y
Н	L	Н	Н	Н	Н
L	L	L	L	Н	L
Х	Н	Z	X	L	z

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC125A • MC54/74HC126A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} + 1.5	۷.
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{\rm in}$ and $V_{\rm out}$ should be constrained to the range GND \leq ($V_{\rm in}$ or $V_{\rm out}$) \leq VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter			Unit
Vcc	DC Supply Voltage (Referenced to	GND)	2.0	6.0	٧
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧	
TA	Operating Temperature, All Packag	e Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Guaranteed Limit			
Symbol	Parameter	Test Conditions		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input / Voltage	V _{out} =V _{CC} -0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
V _{OH}	Minimum High-Level Output Voltage	V _{in} =V _{IH} l _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
			out∣≤6.0 mA out∣≤7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			_{out} ≤6.0 mA _{out} ≤7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	Į
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impeda Vin=VIL or VIH Vout=VCC or GND	nce State	6.0	±0.5	± 5.0	± 10	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	4.0	40	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HC125A • MC54/74HC126A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_{\gamma} = t_{f} = 6.0 \text{ ns}$)

			Gua	ranteed L	imit	
Symbol	Parameter	V _{CC}	25°C to 55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	2.0 4.5 6.0	90 18 15	115 23 20	135 27 23	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	2.0 4.5 6.0	90 18 15	115 23 20	135 27 23	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance		10	10	10	рF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

C _{PD}	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} = 5.0 V		
1	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + 1CC VCC	45	pF	

SWITCHING WAVEFORMS




Figure 1




Figure 2







Figure 3. Test Circuit



*Includes all probe and jig capacitance.

Figure 4. Test Circuit





Advance Information

Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS

The MC54/74HC132A is identical in pinout to the LS132. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC132A can be used to enhance noise immunity or to square up slowly changing waveforms.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 72 FETs or 18 Equivalent Gates
- Improvements over HC132
 - 50% Lower Quiescent Power
 - Improved Latchup Immunity


A1 $\frac{1}{1}$ B1 $\frac{2}{1}$ A2 $\frac{4}{1}$ B3 $\frac{6}{10}$ B4 $\frac{13}{10}$ B4 $\frac{13}{10}$ B7 $\frac{3}{10}$ B8 $\frac{10}{10}$ B9 $\frac{11}{10}$ B1 $\frac{3}{10}$ B1 $\frac{3}{10}$ B1 $\frac{3}{10}$ B1 $\frac{3}{10}$ B1 $\frac{3}{10}$ B2 $\frac{11}{10}$ B3 $\frac{10}{10}$ B4 $\frac{13}{10}$ B5 $\frac{10}{10}$ B6 $\frac{11}{10}$ B7 $\frac{11}{10}$ B8 $\frac{13}{10}$ B9 $\frac{13}{10}$ B1 $\frac{13}{10}$

PIN 14 = V_{CC} PIN 7 = GND

LOGIC DIAGRAM

MC54/74HC132A





Inp	uts	Output
A	В	Y
L	L	Н
L	Н	Н
Н	L	н
Н	Н	L

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC132A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤĹ	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (Vin or Vout) \leq VCC. Unused inputs must always be

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	_	no limit*	ns

^{*}When $V_{in} \sim 0.5 V_{CC}$, $I_{CC} >>$ quiescent current.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			T .,	Gu	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V _{CC} V	25°C	−40°C to +85°C	−55°C to +125°C	Unit
V _{T+} max	Maximum Positive-Going Input Threshold Voltage (Figure 3)	V _{out} =0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{T+} min	Minimum Positive-Going Input Threshold Voltage (Figure 3)	V _{out} =0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.0 2.3 3.0	0.95 2.25 2.95	0.95 2.25 2.95	V
V _{T -} max	Maximum Negative-Going Input Threshold Voltage (Figure 3)	V _{out} =V _{CC} -0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.9 2.0 2.6	0.95 2.05 2.65	0.95 2.05 2.65	V
V _T _min	Minimum Negative-Going Input Threshold Voltage (Figure 3)	V _{out} =V _{CC} -0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
V _H max Note 2	Maximum Hysteresis Voltage (Figure 3)	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA	2.0 4.5 6.0	1.2 2.25 3.0	1.2 2.25 3.0	1.2 2.25 3.0	V
V _H min Note 2	Minimum Hysteresis Voltage (Figure 3)	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.2 0.4 0.5	0.2 0.4 0.5	0.2 0.4 0.5	V

NOTE 1. $V_H min > (V_{T+} min) - (V_{T-} max); V_H max = (V_{T+} max) + (V_{T-} min).$

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HC132A

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			vcc	Guaranteed Limit			1
Symbol	Parameter	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
Vон	Minimum High-Level Output Voltage	$V_{in} \le V_{T-min}$ or V_{T+max} $ I_{out} \le 20 \mu A$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} \le V_{T-min}$ or V_{T+max} $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} ≥V _{T +} max I _{OUt} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} ≥V _{T +} max	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND	6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 µA	6.0	1.0	10	40	μΑ

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input t_{f} = t_{f} = 6.0 ns)

		V	Guaranteed Limit			
Symbol	Parameter	VCC	25℃ to -55℃	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

CPD	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} = 5.0 V		l
	Used to determine the no-load dynamic power consumption:		nE	
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	24	pF	





Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit




Figure 3. Typical Input Threshold, V_{T+}, V_{T-}, versus Power Supply Voltage




Figure 4. Typical Schmitt-Trigger Applications

13-Input NAND Gate


High-Performance Silicon-Gate CMOS

The MC54/74HC133 is identical in pinout to the LS133. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This NAND gate features 13 inputs which surpasses most random logic requirements.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 68 FETs or 17 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC133



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE Inputs A through M Y All inputs H L All other combinations H

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} =2.0 V	0	1000	ns
	(Figure 1)	V _{CC} = 4.5 V	0	500	
		Vcc = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				vcc	Gua	Guaranteed Limit		
Symbol	Parameter Test Conditions		Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} = 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$).1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0 I _{out} ≤20 μA).1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
	4.1	Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

			Gua			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH [,] ^t PHL	Maximum Propagation Delay, Any Input to Output Y (Figures 1 and 2)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	27	pF
	For load considerations, see Chapter 4.	_	




Figure 1. Switching Waveforms





Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM



1-of-8 Decoder/Demultiplexer with Address Latch

High-Performance Silicon-Gate CMOS


The MC54/74HC137 is identical in pinout to the LS137. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC137 decodes a three-bit Address to one-of-eight active-low outputs. The device has a transparent latch for storage of the Address. Two Chip Selects, one active-low and one active-high, are provided to facilitate the demultiplexing, cascading, and chip-selecting functions.


The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and then by using one of the Chip Selects as a data input while holding the other one active.

The HC137 is the inverting version of the HC237.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 152 FETs or 38 Equivalent Gates



MC54/74HC137



ORDERING INFORMATION

CASE 751B-03

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT									
1 • 16	h ∨cc								
2 15	3 Y0								
3 14	b Y1								
4 13	1 Y2								
5 12	1 Y3								
6 11	þ Y4								
7 10	1 Y5								
8 9	1 Y6								
	2 15 3 14 4 13 5 12 6 11 7 10								

FUNCTION TABLE

		Inpu	ts			Outputs							
LE	CS1	CS2	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	Х	Н	Х	X	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	L	Х	Х	Χ	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	H	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
L	Н	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	Н	L	Н	L	L	Τ	H	Н	Н	L	Н	Н	Н
L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	Н	L	н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
L	Ι	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
Н	Н	L	Х	Х	Х				4	٠			

^{* =} Depends upon the Address previously applied while LE was at a low level.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		۰c
	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤(Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to G	ND)	2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (R	0	Vcc	V	
TA	Operating Temperature, All Package	Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} =2.0 V	0	1000	ns
	(Figure 2)	V _{CC} = 4.5 V	0	500	
		Vcc=6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Gua	aranteed Li	mit	
Symbol	Parameter	Test Cond	itions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = t_f = 6$ ns)

۰	4		٠
ľ	1		ı
ı	7		,
ŀ	٠	,	1
٠			4

	,		Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH	Maximum Propagation Delay, Input A to Output Y	2.0	170	215	255	ns
	(Figures 1 and 6)	4.5	34	43	51	
		6.0	29	37	43	
tPHL		2.0	240	300	360	
		4.5	48	60	72	
		6.0	41	- 51	61	
tPLH	Maximum Propagation Delay, CS1 or CS2 to Output Y	2.0	150	190	225	ns
	(Figures 2, 3 and 6)	4.5	30	38	45	
		6.0	26	33	38	
^t PHL		2.0	195	245	295	
		4.5	39	49	59	
		6.0	33	42	50	
^t PLH	Maximum Propagation Delay, Latch Enable to Output Y	2.0	175	220	265	ns
	(Figures 4 and 6)	4.5	35	44	53	
		6.0	30	37	45	
tPHL		2.0	250	315	375	
		4.5	50	63	75	
		6.0	43	54	64	
tTLH,	Maximum Output Transition Time, Any Output	2.0	75	95	110	ns
^t THL	(Figures 2 and 6)	4.5	15	19	22	
		6.0	13	16	19	
Cin	Maximum Input Capacitance	_	10	10	10	pF

MC54/74HC137

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	100	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		.,	Gu	mit		
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input A to Latch Enable (Figure 5)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
^t h	Minimum Hold Time, Latch Enable to Input A (Figure 5)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
t _w	Minimum Pulse Width, Latch Enable (Figure 4)	2.0 4.5 6.0	80 16 · 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 2)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

PIN DESCRIPTIONS

ADDRESS INPUTS

A0, A1, A2 (PINS 1, 2, 3) - Address inputs. These inputs, when the chip is enabled, determine which of the eight outputs is selected.

CONTROL INPUTS


CS1, CS2 (PINS 6, 5) - Chip-Select inputs. For CS1 at a high level and CS2 at a low level, the chip is enabled and the outputs follow the address inputs (Latch Enable = L). For any other combination of CS1 and CS2, the outputs are at a high level.


LATCH ENABLE (PIN 4) - Latch-Enable input. A high level at this input latches the Address. A low level at this input allows the outputs to follow the data at the Address pins (CS1 = H and CS2 = L).


OUTPUTS

Y0-Y7 - Active-low outputs. One of these eight outputs is selected when the chip is enabled (CS1 = H and CS2 = L) and the data on the A0, A1, and A2 inputs correspond to that particular output. The selected output is at a low level while all others remain at a high level.

SWITCHING WAVEFORMS








GND

Vcc Latch Enable GND ^tPHL Output Y

Figure 3.

Figure 4.







Figure 5.

Figure 6. Test Circuit

EXPANDED LOGIC DIAGRAM



Advanced Information

1-of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS

The MC54/74HC138A is identical in pinout to the LS138. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC138A decodes a three-bit Address to one-of-eight active-low outputs. This device features three Chip Select inputs, two active-low and one active-high to facilitate the demultiplexing, cascading, and chip-selecting functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output; one of the Chip Selects is used as a data input while the other Chip Selects are held in their active states.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 100 FETs or 29 Equivalent Gates
- Improvements over HC138
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity


LOGIC DIAGRAM 15 Y0 14 Y1 13 Y2 12 **V3** ACTIVE-LOW OUTPUTS 11 **Y4** 10 Y5 9 Y6 7 PIN 8 = GND

This document contains information on a new product.

Specifications and information herein are subject to change without notice.

MC54/74HC138A





Dimensions in Chapter 6.

FUNCTION TABLE

	Inputs						Outputs						
CS1	CS2	CS3	A2	A1	A0	Y0	Y1	Y2	Υ3	Y4	Y5	Y6	Y 7
X	X	Н	Х	Х	Х	Η	Н	Н	Н	Н	Н	Н	Н
X	Н	X	Х	Χ	Х	Н	Н	Н	Н	Н	Н	Н	Н
L	X	Χ	Х	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	٦	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Ι	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Τ	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Η	Н	Н	Н	Н	Н	Н	L

H = high level (steady state)

L = low level (steady state)

X = don't care

MC54/74HC138A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			VCC	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time VCC (Figure 2) VCC VCC	= 2.0 V = 4.5 V = 6.0 V	0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		vcc	Gua				
Symbol	Parameter	Test Conditions		25°C to -55°C	≤85°C	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
Voн	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V_{in} = V_{IH} or V_{IL} $ I_{out} \le 4.0$ mA $ I_{out} \le 5.2$ mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin .	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	6.0	4	40	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HC138A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF, Input } t_f = t_f = 6.0 \text{ ns}$)

			Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 4)	2.0 4.5 6.0	135 27 23	170 34 29	205 41 35	ns
tPLH, tPHL	Maximum Propagation Delay, CS1 to Output Y (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
tPLH, tPHI	Maximum Propagation Delay, CS2 or CS3 to Output Y (Figures 3 and 4)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
^t TLH, ^t THL	Maximum Output Transition Time, Any Output (Figures 2 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption:	55	pF	
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	33	P.	l

SWITCHING WAVEFORMS

Figure 1.




Figure 3.




Figure 2.





Figure 4. Test Circuit



*Includes all probe and jig capacitance.

PIN DESCRIPTIONS

ADDRESS INPUTS

A0, A1, A2 (PINS 1, 2, 3) — Address inputs. These inputs, when the chip is selected, determine which of the eight outputs is active-low.

CONTROL INPUTS


CS1, CS2, CS3 (PINS 6, 4, 5) — Chip select inputs. For CS1 at a high level and CS2, CS3 at a low level, the chip is selected and the outputs follow the Address inputs.

For any other combination of CS1, CS2, and CS3, the outputs are at a logic high.

OUTPUTS

Y0-Y7 (PINS 15, 14, 13, 12, 11, 10, 9, 7) — Active-low Decoded outputs. These outputs assume a low level when addressed and the chip is selected. These outputs remain high when not addressed or the chip is not selected.

EXPANDED LOGIC DIAGRAM



Advanced Information

Dual 1-of-4 Decoder/ Demultiplexer


High-Performance Silicon-Gate CMOS

The MC54/74HC139A is identical in pinout to the LS139. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 1-of-4 decoders, each of which decodes a two-bit Address to one-of-four active-low outputs. Active-low Selects are provided to facilitate the demultiplexing and cascading functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and utilizing the Select as a data input.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 100 FETs or 25 Equivalent Gates
- Improvements over HC139
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM



MC54/74HC139A



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXAN MC54HCXXXAJ MC74HCXXXAD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

SELECT _a € 1 •	16 VCC
A0 _a d 2	15 SELECTb
A1 _a r 3	14 a A0 _b
Y0a t 4	13 3 A1 _b
Y1a t 5	12 j Y0 _b
Y2 _a c 6	11 þ Y1 _b
Y3 _a 1 7	10 b Y2 _b
GND t 8	9 1 Y3 _b

FUNCTION TABLE

lr		Out	puts			
Select	A1	A0	Y0	Y1	Y2	Y3
Н	Х	Х	Н	Н	Н	Н
L	L	L	L	Н	Н	H
L	L	н	Н	L	Н	Н
L	Н	L	Н	Н	L	Н
L	Н	Н	Н	Н	Н	L

X = don't care

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC139A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mΑ
lcc	DC Supply Current, V _{CC} and GND Pins	± 50	.mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP 750 SOIC Package 500		mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤(Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		/ _{CC} =2.0 V / _{CC} =4.5 V	0	1000 500	ns
		/CC = 6.0 V	Ö	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Vcc	Gua	ranteed Li	mit	
Symbol	Parameter	Test Condi	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIН	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0 l _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} − 0 I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
Voн	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	4	40	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.


MC54/74HC139A


AC ELECTRICAL CHARACTERISTICS (C $_L\,=\,50$ pF, Input $t_{r}\,=\,t_{f}\,=\,6.0$ ns)

Symbol		Vac	Gu			
	Parameter	V _{CC}	25°C to 55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Select to Output Y (Figures 1 and 3)	2.0 4.5 6.0	115 23 20	145 29 25	175 35 30	ns
^t PLH [,] ^t PHL	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 3)	2.0 4.5 6.0	115 23 20	145 29 25	175 35 30	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

C _{PD}	Power Dissipation Capacitance (Per Decoder)	Typical @ 25°C, V _{CC} = 5.0 V	
i	Used to determine the no-load dynamic power consumption:		1
L	$P_D = C_{PD} V_{CC}^{2f} + I_{CC} V_{CC}$	55	pF

SWITCHING WAVEFORMS





*Includes all probe and jig capacitance.

Figure 3. Test Circuit

ADDRESS INPUTS

A0a, A1a, A0b, A1b (PINS 2, 3, 14, 13) — Address inputs. These inputs, when the respective 1-of-4 decoder is enabled, determine which of its four active-low outputs is selected.

CONTROL INPUTS

Selecta, Selectb (PINS 1, 15) — Active-low select inputs. For a low level on this input, the outputs for that


particular decoder follow the Address inputs. A high level on this input forces all outputs to a high level.

OUTPUTS

Y0a-Y3a, Y0b-Y3b (PINS 4-7, 12, 11, 10, 9) — Activelow outputs. These outputs assume a low level when addressed and the appropriate Select input is active. These outputs remain high when not addressed or the appropriate Select input is inactive.

EXPANDED LOGIC DIAGRAM

(1/2 of Device)



Advance Information


Decimal-to-BCD Encoder High-Performance Silicon-Gate CMOS

The MC54/74HC147 is identical in pinout to the LS147. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device encodes nine active-low data inputs to four active-low BCD Address Outputs, ensuring that only the highest order active data line is encoded. The implied decimal zero condition is encoded when all nine data inputs are at a high level (inactive).

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 136 FETs or 34 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC147



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

Plastic


SOIC

Ceramic

MC74HCXXXN

MC54HCXXXJ

MC74HCXXXD



FUNCTION TABLE

Inputs						Out	put	3				
D9	D8	D7	D6	D5	D4	D3	D2	D1	A3	A2	A1	A0
Н	Н	Ή	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	L
Н	Н	Н	Н	Н	Н	Н	L	Χ	Н	Н	L	Н
Н	Н	Н	Н	Н	Н	L	Χ	Χ	Н	Н	L	L.
Н	Н	Н	Н	Н	L	Χ	Χ	Х	н	L	Н	Н
Н	Н	Н	Н	L	Χ	Х	Χ	Χ	Н	L	Ή	L
Н	Н	Н	L	Χ	Χ	Χ	Χ	Χ	Н	L	L	Н
Н	Н	L	Х	Χ	Χ	Х	Χ	Χ	Н	L	L	L
Н	L	Х	Х	Х	Χ	Χ	Х	Χ	L	Н	Н	Н
L	Х	Χ	Х	Χ	Х	Х	Х	Х	L	Н	Н	L

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mΑ
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mΑ
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	0	Vcc	V	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	,				Gua			
Symbol	Parameter	Test Conditions		v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − l _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V	
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

Symbol		v _{CC}	Gua			
	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, Input D to Output A (Figures 1 and 2)	2.0 4.5 6.0	220 44 37	275 55 47	330 66 56	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	l –	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
1	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	рF
	For load considerations, see Chapter 4.		






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM




8-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS

The MC54/74HC151 is identical in pinout to the LS151. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device selects one of the eight binary Data Inputs, as determined by the Address Inputs. The Strobe pin must be at a low level for the selected data to appear at the outputs. If Strobe is high, the Y output is forced to a low level and the \overline{Y} output is forced to a high level.

The HC151 is similar in function to the HC251 which has 3-state outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 132 FETs or 33 Equivalent Gates



MC54/74HC151



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 16 V_{CC} D3 🗖 15 **b** D4 D2 **d** D1 **1** 3 14 D D5 13 D D6 D0 d 12 **b** D7 \overline{Y} 11 **b** A0 Strobe **d** 10 **b** A1 GND

FUNCTION TABLE

	Inputs				Outputs	
A2	A1	A0	Strobe	Υ	¥	
X	X	X	Н	L	Н	
L	L	L	L	D0	$\overline{D0}$	
L	L	н	L	D1	D1	
L	Н	L	L	D2	D2	
L	н	H	L	D3	D3	
H	L	L	L	D4	D4	
[н	L	Н	L	D5	D5	
Н	Н	L	L	D6	D6	
Н	Н	Н	L	D7	D7	

D0, D1. . . D7= the level of the respective D input

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mΑ
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Refere	0	Vcc	٧	
TA	Operating Temperature, All Package Types			+ 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} =2.0 V	0	1000	ns
	(Figure 1)	V _{CC} =4.5 V	0	500	
		VCC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua			
Symbol	Parameter	Test Con	ditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V	
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
	·	Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_l = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

			Gu			
Symbol	Parameter	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input D to Output Y or ₹ (Figures 1, 3 and 6)	2.0 4.5 6.0	185 37 31	230 46 39	280 56 48	ns
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y or ₹ (Figures 2 and 6)	2.0 4.5 6.0	205 41 35	255 51 43	310 62 53	ns
tPLH, tPHL	Maximum Propagation Delay, Strobe to Output Y or \overline{Y} (Figures 4, 5 and 6)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 6)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	T -	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V		
		Used to determine the no-load dynamic power consumption:			
		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	36	pF	١
-		For load considerations, see Chapter 4.			

PIN DESCRIPTIONS

INPUTS

D0, **D1**, . . . , **D7** (**PINS 4, 3, 2, 1, 15, 14, 13, 12**) — Data inputs. Data on any one of these eight binary inputs may be selected to appear on the output.

CONTROL INPUTS

A0, A1, A2 (PINS 11, 10, 9) — Address inputs. The data on these pins are the binary address of the selected input (see the Function Table).

STROBE (PIN 7) — Strobe. This input pin must be at a low level for the selected data to appear at the outputs. If the Strobe pin is high, the Y output is forced to a low level and the \overline{Y} output is forced to a high level.

OUTPUTS

Y, \overline{Y} (PINS 5, 6) — Data outputs. The selected data is presented at these pins in both true (Y output) and complemented (\overline{Y} output) forms.

tr 90% VCC Input D 50% GND tpLH 90% tpLH 50% tpHL

Figure 1.




Figure 2.




Figure 3.




Figure 4.






Figure 5.



* Includes all probe and jig capacitance.

Figure 6. Test Circuit

EXPANDED LOGIC DIAGRAM



Dual 4-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS

The MC54/74HC153 is identical in pinout to the LS153. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTI outputs

with LSTTL outputs.

The Address Inputs select one of four Data Inputs from each multiplexer. Each multiplexer has an active-low Strobe control and a noninverting output.

The HC153 is similar in function to the HC253, which has 3-state outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 108 FETs or 27 Equivalent Gates

LOGIC DIAGRAM Inputs <u>7</u> Ya Data-D1a Word a D2a Inputs Strobe a 1 <u>9</u> Yb D0_b Data-D1_b Word b 12 D2_b Inputs 13 D3_b Strobe b 15 Pin 16 = V_{CC} Pin 8 = GND

MC54/74HC153



J SUFFIX CERAMIC CASE 620-09



N.SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Strobe a	1 •	16	v_{CC}
A1 [2	15	Strobe b
D3 _a I	3	14	A0
D2a	4	13	D3 _b
D1 _a (5	12	D2 _b
D0a [6	11	D1 _b
Y _a I		10	D0 _b
GND (8	9	Yb

FUNCTION TABLE

	Inpu	Output	
A1	A0	Strobe	Υ
X	Х	Н	L
L	L	L	D0
L	Н	L	D1
Н	L	L	D2
Н	Н	L	D3

D0, D1, D2, and D3=the level of the respective Data Input

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vсс	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
	-	VCC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Guaranteed Limit			
Symbol	Parameter	Test Con	ditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	−0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, input $t_f = t_f = 6$ ns)


Symbol	Parameter	\\	Gu			
		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input D to Output Y (Figures 1 and 4)	2.0 4.5 6.0	140 28 24	175 35 30	210 42 36	ns
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLH, tPHL	Maximum Propagation Delay, Strobe to Output Y (Figures 3 and 4)	2.0 4.5 6.0	95 19 16	120 24 20	145 29 25	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	T -	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Multiplexer)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	31	pF
	For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS







Figure 2






Figure 4. Test Circuit

PIN DESCRIPTIONS

DATA INPUTS

 $\rm D0_{8}\text{-}D3_{8},\, D0_{b}\text{-}D3_{b}$ (PINS 3, 4, 5, 6, 10, 11, 12, 13) — Data Inputs. With the outputs enabled, the addressed Data Inputs appear at the Y outputs.

CONTROL INPUTS


A0, A1 (PINS 2, 14) — Address Inputs. These inputs address the pair of Data Inputs which appear at the corresponding outputs.

STROBE (PINS 1, 15) — Active-low Strobe. A low level applied to these pins enables the corresponding outputs.

OUTPUTS

Ya, Yb (PINS 7, 9) - Noninverting data outputs.

EXPANDED LOGIC DIAGRAM



1-of-16 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS

The MC54/74HC154 is identical in pinout to the LS154. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device, when enabled, selects one of 16 active-low outputs. Two active-low Chip Selects are provided to facilitate the chip-select, demultiplexing, and cascading functions. When either Chip Select is high, all outputs are high. The demultiplexing function is accomplished by using the Address inputs to select the desired device output. Then, while holding one chip select input low, data can be applied to the other chip select input (see Application Note).


The HC154 is primarily used for memory address decoding and data routing applications.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 192 FETs or 48 Equivalent Gates

LOGIC DIAGRAM YO **Y1** Y2 Υ3 **Y4** Y5 BINARY **Y**7 **ACTIVE-LOW** ADDRESS OUTPUTS **Y8** INPUTS Υ9 Y10 Y11 Y12 Y13 16 Y14 17 SELECT PIN 24 - VCC INPUTS PIN 12 - GND

MC54/74HC154





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voitage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
_	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and to the range GND ≤ (Vin or Vout) ≤ VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Parameter		Min	Max	Unit
DC Supply Voltage (Referenced to GND)	2.0	6.0	٧	
DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
Operating Temperature, All Package Types			+ 125	°C
(Figure 2)	VCC = 4.5 V	0	1000 500	ns
	DC Supply Voltage (Referenced to GND) DC Input Voltage, Output Voltage (Reference Operating Temperature, All Package Types Input Rise and Fall Time (Figure 2)	DC Supply Voltage (Referenced to GND) DC Input Voltage, Output Voltage (Referenced to GND) Operating Temperature, All Package Types Input Rise and Fall Time V _{CC} =2.0 V	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua			
Symbol	Parameter	Test Conditions		v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
			4.0 mA 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
			4.0 mA 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	± 1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 µA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

5

AC ELECTRICAL CHARACTERISTICS (C₁ = 50 pF, Input t_r = t_f = 6 ns)

Symbol	Parameter	v _{CC}	Gua			
			25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	2.0 4.5 6.0	190 38 32	240 48 41	285 57 48	ns
tPLH, tPHL	Maximum Propagation Delay, CS to Output Y (Figures 2 and 3)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 2 and 3)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	80	pF
	For load considerations, see Chapter 4.		

PIN DESCRIPTIONS

INPUTS

A0, A1, A2, A3 (PINS 23, 22, 21, 20) — Address inputs. These inputs, when the 1-of-16 decoder is enabled, determine which of its sixteen active-low outputs is selected.

OUTPUTS

Y0-Y15 (PINS 1-11, 13-17) — Active-low outputs. These outputs assume a low level when addressed and both chip-

select inputs are active. These outputs remain high when not addressed or a chip-select input is high.

CONTROL INPUTS

CS1, CS2 (PINS 18, 19) — Active-low chip-select inputs. With low levels on both of these inputs, the outputs of the decoder follow the Address inputs. A high level on either input forces all outputs high.

FUNCTION TABLE

		INP	UTS									(OUTI	PUTS							
CS1	CS2	АЗ	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	н
L	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	н
L	L	L	L	н	н	н	н	Н	L	н	н	Н	Н	Н	Н	Н	Н	н	Н	Н	н
L	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н.	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	н
L	L	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	н
L	L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	н
L	L	Н	Н	L	L	н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	L	Н	Н	н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	н
L	L	Н	н	Н	L	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	X	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L _H	Н	Х	Х	Х	Х	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

H = High Level, L = Low Level, X = Don't Care

SWITCHING WAVEFORMS






Figure 2.




*Includes all probe and jig capacitance.

Figure 3. Test Circuit

TYPICAL APPLICATIONS



EXPANDED LOGIC DIAGRAM



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

Quad 2-Input Data Selectors/Multiplexers High-Performance Silicon-Gate CMOS


The MC54/74HC157A is identical in pinout to the LS157. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device routes 2 nibbles (A or B) to a single port (Y) as determined by the Select input. The data is presented at the outputs in noninverted form. A high level on the Output Enable input sets all four Y outputs to a low level.


The HC157A is similar in function to the HC257 which has 3-state outputs.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 82 FETs or 20.5 Equivalent Gates
- Improvements over HC157
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM



MC54/74HC157A





This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC157A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq VCC. Unused inputs must always be

tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced	to GND)	2.0	6.0	٧
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	ge	0	VCC	٧
TA	Operating Temperature, All Page	kage Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	ranteed L	imit	
Symbol	Parameter	Test Con	V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	;-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} l _{out} ≤20 μA	;-0.1 V	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	4.0	40	160	μΑ

MC54/74HC157A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6.0 \text{ ns}$)

		, v	Gua			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 4)	2.0 4.5 6.0	105 21 18	130 26 22	160 32 27	ns
tPLH, tPHL	Maximum Propagation Delay, Select to Output Y (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
tPLH, tPHL	Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	33	pF	

PIN DESCRIPTIONS

INPUTS

A0, A1, A2, A3 (PINS 2, 5, 11, 14) — Nibble A inputs. The data present on these pins is transferred to the outputs when the Select input is at a low level and the Output Enable input is at a low level. The data is presented to the outputs in noninverted form.

B0, B1, B2, B3 (PINS 3, 6, 10, 13) — Nibble B inputs. The data present on these pins is transferred to the outputs when the Select input is at a high level and the Output Enable input is at a low level. The data is presented to the outputs in noninverted form.

OUTPUTS

Y0, Y1, Y2, Y3 (PINS 4, 7, 9, 12) — Data outputs. The selected input Nibble is presented at these outputs when

the Output Enable input is at a low level. The data present on these pins is in its noninverted form. For the Output Enable input at a high level, the outputs are at a low level.


CONTROL INPUTS

SELECT (PIN 1) — Nibble select. This input determines the data word to be transferred to the outputs. A low level on this input selects the A inputs and a high level selects the B inputs.

OUTPUT ENABLE (PIN 15) — Output Enable input. A low level on this input allows the selected input data to be presented at the outputs. A high level on this input sets all outputs to a low level.

MC54/74HC157A

SWITCHING WAVEFORMS






Figure 1. HC157A

Figure 2. Y versus Select, Noninverted






Figure 3. HC157A



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM



5

MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Quad 2-Input Data Selector/Multiplexer High-Performance Silicon-Gate CMOS

The MC54/74HC158 is identical in pinout to the LS158. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

These devices route 2 nibbles (A or B) to a single port (Y) as determined by the Select input. The data is presented at the outputs in inverted form for the HC158. A high level on the Output Enable input sets all four Y outputs to a high level for the HC158.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 74 FETs or 18.5 Equivalent Gates

LOGIC DIAGRAM



PIN 8 = GND

MC54/74HC158



MC54HCXXXJ Ceramic MC74HCXXXD SOIC

MC74HCXXXN

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

Plastic

PIN ASSIGNMENT SELECT [1 • 16] V_{CC} A0 [2 15] OUTPUT ENABLE B0 [3 14] A3 Y0 [4 13] B3 A1 [5 12] Y3 B1 [6 11] A2 Y1 [7 10] B2 GND [8 9] Y2

FUNCTION TABLE								
Inp	uts	Outputs Y0-Y3						
Output Enable	Select	HC158						
H L L	X L H	H A0-A3 B0-B3						

X=don't care A0-A3, B0-B3=the levels of the respective Data-Word Inputs.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	. mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Packaget	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua			
Symbol	Parameter	Test Con	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA				1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	l _{out} ≤4.0 mA l _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
ICC	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

			Gua	aranteed Li	imit	Unit
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 2 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tPLH, tPHL	Maximum Propagation Delay, Select to Output Y (Figures 2 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tPLH, tPHL	Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 4)	2.0 4.5 6.0	115 23 20	145 29 25	175 35 30	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTES: 1. For propagation delays with loads other than 50 pF, see Chapter 4.

^{2.} Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	рF
ļ	For load considerations, see Chapter 4.		

PIN DESCRIPTIONS

INPUTS

A0, A1, A2, A3 (PINS 2, 5, 11, 14) — Nibble A inputs. The data present on these pins is transferred to the outputs when the Select input is at a low level and the Output Enable input is at a low level. The data is presented to the outputs in inverted form for the HC158.

B0, B1, B2, B3 (PINS 3, 6, 10, 13) — Nibble B inputs. The data present on these pins is transferred to the outputs when the Select input is at a high level and the Output Enable input is at a low level. The data is presented to the outputs in inverted form for the HC158.

OUTPUTS

Y0, Y1, Y2, Y3 (PINS 4, 7, 9, 12) — Data outputs. The selected input Nibble is presented at these outputs when


the Output Enable input is at a low level. The data present on these pins is in its inverted form for the HC158. For the Output Enable input at a high level, the outputs are at a high level for the HC158.

CONTROL INPUTS

SELECT (PIN 1) — Nibble select. This input determines the data word to be transferred to the outputs. A low level on this input selects the A inputs and a high level selects the B inputs.

OUTPUT ENABLE (PIN 15) — Output Enable input. A low level on this input allows the selected input data to be presented at the outputs. A high level on this input sets all outputs to a high level for the HC158.

EXPANDED LOGIC DIAGRAM



SWITCHING WAVEFORMS




Figure 1. HC158




Figure 2. Y vs Select, Inverted





Figure 3. HC158



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Presettable Counters High-Performance Silicon-Gate CMOS

The MC54/74HC160 through HC163 are identical in pinout to the LS160 through LS163, respectively. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC160 and HC162 are programmable BCD counters with asynchronous and synchronous Reset inputs, respectively. The HC161 and HC163 are programmable 4-bit binary counters with asynchronous and synchronous reset, respectively.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 234 FETs or 58.5 Equivalent Gates


LOGIC DIAGRAM



	Device	Count Mode	Reset Mode
	HC160	BCD	Asynchronous
i	HC161	Binary	Asynchronous
	HC162	BCD	Synchronous
	HC163	Binary	Synchronous

MC54/74HC160 MC54/74HC161 MC54/74HC162 MC54/74HC163





FUNCTION TABLE

	Inputs				Output
Clock	Reset*	Load	Enable P	Enable T	Q
	L	X	X	Х	Reset
	Н	L	X	Х	Load Preset Data
	Н	Н	H	н	Count
	Н	Н	L	X	No Count
_	Н	Н	X	L	No Count

^{*}HC162 and HC163 only. HC160 and HC161 are Asynchronous-Reset Devices

H = high level

L= low level

X = don't care

MC54/74HC160 • MC54/74HC161 • MC54/74HC162 • MC54/74HC163

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
l _{in}	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
, P _D	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND≤(V_{in} or V_{out})≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0 0	1000 500	ns
		VCC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed Li	mit	
Symbol	Parameter	Test Conditions		v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0 l _{out} ≤20 μA).1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0 I _{out} ≤20 μA).1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	$ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{iH} \text{ or } V_{iL}$ $ I_{out} \le 20 \ \mu\text{A}$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

MC54/74HC160•MC54/74HC161•MC54/74HC162•MC54/74HC163

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		١.,	Guaranteed Limit			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle)*	2.0	6.0	4.8	4.0	MHz
	(Figures 1 and 7)		30	24	20	
		6.0	35	28	24	
^t PLH	Maximum Propagation Delay, Clock to Q	2.0	170	215	255	ns
	(Figures 1 and 7)	4.5	34	43	51	
		6.0	29	37	43	
^t PHL		2.0	205	255	310	
		4.5	41	51	62	
		6.0	35	43	53	
^t PHL	Maximum Propagation Delay, Reset to Q (HC160 and HC161 Only)	2.0	210	265	315	ns
	(Figures 2 and 7)	4.5	42	53	63	
		6.0	36	45	54	
^t PLH	Maximum Propagation Delay, Enable T to Ripple Carry Out	2.0	160	200	240	ns
	(Figures 3 and 7)	4.5	32	40	48	
		6.0	27	34	41	
tPHL	·	2.0	195	245	295	
		4.5	39	49	59	
		6.0	33	42	50	
^t PLH	Maximum Propagation Delay, Clock to Ripple Carry Out	2.0	175	220	265	ns
	(Figures 1 and 7)	4.5	35	44	53	
		6.0	30	37	45	
tPHL		2.0	215	270	325	
		4.5	43	54	65	
		6.0	37	46	55	
tPHL	Maximum Propagation Delay, Reset to Ripple Carry Out (HC160 and HC161	2.0	220	275	330	ns
	Only)	4.5	44	55	66	
	(Figures 2 and 7)	6.0	37	47	56	
tTLH,	Maximum Output Transition Time, Any Output	2.0	75	95	110	ns
†THL	(Figures 1 and 7)	4.5	15	19	22	
		6.0	13	16	19	
Cin	Maximum Input Capacitance	_	10	10	10	pF

^{*}Applies to noncascaded/nonsynchronously clocked configurations only. With synchronously cascaded counters, (1) Clock to Ripple Carry Out propagation delays, (2) Enable T or Enable P to Clock setup times, and (3) Clock to Enable T or Enable P hold times determine f_{max}. However, if Ripple Carry Out of each stage is tied to the Clock of the next stage (nonsynchronously clocked), the f_{max} in the table above is applicable. See Applications Information in this data sheet.

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

١	C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
-		Used to determine the no-load dynamic power consumption:		
١		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	60	pF
1		For load considerations, see Chapter 4.		

MC54/74HC160•MC54/74HC161•MC54/74HC162•MC54/74HC163

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

	·	V	Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Preset Data Inputs to Clock (Figure 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t _{su}	Minimum Setup Time, Load to Clock (Figure 5)	2.0 4.5 6.0	135 27 23	170 34 29	205 41 35	ns
t _{su}	Minimum Setup Time, Reset to Clock (HC162 and HC163 only) (Figure 4)	2.0 4.5 6.0	160 32 27	200 40 34	240 48 41	ns
t _{su}	Minimum Setup Time, Enable T or Enable P to Clock (Figure 6)	2.0 4.5 6.0	200 40 34	250 50 43	300 60 51	ns
t _h	Minimum Hold Time, Clock to Preset Data Inputs (Figure 5)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
^t h	Minimum Hold Time, Clock to Load (Figure 5)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
th	Minimum Hold Time, Clock to Reset (HC162 and HC163 only) (Figure 4)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _h	Minimum Hold Time, Clock to Enable T or Enable P (Figure 6)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (HC160 and HC161 only) (Figure 2)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
t _{rec}	Minimum Recovery Time, Load Inactive to Clock (Figure 5)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Reset (HC160 and HC161 only) (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC160 • MC54/74HC161 • MC54/74HC162 • MC54/74HC163

FUNCTION DESCRIPTION

The HC160/161/162/163 are programmable 4-bit synchronous counters that feature parallel Load, synchronous or asynchronous Reset, a Carry Output for cascading, and count-enable controls.

The HC160 and HC162 are BCD counters with asynchronous Reset, and synchronous Reset, respectively. The HC161 and HC163 are binary counters with asynchronous Reset and synchronous Reset, respectively.

INPUTS

Clock (Pin 2) - The internal flip-flops toggle and the output count advances with the rising edge of the Clock input. In addition, control functions, such as resetting (HC162 and HC163) and loading occur with the rising edge of the Clock innut

Preset Data Inputs P0, P1, P2, P3 (Pins 3, 4, 5, 6) — These are the data inputs for programmable counting. Data on these pins may be synchronously loaded into the internal flip-flops and appear at the counter outputs. P0 (pin 3) is the least-significant bit and P3 (pin 6) is the most-significant bit.

OUTPUTS

Q0, Q1, Q2, Q3 (Pins 14, 13, 12, 11) - These are the counter outputs (BCD or binary). Q0 (pin 14) is the leastsignificant bit and Q3 (pin 11) is the most-significant bit.

Ripple Carry Out (Pin 15) - When the counter is in its maximum state (1001 for the BCD counters or 1111 for the binary counters), this output goes high, providing an external look-ahead carry pulse that may be used to enable successive cascaded counters. Ripple Carry Out remains high only during the maximum count state. The logic equations for this output are:

Ripple Carry Out = Enable $T \bullet Q0 \bullet \overline{Q1} \bullet \overline{Q2} \bullet Q3$ Ripple Carry Out = Enable T•Q0•Q1•Q2•Q3

for BCD counters HC160 and HC162

for binary counters HC161 and HC163

CONTROL FUNCTIONS

Resetting - A low level on the Reset pin (pin 1) resets the internal flip-flops and sets the outputs (Q0 through Q3) to a low level. The HC160 and HC161 reset asynchronously, and the HC162 and HC163 reset with the rising edge of the Clock input (synchronous reset).

Loading - With the rising edge of the Clock, a low level on Load (pin 9) loads the data from the Preset Data Input pins (P0, P1, P2, P3) into the internal flip-flops and onto the output pins, Q0 through Q3. The count function is disabled as long as Load is low.

Although the HC160 and HC162 are BCD counters, they may be programmed to any state. If they are loaded with a state disallowed in BCD code, they will return to their normal count sequence within two clock pulses (see the Output State

Count Enable/Disable - These devices have two countenable control pins: Enable P (pin 7) and Enable T (pin 10). The devices count when these two pins and the Load pin are high. The logic equation is:

Count Enable = Enable P. Enable T. Load


The count is either enabled or disabled by the control inputs according to Table 1. In general, Enable P is a countenable control; Enable T is both a count-enable and a Ripple-Carry Output control.

TABLE 1. COUNT ENABLE/DISABLE

С	ontrol Inpu	its	Result at Outputs			
Load	Load Enable P Enable T			Ripple Carry Out		
Н	Н	Н	Count	High when Q0-Q3		
L	Н	Н	No Count	are maximum*		
Х	L	Н	No Count	High when Q0—Q3 are maximum*		
X	X	L	No Count	L		

- *Q0 through Q3 are maximum for the HC160 and HC162 when Q3 Q2 Q1 Q0=1001.
- Q0 through Q3 are maximum for the HC161 and HC163 when Q3 Q2 Q1 Q0=1111.

OUTPUT STATE DIAGRAMS



MC54/74HC160•MC54/74HC161•MC54/74HC162•MC54/74HC163

SWITCHING WAVEFORMS




Figure 1.




Figure 2.




Figure 3.





Figure 4. HC162 and HC163 Only.







Figure 5.




* Includes all probe and jig capacitance.

Figure 7.

15

5-157

MC54HC160 MC74HC160 BCD Counter with Asynchronous Reset




cutput of the flip-flop low.

Load

5-158

MC54HC161 • MC74HC161 **4-Bit Binary Counter with Asynchronous Reset**



Load

Load

the flip-flop. The logic level at the Pn input is then clocked to the Q output of the flip-flop on the next rising edge of the clock.


A logic zero on the Reset device input forces the internal clock (C) high and resets the Q output of the flip-flop low.

MC54/74HC160•MC54/74HC161•MC54/74HC162•MC54/74HC163

HC160, HC162 TIMING DIAGRAM

Sequence illustrated in waveforms:

- 1. Reset outputs to zero.
- 2. Preset to BCD seven.
- 3. Count to eight, nine, zero, one, two, and three.
- 4. Inhibit.




MC54/74HC160•MC54/74HC161•MC54/74HC162•MC54/74HC163

HC161, HC163 TIMING DIAGRAM

Sequence illustrated in waveforms:


- 1. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. Inhibit.



Load

5-161

MC54HC162 ● MC74HC162 BCD Counter with Synchronous Reset




The flip-flops shown in the circuit diagrams are Toggle-Enable flip-flops. A Toggle-Enable flip-flop is a combination of a D flip-flop and a T flip-flop. When loading data from Preset inputs PO, P1, P2, and P3, the Load signal is used to disable the Toggle input (Tn) of the flip-flop. The logic level at the Pn input is then clocked to the O output of the flip-flop on the next rising edge of the clock.

A logic zero on the Reset device input forces the internal clock (C) high and resets the Q output of the flip-flop low.

Load

5-162

MC54HC163 • MC74HC163 **4-Bit Binary Counter with Synchronous Reset**



Load


the flip-flop. The logic level at the Pn input is then clocked to the Q output of the flip-flop on the next rising edge of the clock.

A logic zero on the Reset device input forces the internal clock (C) high and resets the Q output of the flip-flop low.

MC54/74HC160•MC54/74HC161•MC54/74HC162•MC54/74HC163


TYPICAL APPLICATIONS CASCADING

N-Bit Synchronous Counters




NOTE: When used in these cascaded configurations the clock f_{max} guaranteed limits may not apply. Actual performance will depend on number of stages. This limitation is due to set up times between Enable (Port) and Clock.

Nibble Ripple Counter



MC54/74HC160•MC54/74HC161•MC54/74HC162•MC54/74HC163

TYPICAL APPLICATIONS VARYING THE MODULUS



The HC162 and HC163 facilitate designing counters of any modulus with minimal external logic. The output is glitch-free due to the synchronous Reset.

8-Bit Serial-Input/Parallel-Output Shift Register


High-Performance Silicon-Gate CMOS

The MC54/74HC164 is identical in pinout to the LS164. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The MC54/74HC164 is an 8-bit, serial-input to parallel-output shift register. Two serial data inputs, A1 and A2, are provided so that one input may be used as a data enable. Data is entered on each rising edge of the clock. The active-low asynchronous Reset overrides the Clock and Serial Data inputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL.
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 244 FETs or 61 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC164



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

D = data input

Q_{An} - Q_{Gn} = data shifted from the previous stage on a rising edge at the clock input.

5

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	.mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{In} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to Gi	ND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		55	+ 125	°C
t _r , t _f	Input Rise and Fall Time V _{CC} =2 (Figure 1) V _{CC} =4	.0 V	0	1000	ns
	(Figure 1) V _{CC} =4	.5 V	0	500	
	V _{CC} =6	6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Parameter Test Conditions			Gua	ranteed Li	mit	
Symbol	Parameter			V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
			t ≤4.0 mA t ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			t ≤4.0 mA t ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

 $[\]mbox{\ensuremath{\mbox{\$}}}\mbox{\ensuremath{\mbox{Maximum}}}\mbox{\ensuremath{\mbox{Ratings}}}\mbox{\ensuremath{\mbox{are}}}\mbox{\ensuremath{\mbox{values}}}\mbox{\ensuremath{\mbox{\mbox{$which}$}}\mbox{\ensuremath{\mbox{$which}$}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensuremath{\mbox{at}}}\mbox{\ensure$

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

Symbol	Parameter		Guaranteed Limit			
		Vcc	25°C to -55°C	≤85°C	≤125°C	Unit
fmax	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
[†] PHL	Maximum Propagation Delay, Reset to Q (Figures 2 and 4)	2.0 4.5 6.0	205 41 35	255 51 43	310 62 53	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V		
	Used to determine the no-load dynamic power consumption:			١
	PD=CPD VCC2f+ICC VCC	140	pF	
	For load considerations, see Chapter 4.			

TIMING REQUIREMENTS (Input $t_f = t_f = 6$ ns)

Symbol	Parameter	1,,	Guaranteed Limit			
		Vcc	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, A1 or A2 to Clock	2.0	50	65	75	ns
	(Figure 3)	4.5	10	13	15	
		6.0	9	11	13	
th	Minimum Hold Time, Clock to A1 or A2	2.0	5	5	5	ns
	(Figure 3)	4.5	5	5	5	
		6.0	5	5	5	
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock	2.0	5	5	5	ns
.00	(Figure 2)	4.5	5	5	5	
		6.0	5	5	5	
t _w	Minimum Pulse Width, Clock	2.0	80	100	120	ns
••	(Figure 1)	4.5	16	20	24	
	_	6.0	14	17	20	
tw	Minimum Pulse Width, Reset	2.0	80	100	120	ns
••	(Figure 2)	4.5	16	20	24	
		6.0	14	17	20	
t _r , t _f	Maximum Input Rise and Fall Times	2.0	1000	1000	1000	ns
	(Figure 1)	4.5	500	500	500	
	-	6.0	400	400	400	

NOTE: Information on typical parametric values can be found in Chapter 4.

PIN DESCRIPTIONS

INPUTS

A1, A2 (PINS 1, 2) — Serial Data Inputs. Data at these inputs determine the data to be entered into the first stage of the shift register. For a high level to be entered into the shift register, both A1 and A2 inputs must be high, thereby allowing one input to be used as a data-enable input. When only one serial input is used, the other must be connected to VCC.

CLOCK (PIN 8) — Shift Register Clock. A positive-going transition on this pin shifts the data at each stage to the next stage. The shift register is completely static, allowing clock rates down to DC in a continuous or intermittent mode.

OUTPUTS

 $\mathbf{Q_A} - \mathbf{Q_H}$ (PINS 3, 4, 5, 6, 10, 11, 12, 13) — Parallel Shift Register Outputs. The shifted data is presented at these outputs in true, or noninverted, form.

CONTROL INPUT

RESET (PIN 9) — Active-Low, Asynchronous Reset Input. A low voltage applied to this input resets all internal flip-flops and sets outputs $\Omega \Delta = \Omega_H$ to the low level state.

SWITCHING WAVEFORMS




Figure 1




Figure 2





Figure 3




*Includes all probe and jig capacitance.


Figure 4. Test Circuit

5

EXPANDED LOGIC DIAGRAM



TIMING DIAGRAM



The MC54/74HC165 is identical in pinout to the LS165. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device is an 8-bit shift register with complementary outputs from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Serial Shift/Parallel Load input is low, the data is loaded asynchronously in parallel. When the Serial Shift/Parallel Load input is high, the data is loaded serially on the rising edge of either Clock or Clock Inhibit (see the Function Table).

The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 286 FETs or 71.5 Equivalent Gates

CERAMIC **CASE 620-09**



N SUFFIX PLASTIC CASE 648-06


ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ

Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

LOGIC DIAGRAM



PIN ASSIGNMENT

Serial Shift/ Parallel Load	1 •	16	b vcc
Clock [2	15	Clock Inhibit
Εď	3	14	j D
FØ	4	13	j c
G	5	12	В
на	6	11	IΑ
ō _H c	7	10	I S _A
GND	8	9	a _H
			-

FUNCTION TABLE

		Inputs			Internal		
Serial Shift/ Parallel Load	Clock	Clock Inhibit	SA	A-H	Stages Q _A Q _B	Output Q _H	Operation
L	Х	Х	Х	ah	a b	h	Asynchronous Parallel Load
H H	7	П П	L H	X X	L Q _{An} H Q _{An}	Q _{Gn} Q _{Gn}	Serial Shift via Clock
H H	L L	۲۲	L H	X X	L Q _{An} H Q _{An}	Q _{Gn} Q _{Gn}	Serial Shift via Clock Inhibit
H H	X H	H X	X	X X	no ch	ange	Inhibited Clock
Н	L	L	X	Х	no ch	ange	No Clock

X = don't care

QAn-QGn = Data shifted from the preceding stage

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{In} and V_{out} should be constrained to the range GND ≤ (V_{In} or V_{out}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused

outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		55	+ 125	°C
t _r , t _f	Input Rise and Fall Time VC	C=2.0 V	0	1000	ns
1	(Figure 1) V _C	C = 4.5 V	0	500	
	Vc	C = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Test Conditions		.,	Gua			
Symbol	Parameter			V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - I_{out} \le 20 \mu \text{A}$	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V l _{out} ≤ 20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} = V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		١.,	Gu			
Symbol	Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parameter Parame	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 8)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock (or Clock Inhibit) to \mathbf{Q}_H or $\overline{\mathbf{Q}}_H$ (Figures 1 and 8)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPLH, tPHL	Maximum Propagation Delay, Serial Shift/Parallel Load to Ω_H or $\overline{\Omega}_H$ (Figures 2 and 8)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Input H to $Q_{\mbox{\scriptsize H}}$ or $\overline{Q}_{\mbox{\scriptsize H}}$ (Figures 3 and 8)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 8)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	85	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		.,	Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Parallel Data Inputs to Serial Shift/Parallel Load	2.0	100	125	150	ns
	(Figure 4)	4.5	20	25	30	
		6.0	17	21	26	
t _{su}	Minimum Setup Time, Input SA to Clock (or Clock Inhibit)	2.0	100	125	150	ns
	(Figure 5)	4.5	20	25	30	
	,		17	21	26	
t _{su}	Minimum Setup Time, Serial Shift/Parallel Load to Clock (or Clock Inhibit)	2.0	100	125	150	ns
Ju	(Figure 6)	4.5	20	25	30	
		6.0	17	21	26	
t _{su}	Minimum Setup Time, Clock to Clock Inhibit	2.0	100	125	150	ns
(Figure 7)		4.5	20	25	30	
		6.0	17	21	26	
th Minim	Minimum Hold Time, Serial Shift/Parallel Load to Parallel Data Inputs	2.0	5	5	5	ns
311	(Figure 4)	4.5	5	5	5	
		6.0	5	5	5	
th	Minimum Hold Time, Clock (or Clock Inhibit) to Input SA	2.0	5	5	5	ns
	(Figure 5)	4.5	5	5	5	
		6.0	5	5	5	
th	Minimum Hold Time, Clock (or Clock Inhibit) to Serial Shift/Parallel Load	2.0	5	5	5	ns
	(Figure 6)	4.5	5	5	5	
		6.0	5	5	5	
t _{rec}	Minimum Recovery Time, Clock to Clock Inhibit	2.0	100	125	150	ns
	(Figure 7)	4.5	20	25	30	
		6.0	17	21	26	
tw	Minimum Pulse Width, Clock (or Clock Inhibit)	2.0	80	100	120	ns
••	(Figure 1)	4.5	16	20	24	
		6.0	14	17	20	
tw	Minimum Pulse Width, Serial Shift/Parallel Load	2.0	80	100	120	ns
	(Figure 2)	4.5	16	20	24	
	-	6.0	14	17	20	
t _r , t _f	Maximum Input Rise and Fall Times	2.0	1000	1000	1000	ns
77 -1	(Figure 1)	4.5	500	500	500	
		6.0	400	400	400	

NOTE: Information on typical parametric values can be found in Chapter 4.

PIN DESCRIPTIONS

INPUTS

A, B, C, D, E, F, G, H (PINS 11, 12, 13, 14, 3, 4, 5, 6) — Parallel Data inputs. Data on these inputs are asynchronously entered in parallel into the internal flip-flops when the Serial Shift/Parallel Load input is low.

SA (PIN 10) — Serial Data input. When the Serial Shift/Parallel Load input is high, data on this pin is serially entered into the first stage of the shift register with the rising edge of the Clock.

CONTROL INPUTS

SERIAL SHIFT/PARALLEL LOAD (PIN 1) — Data-entry control input. When a high level is applied to this pin, data at the Serial Data input (S_A) are shifted into the register with the rising edge of the Clock. When a low level is applied to

this pin, data at the Parallel Data inputs are asynchronously loaded into each of the eight internal stages.


CLOCK, CLOCK INHIBIT (PINS 2, 15) — Clock inputs. These two clock inputs function identically. Either may be used as an active-high clock inhibit. However, to avoid double clocking, the inhibit input should go high only while the clock input is high.

The shift register is completely static, allowing Clock rates down to DC in a continuous or intermittent mode.


OUTPUTS

 \mathbf{Q}_{H} , $\overline{\mathbf{Q}}_{H}$ (PINS 9, 7) — Complementary Shift Register outputs. These pins are the noninverted and inverted outputs of the eighth stage of the shift register.


SWITCHING WAVEFORMS



EXPANDED LOGIC DIAGRAM



TIMING DIAGRAM




Quad 3-State D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS

The MC54/74HC173 is identical in pinout to the LS173. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Data, when enabled, are clocked into the four D flip-flops with the rising edge of the common Clock. When either or both of the Output Enable Controls is high, the outputs are in a high-impedance state. This feature allows the HC173 to be used in bus-oriented systems. The Reset feature is asynchronous and active-high.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 208 FETs or 52 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC173



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

OE1	1 ●	16	vcc
0E2	2	15	Reset
000	3	14	1 D0
Q1 _	4	13	1 D1
Q2 E	5	12	D2
O3 E	6	11	1 D3
Clock I	7	10	DE2
GND [8	9	DE1

FUNCTION TABLE

		Output							
Ena	tput bles			Data Enables					_
OE1	OE2	Reset	Clock	DE1	DE2	D	Q		
L	L	Н	X	X	X	Х	L		
L	L	L	L	×	X	X	no change		
L	L	L	н	×	X	X	no change		
L	L	L	<i>-</i>	н	X	X	no change		
L	L	L		×	Н	X	no change		
L	L	L		L	L	L	L		
L	L	L		L	L	н	Н		
L	L	L	\	×	X	X	no change		
L	Н	×	Х	×	X	X	high impedance		
н	L	X	Х	×	X	×	high impedance		
Н	Н	Х	Х	×	Х	Х	high impedance		

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	>
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \cap V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , tf	(Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			vcc	Gua	aranteed L	imit	
Symbol	Parameter	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH} .	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
	:	$V_{in} = V_{iH}$ or V_{iL} $ I_{out} \le 6.0 \text{ m}$ $ I_{out} \le 7.8 \text{ m}$		3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
	:	$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0 \text{ m}$. $ I_{out} \le 7.8 \text{ m}$.		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin=V _{IL} or V _{IH} V _{out} =V _{CC} or GND	6.0	± 0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 5)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Ω (Figures 1 and 5)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
^t PHL	Maximum Propagation Delay, Reset to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	T	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:	,	
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	рF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_f = t_f = 6$ ns)

		٠,,	Gu	Guaranteed Limit		
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input D or DE to Clock (Figure 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _h	Minimum Hold Time, Clock to Input D or DE (Figure 4)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	90 18 15	115 23 20	135 27 23	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _W	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

PIN DESCRIPTIONS

INPUTS

D0, D1, D2, D3 (PINS 14, 13, 12, 11) - 4-bit data inputs. Data on these pins, when enabled by the Data-Enable Controls, are entered into the flip-flops on the rising edge of the clock.

CLOCK (PIN 7) - Clock input.

OUTPUTS

Q0, Q1, Q2, Q3 (PINS 3, 4, 5, 6) — 3-state register outputs. During normal operation of the device, the outputs of the D flip-flops appear at these pins. During 3-state operation, these outputs assume a high-impedance state.

CONTROL INPUTS


RESET (PIN 15) - Asynchronous reset input. A high level

on this pin resets all flip-flops and forces the Q outputs low, if they are not already in high-impedance state.


DE1, DE2 (Pins 9, 10) — Active-low Data Enable Control inputs. When both Data Enable Controls are low, data at the D inputs are loaded into the flip-flops with the rising edge of the Clock input. When either or both of these controls are high, there is no change in the state of the flip-flops, regardless of any changes at the D or Clock inputs.

OE1, OE2 (Pins 1, 2) — Output Enable Control inputs. When either or both of the Output Enable Controls are high, the Q outputs of the device are in the high-impedance state. When both controls are low, the device outputs display the data in the flip-flops.

SWITCHING WAVEFORMS



LOGIC DETAIL



Hex D Flip-Flop with Common Clock and Reset


High-Performance Silicon-Gate CMOS

The MC54/74HC174 is identical in pinout to the LS174. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of six D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active-low.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 162 FETs or 40.5 Equivalent Gates

LOGIC DIAGRAM



Pin $16 = V_{CC}$ Pin 8 = GND

MC54/74HC174



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Reset 🕻	1 ●	16	V _{CC}
Q0 [2	15	Q5
D0 E	3	14	D 5
D1 🕻	4	13	D 4
Q1 [5	12	1 Q4
D2 C	6	11	1 D3
Q2 [7	10	Q3
GND [8	9	Clock

FUNCTION TABLE

	Inputs		Output
Reset	Clock	D	Q
L	Х	Χ	L
Н		Н	l H
Н		L.	L
Н	L	X	no change
Н	_	Χ	no change

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	>
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	>
lin	DC Input Current, per Pin	± 20	mΑ
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mΑ
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	ed to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Gua	aranteed Li	mit	-
Symbol	Parameter Test Conditions		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit	
ViH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	.8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
^t PLH [,] ^t PHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	165 33 28	205 41 35	250 50 43	ns
^t PHL	Maximum Propagation Delay, Reset to Q (Figures 2 and 4)	2.0 4.5 6.0	165 33 28	205 41 35	250 50 43	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF


NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.


C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V	
İ	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	3 5	рF
1	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		,,,	Gu	Guaranteed Limit			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit	
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns	
^t h	Minimum Hold Time, Clock to Data (Figure 3)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns	
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns	
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns	
t _W	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns	
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns	











Figure 3.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM




Quad D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS

The MC54/74HC175 is identical in pinout to the LS175. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of four D flip-flops with common Reset and Clock inputs, and separate D inputs. Reset (active-low) is asynchronous and occurs when a low level is applied to the Reset input. Information at a D input is transferred to the corresponding Q output on the next positive-going edge of the Clock input.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 166 FETs or 41.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC175



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXD SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Reset E	1 •	16	þ	v_{CC}
Q0 [2	15	9	Q3
<u>00</u> c	3	14	5	Q3
D0 🕻	4	13	כ	D3
D1 (5	12	9	D2
01	6	11	5	Q2
Q1 [7	10	6	Q2
GND	8	9	5	Clock

FUNCTION TABLE

	inputs	Out	puts	
Reset	Clock	D	Q	ā
L	X	X	L	Н
Н		Н	H	L
Н		L	L	Н
Н	L	X	no ch	nange

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V_{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	,0	Vcc	V	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				V	Gua			
Symbol	Parameter	Test Cond	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧	
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧	
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		V	Gu]		
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤ 125° C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q or $\overline{\mathbf{Q}}$ (Figures 1 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t PHL	Maximum Propagation Delay, Reset to Q or $\overline{\mathbf{Q}}$ (Figures 2 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance		10	10	10	pF


NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- Information on typical parametric values can be found in Chapter 4.


C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption:			١
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	pF	
	For load considerations, see Chapter 4.	-		ļ

TIMING REQUIREMENTS (Input $t_f = t_f = 6$ ns)


		.,	Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Clock to Data (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns








TEST CIRCUIT



*Includes all probe and jig capacitance.

Figure 4.

EXPANDED LOGIC DIAGRAM



4-Bit Bidirectional Universal Shift Register


High-Performance Silicon-Gate CMOS

The MC54/74HC194 is identical in pinout to the LS194 and the MC14194B metal gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

This static shift register features parallel load, serial load (shift right and shift left), hold, and reset modes of operation. These modes are tabulated in the Function Table, and further explanation can be found in the Pin Description section.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 164 FETs or 41 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC194



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ

Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Reset	1 •	16	I v _{cc}
S _A .	2	15	I Q _A
ΑC	3	14	I QB
в с	4	13	Q _C
c t	5	12	lα _D
D t	6	11	Clock
s _D t	7	10	l S1
GND	8	9	S0

FUNCTION TABLE

				Inputs			Outputs							
	Mo Sel	ode ect			rial ata		Par Da	alle ata	1					Operating
Reset	S1	S0	Clock	s_D	SA	Α	В	С	D	QA	σ_{B}	σ_{C}	σ_{D}	Mode
L	Х	Х	Х	Х	X	X	X	X	Х	L	L	L	L	Reset
Н	Н	Н	\	Х	Х	а	b	С	d	а	b	С	d	Parallel Load
Н	L	Н	\	Х	Н	X	Х	Х	Х	Н	Q _{An}	QBn	QCn	Shift Right
Н	L	Н		Χ	L	X	Х	Х	Χ	L	Q_{An}	Q_{Bn}	Ω_{Cn}	
Н	Н	L		Н	Χ	Х	Х	Χ	Х	Q _{Bn}		Q_{Dn}	Н	Shift Left
Н	Н	L		L	Χ	X	Х	Χ	Χ	Q_{Bn}		Q_{Dn}	L	
Н	L	L	Х	Х	X	Х	X	Х	Х		no ch	nange		Hold
Н	X	Х	L	Х	Χ	Х	Χ	Χ	Χ		no ch	nange		
Н	X	Х	Н	Х	Х	X	Х	Х	Χ		no ch	nange		

H = high level (steady state)

L = low level (steady state)

X = don't care

√ = transition from low to high level.

a, b, c, d= the level of steady-state input at inputs A, B, C, or D, respectively.

 Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} = the level of Q_{A} , Q_{B} , QC, or QD, respectively, before the mostrecent _____ transition of the clock.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, i mm from Case for 10 Seconds		°C
l	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time V	CC=2.0 V	0	1000	ns
l		CC = 4.5 V	0	500	
1	V	CC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua			
Symbol	Parameter	Test Conditions		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Gu	aranteed Li	mit	
Symbol	Parameter	V _C C V	25°C to -55°C	≤85°C	≤ 125°C	Unit
fmax	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
^t PHL	Maximum Propagation Delay, Reset to Q (Figures 2 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
-		Used to determine the no-load dynamic power consumption:		
1		PD = CPD VCC2f + ICC VCC	90	рF
1		For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Gu	aranteed Li	mit	Unit
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	
t _{su}	Minimum Setup Time, Parallel Data Inputs to Clock	2.0	100	125	150	ns
	(Figure 3)	4.5 6.0	20 17	25 21	30 26	
tsu	Minimum Setup Time, S1 to S0 to Clock	2.0	100	125	150	ns
	(Figure 3)	4.5 6.0	20 17	25 21	30 26	
t _{su}	Minimum Setup Time, S _A or S _D to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _h	Minimum Hold Time, Clock to any Input (except Reset) (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

PIN DESCRIPTIONS

DATA INPUTS

A, B, C, D (PINS 3, 4, 5, 6) — Parallel data inputs.

SA (PIN 2) — Serial-data input when using shift-right mode. SD (PIN 7) — Serial-data input when using shift-left mode.

OUTPUTS

 $\mathbf{Q_{A}},\,\mathbf{Q_{B}},\,\mathbf{Q_{C}},\,\mathbf{Q_{D}}$ (PINS 15, 14, 13, 12) — Parallel data outputs.

CONTROL INPUTS

CLOCK (PIN 11) — Clock Input. The shift register is completely static, allowing Clock rates down to DC in a continuous or intermittent mode.

RESET (PIN 1) — A low level applied to this pin resets all stages and forces all outputs low.

 ${\bf S0,\,S1\,(PINS\,9,\,10)}$ — Mode-select inputs. These inputs control the mode of operation as described in the function table and below.

Parallel Load Mode (S1 = H, S0 = H) — Data is loaded into the device with a positive transition of the Clock input.

Shift Right Mode (S1=L, S0=H) — With a positive transition of the Clock input, each bit is shifted right (in the direction Q_A toward Q_D) one stage and data on the S_A Serial Data Input is shifted into stage A.

Shift Left Mode (S1=H, S0=L) — With a positive transition of the Clock input, each bit is shifted left (in the direction Q_D toward Q_A) one stage and data on the S_D Serial Data Input is shifted into stage D.

Hold Mode (S1 = L, S0 = L) — Outputs are held.

SWITCHING WAVEFORMS




Figure 1.




Figure 2.





Figure 3.




* Includes all probe and jig capacitance.


Figure 4. Test Circuit

5-194

EXPANDED LOGIC DIAGRAM



TIMING DIAGRAM




4-Bit Universal Shift Register High-Performance Silicon-Gate CMOS

The MC54/74HC195 is identical in pinout to the LS195. The device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

This static shift register features parallel load, serial load (shift right), hold, and reset modes of operation. These modes are tabulated in the Function Table, and further explanation can be found in the Pin Description section.

- Output Drive Capability: 10 LSTTŁ Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 150 FETs or 37.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC195



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Reset C	1 ●	16	V _{CC}
J	2	15	Q_{A}
Κ̈́	3	14	α_{B}
A	4	13	Q _C
в 🕻	5	12	Q_{D}
C E	6	11 þ	₫D
D [7	10	Clock
GND [8	9	Serial Shift/ Parallel Load

FUNCTION TABLE

		Inp	uts						Outputs							
	Shift/		Se	rial		Par	alle	l				,				
Reset	Load	Clock	J	K	Α	В	С	D	QA	σ_{B}	σ_{C}	σ_{D}	\overline{a}_{D}	Operating Mode		
L	X	X	X	Х	X	X	X	Х	L	L	Ļ	L	Н	Reset		
H	L		X	X	а	b	С	d	а	b	С	d	ď	Parallel Load		
Н	Н	L	X	X	Х	X	Х	Χ		n	o chan	ge		Hold		
H	Н		L	Н	X	Х	Х	Х	QAO	Q _{A0}	QBn	QCn	ŌCn	Retain First Stage	Serial	
Н	Н		L	L	X	Χ	Х	Χ	L	QAn	QBn	QCn	αCn	Reset First Stage	Shift	
Н	н		Н	Н	X	Х	Χ	Χ	Н	Q_{An}	QBn	QCn	ācn	Set First Stage		
Н	Н		Н	L	X	Х	Χ	Χ	\overline{Q}_{An}	Q_{An}	QBn	QCn	ā _{Cn}	Toggle First Stage		

H = high level (steady state) L = low level (steady state)

X = don't care

= transition from low to high level a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively. Q_{AO} = the level of Q_A before the indicated steady-state input conditions were established.

Q_{An}, Q_{Bn}, Q_{Cn}= the level of Q_A, Q_B, or Q_C, respectively, before the most-recent _____ transition of the

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{\rm in}$ and $V_{\rm out}$ should be constrained to the range GND \leq ($V_{\rm in}$ or $V_{\rm out}$) \leq V_{CC}.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenc	0	Vcc	٧	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
		V _{CC} = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	mit	l	
Symbol	Parameter	Test Conditions		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or V}_{\text{CC}} - V_{\text{out}} \le 20 \mu\text{A}$	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − I _{out} ≤ 20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{IH} or V _{IL}	$ I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu A$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
ICC	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	8	80	160	μΑ

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		V	Gu	aranteed L	imit	
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 5)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to any Q or $\overline{\mathbf{Q}}_D$ (Figures 1 and 5)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
tPLH, ^t PHL	Maximum Propagation Delay, Reset to any Q or \overline{Q}_D (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
[Used to determine the no-load dynamic power consumption:		
1	$P_D = C_{PD} V_{CC}^{2f} + I_{CC} V_{CC}$	95	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, A, B, C, D, J, or \overline{K} to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _{su}	Minimum Setup Time, Serial Shift/Parallel Load to Clock (Figure 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
^t h	Minimum Hold Time, Clock to A, B, C, D, J, or \overline{K} (Figure 3)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
th	Minimum Hold Time, Clock to Serial Shift/Parallel Load (Figure 4)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
tw	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
tw	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

PIN DESCRIPTION

DATA INPUTS

A, B, C, D (PINS 4, 5, 6, 7) — Parallel data inputs.

OUTPUTS

 $\mathbf{Q_A}$, $\mathbf{Q_B}$, $\mathbf{Q_C}$, $\mathbf{Q_D}$, $\overline{\mathbf{Q}_D}$ (PINS 15, 14, 13, 12, 11) — Parallel data outputs.

CONTROL INPUTS

CLOCK (PIN 10) — Clock input. The shift register is completely static, allowing Clock rates down to DC in a continuous or intermittent mode.

SERIAL SHIFT/PARALLEL LOAD (PIN 9) — Shift or load control. A low level applied to this pin allows data to be loaded from the parallel inputs. Data is loaded with the positive transition of the Clock input. A high level allows data to be shifted in the manner dictated by the J and \overline{K} control inputs.

RESET (PIN 1) — A low level applied to this pin resets all stages and forces all outputs low.

 \overline{J} , \overline{K} (PINS 2, 3) — Shift Control. With Serial Shift/Parallel Load high, J and \overline{K} control the mode of operation, as illustrated in the Function Table.


J = L, $\overline{K} = H$ — With a positive transition of the Clock input, each bit is shifted to the right (in the direction Ω_{Δ} toward Ω_{D}) one stage and stage A maintains its previous state.

J=H, $\overline{K}=L$ — With a positive transition of the Clock input, each bit is shifted right (in the direction of Q_A toward Q_D) one stage and the Q_A output is inverted.

 $J = \overline{K} = L$ — With a positive transition of the Clock input, each bit is shifted right (in the direction Q_A toward Q_D) one stage and a low is loaded into stage A.


 $J = \overline{K} = H$ — With a positive transition of the Clock input, each bit is shifted right (in the direction Q_A toward Q_D) one stage and a high is loaded into stage A.

SWITCHING WAVEFORMS




* Includes all probe and jig capacitance.
Figure 5.

TIMING DIAGRAM



EXPANDED LOGIC DETAIL



MC54/74HC195

1-of-8 Decoder/Demultiplexer with Address Latch High-Performance Silicon-Gate CMOS


The MC54/74HC237 is identical in pinout to the LS137, but has noninverting outputs. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC237 decodes a three-bit Address to one-of-eight active-high outputs. The device has a transparent latch for storage of the Address. Two Chip Selects, one active-low and one active-high, are provided to facilitate the demultiplexing, cascading, and chip-selecting functions.

The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and then by using one of the Chip Selects as a data input while holding the other one active.

The HC237 is the noninverting version of the HC137.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 156 FETs or 39 Equivalent Gates



MC54/74HC237



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE

	Inputs					Outputs								
	LE	CS1	CS2	A2	Α1	Α0	Y0	Y1	Y2	Υ3	Y4	Y5	Y6	Y7
ſ	Х	Х	H	Х	Х	Χ	L	L	L	L	L	L	L	L
L	Χ	L	Х	Х	Χ	Χ	L	L	L	L	L	L	L	L
Γ	Г	Н	L	L	L	Г	Н	L	L	L	L	L	L	L
ı	L	Н	L	L	L	Н	L	Н	L	L	L	L	L	L
1	L	Н	L	L	Н	L	L	L	Н	L	L	L	L	L
L	L	Н	L	L	Н	Н	L	L	L	Н	L	L	L	L
Γ	Т	Н	٦	Η	L	г	L	L	L	L	Н	L	L	L
1	L	Н	L	Н	L	Н	L	L	L	L	L	Н	L	L
ŀ	L	Н	L	Н	Н	L	L	L	L	L	L	L	Н	L
L	L	Н	L	Н	Н	Н	L	L	L	L	L	L	L	Н
	Н	Н	L	Х	Χ	Х	*							

^{* =} Depends upon the Address previously applied while LE was at a low level.

MAXIMUM RATINGS*

WAXINOW RATINGS.								
Symbol	Parameter	Value	Unit					
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧					
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V					
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V					
l _{in}	DC Input Current, per Pin	± 20	mA					
lout	DC Output Current, per Pin	± 25	mA					
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA					
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW					
T _{stg}	Storage Temperature	-65 to +150	°C					
ΤĽ	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C					

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	0	Vcc	V	
TA	Operating Temperature, All Package Types	- 55	+ 125	°C	
t _r , t _f	Input Rise and Fall Time V (Figure 2) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			v _{cc}	Gua				
Symbol	Parameter	Test Con		25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V	
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

MC54/74HC237

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input $t_f = t_f = 6$ ns)

		.,	Gu	aranteed Li	mit	°C Unit
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	
^t PLH	Maximum Propagation Delay, Input A to Output Y	2.0	235	295	355	ns-
	(Figures 1 and 6)	4.5	47	59	71	
		6.0	40	50	60	
^t PHL	·	2.0	185	230	280	
		4.5	37	46	56	
		6.0	31	39	48	
^t PLH	Maximum Propagation Delay, CS2 to Output Y	2.0	200	250	300	ns
	(Figures 2 and 6)	4.5	40	50	60	
		6.0	34	43	51	
tPHL		2.0	145	180	220	
		4.5	29	36	44	
		6.0	25	31	38	
tPLH	Maximum Propagation Delay, CS1 to Output Y	2.0	200	250	300	ns
	(Figures 3 and 6)	4.5	40	50	60	
	, ·	6.0	34	43	51	
†PHL		2.0	160	200	240	
	·	4.5	32	40	48	
		6.0	27	34	41	
†PLH	Maximum Propagation Delay, Latch Enable to Output Y	2.0	250	315	375	ns
	(Figures 4 and 6)	4.5	50	63	75	
		6.0	43	54	64	
†PHL		2.0	190	240	285	
		4.5	38	48	57	
		6.0	32	41	48	
tTLH,	Maximum Output Transition Time, Any Output	2.0	75	95	110	ns
THL	(Figures 2 and 6)	4.5	15	19	22	
		6.0	13	16	19	
Cin	Maximum Input Capacitance		10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	100	pF
	For load considerations, see Chapter 4.		

$\label{eq:transfer} \textbf{TIMING REQUIREMENTS} \ \, \underline{ \text{(Input } t_r = t_f = 6 \text{ ns)} }$

		V	Guaranteed Limit			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input A to Latch Enable (Figure 5)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Latch Enable to Input A (Figure 5)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
t _W	Minimum Pulse Width, Latch Enable (Figure 4)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 2)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC237

PIN DESCRIPTIONS

ADDRESS INPUTS

A0, A1, A2 (PINS 1, 2, 3) — Address inputs. These inputs, when the chip is enabled, determine which of the eight outputs is selected.

CONTROL INPUTS

CS1, CS2 (PINS 6, 5) — Chip select inputs. For CS1 at a high level and CS2 at a low level, the chip is enabled and the outputs follow the data inputs (Latch Enable = L). For any other combination of CS1 and CS2, the outputs are at a low level.

LATCH ENABLE (PIN 4) — Latch Enable input. A high level at this input latches the Address. A low level at this input allows the outputs to follow the Address (CS1=H and CS2=L).

OUTPUTS

Y0-Y7 (PINS 15, 14, 13, 12, 11, 10, 9, 7) — Active-high outputs. One of these eight outputs is selected when the chip is enabled (CS1=H and CS2=L) and the Address inputs correspond to that particular output. The selected output is at a high level while all others remain at a low level.

SWITCHING WAVEFORMS




Figure 1.




Figure 2.




Figure 3.




Figure 4.






Figure 5.



* Includes all probe and jig capacitance.

Figure 6. Test Circuit



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

Octal 3-State Inverting Buffer/ Line Driver/Line Receiver High-Performance Silicon-Gate CMOS

The MC54/74HC240A is identical in pinout to the LS240. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This octal noninverting buffer/line driver/line receiver is designed to be used with 3-state memory address drivers, clock drivers, and other sub-oriented systems. The device has inverting outputs and two active-low output enables.

The HC240A is similar in function to the HC241A and HC244A.


- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A

LOGIC DIAGRAM

• Chip Complexity: 120 FETs or 30 Equivalent Gates

YA2 YA3 12_ YA4 INVERTING DATA OUTPUTS INPUTS 9 YR1 13 15 YB3 17 ENABLE A OUTPUT PIN 20 = VCC **ENABLES** PIN 10 = GND

MC54/74HC240A



ORDERING INFORMATION

MC74HCXXXAN Plastic MC54HCXXXAJ Ceramic MC74HCXXXADW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 20 D VCC ENABLE A 19 ENABLE B A1 [18 1 YA1 YR4 I 17 DB4 Δ2 Π YB3 ∏ 5 16 YA2 15 B3 A3 🛭 6 14 D YA3 YR2 ∏ 7 13 B2 YR1 ∏ 9 12 1 YA4 11 B1 GND [] 10

Input	ts	Outputs
Enable A, Enable B	А, В	YA, YB
L	L	Н
L	н	L
н	Х	Z

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC240A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, VCC and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Packaget	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL .	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedence circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤∨CC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	d to GND)	0	Vcc	V,
TA	Operating Temperature, All Package Types		55	+ 125	°C
t _r , tf	(Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Gua	aranteed Li	mit	
Symbol	Parameter	Test Conditions		v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = V _{CC} -0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
Vон	Minimum High-Level Output Voltage	V _{in} = V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		V _{in} = V _{IL}	I _{out} ≤6.0 mA I _{out} ≤7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} = V _{IH} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH}	I _{out} ≤6.0 mA I _{out} ≤7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impeda Vin=V _{IL} or V _{IH} V _{out} =V _{CC} or GND	nce State	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	4	40	160	μΑ

NOTE: Information on typical parametric values and high frequency or heavy load considerations can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

MC54/74HC240A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF, Input } t_f = t_f = 6 \text{ ns}$)

			Guaranteed Limit		imit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	T -	10	10	10	рF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

CPD	Power Dissipation Capacitance (Per Transceiver Channel)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	32	pF
			Ρ.

NOTE: For propagation delays with loads other than 50 pF, see Chapter 4.

SWITCHING WAVEFORMS





Figure 1



^{*}Includes all probe and jig capacitance.

Figure 3. Test Circuit





Figure 2



^{*}Includes all probe and jig capacitance.

Figure 4. Test Circuit

5

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, B1, B2, B3, B4 (Pins 2, 4, 6, 8, 11, 13, 15, 17) — Data input pins. Data on these pins appear in inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS


Enable A, Enable B (Pins 1, 19) — Output enables (active-low). When a low level is applied to these pins, the outputs

are enabled and the devices function as inverters. When a high level is applied, the outputs assume the high-impedance state.

OUTPUTS

YA1, YA2, YA3, YA4, YB1, YB2, YB3, YB4 (Pins 18, 16, 14, 12, 9, 7, 5, 3) — Device outputs. Depending upon the state of the output-enable pins, these outputs are either inverting outputs or high-impedance outputs.

LOGIC DETAIL



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

Octal 3-State Inverting Buffer/ Line Driver/Line Receiver with LSTTL-Compatible Inputs


High-Performance Silicon-Gate CMOS

The MC54/74HCT240A is identical in pinout to the LS240. This device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs. The HCT240A is an octal inverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has inverting outputs and two active-low output enables.


The HCT240A is the inverting version of the HCT244. See also HCT241.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 110 FETs or 27.5 Equivalent Gates
- Improvements over HCT240
 - Propagation Delay Improved Approximately 20%
 - ICC (Commercial) Reduced 50%
 - ESD and Latchup Characteristics are the Same or Better

LOGIC DIAGRAM



MC54/74HCT240A



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

ENABLE A ☐ 1 ●	20 🗖 VCC
A1 🗖 2	19 🗖 ENABLE B
YB4 🗖 3	18 🗖 YA1
A2 🗖 4	17 🗖 B4
YB3 ☐ 5	16 🗆 YA2
A3 ☐ 6	15 בן 15 B3
YB2 □ 7	14 🗆 YA3
A4 □ 8	13 □ B2
YB1 🗖 9	12 🗖 YA4
GND ☐ 10	11 🗅 B1
L	

FUNCTION TABLE

Input	Outputs	
Enable A, Enable B		YA, YB
L	L	Н
L	н	L
Н	Х	Z

Z = High Impedance X = Don't Care

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HCT240A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7	V
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	. V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	٧
V_{in} , V_{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
ŤΑ	Operating Temperature, All Package Types	55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Test Conditions		Gua	aranteed L	imit	
Symbol	Parameter		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} = 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	4.5 5.5	2 2	2 2	2 2	٧
VIL	Maximum Low-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} = 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
Voн	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 20 \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		Vin=VIH or VIL lout ≤6 mA	4.5	3.98	3.84	3.7	
VOL	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL} l _{out} ≤6 mA	4.5	0.26	0.33	0.4	
lin	Maximum Input Leakage Current	Vin=VCC or GND	5.5	±0.1	±1	±1	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	5.5	±0.5	±5	±10	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 µA	5.5	4	40	160	μΑ

Δicc	Additional Quiescent Supply	V _{in} =2.4 V, Any One Input		≥ -55°C	25°C to 125°C	
	Current	Vin = VCC or GND, Other Inputs				
		I _{out} =0 μA	5.5	2.9	2.4	mA

NOTES:

- 1. Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HCT240A

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Guaranteed Limit			
Symbol	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit	
tPLH, tPHL	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3)	20	25	30	ns	
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	28	35	42	ns	
tPZL, tPZH	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	25	31	38	ns	
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns	
C _{in}	Maximum Input Capacitance	10	10	10	pF	
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF	

	C _{PD}	Power Dissipation Capacitance (Per Enabled Output)	Typical @ 25°C, V _{CC} = 5 V		
		Used to determine the no-load dynamic power consumption:			ı
1		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	55	pF	
		For load considerations, see Chapter 4 subject listing on page 4-2.			ı

NOTE: 1. For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.

SWITCHING WAVEFORMS




Figure 1.






Figure 2.



^{*}Includes all probe and jig capacitance.


Figure 3. Test Circuit



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

LOGIC DETAIL



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver

High-Performance Silicon-Gate CMOS

The MC54/74HC241A is identical in pinout to the LS241. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This octal noninverting buffer/line driver/line receiver is designed to be used with 3-state memory address drivers, clock drivers, and other sub-oriented systems. The device has noninverted outputs and two output enables. Enable A is active-low and Enable B is active-high.

The HC241A is similar in function to the HC244A and HC240A.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA

ENABLES

ENABLE B

- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A

LOGIC DIAGRAM

• Chip Complexity: 134 FETs or 33.5 Equivalent Gates

18 YA1 16_ YA2 14 YA3 12 YA4 NONINVERTING DATA OUTPUTS INPUTS YB1 13 YB2 15 5 YB3 17 R4 OUTPUT PIN 20 = V_{CC}

MC54/74HC241A



J SUFFIX CERAMIC CASE 732-03



N SUFFIX PLASTIC CASE 738-03



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXAN Plastic MC54HCXXXAJ Ceramic MC74HCXXXADW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN	PIN ASSIGNMENT							
ENABLE A	1 •	20	1v _{cc}					
A1 [2	19	ENABLE B					
YB4 [3	18] YA1					
A2 [4	17]B4					
YB3 [5	16	YA2					
A3 [6	15] B3					
YB2 [7	14	YA3					
A4 [8	13	B B2					
YB1 [9	12	YA4					
GND [10	11	B 1					

Inputs Output Inputs Output					
Enable A	A	YA	Enable B	В	YB
L	L	L	Н	L	L
L	н	Н	Н	Н	Н
н	х	Z	L	Х	Z

This document contains information on a new product. Specifications and information herein are subject to change without notice.

PIN 10 = GND

MC54/74HC241A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Package1	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Parameter		Min	Max	Unit
DC Supply Voltage (Referenced to GND)	2.0	6.0	٧
DC Input Voltage, Output Voltage (Refer	renced to GND)	0	Vcc	٧
Operating Temperature, All Package Types		- 55	+ 125	°C
Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0	1000 500 400	ns
	DC Supply Voltage (Referenced to GND DC Input Voltage, Output Voltage (Refe Operating Temperature, All Package Typ Input Rise and Fall Time	DC Supply Voltage (Referenced to GND) DC Input Voltage, Output Voltage (Referenced to GND) Operating Temperature, All Package Types Input Rise and Fall Time VCC = 2.0 V (Figure 1) VCC = 4.5 V	DC Supply Voltage (Referenced to GND) 2.0 DC Input Voltage, Output Voltage (Referenced to GND) 0 Operating Temperature, All Package Types -55 Input Rise and Fall Time VCC = 2.0 V (Figure 1) VCC = 4.5 V	DC Supply Voltage (Referenced to GND)

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	aranteed L	imit	
Symbol	Parameter	Test Conditions	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{\text{out}} = V_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu \text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
V _{OH}	Minimum High-Level Output Voltage	V _{in} =V _{IH} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH}$ $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$		3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{\text{in}} = V_{\text{IL}}$ $ V_{\text{out}} \le 20 \ \mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	4	40	160	μΑ

NOTE: Information on typical parametric values along with high frequency or heavy load considerations, can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

MC54/74HC241A

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

	Parameter		Gua			
Symbol		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH [,] ^t PHL	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3)	2.0 4.5 6.0	90 18 15	115 23 20	135 27 23	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
^t PZL, ^t PZH	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
^t TLH, ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance	_	- 10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

C _{PD}	Power Dissipation Capacitance (Per Transceiver Channel)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CpD Vcc ² f + Icc Vcc	34	pF

NOTE: For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.

SWITCHING WAVEFORMS




Figure 3. Test Circuit

Figure 4. Test Circuit

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, B1, B2, B3, B4 (PINS 2, 4, 6, 8, 11, 13, 15, 17) — Data input pins. Data on these pins appear in noninverted form on the corresponding Y outputs when the outputs are enabled.

CONTROLS


Enable A (PIN 1) — Output enable (active-low). When a low level is applied to this pin, the outputs of the "A" devices are enabled and the devices function as noninverting buffers. When a high level is applied, the outputs assume the high-impedance state.

Enable B (PIN 19) — Output enable (active-high). When a high level is applied to this pin, the outputs of the "B" devices are enabled and the devices function as noninverting buffers. When a low level is applied, the outputs assume the high-impedance state.

OUTPUTS

YA1, YA2, YA3, YA4, YB1, YB2, YB3, YB4 (PINS 18, 16, 14, 12, 9, 7, 5, 3) — Device outputs. Depending upon the state of the output-enable pins, these outputs are either noninverting outputs or high-impedance outputs.

LOGIC DETAIL



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information


Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS

The MC54/74HCT241A is identical in pinout to the LS241. This device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs. The HCT241A is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has non-inverted outputs and two output enables. Enable A is active-low and Enable B is active-high.


The HCT241A is similar in function to the HCT244. See also HCT240.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 118 FETs or 29.5 Equivalent Gates
- Improvements over HCT241
 - Propagation Delay Improved Approximately 20%
 - ICC (Commercial) Reduced 50%
 - ESD and Latchup Characteristics are the Same or Better

LOGIC DIAGRAM



MC54/74HCT241A



Dimensions in Chapter 6.

PIN A	PIN ASSIGNMENT						
ENABLE A	1 •	20	v _{cc}				
A1 C	2	19	D ENABLE B				
YB4 C	3	18					
A2 □	4 5	17	□ B4				
YB3 □		16	□ YA2				
A3 🗆	6	15	D B3				
YB2 🗖		14	D YA3				
A4 🗆	8	13	⊃ B2				
YB1 C	10	12	D YA4				
GND C		11	D B1				

FUNCTION TABLE Output Inputs Enable A Α YA н н x Z Inputs Output Enable B YB L L н н Z = high impedance

X = don't care

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HCT241A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 35	mΑ
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{In} and V_{out} should be constrained to the range GND ≤ (V_{In} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	imit		
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤20 μA	4.5 5.5	2 2	2 2	2 2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		V _{in} =V _{IH} or V _{IL} l _{out} ≤6 mA	4.5	3.98	3.84	3.7	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL} l _{out} ≤6 mA	4.5	0.26	0.33	0.4	
lin	Maximum Input Leakage Current	Vin = VCC or GND	5.5	±0.1	±1	±1	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND	5.5	±0.5	±5	±10	μА
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 µA	5.5	4	40	160	μΑ

P		<u> </u>				
ΔICC	Additional Quiescent Supply	V _{in} =2.4 V, Any One Input		≥ - 55°C	25°C to 125°C	
	Current	Vin = VCC or GND, Other inputs				
		I _{out} =0 μA	5.5	2.9	2.4	mA

NOTES

- 1. Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HCT241A

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		Gua			
Symbol	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3)	23	29	35	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	30	38	45	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	26	33	39	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns
C _{in}	Maximum Input Capacitance	10	10	10	pF
Cout	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF

C _{PD}	Power Dissipation Capacitance (Per Enabled Output)	Typical @ 25°C, V _{CC} = 5 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	55	pF
	For load considerations, see Chapter 4 subject listing on page 4-2.		

NOTE: 1. For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.

SWITCHING WAVEFORMS




Figure 1.






Figure 2.



^{*}Includes all probe and jig capacitance.


Figure 3. Test Circuit



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

LOGIC DETAIL



MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Quad 3-State Bus Transceiver High-Performance Silicon-Gate CMOS

The MC54/74HC242 is identical in pinout to the LS242. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This quad bus transceiver is designed for asynchronous two-way communications between data buses. The states of the Output Enables (A-to-B Enable and B-to-A Enable) determine both the direction of data flow (from A to B or from B to A) and the modes of the Data Ports (input, output, or high-impedance).

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 130 FETs or 32.5 Equivalent Gates


LOGIC DIAGRAM HC242—Inverting Outputs




PIN 14 = V_{CC} PIN 7 = GND

PINS 2, 12 = NO CONNECTION

MC54/74HC242





FUNCTION TARLE

	10110110	IN IADEL	
04		MC54/7	4HC242
Control Inputs		Data Port Status	
A-to-B Enable	B-to-A Enable	Α	В
Н	Н	ō	ı
L	н	z	Z
Н	L	z	Z
L	L	l I	ō
H L	L L	Z I	<u>z</u> 0

I = input, O = output, $\overline{O} = inverting output$, Z = high impedance

MC54/74HC242

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

For high frequency or heavy load considerations, see Chapter 4.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mbox{GND} \! \leq \! (V_{in})$ or $V_{out}) \! \leq \! V_{CC}$.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		/ _{CC} =2.0 V / _{CC} =4.5 V	0	1000 500	ns
		/CC = 6.0 V	Ö	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		rameter Test Conditions		V	Gua	aranteed Li	mit	
Symbol	Parameter			V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or V}_{\text{CC}} = 0.$ $ l_{\text{out}} \le 20 \mu\text{A}$	1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0. l _{out} ≤20 μA	1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	$ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{iH} \text{ or } V_{iL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤ 6.0 mA I _{out} ≤ 7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedan Vin = VIL or VIH Vout = VCC or GND	ce State	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

MC54/74HC242

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

	Parameter	T.,,	Gu			
Symbol		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, A to B/B to A (Figures 1 and 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Output A or B (Figures 2 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t PZL, ^t PZH	Maximum Propagation Delay, Output Enable to Output A or B (Figures 2 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t TLH, ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	T -	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Transceiver)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^{2f} + I_{CC} \ V_{CC}$	31	pF
	For load considerations, see Chapter 4.		

PIN DESCRIPTIONS

DATA PORTS

A1, A2, A3, A4 (Pins 3, 4, 5, 6) and B1, B2, B3, B4 (Pins 11, 10, 9, 8) — Data on these pins may be transferred between data buses. Depending upon the states of the Output Enables, these pins may be inputs, outputs, or open circuits (high-impedance).

CONTROL INPUTS

A-to-B Enable (Pin 1) and B-to-A Enable (Pin 13) — Data on these Output Enables determine both the direction of data flow (from A to B or from B to A) and the states of the outputs (standard or high impedance), according to the Function Table.

Ę

SWITCHING WAVEFORMS




Figure 1.





Figure 2.

TEST CIRCUITS



* Includes all probe and jig capacitance.

Figure 3.





Figure 4.

MC54/74HC242

LOGIC DETAIL HC242



Advance Information

Octal 3-State Noninverting Buffer/Line Driver/Line Receiver

High-Performance Silicon-Gate CMOS


The MC54/74HC244A is identical in pinout to the LS244. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This octal noninverting buffer/line driver/line receiver is designed to be used with 3-state memory address drivers, clock drivers, and other busoriented systems. The device has noninverting outputs and two active-low output enables.

The HC244A is similar in function to the HC240A and HC241A.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 136 FETs or 34 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC244A



J SUFFIX CERAMIC CASE 732-03



N SUFFIX PLASTIC CASE 738-03



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXAN Plastic MC54HCXXXAJ Ceramic MC74HCXXXADW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

ENABLE A	1 •	20	o v _{cc}
A1 [2	19	ENABLE B
YB4 🕻	3	18	YA1
A2 🛭	4	17] B4
увз [5	16	YA2
A3 [6	15] вз
YB2 🕻	7	14	YA3
A4 [8	13	B2
YB1 [9	12	YA4
GND [10	11	В1

FUNCTION TABLE

Input	Outputs	
Enable A, Enable B	А, В	YA, YB
L	L	L
L	н	Н .
Н	×	Z

Z = high impedance

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC244A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	65 to + 150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \le (V_{in} \text{ or } V_{out}) \le VCC$. Unused inputs must always be tied

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	Parameter		Vcc	Guaranteed Limit				
Symbol		Test Condit	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = V_{CC} - 0.1 V$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
Voн	Minimum High-Level Output Voltage	V _{in} = V _{IH} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH}$	$ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} = V _{IL}	$ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND		6.0	± 0.1	±1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedar Vin=VIL or VIH Vout=VCC or GND	nce State	6.0	±0.5	± 5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	4	40	160	μΑ

NOTE: Information on typical parametric values and high frequency or heavy load considerations can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Gu	-		
Symbol	Parameter	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3)	2.0 4.5 6.0	96 18 15	115 23 20	135 27 23	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	рF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} = 5.0 V		l
	Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	34	pF	
1				I

NOTE: For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.

SWITCHING WAVEFORMS





Figure 1.

TEST CIRCUITS



^{*}Includes all probe and jig capacitance.

TEST POINT CONNECT TO VCC WHEN OUTPUT TESTING tPLZ AND tPZL. CONNECT TO GND WHEN DEVICE UNDER TESTING tPHZ AND tPZH. CL* TEST *Includes all probe and jig capacitance.

VCC

GND

HIGH IMPEDANCE

VOL

VOH

HIGH IMPEDANCE

Figure 3.

Figure 4.

MC54/74HC244A

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, B1, B2, B3, B4 (PINS 2, 4, 6, 8, 11, 13, 15, 17) — Data input pins. Data on these pins appear in noninverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS


Enable A, Enable B (PINS 1, 19) — Output enables (active-low). When a low level is applied to these pins, the outputs

are enabled and the devices function as noninverting buffers. When a high level is applied, the outputs assume the high-impedance state.

OUTPUTS

YA1, YA2, YA3, YA4, YB1, YB2, YB3, YB4 (PINS 18, 16, 14, 12, 9, 7, 5, 3) — Device outputs. Depending upon the state of the output-enable pins, these outputs are either noninverting outputs or high-impedance outputs.

LOGIC DETAIL



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information


Octal 3-State Noninverting Buffer/Line Driver/Line Receiver with LSTTL-Compatible Inputs **High-Performance Silicon-Gate CMOS**

The MC54/74HCT244A is identical in pinout to the LS244. This device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs. The HCT244A is an octal noninverting buffer/line driver/ line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has non-inverted outputs and two active-low output enables.


The HCT244A is the noninverting version of the HCT240. See also HCT241.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL.
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 112 FETs or 28 Equivalent Gates
- Improvements over HCT244
 - Propagation Delay Improved Approximately 20%
 - ICC (Commercial) Reduced 50%
 - ESD and Latchup Characteristics are the Same or Better

LOGIC DIAGRAM



MC54/74HCT244A



ORDERING INFORMATION

SOIC

CASE 751D-03

MC74HCTXXXAN Plastic MC54HCTXXXAJ Ceramic MC74HCTXXXADW SOIC

 $T_{\Delta} = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT ENABLE A ☐ 1 ● 20 1 VCC A1 🗖 2 19 ENABLE B YB4 ☐ 3 18 1 YA1

A2 ☐ 4 17 🔁 B4 16 7A2 15 83 YB3 ☐ 5 A3 ☐ 6 YB2 🗗 7 14 TYA3 13 | B2 A4 □ 8 YB1 🗆 12 1 YA4 11 ÞB1

FUNCTION TABLE

GND C 10

Input	Inputs	
Enable A, Enable B		YA, YB
L	L	L
L	н	н
Н	Х	Z

Z = high impedance X = don't care

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HCT244A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	Parameter		V	Gua			
Symbol		Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 5.5	2 2	2 2	2 2	٧
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
Voн	Minimum High-Level Output Voltage	$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 20 \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		V _{in} =V _{IH} or V _{IL} l _{out} ≤6 mA	4.5	3.98	3.84	3.7	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μΑ	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		V _{in} =V _{IH} or V _{IL} l _{out} ≤6 mA	4.5	0.26	0.33	0.4	
lin	Maximum Input Leakage Current	Vin=VCC or GND	5.5	±0.1	±1	±1	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{Out} = V _{CC} or GND	5.5	±0.5	±5	±10	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	5.5	4	40	160	μΑ

ΔICC		V _{in} =2.4 V, Any One Input		≥ - 55° C	25°C to 125°C	
	Current	Vin = VCC or GND, Other Inputs				
		$I_{out} = 0 \mu A$	5.5	2.9	2.4	mA'

NOTES

- 1. Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

MC54/74HCT244A


AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $C_L = 50 \text{ pF}$, input $t_f = t_f = 6 \text{ ns}$)

Symbol		Gua	Guaranteed Limit			
	Parameter		≤85°C	≤125°C	Unit	
tPLH, tPHL	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 3)		25	30	ns	
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	26	. 33	39	ns	
tPZL, tPZH	Maximum Propagation Delay, Output Enable to YA or YB (Figures 2 and 4)	22	28	33	ns	
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns	
C _{in}	Maximum Input Capacitance	10	10	10	рF	
Cout	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF	

C _{PD}	Power Dissipation Capacitance (Per Enabled Output)	Typical @ 25°C, V _{CC} = 5 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	55	pF
	For load considerations, see Chapter 4 subject listing on page 4-2.		

NOTE: 1. For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.

SWITCHING WAVEFORMS










Figure 2.

TEST CIRCUITS



^{*}Includes all probe and jig capacitance.

Figure 3.




^{*}Includes all probe and jig capacitance.

Figure 4.

MC54/74HCT244A

LOGIC DETAIL



Advance Information

Octal 3-State Noninverting Bus Transceiver

High-Performance Silicon-Gate CMOS


The MC54/74HC245A is identical in pinout to the LS245. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC245A is a 3-state noninverting transceiver that is used for 2-way asynchronous communication between data buses. The device has an active-low Output Enable pin, which is used to place the I/O ports into high-impedance states. The Direction control determines whether data flows from A to B or from B to A.

The HC245A performs functions similar to those of the HC640A and the HC643A.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 308 FETs or 77 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC245A





N SUFFIX PLASTIC CASE 738-02



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXAN Plastic MC54HCXXXAJ Ceramic MC74HCXXXADW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT DIRECTION 1 1 ● 20 1 V_{CC} A1 2 19 0 OUTPUT ENABLE A2 3 18 B1 A3 4 17 B2 A4 5 16 B3 A5 6 15 B4 A6 7 14 B5 A7 8 13 B6 A8 9 12 B7 GND 1 10 11 B8

FUNCTION TABLE

Contro	Inputs	
tput able	Direction	Operation
L	L	Data Transmitted from Bus
		B to Bus A
L	н	Data Transmitted from Bus
		A to Bus B
Н	Х	Buses Isolated
		(High-Impedance State)

X = don't care

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC245A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{I/O}	DC I/O Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin 1 or 19	±20	mA
1/0	DC I/O Current, per I/O Pin	± 35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions		Gua			
			V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V l _{out} ≤ 20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 6.0 \text{ mA}$ $ I_{\text{out}} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND, Pin 1 or 19	6.0	± 0.1	± 1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND, I/O Pins	6.0	±0.5	±5.0	± 10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	4	40	160	μΑ

NOTE: Information on typical parametric values and high frequency or heavy load considerations can be found in Chapter 4.

MC54/74HC245A

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)

Symbol	Parameter		Guaranteed Limit			
		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, A to B, B to A (Figures 1 and 3)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns .
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance (Pin 1 or Pin 19)	_	10 .	10	10	pF
Cout	Maximum Three-State I/O Capacitance (I/O in High-Impedance State)	_	15	15	15	pF

C _{PD}	Power Dissipation Capacitance (Per Transceiver Channel)	Typical @ 25°C, V _{CC} =5.0 V		l
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	40	pF	

NOTE: For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4.

SWITCHING WAVEFORMS






Figure 1.








^{*}Includes all probe and jig capacitance.

Figure 3.




*Includes all probe and jig capacitance.

Figure 4.

MC54/74HC245A

EXPANDED LOGIC DIAGRAM



Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs

High-Performance Silicon-Gate CMOS

The MC54/74HCT245 may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.


The HCT245 is identical in pinout to the LS245.

The HCT245 is a 3-state noninverting transceiver that is used for 2-way asynchronous communication between data buses. The device has an active-low Output Enable pin, which is used to place the I/O ports into high-impedance states. The Direction control determines whether data flows from A to B or from B to A.

The HCT245 performs functions similar to those of the HCT640 and the HCT643.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 304 FETs or 76 Equivalent Gates

LOGIC DIAGRAM



PIN 10-GND PIN 20-VCC

MC54/74HCT245





N SUFFIX PLASTIC CASE 738-03



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCTXXXN Plastic MC54HCTXXXJ Ceramic MC74HCTXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

11 D B8

FUNCTION TABLE

GND 4 10

Control Inputs		
Output Enable	Direction	Operation
L	L	Data Transmitted from Bus B to Bus A
L	Н	Data Transmitted from Bus A to Bus B
Н	×	Buses isolated (High-Impedance State)

X = don't care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{I/O}	DC I/O Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin 1 or 19	± 20	mA
I/O	DC I/O Current, per I/O Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ VCC.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			١,,	Guaranteed Limit			1
Symbol	Parameter	Test Conditions	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	٧
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.70	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
	-	V _{in} =V _{IH} or V _{IL} I _{out} ≤6.0 mA	4.5	0.26	0.33	0.40	
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND, Pin 1 or 19	5.5	±0.1	±1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{Out} = V _{CC} or GND, I/O Pins	5.5	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	5.5	8	80	160	μΑ

ΔICC		Vin=2.4 V, Any One Input		≥ - 55°C	25°C to 125°C	
	Current	Vin=V _{CC} or GND, Other Inputs				
		$I_{\text{out}} = 0 \mu A$	5.5	2.9	2.4	mA

NOTES:

- 1. Information on typical parametric values can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $C_L = 50 \text{ pF}$, input $t_f = t_f = 6 \text{ ns}$)


		Gua			
Symbol	Parameter		≤ 85° C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, A to B or B to A (Figures 1 and 3)	26	33	39	ns:
tPLZ, tPHZ	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	35	44	52	ns
tPZL, tPZH	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	46	58	69	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns
C _{in}	Maximum Input Capacitance (Pin 1 or 19)	10	10	10	pF
Cout	Maximum Three-State I/O Capacitance (I/O in High-Impedance State)	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

ſ	C _{PD}	Power Dissipation Capacitance (Per Transceiver Channel)	Typical @ 25°C, V _{CC} = 5.0 V		١
١		Used to determine the no-load dynamic power consumption:			ı
-		PD=CPD VCC2f+ICC VCC	45	pF	ı
١		For load considerations, see Chapter 4.			l

SWITCHING WAVEFORMS








Figure 1.

Figure 2.

TEST CIRCUITS



*Includes all probe and jig capacitance.




*Includes all probe and jig capacitance.

Figure 3.

Figure 4.

EXPANDED LOGIC DIAGRAM



TECHNICAL DATA

8-Input Data Selector/Multiplexer with 3-State Outputs

High-Performance Silicon-Gate CMOS


The MC54/74HC251 is identical in pinout to the LS251. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device selects one of the eight binary Data Inputs, as determined by the Address Inputs. The Output Enable pin must be a low level for the selected data to appear at the outputs. If Output Enable is high, both the Y and the \overline{Y} outputs are in the high-impedance state. This 3-state feature allows the HC251 to be used in busoriented systems.

The HC251 is similar in function to the HC151 which does not have 3-state outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 134 FETs or 33.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC251



J SUFFIX CERAMIC CASE 620-09



N SUFFIX **PLASTIC** CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

D3 C D2 C D1 C	2 3	15 1	D5
D0 D Y D		13 1	
⊽ p	6	11	
Output Enable GND	7 8	10 9	A1 A2

FUNCTION TABLE

	Inputs			Out	puts
A2	A1	Α0	Output Enable	Υ	₹
Х	Х	X	Н	Z	Z
L	L	L	L	D0	DO
L	L	Н	L	D1	D1
L	Н	L	L	D2	D2
L	Н	Н	L	D3	D3
н	L	L	L	D4	D4
н	L	Н	L	D5	D5
н	Н	L	L	D6	D6
Н	Н	Н	L	D7	D7

Z = high-impedance state

D0, D1. . . D7 = the level of the respective D input

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 25	mA
lout	DC Output Current, per Pin	±50	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C
For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Type	s	- 55	+ 125	°C
t _r , tf	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
		V _{CC} = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			v _{CC}	Guaranteed Limit			
Symbol	Parameter	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	v
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND	6.0	±0.1	± 1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND	6.0	±0.5	±5.0	± 10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

5

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, input $t_f = t_f = 6 \text{ ns}$)

			Gu	Guaranteed Limit		
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH [,] ^t PHL	Maximum Propagation Delay, Input D to Output Y or \overline{Y} (Figures 1, 2 and 5)	2.0 4.5 6.0	185 37 31	230 46 39	280 56 48	ns
^t PLH [,] ^t PHL	Maximum Propagation Delay, Input A to Output Y or \overline{Y} (Figures 3 and 5)	2.0 4.5 6.0	205 41 35	255 51 43	310 62 53	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 4 and 6)	2.0 4.5 6.0	195 39 33	245 49 42	295 59 50	ns
^t PZL, ^t PZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 4 and 6)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Output \overline{Y} (Figures 4 and 6)	2.0 4.5 6.0	220 44 37	275 55 47	330 66 56	ns
tPZL, ^t PZH	Maximum Propagation Delay, Output Enable to Output \overline{Y} (Figures 4 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
1	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	36	pF
1	For load considerations, see Chapter 4.		

PIN DESCRIPTIONS

INPUTS

D0, **D1**, . . . , **D7** (**PINS 4, 3, 2, 1, 15, 14, 13, 12**) — Data inputs. Data on one of these eight binary inputs may be selected to appear on the output.

CONTROL INPUTS

A0, A1, A2 (PINS 11, 10, 9) — Address inputs. The data on these pins are the binary address of the selected input (see the Function Table).

OUTPUT ENABLE (PIN 7) — Output Enable. This input pin must be at a low level for the selected data to appear at the outputs. If the Output Enable pin is high, both the Y and \overline{Y} outputs are taken to the high-impedance state.

OUTPUTS

Y, \overline{Y} (PINS 5, 6) — Data outputs. The selected data is presented at these pins in both true (Y output) and complemented (\overline{Y} output) forms.

SWITCHING WAVEFORMS




Figure 1.




Figure 2.




Figure 3.





Figure 4.

TEST CIRCUITS



* Includes all probe and jig capacitance.





Figure 5.

Figure 6.



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Dual 4-Input Data Selector/ Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS


The MC54/74HC253 is identical in pinout to the LS253. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The Address inputs select one of four Data inputs from each multiplexer. Each multiplexer has an active-low Output Enable control and a three-state noninverting output.

The HC253 is similar in function to the HC153 which does not have three-state outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 108 FETs or 27 Equivalent Gates

LOGIC DIAGRAM



Pin 8 = GND

MC54/74HC253



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Output 1 Enable a 1 A1 2	• 16	V _{CC} Output Enable b
D3 _a [3	14	3 A0
D2 _a 4	13	D3 _b
D1 _a 5		D2 _b
D0a [6 Ya [7		D1 _b
Ta u / GND [8] Y _b

FUNCTION TABLE

	inputs			
		Output		
A1	A0	Enable	Υ	
Х	Х	Н	Z	
L.	L	L.	D0	
L	Н	L	D1	
н	L	L	D2	
Н	Н	L	D3	

D0, D1, D2, and D3=the level of the respective Data Inputs

Z = high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{In} and V_{Out} should be constrained to the range $\text{GND} \leq (V_{\text{in}} \text{ or } V_{\text{Out}}) \leq V_{\text{CC}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GN	D)	2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Ref	erenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Ty	/pes	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	Parameter	Test Conditions			Guaranteed Limit			
Symbol				V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} − I _{out} ≤20 μA	0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impeda V _{in} =V _{IL} or V _{IH} V _{out} =V _{CC} or GND	nce State	6.0	±0.5	±5.0	±10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, input $t_f = t_f = 6$ ns)


		T.,	Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Data to Output Y (Figures 1 and 3)	2.0 4.5 6.0	140 28 24	175 35 30	210 42 36	ns
^t PLH, ^t PHL	Maximum Propagation Delay, Address to Output Y (Figures 1 and 3)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	-	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)		15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.


CPD	Power Dissipation Capacitance (Per Multiplexer)	Typical @ 25°C, V _{CC} = 5.0 V	
1	Used to determine the no-load dynamic power consumption:		
1	PD=CPD VCC2f+ICC VCC	31	pF
]	For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS




Lié

TEST CIRCUITS



*Includes all probe and jig capacitance.



*Includes all probe and jig capacitance.

Figure 3.

Figure 4.

PIN DESCRIPTIONS

DATA INPUTS

 ${
m D0_{a}}$ - ${
m D3_{a}}$, ${
m D0_{b}}$ - ${
m D3_{b}}$ (PINS 3, 4, 5, 6, 10, 11, 12, 13) — Data inputs. When one of these pairs of inputs is selected and the outputs are enabled, the outputs assume the state of the respective inputs.

CONTROL INPUTS


A0, A1 (PINS 2, 14) — Address inputs. These inputs select the pair of Data inputs to appear at the corresponding outputs.

OUTPUT ENABLE (PINS 1, 15) — Active-low three-state Output Enable. When a low level is applied to these inputs, the corresponding outputs are enabled. When a high level is applied, the outputs assume the high-impedance state.

OUTPUTS

Ya, Yb (PINS 7, 9) - Noninverting three-state outputs.

LOGIC DETAIL



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Quad 2-Input Data Selector/ Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS


The MC54/74HC257 is identical in pinout to the LS257. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device selects a (4-bit) nibble from either the A or B inputs as determined by the Select input. The nibble is presented at the outputs in noninverted form when the Output Enable pin is at a low level. A high level on the Output Enable pin switches the outputs into the high-impedance state.

The HC257 is similar in function to the HC157 which do not have 3-state outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 108 FETs or 27 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC257



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT SELECT [1 • 18] V_{CC} A0 [2 15] OUTPUT ENABLE B0 [3 14] A3 Y0 [4 13] B3 A1 [5 12] Y3 B1 [6 11] A2 Y1 [7 10] B2 GND [8 9] Y2

FUNCTION TABLE

Inp	Inputs		
Output Enable	Select	Y0-Y3	
Н	х	Z	
L	L	A0-A3	
L	Н	B0-B3	

X = don't care

Z = high-impedance state

A0-A3,B0-B3 = the levels of the respective Nibble Inputs.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	V
TΑ	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		CC = 2.0 V CC = 4.5 V	0	1000 500	ns
		CC=6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Gua	ranteed Li	mit	
Symbol	Parameter	Test Conditions		v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0 I _{out} ≤20 μA	.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} -0 I _{out} ≤20 μA	.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	$ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
	,	V _{in} =V _{IH} or V _{IL}	I _{out} ≤6.0 mA I _{out} ≤7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin = VCC or GND		6.0	±0.1	± 1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedar Vin = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	nce State	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

	Parameter		Gua			
Symbol		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Nibble A or B to Output Y (Figures 1 and 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
tPLH, tPHL	Maximum Propagation Delay, Select to Output Y (Figures 2 and 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 3 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
		Used to determine the no-load dynamic power consumption:		
į		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	39	pF
		For load considerations, see Chapter 4.		

PIN DESCRIPTIONS

INPUTS

A0, A1, A2, A3 (PINS 2, 5, 11, 14) — Nibble A input. The data present on these pins is transferred to the output when the Select input is at a low level and the Output Enable input is at a low level. The data is presented to the outputs in noninverted form.

B0, B1, B2, B3 (PINS 3, 6, 10, 13) — Nibble B input. The logic data present on these pins is transferred to the output when the Select input is at a high level and the Output Enable input is at a low level. The data is presented to the outputs in noninverted form.

OUTPUTS

Y0, Y1, Y2, Y3 (PINS 4, 7, 9, 12) — Nibble output. The selected nibble input is presented at these outputs when the

Output Enable input is at a low level. For the Output Enable input at a high level, the outputs are switched to the high impedance state.

CONTROL INPUTS

SELECT (PIN 1) — Nibble select. This input determines the nibble to be transferred to the outputs. A low level on this input selects the A inputs and a high level selects the B inputs.

OUTPUT ENABLE (PIN 15) — Output Enable. A low level on this input allows the selected input data to be presented at the outputs. A high level on this input forces the outputs into the high-impedance state.

SWITCHING WAVEFORMS




Figure 1.

Figure 2.






Figure 3.

TEST CIRCUITS






*Includes all probe and jig capacitance.

Figure 4.

Figure 5.

EXPANDED LOGIC DIAGRAM



Advance Information

8-Bit Addressable Latch 1-of-8 Decoder


High-Performance Silicon-Gate CMOS

The MC54/74HC259 is identical in pinout to the LS259. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, the data on Data In is written into the addressed latch. The addressed latch follows the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one-of-eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode all outputs are LOW and unaffected by the address and data inputs. When operating the HC259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 202 FETs or 50.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC259



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD

Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

A0 c	1 ●	16	v _{CC}
A1 0	2	15	RESET
A2 🕻	3	14	ENABLE
0.0	4	13	DATA IN
Q1 E	5	12	a 7
02	6		1 06
03 E	7	10	1 05
GND	8	9	1 Q4

MODE SELECTION TABLE

Enable	Reset	Mode
L	Ξ	Addressable Latch
н	н	Memory
L	L	8-Line Demultiplexer
lн	L	Reset

LATCH SELECTION TABLE

Add	Address Inputs		Latch
С			Addressed
L	L	L	Q.0
L	L	н	Q1
L	н	L	02
L	н	н	0.3
Н	L	L	Q4
Н	L	н	Q5
Н	H ⁻	L	Q6
Н	н	н [Q7

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{In} and V_{out} should be constrained to the range GND \leq (V_{In} or V_{out}) \leq V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	/ _{CC} =2.0 V / _{CC} =4.5 V / _{CC} =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	Guaranteed Limit		
Symbol	Parameter Test Conditions		V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND ! _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

100	Parameter		Gu			
Symbol		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Data to Output (Figures 1 and 6)	2.0 4.5 6.0	185 37 31	230 46 39	280 56 48	ns
tPLH, tPHL	Maximum Propagation Delay, Address Select to Output (Figures 2 and 6)	2.0 4.5 6.0	215 43 37	270 54 46	325 65 55	ns
tPLH, tPHL	Maximum Propagation Delay, Enable to Output (Figures 3 and 6)	2.0 4.5 6.0	200 40 34	250 50 43	300 60 51	ns
^t PHL	Maximum Propagation Delay, Reset to Output (Figures 4 and 6)	2.0 4.5 6.0	155 31 26	195 39 33	235 47 40	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 6)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V		l
	Used to determine the no-load dynamic power consumption:			l
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	30	pF	I
	For load considerations, see Chapter 4.			l

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Address or Data to Enable (Figure 5)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _h	Minimum Hold Time, Enable to Address or Data (Figure 5)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _W	Minimum Pulse Width, Reset or Enable (Figure 3 or 4)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS







Figure 6. Test Circuit

EXPANDED LOGIC DIAGRAM




MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Octal D Flip-Flop with Common Clock and Reset


The MC54/74HC273 is identical in pinout to the LS273. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The device consists of eight D flip-flops with common Clock and Reset inputs. Each flip-flop is loaded with a low-to-high transition of the Clock input. Reset is asynchronous and active-low.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 264 FETs or 66 Equivalent Gates



MC54/74HC273



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.



FUNCTION TABLE

B

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
· I _{in}	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mΑ
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		CC=2.0 V	0	1000	ns
		CC = 4.5 V	0	500	: .
	V	CC=6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Vcc	Guaranteed Limit			
Symbol	Parameter	Test Cond	t Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - I _{out} ≤ 20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		V _{in} =V _{IH} or V _{IL}	$ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL}	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

	Parameter	١.,	Gu			
Symbol		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
^t PLH [,] ^t PHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	160 32 27	200 40 34	240 48 41	ns
^t PHL	Maximum Propagation Delay, Reset to Q (Figures 2 and 4)	2.0 4.5 6.0	160 32 27	200 40 34	240 48 41	ns
t _{TLH} , t _{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V		
		Used to determine the no-load dynamic power consumption:			l
1		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	38	pF	l
-		For load considerations, see Chapter 4.			

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

	Parameter		Gua			
Symbol		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _h	Minimum Hold Time, Clock to Data (Figure 3)	2.0 4.5 6.0	25 5 5	30 6 6	40 8 7	ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _W	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS





Figure 1.








Figure 3.



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

EXPANDED LOGIC DIAGRAM



9-Bit Odd/Even Parity Generator/Checker High-Performance Silicon-Gate CMOS


The MC54/74HC280 is identical in pinout to the LS280. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This circuit consists of 9 data-bit inputs (A through I) and 2 outputs (Even Parity and Odd Parity) to allow both odd and even parity applications. Words greater than 9-bits can be accommodated by cascading other HC280 devices.

This device can be used in systems utilizing the LS180 parity generator/checker. Although the HC280 does not have expander inputs, the corresponding function is provided by an input at pin 4 and the absence of any connection at pin 3. This permits the HC280 to be substituted for the LS180 to produce a similar function, even if the HC280s are mixed with existing LS180s. NOTE: Pullup resistors must be used on the LS180 outputs to interface with the HC280.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 226 FETs or 56.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC280



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

NC = no connection FUNCTION TABLE

	Outputs		
Number of Inputs A through I that are high	Even Parity	Odd Parity	
0, 2, 4, 6, 8	Н	L	
1, 3, 5, 7, 9	L	Н	

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
P_{D}	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

†Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	CC=2.0 V CC=4.5 V CC=6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	Parameter			Guaranteed Limit			
Symbol		rameter Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

5

AC ELECTRICAL CHARACTERISTICS (C1 = 50 pF, Input tr = tf = 6 ns)

	Parameter	v _{CC}	Gua]		
Symbol			25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Data Inputs to Parity Outputs (Figures 1 and 2)	2.0 4.5 6.0	205 41 35	255 51 43	310 62 53	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	60	pF
	For load considerations, see Chapter 4.		

PIN DESCRIPTIONS

INPUTS

A, B, C, D, E, F, G, H, I (Pins 8-13, 1, 2, 4) — Nine-bit data-word inputs. The data word placed on these pins is checked for even or odd parity.

OUTPUTS

Even Parity (Pin 5) — Even-parity output. This pin goes high if the data word has even parity and low if the data word has odd parity.

Odd Parity (Pin 6) — Odd-parity output. This pin goes high if the data word has odd parity and low if the data word has even parity.






Figure 1. Switching Waveforms




*Includes all probe and jig capacitance.

Figure 2. Test Circuit



TYPICAL APPLICATIONS



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Performance Silicon-Gate CMOS


The MC54/74HC299 is identical in pinout to the LS299. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC299 features a multiplexed parallel input/output data port to achieve full 8-bit handling in a 20 pin package. Due to the large output drive capability and the 3-state feature, this device is ideally suited for interface with bus lines in a bus-oriented system.


Two Mode-Select inputs and two Output Enable inputs are used to choose the mode of operation as listed in the Function Table. Synchronous parallel loading is accomplished by taking both Mode-Select lines, S₁ and S₂, high. This places the outputs in the high-impedance state, which permits data applied to the data port to be clocked into the register. Reading out of the register can be accomplished when the outputs are enabled. The active-low asynchronous Reset overrides all other inputs


- Output Drive Capability: 15 LSTTL Loads for Ω_A through Ω_H 10 LSTTL Loads for $\Omega_{A'}$ and $\Omega_{H'}$
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 398 FETs or 99.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC299





This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	. V
V _{in} ,V _{out}			0	Vcc	٧
TA			- 55	+ 125	°C
t _r , t _f		CC=2.0 V	0	1000	ns
	(Figure 1) V	CC = 4.5 V	0	500	
	ĺ v	CC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			v _{CC}	Guaranteed Limit			
Symbol	Parameter	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0$ mA (P/Q) $ I_{out} \le 7.8$ mA (P/Q)	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
		$V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 4.0 \text{ mA } (Q')$ $ I_{out} \le 5.2 \text{ mA } (Q')$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} I_{\text{out}} \le 6.0 \text{ mA (P/Q)} \\ I_{\text{out}} \le 7.8 \text{ mA (P/Q)}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
		$V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 4.0 \text{ mA } (Q')$ $ I_{out} \le 5.2 \text{ mA } (Q')$	4.5 6.0	0.26 0.26	- 0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	±0.1	± 1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current (Q _A thru Q _H)	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this highimpedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or $V_{Out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus. See Chapter 4.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

Symbol	Parameter	١	Guaranteed Limit			1
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	2.0	5.0	4.0	3.4	MHz
	(Figures 1 and 5)	4.5	25	20	17	
		6.0	29	24	20	
tPLH,	Maximum Propagation Delay, Clock to Q _A ' or Q _H '	2.0	170	215	255	ns
^t PHL	(Figures 1 and 5)	4.5	34	43	51	
		6.0	29	37	43	
tPLH,	Maximum Propagation Delay, Clock to Q _Δ thru Q _H	2.0	160	200	240	ns
tPHL.	(Figures 1 and 5)	4.5	32	40	48	
		6.0	27	34	41	
tPHL	Maximum Propagation Delay, Reset to QA' or QH'	2.0	175	220	265	ns
	(Figures 2 and 5)	4.5	35	44	53	
		6.0	30	37	45	
tPHL	Maximum Propagation Delay, Reset to Q _Δ thru Q _H	2.0	190	240	285	ns
	(Figures 2 and 5)	4.5	38	48	57	
		6.0	32	41	48	
tPLZ,	Maximum Propagation Delay, OE1, OE2, S1, or S2 to Q _A thru Q _H	2.0	150	190	225	ns
tPHZ	(Figures 3 and 6)	4.5	30	38	45	
		6.0	26	33	38	
tPZL,	Maximum Propagation Delay, OE1, OE2, S1, or S2 to Q _A thru Q _H	2.0	150	190	225	ns
tPZH	(Figures 3 and 6)	4.5	30	38	45	
		6.0	26	33	38	
tTLH,	Maximum Output Transition Time, Q _A thru Q _H	2.0	60	75	90	ns
[†] THL	(Figures 1 and 5)	4.5	12	15	18	
		6.0	10	13	15	
tTLH,	Maximum Output Transition Time, QA' or QH'	2.0	75	95	110	ns
tTHL	(Figures 1 and 5)	4.5	15	19	22	
		6.0	13	16	19	
C _{in}	Maximum Input Capacitance		10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State), Q _Δ thru Q _H	-	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

Γ	C _{PD}	Power Dissipation Capacitance (Per Package), Outputs Enabled	Typical @ 25°C, V _{CC} =5.0 V	
-		Used to determine the no-load dynamic power consumption:		
1		$P_D = C_{PD} V_{CC}^2 + I_{CC} V_{CC}$	240	pF
- }		For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Mode Select S1 or S2 to Clock	2.0	100	125	150	ns -
	(Figure 4)	4.5	20	25	30	
		6.0	17	21	26	
t _{su}	Minimum Setup Time, Data Inputs SA, SH, PA thru PH to Clock	2.0	100	125	150	ns
	(Figure 4)	4.5	20	25	30	
		6.0	17	21	26	
th	Minimum Hold Time, Clock to Mode Select S1 or S2	2.0	120	150	180	ns
	(Figure 4)	4.5	24	30	36	
		6.0	20	26	31	
th	Minimum Hold Time, Clock to Data Inputs, SA, SH, PA thru PH	2.0	5	5	5	ns
••	(Figure 4)	4.5	5	5	5	
		6.0	5	5	5	
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock	2.0	50	65	75	ns
	(Figure 2)	4.5	10	13	15	
		6.0	9	11	13	
t _W	Minimum Pulse Width, Clock	2.0	80	100	120	ns
**	(Figure 1)	4.5	16	20	24	
		6.0	14	17	20	
t _W	Minimum Pulse Width, Reset	2.0	80	100	120	ns
••	(Figure 2)	4.5	16	20	24	
		6.0	14	17	20	
t _r , t _f	Maximum Input Rise and Fall Times	2.0	1000	1000	1000	ns
•	(Figure 1)	4.5	500	500	500	
	*	6.0	400	400	400	

FUNCTION TABLE

Inputs									Response						
Mode	Reset	Mo Sel		Out Ena	put bles	Clock		rial uts	PA/QA PB/QB PC/QC PD/QD PE/QE PF/QF PG/QG PH/QF		λ' QH'				
		s_2	S ₁	OE1t	OE2t		DA	DH							
Reset	L L L	X L H	L X H	L L X	L L X	X X X	X X X	X X X	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	L					
Shift Right	H H H	L L L	Н Н	H X L	X H L	1/5	D D D		Shift Right: Q_A through $Q_H = Z$; $D_A \rightarrow F_A$; $F_A \rightarrow F_B$; etc. Shift Right: Q_A through $Q_H = Z$; $D_A \rightarrow F_A$; $F_A \rightarrow F_B$; etc. Shift Right: $D_A \rightarrow F_A = Q_A$; $F_A \rightarrow F_B = Q_B$; etc.	0	o QG				
Shift Left	H H H	Н Н	L L L	H X L	X H L	1//	X X X	D D	Shift Left: Ω_A through $\Omega_H = Z$; $D_H \rightarrow F_H$; $F_H \rightarrow F_G$; etc. Shift Left: Ω_A through $\Omega_H = Z$; $D_H \rightarrow F_H$; $F_H \rightarrow F_G$; etc. Shift Left: $D_H \rightarrow F_H = \Omega_H$; $F_H \rightarrow F_G = \Omega_G$; etc.	a a a	ВЪ				
Parallel Load	Н	Н	Н	х	Х	~	×	X	Parallel Load: P _N → F _N	P,	ų P _H				
Hold	I I I	L L L	L L L	H X L	X H L	X X X	X X X	X	Hold: QA through Q _H =Z; F _N =F _N Hold: QA through Q _H =Z; F _N =F _N Hold: Q _N =Q _N	P, P,	4 PH				

Z = high impedance

PIN DESCRIPTIONS

DATA INPUTS

SA (PIN 11) — Serial data input (Shift Right). Data on this input is shifted into the shift register on the rising edge of Clock when S2 is low and S1 is high (shift right mode).

S_H (PIN 18) — Serial data input (Shift Left). Data on this input is shifted into the shift register on the rising edge of Clock when S2 is high and S1 is low (shift left mode).

PA through PH (PINS 7, 13, 6, 14, 5, 15, 4, 16) — Parallel data port inputs. Data on these pins can be parallel loaded into the shift register on the rising edge of Clock when both S1 and S2 are high. For any other combination of S1 and S2, these pins serve as the outputs of the shift register.

CONTROL INPUTS

CLOCK (PIN 12) — Clock input. A low-to-high transition on this pin shifts the data at each stage to the next stage (shift right or left mode) or loads the data at the parallel data inputs into the shift register (parallel load mode).

OE1, OE2 (PINS 2, 3) — Active-low output enables. When both OE1 and OE2 are low, the outputs Q_A through Q_H are enabled. When one or both output enables are high, the outputs are forced to the high-impedance state; however, sequential operation or clearing of the register is not affected.

RESET (PIN 9) — Active-low reset. A low on this pin resets all stages of the register to a low level. The reset operation is asynchronous.

S1, S2 (PINS 1, 19) — Mode select inputs. The levels present at these pins determine the shift register's mode of operation:

S1 = S2 = Low. Hold.

S1 = Low, S2 = High. Shift left.

S1 = High, S2 = Low. Shift right.

S1 = S2 = High. Parallel load.

OUTPUTS

 $\mathbf{Q_A}'$, $\mathbf{Q_H}'$ (PINS 8, 17) — Serial data outputs. These are the outputs of the first and last stages of the shift register, respectively. These outputs are not 3-state outputs and have standard drive capabilities.


 Ω_A through Ω_H (PINS 7, 13, 6, 14, 5, 15, 4, 16) — Parallel data port outputs. Shifted data is present at these pins when OE1 and OE2 are low. For all other combinations of OE1 and OE2 these outputs are in the high-impedance state.

D = data on serial input

F = flip-flop (see Logic Diagram)

tWhen one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

SWITCHING WAVEFORMS



LH THL CLOCK ___




Figure 2

· Vcc

- GND - V_{CC}


GND


HIGH IMPEDANCE


·VOL

-VoH


HIGH IMPEDANCE












*Includes all probe and jig capacitance.


Figure 5. Test Circuit



*Includes all probe and jig capacitance.

Figure 6. Test Circuit

15



8-Input Data Selector/Multiplexer with Data and Address **Latches and 3-State Outputs High-Performance Silicon-Gate CMOS**

The MC54/74HC354 is identical in pinout to the LS354. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


The HC354 selects one of eight latched binary Data Inputs, as determined by the Address Inputs. The information at the Data Inputs is stored in the transparent 8-bit Data Latch when the Data-Latch Enable pin is held high. The Address information may be stored in the transparent Address Latch, which is enabled by the active-high Address-Latch Enable pin.

The device outputs are placed in high-impedance states when Output Enable 1 is high, Output Enable 2 is high, or Output Enable 3 is low.


The HC354 is similar in function to the HC356, which has a clocked Data Latch that is not transparent.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 326 FETs or 81.5 Equivalent Gates


LOGIC DIAGRAM



MC54/74HC354



 $T_{\Delta} = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
l _{in}	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: $-10 \text{ mW/}^{\circ}\text{C}$ from 100° to 125°C

SOIC Package: $-7~\rm mW/^\circ C$ from 65° to 125°C For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referen	0	Vcc	V	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000	ns
	•	V _{CC} = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Parameter Test Conditions		Gua]		
Symbol	Parameter			25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \qquad I_{\text{out}} \le 6.0 \text{ mA} \\ I_{\text{out}} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

5

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

			Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, D0-D7 to Y or \overline{Y} (Figures 2 and 6)	2.0 4.5 6.0	210 42 36	265 53 45	315 63 54	ns
tPLH, tPHL	Maximum Propagation Delay, Data-Latch Enable to Y or \overline{Y} (Figures 3 and 6)	2.0 4.5 6.0	260 52 44	325 65 55	390 78 66	ns
tPLH, tPHL	Maximum Propagation Delay, A0-A2 to Y or \overline{Y} (Figures 2 and 6)	2.0 4.5 6.0	270 54 46	340 68 58	405 81 69	ns
tPLH, tPHL	Maximum Propagation Delay, Address-Latch Enable to Y or ₹ (Figures 3 and 6)	2.0 4.5 6.0	270 54 46	340 68 58	405 81 69	ns
tPLZ, tPHZ	Maximum Propagation Delay, OE1-0E3 to Y or \overline{Y} (Figures 4 and 7)	2.0 4.5 6.0	160 32 27	200 40 34	240 48 41	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, OE1-0E3 to Y or \overline{Y} (Figures 4 and 7)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 6)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance		. 10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
1	PD=CPD VCC2f+ICC VCC	48	pF
	For load considerations, see Chapter 4.	:	

PIN DESCRIPTIONS

D0-D7 (PINS 8-1) DATA INPUTS

These eight data bits are stored in a transparent latch when the Data-Latch Enable pin is active (high). Once enabled, changing inputs will not change the contents of the latch.

A0, A1, A2 (Pins 14, 13, 12) ADDRESS INPUTS

Selects which data bit stored in the Data Latch is routed to the outputs Y and \overline{Y} .

DATA-LATCH ENABLE (Pin 9)

The latch is transparent to D0-D7 when enable is inactive (low). The Data-Latch contents are unaffected when enable is held active (high).

ADDRESS-LATCH ENABLE (Pin 11)

The latch is transparent to A0, A1, and A2 when enable is inactive (low). The Address-Latch contents are unaffected when enable is held active (high).

OE1, OE2, OE3 (Pins 15, 16, 17) OUTPUT ENABLES

Any of the output enable pins inactive (OE1 = High or OE2 = High or OE3 = Low) causes the outputs (Y and \overline{Y}) to be in high-impedance states.

Y, \(\overline{Y}\) (Pins 19, 18)

These 3-state outputs (when not 3-stated) represent the data bit in the Data Latch selected by the Address Latch.

TIMING REQUIREMENTS (input $t_r = t_f = 6$ ns)

			Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, D0-D7 to Data-Latch Enable (Figure 5)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
t _{su}	Minimum Setup Time, A0-A2 to Address-Latch Enable (Figure 5)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
^t h	Minimum Hold Time, Data-Latch Enable to D0-D7 (Figure 5)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
th	Minimum Hold Time, Address-Latch Enable to A0-A2 (Figure 5)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _W	Minimum Pulse Width, Data-Latch Enable (Figure 3)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _W	Minimum Pulse Width, Address-Latch Enable (Figure 3)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

FUNCTION TABLE

		- 4 - 1-		Inpu	its		Out	puts	
I	dress La Intents		Data- Latch	Out	put Ena	ables			Description
A2	A1	A0	Enable	0E1	OE2	OE3	Υ	<u>7</u>	
× × ×	X X X	X X X	× × ×	H X X	X H X	X X L	Z Z Z	Z Z Z	Outputs in high-impedance states
		ILILIL		L		H	D0 D1 D2 D3 D4 D5 D6	DO D1 D2 D3 D4 D5 D6 D7	Data Latch is transparent
	LLHHLLHH	TTTTTT	I			H	D0 _n D1 _n D2 _n D3 _n D4 _n D5 _n D6 _n D7 _n	DO _n D1 n D2 n D3 n D4 n D5 n D6 n D7 n	New data is stored in Data Latch and is not alterable

[#] Represents bits in the Address Latch. See Address-Latch Enable pin description.

X = don't care

Z = high impedance

D0-D7 = the data at inputs D0 through D7

 $D0_{n}$ - $D7_{n}$ = the data present at inputs D0 through D7 when the Data-Latch Enable pin was taken high.

SWITCHING WAVEFORMS




Figure 1.




Figure 2.




Figure 3.




Figure 4.





Figure 5.

TEST CIRCUITS



^{*}Includes all probe and jig capacitance.

DEVICE UNDER TEST

DEVICE UNDER TEST

DEVICE UNDER TEST

DEVICE UNDER TEST

TEST POINT

1 k\(\Omega\)

CONNECT TO VCC WHEN TESTING tPIZ AND tPZICONNECT TO GND WHEN TESTING tPHZ AND tPZH-


*Includes all probe and jig capacitance.

Figure 7.

Figure 6.

5

EXPANDED LOGIC DIAGRAM




Hex 3-State Noninverting Buffer with Common Enables **High-Performance Silicon-Gate CMOS**

The MC54/74HC365 is identical in pinout to the LS365. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device is a high-speed hex buffer with 3-state outputs and two common active-low Output Enables. When either of the enables is high, the buffer outputs are placed into high-impedance states. The HC365 has noninverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 90 FETs or 22.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC365



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC **CASE 648-08**

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ

Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

• 16	vcc
15	OUTPUT Enable 2
14	A5
13	Y5
12] A4
11] Y4
10] A3
9	1 Y3
	15 14 13 12 11

FUNCTION TABLE

	Inputs						
Enable 1	Enable 2	Α	Υ				
L	L	L	L				
L	L	Н	н				
Н	X	Х	Z				
X	Н	Х	Z				

X = don't care Z = high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either GND or V_{CC}). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	/ _{CC} =2.0 V / _{CC} =4.5 V	0	1000 500	ns
	١ ،	/cc = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	Parameter Test			Gua	aranteed L	imit	
Symbol		Test Conditions	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =V _{CC} -0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	Vin=VIH I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH}$ $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$		3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	Vin=V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{\text{in}} = V_{\text{IL}}$ $ I_{\text{out}} \le 6.0 \text{ mA}$ $ I_{\text{out}} \le 7.8 \text{ mA}$		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin = VCC or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 µA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

		1	Guaranteed Limit			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	220 44 37	275 55 47	330 66 56	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	220 44 37	275 55 47	330 66 56	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance	_	10	10	: 10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

Γ	C _{PD}	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} =5.0 V	
		Used to determine the no-load dynamic power consumption:		
		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	40	pF
-		For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS




Figure 1.

Figure 2.

VCC

GND


HIGH IMPEDANCE

VOL

VOH

HIGH IMPEDANCE

TEST CIRCUITS



*Includes all probe and jig capacitance.

DEVICE UNDER TEST

OUTPUT

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 connect to v_{CC} when testing tplz and tplz connect to some when testing tplz and tplz.

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)

1 k\(\Omega\)


1 k\(\Om

*Includes all probe and jig capacitance.

Figure 3.

Figure 4.

LOGIC DETAIL




Hex 3-State Inverting Buffer with Common Enables High-Performance Silicon-Gate CMOS

The MC54/74HC366 is identical in pinout to the LS366. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device is a high-speed hex buffer with 3-state outputs and two common active-low Output Enables. When either of the enables is high, the buffer outputs are placed into high-impedance states. The HC366 has inverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 78 FETs or 19.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC366



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

			1
OUTPUT C	1 •	16	o _{CC}
A0 [2	15	OUTPUT Enable 2
Y0 🖸	3	14	A5
A1 [4	13	1 Y5
Y1 🛭	5	12] A4
A2 [6	11] Y4
Y2 [7	10	A3
GND [8	9	1 Y3
			,

FUNCTION TABLE

	Inputs				
Enable 1	Enable 2	A	Υ		
L	L	L	Н		
L	L	Н	L		
Н	Х	X	Z		
Х	Н	X	Z		

X = don't care

Z=high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused

outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time Vol. (Figure 1) Vol.	C=2.0 V C=4.5 V	0	1000 500	ns
	Vo	C = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Guaranteed Limit			
Symbol	Parameter	Test Conditions	v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =V _{CC} -0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} = V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
			_{out} ≤6.0 mA _{out} ≤7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			_{out} ≤6.0 mA _{out} ≤7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance Vin=V _{IL} or V _{IH} V _{out} =V _{CC} or GND	State	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C For high frequency or heavy load considerations, see Chapter 4.

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6 ns)


			Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	2.0 4.5 6.0	95 19 16	120 24 20	145 29 25	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	220 44 37	275 55 47	330 66 56	ns
tPZL, ^t PZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	220 44 37	275 55 47	330 66 56	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	CPD	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} =5.0 V		l
-		Used to determine the no-load dynamic power consumption:			١
ļ		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	40	pF	l
1		For load considerations, see Chapter 4.			

SWITCHING WAVEFORMS









Figure 2.

TEST CIRCUITS



*Includes all probe and jig capacitance.

DEVICE UNDER TEST DEVICE UNDER TEST CL*


CONNECT TO V_{CC} WHEN TESTING tplz and tpzl. Connect to Gnd when Testing tphz and tpzh.

*Includes all probe and jig capacitance.

Figure 3.

Figure 4.

LOGIC DETAIL



Hex 3-State Noninverting Buffer with Separate 2-Bit and 4-Bit Sections


High-Performance Silicon-Gate CMOS

The MC54/74HC367 is identical in pinout to the LS367. The device inputs are compatible with standard CMOS outputs, with pullup resistors, they are compatible with LSTTL outputs.

This device is arranged into 2-bit and 4-bit sections, each having its own active-low Output Enable. When either of the enables is high, the affected buffer outputs are placed into high-impedance states. The HC367 has noninverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 92 FETs or 23 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC367



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

OUTPUT C	1 •	16	v _{cc}
A0 [15	OUTPUT ENABLE 2
YO [3	14] A5
A1 [4	13	1 Y5
Y1 🖸	5	12	1 A4
A2 [6	11] Y4
Y2 [7	10	ДАЗ
GND [8	9	Та
			•

FUNCTION TABLE

Inpu	Inputs		
Enable 1, Enable 2	A	Y	
L	L	L	
L	Н	н	
Н	X,	Z	

X = don't care Z = high-impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter		Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	aranteed Li	imit	
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	$\begin{vmatrix} V_{\text{out}} = V_{\text{CC}} - 0.1 \text{ V} \\ I_{\text{out}} \le 20 \mu \text{A} \end{vmatrix}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH}$ $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$		3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{\text{in}} = V_{\text{IL}}$ $ V_{\text{out}} \le 20 \ \mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{\text{in}} = V_{\text{IL}}$ $ I_{\text{out}} \le 6.0 \text{ mA}$ $ I_{\text{out}} \le 7.8 \text{ mA}$		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND	6.0	±0.1	± 1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)


			Gu			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	190 38 32	240 48 41	285 57 48	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	40	pF
	For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS



TEST CIRCUITS





Figure 3.

Figure 4.

MOTOROLA HIGH-SPEED CMOS LOGIC DATA

LOGIC DETAIL



Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections


High-Performance Silicon-Gate CMOS

The MC54/74HC368 is identical in pinout to the LS368. The device inputs are compatible with standard CMOS outputs, with pullup resistors, they are compatible with LSTTL outputs.

This device is arranged into 2-bit and 4-bit sections, each having its own active-low Output Enable. When either of the enables is high, the affected buffer outputs are placed into high-impedance states. The HC368 has inverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 80 FETs or 20 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC368



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT OUTPUT 16 Vcc **ENABLE 1** 15 OUTPUT ENABLE 2 A0 1 2 14 🛮 A5 Y0 🛛 3 A1 [4 13 D Y5 Y1 🛭 12 A4 A2 🛭 Y2 [10 D A3 GND I 8

X = don't care Z = high-impedance

5

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to $+7.0$	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating - Plastic DIP: $-10~\text{mW}/^{\circ}\text{C}$ from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	/ _{CC} =2.0 V / _{CC} =4.5 V / _{CC} =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

						V	Gua	aranteed Li	mit	
Symbol	Parameter Test Conditions	s	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit			
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧		
V _{IL}	Maximum Low-Level Input Voltage	$V_{\text{out}} = V_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧		
Vон	Minimum High-Level Output Voltage	$V_{\text{in}} = V_{\text{IL}}$ $ I_{\text{out}} \le 20 \ \mu\text{A}$		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧		
			ut ≤6.0 mA ut ≤7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20			
V _{OL}	Maximum Low-Level Output Voltage	$V_{\text{in}} = V_{\text{IH}}$ $ I_{\text{out}} \le 20 \ \mu\text{A}$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧		
			ut ≤6.0 mA ut ≤7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40			
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	±1.0	μΑ		
loz	Maximum Three-State Leakage Current	Output in High-Impedance S Vin=V _{IL} or V _{IH} V _{out} =V _{CC} or GND	State	6.0	±0.5	± 5.0	± 10.0	μΑ		
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ		

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

			Gu			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH [,] ^t PHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	2.0 4.5 6.0	95 19 16	120 24 20	145 29 25	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
^t PZL, ^t PZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	190 38 32	240 48 41	285 57 48	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance	_	10	10	10	рF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption:		1	l
	PD=CPD VCC2f+ICC VCC	40	pF	
	For load considerations, see Chapter 4.		ĺ	l

SWITCHING WAVEFORMS






Figure 1.

Figure 2.

TEST CIRCUITS



*Includes all probe and jig capacitance.




*Includes all probe and jig capacitance.

Figure 3.

Figure 4.

LOGIC DETAIL



The MC54/74HC373 is identical in pinout to the LS373. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold time becomes latched.

The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.


The HC373 is identical in function to the HC573, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HC533, which has inverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 186 FETs or 46.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC373





DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT						
OUTPUT ENABLE [1 •	20	o v _{cc}			
00 [2	19] 07			
DO [3	18	1 07			
D1 [4	17] D6			
Q1 [5	16] 06			
02 [6	15] 05			
D2 [7	14] 05			
D3 [8	13	D 04			
03 [9	12	<u>]</u> 04			
GND [10	11	LATCH ENABLE			

	FUNCTION TABLE						
	Inputs			Output			
	Output Enable	Latch Enable	D	a			
	L	Н	н	Н			
	L	Н	L	L			
-	L	L	х	no change			
	Н	Х	Х	Z			

X = don't care Z = high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
İ	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			l	Guaranteed Limit			
Symbol	Parameter	Test Conditions	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	· V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$		3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		vcc	Guaranteed Limit			
Symbol	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t PLH, ^t PHL	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	<u> </u>	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Latch)	Typical @ 25°C, V _{CC} = 5.0 V	
1	Used to determine the no-load dynamic power consumption:		
1	PD=CPD VCC2f+ICC VCC	41	рF
1	For load considerations, see Chapter 4.		


TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Guaranteed Limit			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input D to Latch Enable (Figure 4)	2.0 4.5 6.0	25 5 5	30 6 6	40 8 7	ns
th	Minimum Hold Time, Latch Enable to Input D (Figure 4)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
tw	Minimum Pulse Width, Latch Enable (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS



EXPANDED LOGIC DIAGRAM



MOTOROLA

Advance Information

Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS

The MC54/74HCT373A may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The HCT373A is identical in pinout to the LS373.


The eight latches of the HCT373A are transparent D-type latches. While the Latch Enable is high the Q outputs follow the Data Inputs. When Latch Enable is taken low, data meeting the setup and hold times becomes latched.

The Output Enable does not affect the state of the latch, but when Output Enable is high, all outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

The HCT373A is identical in function to the HCT573, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HCT533, which has inverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 196 FETs or 49 Equivalent Gates
- Improvements over HCT373
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity


LOGIC DIAGRAM



*Equivalent to a two-input NAND gate.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HCT373A



J SUFFIX CERAMIC CASE 732-03

N SUFFIX PLASTIC CASE 738-03



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCTXXXN Plastic MC54HCTXXXJ Ceramic MC74HCTXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

OUTPUT			
ENABLE	1•	20	VCC
. 00	d 2	19	Q7
D0	d 3	18	D7
D1	d 4	17 þ	D6
01	d 5	. 16	Q6
02	d 6	15	Q5
D2	d 7	14	D5
D3	d s	13	D4
Q3	d ₉	12	Q4
GND	10		LATCH ENABLE

FUNCTION TABLE

I CHOICH IADEL							
	Inputs						
Output Enable	Latch Enable	D	a				
L L	H H	H L	H L				
L	L	x	no change				
Н	X	Х	Z				

X = don't care

Units

ea.

μW

Z = high impedance

MC54/74HCT373A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	±35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP) (Ceramic DIP)	260 300	°C

This device contains protection cir-cuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

puts must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Test Conditions	V	Guaranteed Limit			
Symbol	Parameter		VCC	25°C to −55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	٧
VIL	Maximum Low-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or V}_{\text{CC}} - 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
VOH	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} l _{out} ≤ 20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.7	
VOL	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \ \mu\text{A}$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
lin	Maximum Input Leakage Current	Vin = VCC or GND	5.5	±0.1	± 1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	5.5	±0.5	± 5.0	±10	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	5.5	4.0	40	160	μΑ

ΔICC		Vin = 2.4 V, Any One Input		> -55°C	25℃ to 125℃	
	Current	$V_{in} = V_{CC}$ or GND, Other Inputs $I_{out} = 0 \mu A$	5.5	2.9	2.4	mA

NOTE 1. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V ±10%, C_L = 50 pF, Input t_r = t_f = 6.0 ns)


		Gu				
Symbol	Parameter		≤85°C	≤125°C	Unit	
tPLH, tPHL	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	28	35	42	ns	
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to Ω (Figures 2 and 5)	32	40	48	ns	
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	30	38	45	ns	
tpzl, tpzh	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	35	44	53	ns	
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	12	15	18	ns	
Cin	Maximum Input Capacitance	10	10	10	pF	
Cout	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF	

C _{PD}	Power Dissipation Capacitance (Per Latch)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	65	pF

TIMING REQUIREMENTS (V_{CC} = 5.0 V \pm 10%, Input t_r = t_f = 6.0 ns)


Symbol		Gu			
	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input D to Latch Enable (Figure 4)	10	13	15	ns
^t h	Minimum Hold Time, Latch Enable to Input D (Figure 4)	10	13	15	ns
tw	Minimum Pulse Width, Latch Enable (Figure 2)	12	15	18	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	500	500	500	ns

EXPANDED LOGIC DIAGRAM



MC54/74HCT373A

SWITCHING WAVEFORMS



LATCH ENABLE 1.3 V TPLH TPHL GND

Figure 1.

Figure 2.




Figure 3.





Figure 4.

TEST CIRCUITS



*Includes all probe and jig capacitance.

DEVICE UNDER TEST

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OUTPUT

OU

*Includes all probe and jig capacitance.

Figure 5.

Figure 6.

Octal 3-State Noninverting D Flip-Flop High-Performance Silicon-Gate CMOS


The MC54/74HC374 is identical in pinout to the LS374. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Data meeting the setup time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip-flops, but when Output Enable is high, the outputs are forced to the high-impedance state; thus, data may be stored even when the outputs are not enabled.

The HC374 is identical in function to the HC574, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HC534, which has inverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 266 FETs or 66.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC374





DW SUFFIX SOIC CASE 751D-03

CASE 738-03

ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 20 V_{CC} Output Enable 1 • 19**1** Q7 Q0 **[** 18**b** D7 D0 **[** 17**h** D6 D1 **d** 16 Q6 0105 15 Q5 02 16 14**D** D5 D2 **d**7 D3 **D**8 13**D** D4 12**1** Q4 Q3 🗖 9 GND 110 11 Clock

	Inputs		Output
Output Enable	Clock	D	a
L		Н	Н
L		L	L
L	L, H, 🔪	×	no change
н	x	×	z

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) VC(= 2.0 V = 4.5 V = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V l _{out} ≤ 20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 6.0 \text{ mA}$ $ I_{\text{out}} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{In} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

	'	.,	Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C		Unit	
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	180 36 31	225 45 38	270 54 46	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption:			1
	PD=CPD VCC2f+ICC VCC	40	pF	
	For load considerations, see Chapter 4.			l

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Gua	aranteed Li	imit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _h	Minimum Hold Time, Clock to Data (Figure 3)	2.0 4.5 6.0	25 5 5	30 6 6	40 8 7	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS




Figure 1.

Figure 2.






Figure 3.

TEST CIRCUITS



*Includes all probe and jig capacitance.




*Includes all probe and jig capacitance.

Figure 4.

Figure 5.

EXPANDED LOGIC DIAGRAM



Octal 3-State Noninverting D Flip-Flop with **LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS**

The MC54/74HCT374A may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.


The HCT374A is identical in pinout to the LS374.

Data meeting the setup and hold time is clocked to the outputs with the rising edge of Clock. The Output Enable does not affect the state of the flipflops, but when Output Enable is high, the outputs are forced to the highimpedance state. Thus, data may be stored even when the outputs are not enabled.

The HCT374A is identical in function to the HCT574, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HCT534, which has inverting outputs.


- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 276 FETs or 69 Equivalent Gates
- Improvements over HCT374
 - Improved Propagation Delays
 - 50% Lower Quiescent Power
 - Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM



This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HCT374A



J SUFFIX CERAMIC CASE 732-03

N SUFFIX PLASTIC **CASE 738-03**



DW SUFFIX SOIC **CASE 751D-03**


ORDERING INFORMATION

MC74HCTXXXN MC54HCTXXXJ MC74HCTXXXDW SOIC

Plastic Ceramic

 $T_{\Delta} = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT



FUNCTION TABLE

				,
Γ		Inputs		Output
	Output Enable	Clock	D	Q
Γ	L		Н	Н
١	L		L	L
1	L	L,H,—_	X	no change
	н	Х	Х	Z

= don't care

MC54/74HCT374A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed Li	mit	
Symbol	Parameter	Parameter Test Conditions	VCC	25°C to −55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V l _{out} ≤ 20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V l _{out} ≤ 20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
VOH	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} l _{out} ≤ 20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		V _{in} = V _{IH} or V _{IL} l _{out} ≤ 6.0 mA	4.5	3.98	3.84	3.7	
VOL	Maximum Low-Level Output Voltage	$V_{in} = V_{iH} \text{ or } V_{iL}$ $ I_{out} \le 20 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		V _{in} = V _{IH} or V _{IL} l _{out} ≤ 6.0 mA	4.5	0.26	0.33	0.4	
lin	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	5.5	±0.1	± 1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	5.5	±0.5	±5.0	±10	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA	5.5	4.0	40	160	μΑ

ΔICC		V _{in} = 2.4 V, Any One Input		> -55°C	25°C to 125°C		
	Current	$V_{in} = V_{CC}$ or GND, Other Inputs $I_{out} = 0 \mu A$	5.5	2.9	2.4	mA	

NOTE 1. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

MC54/74HCT374A

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V \pm 10%, C_L = 50 pF, Input t_r = t_f = 6.0 ns)

	Parameter	Gu	aranteed Li	mit	
Symbol		25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	30	24	20	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	31	39	. 47	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	30	38	45	ns
tPZL,	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	30	38	45	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	12	15	18	ns
Cin	Maximum Input Capacitance	10	10	10	pF
Cout	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} =5.0 V		
	Used to determine the no-load dynamic power consumption: PD = CPD Vcc ² f + Icc Vcc	65	pF	

TIMING REQUIREMENTS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, Input $t_r = t_f = 6.0 \text{ ns}$)

		Gu	Guaranteed Limit		
Symbol	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	12	15	18	ns
th	Minimum Hold Time, Clock to Data (Figure 3)	5.0	5.0	5.0	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	12	15	18	ns
t _r , tf	Maximum Input Rise and Fall Times (Figure 1)	500	500	500	ns

MC54/74HCT374A

SWITCHING WAVEFORMS




Figure 1.

Figure 2.






Figure 3.

TEST CIRCUITS





*Includes all probe and jig capacitance.




*Includes all probe and jig capacitance.

Figure 4.

Figure 5.

EXPANDED LOGIC DIAGRAM



Advance Information


Quad 2-Input Exclusive OR GateHigh-Performance Silicon-Gate CMOS

The MC54/74HC386 is identical in pinout to the LS386. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC386 is identical in function to the HC86, but has a different pin assignment.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 56 FETs or 14 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC386



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE Inputs Output A B Y L L L L H H H L H H H L

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused

outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	0	Vcc	٧	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC=2.0 V CC=4.5 V CC=6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	·			Guaranteed Limit			İ	
Symbol	Parameter Test Conditions		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit	
ViH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	v
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

	Parameter	T.,	Gu			
Symbol		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	T -	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		_
	PD = CPD VCC2f+ICC VCC	33	pF
	For load considerations, see Chapter 4.		






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (¼ of the Device Shown)



9

MOTOROLA SEMICONDUCTOR | TECHNICAL DATA

Dual 4-Stage Binary Ripple Counter with ÷2 and ÷5 Sections

High-Performance Silicon-Gate CMOS


The MC54/74HC390 is identical in pinout to the LS390. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 4-bit counters, each composed of a divide-by-two and a divide-by-five section. The divide-by-two and divide-by-five counters have separate clock inputs, and can be cascaded to implement various combinations of $\div 2$ and/or $\div 5$ up to a $\div 100$ counter.


Flip-flops internal to the counters are triggered by high-to-low transitions of the clock input. A separate, asynchronous reset is provided for each 4-bit counter. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or strobes except when gated with the Clock of the HC390.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 244 FETs or 61 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC390



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 16 VCC Clock Aa 1 1 ● 15 Clock Ab Reset a 2 14 Reset b Q_{Aa}d3 Clock Ba 4 13 D QAb 12 Clock Bb Q_{Ba} **Q** 5 11 1 Q_{Bb} Q_{Ca} 10 D QCb Q_{Da}t GND 8 9 **b** QDb

Clo	ock		
Α	В	Reset	Action
Х	Х	Н	Reset ÷ 2 and ÷ 5
~_	Х	L	Increment ÷ 2
Х	7	L	Increment ÷ 5

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA.
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
1	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq (V_{in} \text{ or } V_{out}) \leq \mathsf{VCC}$. Unused inputs must always be tied

to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	0	Vcc	٧	
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time V (Figure 1) V	CC = 2.0 V	0	1000 500	ns
	(Figure 1) V	CC = 4.5 V CC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Test Conditions			Guaranteed Limit			
Symbol	Parameter			V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0 l _{out} ≤ 20 μA	.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0 I _{out} ≤ 20 μA	.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input $t_f = t_f = 6$ ns)

		vcc	Gu	aranteed Li	mit	
Symbol	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	2.0	5.4	4.4	3.6	MHz
	(Figures 1 and 3)	4.5	27	22	18	
		6.0	32	26	21	
tPLH,	Maximum Propagation Delay, Clock A to QA	2.0	120	150	180	ns
tPHL	(Figures 1 and 3)	4.5	24	30	36	
		6.0	20	26	31	
tPLH,	Maximum Propagation Delay, Clock A to QC (QA connected to Clock B)	2.0	290	365	435	ns
tPHL	(Figures 1 and 3)	4.5	58	73	87	
		6.0	49	62	74	
tPLH,	Maximum Propagation Delay, Clock B to QB	2.0	130	165	195	ns
tPHL	(Figures 1 and 3)	4.5	26	33	39	
		6.0	22	28	33	
tPLH,	Maximum Propagation Delay, Clock B to QC	2.0	185	230	280	ns
tPHL	(Figures 1 and 3)	4.5	37	46	56	
		6.0	31	39	48	
tPLH,	Maximum Propagation Delay, Clock B to QD	2.0	130	165	195	ns
tPHL	(Figures 1 and 3)	4.5	26	33	39	
		6.0	22	28	33	
tPHL	Maximum Propagation Delay, Reset to any Q	2.0	165	205	250	ns
	(Figures 2 and 3)	4.5	33	41	50	
		6.0	28	35	43	
tTLH,	Maximum Output Transition Time, Any Output	2.0	75	95	110	ns
tTHL	(Figures 1 and 3)	4.5	15	19	22	
	-	6.0	13	16	19	
Cin	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Counter)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
1	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	pF
	For load considerations, see Chapter 4 subject listing on page 4-2.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		١,,	Gu	aranteed Li	mit	Unit
Symbol	Parameter	V _{CC}	25°C to -55°C	≤ 85° C	≤125°C	
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock A or Clock B (Figure 2)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
t _w	Minimum Pulse Width, Clock A, Clock B (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
tw	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

INPUTS

CLOCK A (PINS 1, 15) and CLOCK B (PINS 4, 15) — Clock A is the clock input to the \div 2 counter; Clock B is the clock input to the \div 5 counter. The internal flip-flops are toggled by high-to-low transitions of the clock input.

CONTROL INPUTS

RESET (PINS 2, 14) — Asynchronous reset. A high at the Reset input prevents counting, resets the internal flip-flops, and forces Q_{Δ} through Q_{D} low.

OUTPUTS

 Q_A (PINS 3, 13) - Output of the \div 2 counter.

 Q_B , Q_C , Q_D (PINS 5, 6, 7, 9, 10, 11) — Outputs of the \div 5 counter. Q_D is the most significant bit. Q_A is the least significant bit when the counter is connected for BCD output as in Figure 4. Q_B is the least significant bit when the counter is operating in the bi-quinary mode as in Figure 5.

SWITCHING WAVEFORMS




Figure 1.





Figure 2.


TEST CIRCUIT




*Includes all probe and jig capacitance.

Figure 3.

EXPANDED LOGIC DIAGRAM



TIMING DIAGRAM (QA Connected to Clock B)



APPLICATIONS INFORMATION

Each half of the MC54/74HC390 has independent \div 2 and \div 5 sections (except for the Reset function). The \div 2 and \div 5 counters can be connected to give BCD or bi-quinary (2-5) count sequences. If output QA is connected to the Clock B input (Figure 4), a decade divider with BCD output is obtained. The function table for the BCD count sequence is given in Table 1.

To obtain a bi-quinary count sequence, the input signal is connected to the Clock B input, and output Ω_D is connected to the Clock A input (Figure 5). Ω_A provides a 50% duty cycle output. The bi-quinary count sequence function table is given in Table 2.

Table 1.
BCD Count Sequence*

		Output							
Count	QD	σc	QΒ	QA					
0	L	L	L	L					
1	L	L	L	Н					
2	L	L	н	L					
3	L	L	н	н					
4	L	н	L	L					
5	L	н	L	н					
6	L	н	H	L					
7	L	н	н	н					
8	Н	L	L	L					
9	Н	L	L	Н					

^{*}QA connected to Clock B input.

Table 2.
Bi-Quinary Count Sequence**

	Output					
Count	QA	a_{D}	σc	QB		
0	L	L	L	L		
1	L	L	L	н		
2	L	L	Н	L		
3	L	L	Н	Н		
4	L	н	L.	L		
8	н	L	L	L		
9	н	L	L	Н		
10	н	L	Н	L		
11	н	L	н	Н		
12	Н	Н	L	L		

^{**}Qp connected to Clock A input.

CONNECTION DIAGRAMS




Figure 4. BCD Count




Figure 5. Bi-Quinary Count

h

MOTOROLA SEMICONDUCTOR I TECHNICAL DATA

Dual 4-Stage Binary Ripple Counter High-Performance Silicon-Gate CMOS


The MC54/74HC393 is identical in pinout to the LS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two independent 4-bit binary ripple counters with parallel outputs from each counter stage. A \div 256 counter can be obtained by cascading the two binary counters.

Internal flip-flops are triggered by high-to-low transitions of the clock input. Reset for the counters is asynchronous and active-high. State changes of the Ω outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or as strobes except when gated with the Clock of the HC393.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 236 FETs or 59 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC393



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Clock a	1	14	v_{CC}
Reset a	2	13	Clock b
Q1 _a	1 3	12	Reset b
Q2 _a	d 4	11	Q1 _b
Q3 _a	c 5		Q2 _b
Q4 _a	d 6	9 þ	Q3 _b Q4 _b
GND	7	8	Q4 _b

FUNCTION TABLE

Inputs		Outnuto				
Clock	Reset	Outputs				
X	Н	L				
н	L	No Change				
L	L	No Change				
	L	No Change				
~	L	Ädvance to Next State				

5

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA .
lout	DC Output Current, per Pin	± 25	mΑ
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		CC=2.0 V	0	1000	ns
		CC = 4.5 V	0	500	l
	l v	CC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed L	imit		
Symbol	Parameter	Test Cor	ditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧	
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧	
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧	
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20		
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧	
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40		
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ	
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ	

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input $t_f = t_f = 6$ ns)

			Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	2.0	5.4	4.4	3.6	MHz
Ì	(Figures 1 and 3)	4.5	27	22	18	
		6.0	32	26	21	
tPLH,	Maximum Propagation Delay, Clock to Q1	2.0	120	150	180	ns
tPHL	(Figures 1 and 3)	4.5	24	30	36	
		6.0	20	26	31	
tPLH,	Maximum Propagation Delay, Clock to Q2	2.0	190	240	285	ns
tPHL	(Figures 1 and 3)	4.5	38	48	57	
		6.0	32	41	48	
tPLH,	Maximum Propagation Delay, Clock to Q3	2.0	240	300	360	ns
tPHL.	(Figures 1 and 3)	4.5	48	60	72	
		6.0	41	51	61	
tPLH,	Maximum Propagation Delay, Clock to Q4	2.0	290	365	435	ns
tPHL	(Figures 1 and 3)	4.5	58	73	87	
		6.0	49	62	74	
tPHL	Maximum Propagation Delay, Reset to any Q	2.0	165	205	250	ns
	(Figures 2 and 3)	4.5	33	41	50	
		6.0	28	35	43	
tTLH,	Maximum Output Transition Time, Any Output	2.0	75	95	110	ns
THL	(Figures 1 and 3)	4.5	15	19	22	
		6.0	13	16	19	
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Counter)	Typical @ 25°C, V _{CC} =5.0 V		ı
	Used to determine the no-load dynamic power consumption:			ı
	PD=CPD VCC2f+ICC VCC	40	pF	ĺ
	For load considerations, see Chapter 4.			Ĺ

TIMING REQUIREMENTS (Input t_r=t_f=6 ns)

		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Guaranteed Limit			
Symbol	Parameter	VCC	25°C to -55°C	≤ 85° C	≤125°C	Unit
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _W	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

PIN DESCRIPTIONS

......

INPUTS

CLOCK (PINS 1, 13) — Clock input. The internal flip-flops are toggled and the counter state advances on high-to-low transitions of the clock input.

CONTROL INPUTS

RESET (PINS 2, 12) - Active-high, asynchronous reset. A

separate reset is provided for each counter. A high at the Reset input prevents counting and forces all four outputs low.

OUTPUTS

Q1, Q2, Q3, Q4 (PINS 3, 4, 5, 6, 8, 9, 10, 11) — Parallel binary outputs. Q4 is the most significant bit.

SWITCHING WAVEFORMS




Figure 1.





Figure 2.

Device Under Test CL*

*Includes all probe and jig capacitance.


Figure 3. Test Circuit

EXPANDED LOGIC DIAGRAM



15

TIMING DIAGRAM



COUNT SEQUENCE

	Outputs				
Count	Q4	Q3	02	Q1	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	Н	L	
2	L	L	Н	н	
4	L	Н	L	L	
5	L	н	L	н	
6	L	Н	Н	L	
7	L	Н	Н	Н	
8	Н	L	L	L	
9	Н	L	L	н	
10	н	L	Н	L	
11	Н	L	Н	н	
12	н	Н	L	L	
13	Н	Н	L	н	
14	Н	н	Н	L	
15	Н	Н	Н	н	

The MC54/74HC533 is identical in pinout to the LS533. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible

with LSTTL outputs. These latches appear transparent to date (i.e., the outputs change asynchronously) when Latch Enable is high. The data appears at the outputs in inverted form.


latched. The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

When Latch Enable goes low, data meeting the setup and hold time becomes

The HC533 is identical in function to the HC563, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HC373, which has noninverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 256 FETs or 64 Equivalent Gates

LOGIC DIAGRAM



J SUFFIX CERAMIC **CASE 732-03**



N SUFFIX PLASTIC CASE 738-03



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceremic MC74HCXXXDW SOIC

 $T_{\Delta} = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT OUTPUT ENABLE (20 D VCC Q0 [2 19 D Q7 DO [] 3 18 07 17 0 06 D1 🛮 4 16 0 06 01 П 15 h 05 02 🛭 6 14 0 05 n2 [] 7 13 04 D3 [] 8 12 04 U3 [] 11 LATCH ENABLE GND [] 10

			
	Inputs		Output
Output Enable	Latch Enable	D	a
L	Н	н	L
L	н	L	H
L	L	х	no change
н	X	Х	Z

X = don't care Z = high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
l _{in}	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V _{CC}	25°C to 55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{In} = V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{iH}$ or V_{iL} $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{In} = V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{iH}$ or V_{iL} $ I_{out} \le 6.0$ mA $ I_{out} \le 7.8$ mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
ljn	Maximum Input Leakage Current	Vin=VCC or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-impedance State Vin = VIL or VIH Vout = VCC or GND	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND l _{out} = 0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_f = t_f = 6 ns)

	Parameter	\ ,_	Gu			
Symbol		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns-
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	T -	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)		15	15	15	pF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Latch)	Typical @ 25°C, V _{CC} =5.0 V		1
		Used to determine the no-load dynamic power consumption:			ı
- 1		PD=CPD VCC2f+ICC VCC	41	pF	ı
-		For load considerations, see Chapter 4.			١

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

	Parameter	Τ.,	Gu			
Symbol		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input D to Latch Enable (Figure 4)	2.0 4.5 6.0	25 5 5	30 6 6	40 8 7	ns
th	Minimum Hold Time, Latch Enable to Input D (Figure 4)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns
t _W	Minimum Pulse Width, Latch Enable (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _f , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS







Figure 1.

Figure 2.








Figure 3.

TEST CIRCUITS






*Includes all probe and jig capacitance.

.

Figure 6.

Figure 5.

EXPANDED LOGIC DIAGRAM



Octal 3-State Inverting Transparent Latch with LSTTL-Compatible Inputs

High-Performance Silicon-Gate CMOS

The MC54/74HCT533 may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The HCT533 is identical in pinout to the LS533.


When Latch Enable is high, these latches appear transparent to data (i.e., the outputs change asynchronously). The data appears at the outputs in inverted form. When Latch Enable is taken low, data meeting the set-up and hold times becomes latched.

The Output Enable does not affect the state of the latch, but when Output Enable is Mgh, all outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

The HCT533 is identical in function to the HCT563, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HCT373, which has noninverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 256 FETs or 64 Equivalent Gates

LOGIC DIAGRAM



MC54/74HCT533





DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCTXXXN Plastic MC54HCTXXXJ Ceramic MC74HCTXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

OUTPUT ENABLE	1 • 20	þvcc
Q0 C		1 07
DO [3 18	1 07
D1 C	4 17	D D6
01 🖸	5 16	1 06
02	6 15	1 05
.D2 [7 14	D D5
D3 C	8 13	D D4
Q3 C	9 12	04
GND C	10 11	PLATCH

FUNCTION TABLE

	Q L H No		
Output Enable	Latch Enable	D	a
L	Н	Н	L
L	Н	L	Н
L	L	x	No Change
Н	х	x	z

X = don't care Z = high impedance

5

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0$ mA	4.5	3.98	3.84	3.70	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		V _{in} =V _{IH} or V _{IL} l _{out} ≤6.0 mA	4.5	0.26	0.33	0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND	5.5	±0.1	±1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	5.5	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	5.5	8	80	160	μΑ

ΔICC	Additional Quiescent Supply	Vin = 2.4 V, Any One Input	1	≥ - 55°C	25°C to 125°C	
ì	Current	Vin = VCC or GND, Other Inputs	1			
		I _{out} =0 μA	5.5	2.9	2.4	mA

NOTES:

- 1. Information on typical parametric values can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($V_{CC}=5.0 \text{ V} \pm 10\%$, $C_l=50 \text{ pF}$, Input $t_r=t_f=6 \text{ ns}$)

			Guaranteed Limit			
Symbol	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit	
tPLH, tPHL	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	35	44	53	ns	
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	35	44	53	ns	
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	35	44	53	ns	
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	35	44	53	ns	
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	12	15	18	ns	
C _{in}	Maximum Input Capacitance	10	10	10	pF	
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	. 15	pF	

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.


C _{PD}	Power Dissipation Capacitance (Per Latch)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	65	рF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (V_{CC} =5.0 V ±10%, Input t_f = t_f =6 ns)


		Gu	aranteed Li	nteed Limit	
Symbol	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input D to Latch Enable (Figure 4)	20	25	30	ns
th	Minimum Hold Time, Latch Enable to Input D (Figure 4)	5	6	8	ns
tw	Minimum Pulse Width, Latch Enable (Figure 2)	16	20	24	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	500	500	500	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

EXPANDED LOGIC DIAGRAM




SWITCHING WAVEFORMS



LATCH ENABLE 1.3 V GND

Figure 1.

Figure 2.








Figure 3.

Figure 4.



TEST CIRCUITS



*Includes all probe and jig capacitance.

*Includes all probe and jig capacitance.

Figure 5.

Figure 6.

Octal 3-State Inverting D Flip-Flop

High-Performance Silicon-Gate CMOS


The MC54/74HC534 is identical in pinout to the LS534. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Data meeting the setup time is clocked, in inverted form, to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip-flops, but when Output Enable is high, the outputs are forced to the high-impedance state. Thus, data may be stored even when the outputs are not enabled.

The HC534 is identical in function to the HC564, which has the input pins on the opposite side of the package from the output pins. The device is similar in function to the HC374, which has noninverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 282 FETs or 68.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC534



J SUFFIX CERAMIC CASE 732-03



N SUFFIX PLASTIC CASE 738-03



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXDW Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

	-	L
1 0 2	20	1v _{cc}
	19	1 07
3	18	1 07
4	17	1 06
5	16	1 06
6	15] 05
7	14	D D5
8	13]D4
9	12]04
10	11	Осгоск
	2 3 4 5 6 7 8	2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12

FUNCTION TABLE

1		Output		
	Output Enable	Clock	D	a
	L L	<i>></i>	H	L H
	L	L,H,	х	No Change
	Н	x	x	Z

X = don't care Z = high impedance

5

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤(Vin or Vout) ≤ VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	ed to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V	0 0	1000 500	ns
	,	V _{CC} = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 6.0 \text{ mA}$ $ I_{\text{out}} \le 7.8 \text{ mA}$		3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0$ mA $ I_{out} \le 7.8$ mA		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_f = t_f = 6$ ns)

			Gua	aranteed Li	mit	
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 - 35	4.8 24 28	4.0 20 24	MHz
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	180 36 31	225 45 38	270 54 46	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tpzh,	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	рF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	40	рF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Guaranteed Limit		mit	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Clock to Data (Figure 3)	2.0 4.5 6.0	25 5 5	30 6 6	40 8 7	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , tf	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS





Figure 3


Figure 4. Test Circuit



*Includes all probe and jig capacitance.

Figure 5. Test Circuit

EXPANDED LOGIC DIAGRAM



Octal 3-State Inverting D Flip-Flop with **LSTTL-Compatible Inputs**

High-Performance Silicon-Gate CMOS

The MC54/74HCT534 may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.


The HCT534 is identical in pinout to the LS534.

Data meeting the setup and hold time is clocked, in inverted form, to the outputs with the rising edge of Clock. The Output Enable does not affect the state of the flip-flops, but when Output Enable is high, the outputs are forced to the highimpedance state. Thus, data may be stored even when the outputs are not enabled.

The HCT534 is identical in function to the HCT564, which has the input pins on the opposite side of the package from the output pins. This device is similar in function to the HCT374, which has noninverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 229 FETs or 57 Equivalent Gates

LOGIC DIAGRAM



MC54/74HCT534



ORDERING INFORMATION

MC74HCTXXXN **Plastic** MC54HCTXXXJ Ceramic MC74HCTXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT ENABLE 1 1 20 DVCC 19 107 00 **d** DO 113 18 107 17 **h**D6 D1 **d**4 01 d 5 16 006 15 05 02 0 6 14 005 D2 D 7 13 004 D3 **[1**8 12 004 03 49 GND 10 11 CLOCK

	Inputs		Output
Output Enable	Clock	D	a
L		Н	L
L		L	н
L	L,H, 🔨	х	no
н	x	х	change Z

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions		Guaranteed Limit			
			Vcc	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		V _{in} =V _{IH} or V _{IL} I _{out} ≤6.0 mA	4.5	3.98	3.84	3.70	
VOL	Maximum Low-Level Output Voltage	$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 20 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL} l _{out} ≤6.0 mA	4.5	0.26	0.33	0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	5.5	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND	5.5	±0.5	±5.0	± 10.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{OUT} =0 μA	5.5	8	80	160	μΑ

ΔICC	Additional Quiescent Supply	V _{in} =2.4 V, Any One Input		≥ -55°C	25°C to 125°C	
ı	Current	Vin=VCC or GND, Other Inputs				
		l _{out} =0 μA	5.5	2.9	2.4	mA

NOTES:

- 1. Information on typical parametric values can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (V_{CC}=5.0 V \pm 10%, C_L=50 pF, Input t_f=t_f=6 ns)

Symbol	Parameter	Gu	Guaranteed Limit		
		25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	25	31	38	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	35	44	53	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	35	44	53	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	35	44	53	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	12	15	18	ns
C _{in}	Maximum Input Capacitance	10	10	10	pF
Cout	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.


C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
1	PD=CPD VCC2f+ICC VCC	65	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS ($V_{CC}=5.0 \text{ V} \pm 10\%$, Input $t_f=t_f=6 \text{ ns}$)

Symbol		Guaranteed Limit		mit		
	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit	
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	10	13	15	ns	
th	Minimum Hold Time, Clock to Data (Figure 3)	5	5	5	ns	
t _w	Minimum Pulse Width, Clock (Figure 1)	16	20	24	ns	
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	500	500	500	ns	

SWITCHING WAVEFORMS





Octal 3-State Inverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS


The MC54/74HC540 is identical in pinout to the LS540. The device inputs are compatible with standard CMOS outputs. External pullup resistors make them compatible with LSTTL outputs.

The HC540 is an octal inverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.


The HC540 is similar in function to the HC541, which has noninverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 124 FETs or 31 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC540





DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENTS

OE1	1 •	20	VCC
A1 !	2	19	0E2
A2	3	18	Y1
A3	4	17	Y2
A4 İ	5	16	Y3
A5	6	15	Y4
A6 l	7	14	Y5
A7	8	13	Y6
A8 l	9	12	Y7
GND.	10	11	Y8

FUNCTION TABLE

1		Inputs	Output	
	OE1	OE2	Υ	
	L	L	L	Н
	L	L	н	L
	н	х	x	Z
	Х	н	X	Z

Z=high impedance X=don't care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ìL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C
For high frequency or heavy load considerations, see Chapter 4-

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referen	nced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types	3	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Gua	aranteed Li	mit	
Symbol	Parameter	Test Condition	ıs	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input	V _{out} =0.1 V		2.0	1.5	1.5	1.5	٧
	Voltage	I _{out} ≤20 μA		4.5 6.0	3.15 4.2	3.15 4.2	3.15 4.2	
VIL	Maximum Low-Level Input Voltage	V _{out} =V _{CC} -0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
			out ≤6.0 mA out ≤7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			out ≤6.0 mA out ≤7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	± 0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance Vin=VIL or VIH Vout=VCC or GND	State	6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_f = t_f = 6$ ns)


	Parameter		Gua			
Symbol		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH, ^t PHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns-
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance		10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} =5.0 V		١
	Used to determine the no-load dynamic power consumption:			l
	PD=CPD VCC2f+ICC VCC	35	pF	I
	For load considerations, see Chapter 4.			١

SWITCHING WAVEFORMS









Figure 2.

TEST CIRCUITS



^{*}Includes all probe and jig capacitance.

DEVICE UNDER TEST POINT

OUTPUT

1 k0

1 k0

TESTING TELIZ AND TELI CONNECT TO GND WHEN TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTING THE AND TESTIN

*Includes all probe and jig capacitance.

Figure 3.

Figure 4.

MOTOROLA HIGH-SPEED CMOS LOGIC DATA

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9) — Data input pins. Data on these pins appear in inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS


OE1, **OE2** (**PINS 1**, **19**) — Output enables (active-low). When a low voltage is applied to both of these pins, the outputs

are enabled and the device functions as an inverter. When a high voltage is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11) — Device outputs. Depending upon the state of the output enable pins, these outputs are either inverting outputs or high-impedance outputs.

LOGIC DETAIL




The MC54/74HCT540 is identical in pinout to the LS540. This device may be used as a level converter for interfacing TTL or NMOS to High-Speed CMOS inputs.

The HCT540 is an octal inverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

The HCT540 is similar in function to the HCT541, which has noninverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 164 FETs or 41 Equivalent Gates

LOGIC DIAGRAM



MC54/74HCT540



ORDERING INFORMATION

MC74HCTXXXN Plastic MC54HCTXXXJ Ceramic MC74HCTXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENTS

0E1 [1 •	20	VCC
A1 [2	19	0E2
A2 [3	18	Y1
A3 [4	17	Y2
A4 [5	16	Y3
A5 [6	15	Y4
A6 [7	14	Y5
A7 [8	13	Y6
A8 [9	12	Y7
GND [10	竗	Y8

FUNCTION TABLE

	Inputs		Output
OE1	OE2	Α	Υ
L	L	L	H
L	L	Н	L
Н	х	Х	Z
Х	н	X	Z

Z = high impedance X = don't care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
l _{in}	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout) ≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		$V_{in} = V_{iH}$ or V_{iL} $ I_{out} \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.70	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	>
		V _{in} =V _{IH} or V _{IL} I _{out} ≤6.0 mA	4.5	0.26	0.33	0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND	5.5	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	5.5	±0.5	±5.0	± 10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 µA	5.5	8	80	160	μΑ

Δlcc		V _{in} =2.4 V, Any One Input		≥ -55° C	25°C to 125°C	
1	Current	V _{in} =V _{CC} or GND, Other Inputs				
		l _{out} =0 μA	5.5	2.9	2.4	mA

NOTES:

- 1. Information on typical parametric values can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V \pm 10%, C_L = 50 pF, Input t_f = t_f = 6 ns)


		Gua	aranteed Li	mit	
Symbol	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	30	38	45	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	35	44	53	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	45	56	68	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns
C _{in}	Maximum Input Capacitance	10	10	10	pF
Cout	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^{2f} + I_{CC} \ V_{CC}$	50	pF
	For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS








Figure 1.

Figure 2.

TEST CIRCUITS







*Includes all probe and jig capacitance.

Figure 4.

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9) — Data input pins. Data on these pins appear in inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS


OE1, OE2 (PINS 1, 19) — Output enables (active low). When a low level is applied to both of these pins, the outputs

are enabled and the device functions as an inverter. When a high level is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11) — Device outputs. Depending upon the state of the output-enable pins, these outputs are either inverting outputs or high impedance outputs.

LOGIC DETAIL



Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS


The MC54/74HC541 is identical in pinout to the LS541. The device inputs are compatible with standard CMOS outputs. External pullup resistors make them compatible with LSTTL outputs.

The HC541 is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

The HC541 is similar in function to the HC540, which has inverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 140 FETs or 35 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC541



J SUFFIX CERAMIC CASE 732-03



N SUFFIX PLASTIC CASE 738-03



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXDW Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

0E1	10.	20 1 V _{CC}
A1	2	19 5 0E2
A2	d 3	18) Y1
A3	d 4	17 1 Y2
A4	d 5	16 þ Y3
A5	d 6	15 Y4
A6	d 7	14 75
A 7	d 8	13 Y6
A8	d 9	12 1 17
GND	10	11 Y8

FUNCTION TABLE

	Inputs	Output	
OE1	OE2	Α	γ
L	L	L	L
L	L	Н	Н
н	х	X	Z
x	н	X	z

Z = high impedance X = don't care

5

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC.

Unused inputs must always be tied

SOIC Package: -7 mW/°C from 65° to 125°C For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	d to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1)	/ _{CC} =2.0 V / _{CC} =4.5 V	0	1000 500	ns
	\ \	/CC=6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	Guaranteed Limit		
Symbol	Parameter	Test Cond	itions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =V _{CC} -0.1 V I _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} =V _{IH}	I _{out} ≤ 6.0 mA I _{out} ≤ 7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} = V _{IL} I _{out} ≤ 20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
	,	$V_{in} = V_{IL}$	I _{out} ≤6.0 mA I _{out} ≤7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impeda Vin=V _{IL} or V _{IH} V _{out} =V _{CC} or GND	nce State	6.0	±0.5	± 5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

		V	Guaranteed Limit			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance	Ι –	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	pF
	For load considerations, see Chapter 4.		İ

SWITCHING WAVEFORMS




Figure 1.





Figure 2.

TEST CIRCUITS



^{*}Includes all probe and jig capacitance.

DEVICE UNDER TEST

DEVICE UNDER TEST

TEST POINT

OUTPUT

1 k\(\Omega\)

CL *

CONNECT TO VCC WHEN TESTING tPLZ AND tPZL-CONNECT TO GND WHEN TESTING tPHZ AND tPZH-

*Includes all probe and jig capacitance.

Figure 3.

Figure 4.

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9) — Data input pins. Data on these pins appear in noninverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS


OE1, OE2 (PINS 1, 19) — Output enables (active-low). When a low level is applied to both of these pins, the outputs

are enabled and the device functions as a noninverting buffer. When a high level is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11) — Device outputs. Depending upon the state of the output-enable pins, these outputs are either noninverting outputs or high impedance outputs.

LOGIC DETAIL




The MC54/74HCT541 is identical in pinout to the LS541. The device may be used as a level converter for interfacing TTL or NMOS to High-Speed CMOS inputs.

The HCT541 is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

The HCT541 is similar in function to the HCT540, which has inverting outputs.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 180 FETs or 45 Equivalent Gates

LOGIC DIAGRAM



MC54/74HCT541





DW SUFFIX

CASE 751D-03

ORDERING INFORMATION

MC74HCTXXXN Plastic
MC54HCTXXXJ Ceramic
MC74HCTXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENTS

OE1	10	20	Vcc
A1	d 2	19	0E2
A2	d 3	18	Y1
A3	d 4	17	Y2
A4	d 5	16) Y3
A5	d 6	15) Y4
A6	d 7	14) Y5
A7	d a	13] Y6
A8	C 9	12] Y7
GND	10	11] Y8

FUNCTION TABLE

Inputs		Output
OE2	Α	Y
٦	L	
L	н	
Х	х	z
н	х	Z
	L X	L L L H X X

Z = high impedance X = don't care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Package1	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

†Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
tr, tf	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua			
Symbol	Parameter	Test Conditions	Vcc	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} − 0.1 V I _{out} ≤20 μA	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤ 20 μA	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	٧
		$V_{in} = V_{iH}$ or V_{iL} $ I_{out} \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.70	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	v
		V _{in} =V _{IH} or V _{IL} I _{out} ≤6.0 mA	4.5	0.26	0.33	0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND	5.5	±0.1	± 1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND	5.5	±0.5	±5.0	±10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 µA	5.5	8	80	160	μΑ

ΔICC	Additional Quiescent Supply	Vin=2.4 V, Any One Input		≥ - 55°C	25°C to 125°C	
	Current	Vin=V _{CC} or GND, Other Inputs				
		l _{out} =0 μA	5.5	2.9	2.4	mA

NOTES:

- 1. Information on typical parametric values can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $C_L = 50 \text{ pF}$, input $t_r = t_f = 6 \text{ ns}$)

		Gua			
Symbol	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	30	38	45	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	35	44	53	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Y (Figures 2 and 4)	45	56	68	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns
C _{in}	Maximum Input Capacitance	10	10	10	рF
Cout	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	50	pF
t	For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS





Figure 1.

Figure 2.

TEST CIRCUITS






Figure 4.

Figure 3.

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9) — Data input pins. Data on these pins appear in noninverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS


OE1, OE2 (PINS 1, 19) — Output enables (active low). When a low level is applied to both of these pins, the outputs

are enabled and the device functions as a noninverting buffer. When a high level is applied to either input, the outputs assume the high impedance state.

OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11) — Device outputs. Depending upon the state of the output-enable pins, these outputs are either noninverting outputs or high impedance outputs.

LOGIC DETAIL



Octal 3-State Inverting Transparent Latch High-Performance Silicon-Gate CMOS

The MC54/74HC563 is identical in pinout to the LS563. The device inputs are compatible with standard CMOS outputs: with pullup resistors, they are compatible with LSTTL outputs.

This device is identical in function to the HC533 but has the Data Inputs on the opposite side of the package from the outputs to facilitate PC board layout.


These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. The data appears at the outputs in inverted form. When Latch Enable goes low, data meeting the setup and hold time becomes

The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.


The HC573 is the noninverting version of this function.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 202 FETs or 50.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC563



ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT							
OUTPUT ENABLE	1 •	20	lv _{cc}				
DO [2	19] 00				
D1 [3	18] 01				
D2 [4	17	02				
D3 [5	16] a3				
D4 🖸	6	15] Q4				
D5 C	7	14] Q5				
D6 C	8	13] Q6				
D7 C	9	12] 07				
GND [10	11	LATCH ENABLE				
1							

FUNCTION TABLE						
	inputs		Output			
Output Enable	Latch Enable	D	a			
L	Н	Н	L			
L	н	L	н			
L	L	x	no change			
Н	Х	X	Z			
X = don't care						

Z = high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	۰c
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V_{in}, V_{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	· °C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	Parameter			Gua	aranteed Li	mit	
Symbol		Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \qquad I_{\text{out}} \le 6.0 \text{ mA} \\ I_{\text{out}} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 6.0 \text{ mA}$ $ I_{\text{out}} \le 7.8 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	±10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Gu			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance .		10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Latch)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f+ICC VCC For load considerations, see Chapter 4.	37	pF

TIMING REQUIREMENTS (input $t_r = t_f = 6$ ns)

		Vcc	Guaranteed Limit			
Symbol	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
^t su	Minimum Setup Time, Input D to Latch Enable (Figure 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
th	Minimum Hold Time, Latch Enable to Input D (Figure 4)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _W	Minimum Pulse Width, Latch Enable (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS




Figure 1.




Figure 2.




Figure 3.






Figure 4.

TEST CIRCUITS



*Includes all probe and jig capacitance.




*Includes all probe and jig capacitance.

Figure 5.

Figure 6.

EXPANDED LOGIC DIAGRAM



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Octal 3-State Inverting D Flip-Flop High-Performance Silicon-Gate CMOS


The MC54/74HC564 is identical in pinout to the LS564. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device is identical in function to the HC534 but has the flip-flop inputs on the opposite side of the package from the outputs to facilitate PC board layout.


Data meeting the setup time is clocked, in inverted form, to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip-flops, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be stored even when the outputs are not enabled. The HC564 is the inverting version of the HC574.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 282 FETs or 70.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC564



ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT				
Output Enable	1 •	20 V _{CC}		
D0 [2	19 00		
D1 [3	18 01		
D2 [4	17 02		
D3 🖸	5	16 1 Q3		
D4 🕻	6	15 04		
D5 🖸	7	14 1 Q5		
D6 [8	13 06		
D7 [9	12 07		
GND [10	11 Clock		

FUNCTION TABLE Inputs Output Output α Fnable Clock ח Н н 1 1 L, H, Χ no change Ζ X = don't care

Z= high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused

outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
		Vcc = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			.,	Gua	aranteed L	imit	
Symbol	Parameter Test Conditions		VCC	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		V _{in} =V _{IH} or V _{IL} I _{out} ≤6.0 m. I _{out} ≤7.8 m.		3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{In} =V _{IH} or V _{IL} l _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{IH} or V _{IL} I _{out} ≤6.0 m. I _{out} ≤7.8 m.		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	±0.1	±1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μΑ
ICC	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μА

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_f = t_f = 6$ ns)

		vcc	Gu			
Symbol	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF


NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		_
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	38	pF
Ĺ	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		Vcc	Guaranteed Limit			
Symbol	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Clock to Data (Figure 3)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns






Figure 1.

Figure 2.




Figure 3.

TEST CIRCUITS




Figure 4.





Figure 5.

EXPANDED LOGIC DIAGRAM



Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS

The MC54/74HC573 is identical in pinout to the LS573. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold time becomes latched.


The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be latched even when the outputs are not enabled.

The HC573 is identical in function to the HC373 but has the Data Inputs on the opposite side of the package from the outputs to facilitate PC board layout.

The HC573 is the noninverting version of the HC563.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 218 FETs or 54.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC573



J SUFFIX CERAMIC CASE 732-03



N SUFFIX PLASTIC CASE 738-03



DW SUFFIX SOIC CASE 751D-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXDW Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT					
OUTPUT ENABLE	1 •	20	vcc		
00 [2	19	00		
D1 C	3	18	þaı		
D2 [4	17	02		
D3 [5	16	þ a3		
D4 [6	15	04		
D5 C	7	14	1 05		
D6 C	8	13	1 06		
D7 🖸	9	12	1 07		
GND [10	11	LATCH ENABLE		
'	L		J		

	FUNCTION TABLE							
		Output						
	Output Enable	Latch Enable	D	a				
	L L	H H	H L	H L				
-	L	L	x	no change				
1	Н	X	X	Z				

X = don't care Z = high impedance

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	000	°C
	(Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\text{GND} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V_{in}, V_{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	V
TA	Operating Temperature, All Package Types	Operating Temperature, All Package Types		+ 125	°C
t _r , t _f	(Figure 1) V ₍	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Guaranteed Limit	Total Conditions VCC Guarantee	Guaranteed Limit			
Symbol	Parameter	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} - 0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	Vin=VIH or VIL I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \qquad I_{\text{out}} \le 6.0 \text{ mA} \\ I_{\text{out}} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \qquad I_{\text{out}} \le 6.0 \text{ mA} \\ I_{\text{out}} \le 7.8 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

			Gua	aranteed Li	mit	
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input D to Q (Figures 1 and 5)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	_	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Latch)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f+ICC VCC For load considerations, see Chapter 4.	37	pF

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Guaranteed Limit			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input D to Latch Enable (Figure 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
th	Minimum Hold Time, Latch Enable to Input D (Figure 4)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _W	Minimum Pulse Width, Latch Enable (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS




Figure 1.




Figure 2.




Figure 3.




Figure 4.

TEST CIRCUITS




Figure 5.





Figure 6.

EXPANDED LOGIC DIAGRAM



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Octal 3-State Noninverting D Flip-Flop High-Performance Silicon-Gate CMOS

The MC54/74HC574 is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Data meeting the setup time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip-flops, but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be stored even when the outputs are not enabled.

The HC574 is identical in function to the HC374 but has the flip-flop inputs on the opposite side of the package from the outputs to facilitate PC board layout. The HC574 is the noninverting version of the HC564.

Output Drive Capability: 15 LSTTL Loads

Outputs Directly Interface to CMOS, NMOS, and TTL

Operating Voltage Range: 2 to 6 V


Low Input Current: 1 μA

• High Noise Immunity Characteristic of CMOS Devices

In Compliance with the Requirements Defined by JEDEC Standard No. 7A

• Chip Complexity: 266 FETs or 66.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC574



ORDERING INFORMATION

MC74HCXXXN Plastic MC54HCXXXJ Ceramic MC74HCXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT						
Output Enable	1 •	20	Vcc			
D0 [2	19	Q0			
D1 [3	18	Q1			
D2 🕻	4	17	Q2			
D3 🕻	5	16	Q3			
D4 🕻	6	15	Q4			
D5 [7	14	Q5			
D6 🖸	8	13	Q6			
D7 🕻	9	12	Q7			
GND [10	11	Clock			

	Inputs		Output
Output Enable	Clock	D	a
L		Н	Н
L		L	L
L	L,H,~_	X	no change
Н	X	X	z

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC=2.0 V CC=4.5 V CC=6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed L	imit	
Symbol	Parameter	Test Condi	Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0 l _{out} ≤20 μA).1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0 l _{out} ≤20 μA).1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤6.0 mA I _{out} ≤7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{iH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤6.0 mA I _{out} ≤7.8 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND		6.0	±0.5	±5.0	± 10.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μА

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

		1.,	Gu	aranteed Li	mit	
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
^t PLH, ^t PHL	Maximum Propagation Delay, Clock to Q (Figures 1 and 4)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	рF


NOTES:

- For propagation delays with loads other than 50 pF, see Chapter 4.
 Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Flip-Flop)	Typical @ 25°C, V _{CC} = 5.0 V	
]	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	38	рF
	For load considerations, see Chapter 4.		

TIMING RECUIREMENTS (Input tr=tf=6 ns)

Symbol	Parameter		Guaranteed Limit			
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Data to Clock (Figure 3)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Clock to Data (Figure 3)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns






Figure 1.

Figure 2.





Figure 3.

TEST CIRCUITS



*Includes all probe and jig capacitance.

Device Under Test

Output

Output


1 kn
Connect to VCC when testing tpLz and tpzL. Connect to GND when testing tpHz and tpzH.

* Includes all probe and jig capacitance.

Figure 5.

Figure 4.

EXPANDED LOGIC DIAGRAM



8-Bit Serial or Parallel-Input/ Serial-Output Shift Register with 3-State Output High-Performance Silicon-Gate CMOS

The MC54/74HC589 is similar in function to the HC597, which is not a 3-state device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of an 8-bit storage latch which feeds parallel data to an 8-bit shift register. Data can also be loaded serially (see Function Table). The shift register output, Q_H , is a three-state output, allowing this device to be used in busoriented systems.

The HC589 directly interfaces with the Motorola SPI serial data port on CMOS MPUs and MCUs.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 526 FETs or 131.5 Equivalent Gates

LOGIC DIAGRAM Data Input V_{CC}= Pin 16 Parallel GND = Pin 8 D Data Data Shift Ε Inputs Register Latch Output Latch Clock Shift Clock 11 Serial Shift/ 13 Parallel Load Output Enable

MC54/74HC589



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION


MC74HCXXXN MC54HCXXXJ MC74HCXXXD

Dimensions in Chapter 6.

Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages.

PIN ASSIGNMENT



5

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions. †Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 65° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			.,	Gua			
Symbol	Parameter	Test Conditions	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} -0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
	Ī	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{In} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \qquad I_{\text{out}} \le 6.0 \text{ mA} \\ I_{\text{out}} \le 7.8 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND	6.0	±0.5	±5.0	± 10.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, input $t_f = t_f = 6 \text{ ns}$)

			Gu	aranteed Li	imit	ŀ.
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 8)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Latch Clock to QH (Figures 1 and 8)	2.0 4.5 6.0	210 42 36	265 53 45	315 63 54	ns
^t PLH [,] ^t PHL	Maximum Propagation Delay, Shift Clock to Q _H (Figures 2 and 8)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLH, tPHL	Maximum Propagation Delay, Serial Shift/Parallel Load to QH (Figures 4 and 8)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Q _H (Figures 3 and 9)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Q _H (Figures 3 and 9)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 8)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	-	10	10	10	рF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	50	рF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		\ \v	Gu	aranteed Li	mit	
Symbol	Parameter	V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, A-H to Latch Clock	2.0	100	125	150	ns
	(Figure 5)	4.5	20	25	30	
		6.0	17	21	26	
t _{su}	Minimum Setup Time, Serial Data Input SA to Shift Clock	2.0	100	125	150	ns
	(Figure 6)	4.5	20	25	30	
		6.0	17	21	26	
t _{su}	Minimum Setup Time, Serial Shift/Parallel Load to Shift Clock	2.0	100	125	150	ns
	(Figure 7)	4.5	20	25	30	
ŀ		6.0	17	21	26	
th Minimum Hold Tin (Figure 5)	Minimum Hold Time, Latch Clock to A-H	2.0	25	30	40	ns
	(Figure 5)	4.5	5	6	8	
		6.0	5	6	7	
th	Minimum Hold Time, Shift Clock to Serial Data Input SA	2.0	5	5	5	ns
	(Figure 6)	4.5	5	5	5	
		6.0	5	5	5	
th	Minimum Hold Time, Shift Clock to Serial Shift/Parallel Load	2.0	5	5	5	ns
	(Figure 7)	4.5	5	5	5	
		6.0	5	5	5	
tw	Minimum Pulse Width, Shift Clock	2.0	80	100	120	ns
	(Figure 2)	4.5	16	20	24	
		6.0	14	17	20	
t _W	Minimum Pulse Width, Latch Clock	2.0	80	100	120	ns
	(Figure 1)	4.5	16	20	24	
		6.0	14	17	20	
t _w	Minimum Pulse Width, Serial Shift/Parallel Load	2.0	80	100	120	ns
	(Figure 4)	4.5	16	20	24	
		6.0	14	17	20	
t _r , t _f	Maximum Input Rise and Fall Times	2.0	1000	1000	1000	ns
	(Figure 1)	4.5	500	500	500	
		6.0	400	400	400	

NOTE: Information on typical parametric values can be found in Chapter 4.

FUNCTION TABLE

		Inputs						Resulting Function			
Operation	Output Enable	Serial Shift/ Parallel Load	Latch Clock	Shift Clock	Serial Input S _A	Parallel Inputs A-H	Data Latch Contents	Shift Register Contents	Output Q _H		
Force output into high-impedance state	Н	X	Х	Х	Х	Х	Х	Х	Z		
Load parallel data into data latch	L	Н		L, H, \	Х	a-h	a-h	U	U		
Transfer latch contents to shift register	L	L	L, H,~	X	X	X	U	LR _N →SR _N	LRH		
Contents of input latch and shift register are unchanged	L	н	L, H, ~	L, H,~	Х	Х	U	U	U		
Load parallel data into data latch and shift register	L	L	~	Х	Х	a-h	a-h	a-h	h		
Shift serial data into shift register	L	н	Х	~	D	Х	*	$SR_A = D;$ $SR_N \rightarrow SR_{N+1}$	SRG→SRH		
Load parallel data in data latch and shift serial data into shift register	L	н		~	D	a-h	a-h	$SR_A = D;$ $SR_N \rightarrow SR_{N+1}$	SRG→SRH		

LR = latch register contents

SR = shift register contents

a-h = data at parallel data inputs A-H

D=data (L, H) at serial data input SA


U = remains unchanged

X = don't care

Z=high impedance

^{* =} depends on Latch Clock input

SWITCHING WAVEFORMS




Shift Clock

The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s

Figure 1. (Serial Shift/Parallel Load = L)

Figure 2. (Serial Shift/Parallel Load = H)







Figure 4.

Figure 3.






Figure 6.




Figure 7.

Device Under Test Point

Output

CL*

* Includes all probe and jig capacitance.

morados un propo una jig capacitano

Figure 8. Test Circuit

TEST CIRCUIT




Figure 9.

PIN DESCRIPTIONS

DATA INPUTS

A, B, C, D, E, F, G, H (PINS 15, 1, 2, 3, 4, 5, 6, 7) — Parallel data inputs. Data on these inputs are stored in the data latch on the rising edge of the Latch Clock input.

S_A (PIN 14) — Serial data input. Data on this input is shifted into the shift register on the rising edge of the Shift Clock input if Serial Shift/Parallel Load is high. Data on this input is ignored when Serial Shift/Parallel Load is low.

CONTROL INPUTS

SERIAL SHIFT/PARALLEL LOAD (PIN 13) — Shift register mode control. When a high level is applied to this pin, the shift register is allowed to serially shift data. When a low level is applied to this pin, the shift register accepts parallel data from the data latch.

SHIFT CLOCK (PIN 11) — Serial shift clock. A low-to-high transition on this input shifts data on the serial data input into the shift register and data in stage H is shifted out Ω_H , being replaced by the data previously stored in stage G.


LATCH CLOCK (PIN 12) — Data latch clock. A low-to-high transition on this input loads the parallel data on inputs A-H into the data latch.

OUTPUT ENABLE (PIN 10) — Active-low output enable. A high level applied to this pin forces the O_H output into the high impedance state. A low level enables the output. This control does not affect the state of the input latch or the shift register.


OUTPUT

 $\mathbf{Q}_{\mathbf{H}}$ (PIN 9) — Serial data output. This pin is the output from the last stage of the shift register. This is a 3-state output.

TIMING DIAGRAM



LOGIC DETAIL



Advance Information

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs High-Performance Silicon-Gate CMOS


The MC54/74HC595A is identical in pinout to the LS595. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC595A consists of an 8-bit shift register and an 8-bit D-type latch with three-state parallel outputs. The shift register accepts serial data and provides a serial output. The shift register also provides parallel data to the 8-bit latch. The shift register and latch have independent clock inputs. This device also has an asynchronous reset for the shift register.


The HC595A directly interfaces with the Motorola SPI serial data port on CMOS MPUs and MCUs.


- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 328 FETs or 82 Equivalent Gates
- Improvements over HC595
 - Improved Propagation Delays
- 50% Lower Quiescent Power
- Improved Input Noise and Latchup Immunity

LOGIC DIAGRAM



MC54/74HC595A





This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or

V_{CC}). Unused outputs must be

left open.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to	2.0	6.0	٧	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	vcc	٧	
TA	Operating Temperature, All Packag	je Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			.,	Gua			
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	٧
VOH	Minimum High-Level Output Voltage, QA-QH	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 6.0 \text{ mA} \\ I_{out} \le 7.8 \text{ mA}$		3.98 5.48	3.84 5.34	3.7 5.2	
V _{OL}	Maximum Low-Level Output Voltage, Q _A -Q _H	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 6.0 \text{ mA} \\ I_{out} \le 7.8 \text{ mA}$		0.26 0.26	0.33 0.33	0.4 0.4	

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

DC ELECTRICAL CHARACTERISTICS (Continued)

					Gua			
Symbol	Parameter	Test Conditions		V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
Voн	Minimum High-Level Output Voltage, SQ _H	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		≤4.0 mA ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2		
VOL	VOL Maximum Low-Level Output Voltage, SQH	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
			≤4.0 mA ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
loz	Maximum Three-State Leakage Current, Qд-Q _H	Output in High-Impedance Vin=VIL or VIH Vout=VCC or GND	State	6.0	±0.5	±5.0	±10	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0 μA		6.0	4.0	40	160	μΑ

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF, input } t_f = t_f = 6.0 \text{ ns}$)

		V	Gua			
Symbol	Parameter	V _{CC}	25°C to −55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 7)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Shift Clock to SQ _H (Figures 1 and 7)	2.0 4.5 6.0	140 28 24	175 35 30	210 42 36	ns
^t PHL	Maximum Propagation Delay, Reset to SQ _H (Figures 2 and 7)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
tPLH, tPHL	Maximum Propagation Delay, Latch Clock to Qд-Q _H (Figures 3 and 7)	2.0 4.5 6.0	140 28 24	175 35 30	210 42 36	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Qд-QH (Figures 4 and 8)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Output Enable to Q _A -Q _H (Figures 4 and 8)	2.0 4.5 6.0	135 27 23	170 34 29	205 41 35	ns
tTLH, tTHL	Maximum Output Transition Time, Q _A -Q _H (Figures 3 and 7)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
tTLH, tTHL	Maximum Output Transition Time, SQ _H (Figures 1 and 7)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State), Q _A -Q _H	_	15	15	15	рF

C _{PD}	Power Dissipation Capacitance (Per Package) Used to determine the no-load dynamic power consumption:	Typical @ 25°C, V _{CC} = 5.0 V		
	PD = CPD VCC ² f + ICC VCC	300	pF	

TIMING REQUIREMENTS (Input $t_r = t_f = 6.0 \text{ ns}$)

		Vcc	Gua]		
Symbol	Parameter		25°C to -55°C	≤85°C	≤125°C U	Unit
t _{su}	Minimum Setup Time, Serial Data Input A to Shift Clock	2.0	50	65	75	ns
	(Figure 5)	4.5	10	13	15	
		6.0	9.0	11	13	
t _{su}	Minimum Setup Time, Shift Clock to Latch Clock	2.0	75	95	110	ns
	(Figure 6)	4.5	15	19	22	
		6.0	13	16	19	
th	Minimum Hold Time, Shift Clock to Serial Data Input A	2.0	5.0	5.0	5.0	ns
••	(Figure 5)	4.5	5.0	5.0	5.0	
		6.0	5.0	5.0	5.0	
t _{rec}	Minimum Recovery Time, Reset Inactive to Shift Clock	2.0	50	65	75	ns
	(Figure 2)	4.5	10	13	15	
		6.0	9.0	11	13	
tw	Minimum Pulse Width, Reset	2.0	60	75	90	ns
••	(Figure 2)	4.5	12	15	18	
		6.0	10	13	15	
tw	Minimum Pulse Width, Shift Clock	2.0	50	65	75	ns
••	(Figure 1)	4.5	10	13	15	
		6.0	9.0	11	13	
tw	Minimum Pulse Width, Latch Clock	2.0	50	65	75	ns
••	(Figure 6)	4.5	10	13	15	
		6.0	9.0	11	13	
t _r , t _f	Maximum Input Rise and Fall Times	2.0	1000	1000	1000	ns
	(Figure 1)	4.5	500	500	500	
	-	6.0	400	400	400	

FUNCTION TABLE

			Inputs	•			Resulting Fu	nction	
Operation	Reset	Serial Input A	Shift Clock	Latch Clock	Output Enable	Shift Register Contents	Latch Register Contents	Serial Output SQ _H	Parallel Outputs Q _A -Q _H
Reset shift register	L	×	х	L, H, \	L	L	U	L	U
Shift data into shift register	н	D		L, H, ∕_	L	$D \rightarrow SR_A;$ $SR_N \rightarrow SR_{N+1}$	U	$SR_G \rightarrow SR_H$	U
Shift register remains unchanged	Н	х	L, H, ∕∕	L, H, ~	L	U	U	. U	U
Transfer shift register contents to latch register	н	х	L, H, ∕∕_		L	U	SR _N → LR _N	U	SR_N
Latch register remains unchanged	х	х	×	L, H, 🔪	L	*	U	*	U
Enable parallel outputs	х	х	х	X	L	*	**	*	Enabled
Force outputs into high- impedance state	Х	Х	х	×	Н	*	**	*	Z

SR = shift register contents LR = latch register contents

PIN DESCRIPTIONS

INPUTS

A (Pin 14) — Serial Data Input. The data on this pin is shifted into the 8-bit serial shift register.

CONTROL INPUTS

Shift Clock (Pin 11) — Shift Register Clock Input. A low-to-high transition on this input causes the data at the Serial Input pin to be shifted into the 8-bit shift register.

Reset (Pin 10) — Active-low, Asynchronous, Shift Register Reset Input. A low on this pin resets the shift register portion of this device only. The 8-bit latch is not affected.

Latch Clock (Pin 12) — Storage Latch Clock Input. A low-to-high transition on this input latches the shift register data.

Output Enable (Pin 13) — Active-low Output Enable. A low on this input allows the data from the latches to be

D = data (L, H) logic level U = remains unchanged

X = don't care Z = high impedance

^{* =} depends on Reset and Shift Clock inputs ** = depends on Latch Clock input

presented at the outputs. A high on this input forces the outputs (QA-QH) into the high-impedance state. The serial output is not affected by this control unit.


OUTPUTS

QA-QH (Pins 15, 1, 2, 3, 4, 5, 6, 7) - Noninverted,

3-state, latch outputs.

SQ_H (Pin 9) — Noninverted, Serial Data Output. This is the output of the eighth stage of the 8-bit shift register. This output does not have three-state capability.


SWITCHING WAVEFORMS



VCC RESET GND **tPHL** OUTPUT SQH VCC SHIFT CLOCK GND

Figure 1.

Figure 2.







Figure 3.

Figure 4.








Figure 5.

Figure 6.





*Includes all probe and jig capacitance.






Figure 7.

Figure 8.

EXPANDED LOGIC DIAGRAM







5

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

8-Bit Serial or Parallel-Input/ Serial-Output Shift Register with Input Latch

High-Performance Silicon-Gate CMOS

The MC54/74HC597 is identical in pinout to the LS597. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of an 8-bit input latch which feeds parallel data to an 8-bit shift register. Data can also be loaded serially (see Function Table).

The HC597 is similar in function to the HC589, which is a 3-state device.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 516 FETs or 129 Equivalent Gates

MC54/74HC597



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08




D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

LOGIC DIAGRAM



PIN ASSIGNMENT

B 1 1 16 VCC
C 2 15 A
D 3 14 SA
E 1 4 13 Serial Shift/Parallel Load
F 5 12 Latch Clock
G 6 11 Shift Clock
H 7 10 Reset
GND 8 9 1 QH

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referen	ced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
		VCC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	ranteed Li	imit	
Symbol	Parameter	Test Conditions		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
V _{IН}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Voн	Minimum High-Level Output Voltage	$V_{in} = V_{iH} \text{ or } V_{iL}$ $ I_{out} \le 20 \mu A$:	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_f = t_f = 6 ns)

		١.,	Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 8)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Latch Clock to Q _H (Figures 1 and 8)	2.0 4.5 6.0	210 42 36	265 53 45	315 63 54	ns
tPLH, tPHL	Maximum Propagation Delay, Shift Clock to Q _H (Figures 2 and 8)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPHL	Maximum Propagation Delay, Reset to Q _H (Figures 3 and 8)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPLH, tPHL	Maximum Propagation De:வy, Serial Shift/Parallel Load to Q _H (Figures 4 and 8)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 8)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	50	pF
	For load considerations, see Chapter 4.		

PIN DESCRIPTIONS

DATA INPUTS

A, B, C, D, E, F, G, H (PINS 15, 1, 2, 3, 4, 5, 6, 7) — Parallel data inputs. Data on these inputs is stored in the input latch on the rising edge of the Latch Clock input.

SA (PIN 14) — Serial data input. Data on this input is shifted into the shift register on the rising edge of the Shift Clock input if Serial Shift/Parallel Load is high. Data on this input is ignored when Serial Shift/Parallel Load is low.

CONTROL INPUTS

SERIAL SHIFT/PARALLEL LOAD (PIN 13) — Shift register mode control. When a high level is applied to this pin, the shift register is allowed to serially shift data. When a low level is applied to this pin, the shift register accepts parallel data from the input latch, and serial shifting is inhibited.

RESET (PIN 10) — Asynchronous, Active-low shift register reset. A low level applied to this input resets the shift register to a low level, but does not change the data in the input latch.

SHIFT CLOCK (PIN 11) — Serial shift register clock. A low-to-high transition on this input shifts data on the Serial Data Input into the shift register and data in stage H is shifted out Ω_H , being replaced by the data previously stored in stage G.

LATCH CLOCK (PIN 12) — Latch clock. A low-to-high transition on this input loads the parallel data on inputs A-H into the input latch.

OUTPUT

Q_H (PIN 9) — Serial data output. This pin is the output from the last stage of the shift register.

TIMING REQUIREMENTS (Input $t_f = t_f = 6$ ns)

		Gu			
Parameter	VCC V	25°C to -55°C	≤85°C	≤ 125°C	Unit
Minimum Setup Time, Parallel Data Inputs A-H to Latch Clock		100	125	150	ns
(Figure 5)	6.0	20 17	25 21	26	
Minimum Setup Time, Serial Data Input SA to Shift Clock	2.0	100	125	150	ns
(Figure 6)	4.5 6.0	20 17	25 21	30 26	
Minimum Setup Time, Serial Shift/Parallel Load to Shift Clock	2.0	100	125	150	ns
(Figure 7)	4.5 6.0	20 17	25 21	30 26	
Minimum Hold Time, Latch Clock to Parallel Data Inputs A-H	2.0	25	30	40	ns
(Figure 5)	4.5 6.0	5 5	6 6	8 7	
Minimum Hold Time, Shift Clock to Serial Data Input SA	2.0	5	5	5	ns
(Figure 6)	4.5 6.0	5 5	5 5	5 5	
Minimum Recovery Time, Reset Inactive to Shift Clock	2.0	100	125	150	ns
(Figure 3)					
Minimum Pulse Width, Latch Clock and Shift Clock	2.0	80	100	120	ns
(Figures 1 and 2)	4.5	16 14	20 17	24	
Minimum Pulse Width, Reset	2.0	80	100	120	ns
(Figure 3)	4.5	16	20	24	
Minimum Pulse Width, Serial Shift/Parallel Load					ns
(Figure 4)	4.5	16	20	24	,,,,
Maximum Input Rice and Fall Times					ns
(Figure 1)	4.5	500	500	500	ns
	Minimum Setup Time, Parallel Data Inputs A-H to Latch Clock (Figure 5) Minimum Setup Time, Serial Data Input SA to Shift Clock (Figure 6) Minimum Setup Time, Serial Shift/Parallel Load to Shift Clock (Figure 7) Minimum Hold Time, Latch Clock to Parallel Data Inputs A-H (Figure 5) Minimum Hold Time, Shift Clock to Serial Data Input SA (Figure 6) Minimum Recovery Time, Reset Inactive to Shift Clock (Figure 3) Minimum Pulse Width, Latch Clock and Shift Clock (Figures 1 and 2) Minimum Pulse Width, Reset (Figure 3) Minimum Pulse Width, Serial Shift/Parallel Load (Figure 4)	Winimum Setup Time, Parallel Data Inputs A-H to Latch Clock (Figure 5)	Minimum Setup Time, Parallel Data Inputs A-H to Latch Clock	Minimum Setup Time, Parallel Data Inputs A-H to Latch Clock	Minimum Setup Time, Parallel Data Inputs A-H to Latch Clock (Figure 5)

NOTE: Information on typical parametric values can be found in Chapter 4.

FUNCTION TABLE

			LOIACII	UN IAB	LE						
	Inputs							Resulting Function			
Operation	Reset	Serial Shift/ Parallel Load	Latch Clock	Shift Clock	Serial Input S _A	Parallel Inputs A-H	Latch Contents	Shift Register Contents	Output Q _H		
Reset shift register	L	×	L, H, ~_	Х	Х	Х	U	L	L		
Reset shift register; load parallel data into data latch	L	×		Х	X	a-h	a-h	L	L		
Load parallel data into data latch	Н	Н		L, H 🔨	X	a-h	a-h	U	U		
Transfer latch contents to shift register	н	L	L, H ~	×	×	×	U	LRN→SRN	LRH		
Contents of data latch and shift register are unchanged	н	н	L, H, ~~	L, H, ~_	×	×	U	U	U		
Load parallel data into data latch and shift register	н	L		X	×	a-h	a-h	a-h	h		
Shift serial data into shift register	н	н	×		D	×	*	SR _A =D; SR _N →SR _{N+1}	SR _G →SR _H		
Load parallel data into data latch and shift serial data into shift register	Н	н		~	D	a-h	a-h	SR _A = D; SR _N → SR _{N+1}	SR _G →SR _H		

LR = latch register contents SR = shift register contents U = remains unchanged

a-h = data at parallel data inputs A-H

X = don't care

* = depends on latch clock input

D = data (L, H) at serial data input SA

SWITCHING WAVEFORMS




Figure 1. (Serial Shift/Parallel Load = L)




Figure 2. (Serial Shift/Parallel Load = H)




Figure 3.




Figure 4.




Figure 5.




Figure 7.






Figure 6.



* Includes all probe and jig capacitance.


8. Test Circuit

EXPANDED LOGIC DIAGRAM



*NOTE: Stages C thru G (not shown in detail) are identical to stages A and B above.

TIMING DIAGRAM



Advance Information

Octal 3-State Inverting Bus Transceiver

High-Performance Silicon-Gate CMOS

The MC54/74HC640A is identical in pinout to the LS640. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


The HC640A is a 3-state transceiver that is used for 2-way asynchronous communication between data buses. The device has an active-low Output Enable pin, which is used to place the I/O ports into high-impedance states. The Direction control determines whether data flows from A to B or from B to A.

The HC640A performs functions similar to those of the HC245A and the HC643A.

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 276 FETs or 69 Equivalent Gates

LOGIC DIAGRAM B2 16 • вз 15 · B4 DATA 14 B5 ΠΑΤΔ PORT 13_B6 12 - B7 11 . B8 DIRECTION OUTPUT ENABLE 19 PIN 10-GND PIN 20-VCC

MC54/74HC640A



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

Ceramic

SOIC

MC54HCXXXAJ

MC74HCXXXADW

PIN ASSIGNMENT DIRECTION 11. 20 **p** V_{CC} 19 OUTPUT A1 d2 A2 n 3 18 B1 A3 🛮 4 17 B B2 16 D B3 A4 115 A5 TE 15 D B4 14 B5 A6 D 7 13 B6 12 B7 GND Q 10 11 🏻 в8

FUNCTION TABLE

Contro	ol Inputs	
Output Enable	Direction	Operation
L	L	Data transmitted from
		Bus B to Bus A
		(inverted)
L	н	Data transmitted from
		Bus A to Bus B
	ļ	(inverted)
Н	Х	Buses isolated (High-
		Impedance State)

X = don't care

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC640A

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND), Pin 1 or 19	- 1.5 to V _{CC} + 1.5	٧
V _{I/O}	DC I/O Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	>
lin	DC Input Current, per Pin	± 20	mA
1/0	DC I/O Current, per Pin	± 35	mA
Icc	DC Supply Current, VCC and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Package1	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq $\langle V_{in}$ or $V_{out} \rangle \leq$ V_{CC} . Unused inputs must always be

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

	Parameter		١.,	Gua	mit		
Symbol		Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} = V _{IH} or V _{IL} l _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 6.0 \text{ mA}$ $ I_{out} \le 7.8 \text{ mA}$		3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} = V _{IH} or V _{IL} I _{out} ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0$ mA $ I_{out} \le 7.8$ mA		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND, Pin 1 or 19	6.0	±0.1	± 1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND	6.0	±0.5	±5.0	± 10.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	6.0	4	40	160	μΑ

NOTE: Information on typical parametric values and high frequency or heavy load considerations can be found in Chapter 4, of the Motorola High-Speed CMOS Logic Data Book — DL129/R3.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS (Continued)

		Parameter Test Conditions	Guaranteed Limit						
Symbol	Parameter		25°C to −55°C		≤85°C		≤125°C		Unit
			Min	Max	Min	Max	Min	Max	
V _{IC+}	V _{CC} Input Diode Forward Voltage	$V_{CC} = 0 \text{ V, GND} = \text{Open}$ $I_{in} \text{ (each pin)} = 100 \mu\text{A}$	0.3	2.5	0.3	2.5	0.3	2.5	٧
V _{IC} -	GND Input Diode Forward Voltage	GND = 0 V, V_{CC} = Open I_{in} (each pin) = $-100 \mu A$	-0.3	- 2.5	-0.3	- 2.5	- 0.3	- 2.5	٧

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF, Input } t_f = t_f = 6 \text{ ns}$)

			Gua	aranteed Li	mit	
Symbol	Parameter	V _{CC}	25°C to −55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, A to B, B to A (Figures 1 and 3)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
tPLZ, tPHZ	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 28	ns
tPZL, tPZH	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	2.0 4.5 6.0	110 22 19	140 28 24	165 33 25	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
Cin	Maximum Input Capacitance, Pin 1 or 19	_	10	10	10	pF
C _{out}	Maximum Three-State I/O Capacitance (Output in High-Impedance State)	_	15	15	15	pF

ſ	C _{PD}	Power Dissipation Capacitance (Per Transceiver Channel)	Typical @ 25°C, V _{CC} = 5.0 V	
		Used to determine the no-load dynamic power consumption: $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$	40	pF

NOTE: For propagation delays with loads other than 50 pF and information on typical parametric values and load considerations, see Chapter 4, of the Motorola High-Speed CMOS Logic Data Book — DL129/R3.

SWITCHING WAVEFORMS





Figure 1



MC54/74HC640A

TEST CIRCUITS





Figure 3.

Figure 4.

EXPANDED LOGIC DIAGRAM



Octal 3-State Inverting Bus Transceiver with LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS

The MC54/74HCT640 may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.


The HCT640 is identical in pinout to the LS640.

The HCT640 is a 3-state inverting transceiver that is used for 2-way asynchronous communication between data buses. The device has an active-low Output Enable pin, which is used to place the I/O ports into high-impedance states. The Direction control determines whether data flows from A to B or from B to A.

The HCT640 performs functions similar to those of the HCT245 and the HCT643.

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 358 FETs or 89.5 Equivalent Gates

MC54/74HCT640



ORDERING INFORMATION

MC74HCTXXXN Plastic MC54HCTXXXJ Ceramic MC74HCTXXXDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT									
DIR	ECTION (1 •	20 1 V _{CC}							
	A1 C 2	19 DOUTPUT ENABLE							
	A2 🗖 3	18 B1							
	A3 🗖 4	17 B2							
	A4 C 5	16 B3							
	A5 🕻 6	15 B4							
	A6 t 7	14 D B5							
	A7 🕻 8	13 B6							
	A8 C 9	12 D B7							
	GND C 10	11 B8							

FUNCTION TABLE

Contro	ol Inputs	
Output Enable Direction		Operation
L	L	Data transmitted from Bus B to Bus A (inverted)
L	н	Data transmitted from Bus A to Bus B (inverted)
н	х	Buses Isolated (High- Impedance State)

X = don't care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND), Pin 1 or 19	-1.5 to V _{CC} + 1.5	٧
V _{I/O}	DC I/O Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
lin	DC Input Current, per Pin	±20	mA
1/0	DC I/O Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
	SOIC Packaget	500	
T _{stg}	Storage Temperature	65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
l	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq (V_{in})$ or $V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0 .	Vcc	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	0	500	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	imit		
Symbol	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} = 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	٧
VIL	Maximum Low-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} = 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		V _{in} =V _{IH} or V _{IL} I _{out} ≤6.0 mA	4.5	3.98	3.84	3.70	
VOL	Maximum Low-Level Output Voltage	$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 20 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND, Pin 1 or 19	5.5	±0.1	± 1.0	±1.0	μΑ
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND, I/O Pins	5.5	±0.5	±5.0	± 10.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	5.5	8	80	160	μΑ

ΔICC	Additional Quiescent Supply	Vin=2.4 V, Any One Input		≥ -55°C	25°C to 125°C	
	Current	Vin=V _{CC} or GND, Other Inputs				
		l _{out} =0 μA	5.5	2.9	2.4	mA

NOTES:

- 1. Information on typical parametric values can be found in Chapter 4.
- 2. Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

AC ELECTRICAL CHARACTERISTICS (V_{CC}=5.0 V \pm 10%, C_L=50 pF, Input t_f=t_f=6 ns)

			aranteed Li	mit		
Symbol	Parameter	25°C to -55°C	≤85°C	≤125°C	Unit	
tPLH, tPHL	Maximum Propagation Delay, A to B or B to A (Figures 1 and 3)	26	33	39	ns	
^t PLZ, ^t PHZ	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	35	44	52	ns	
tPZL, tPZH	Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 2 and 4)	46	58	69	ns	
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns	
Cin	Maximum Input Capacitance, Pin 1 or 19	10	10	10	рF	
C _{out}	Maximum Three-State I/O Capacitance (Output in High-Impedance State)	15	15	15	pF	

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Transceiver Channel)	Typical @ 25°C, V _{CC} = 5.0 V	
1	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	45	pF
	For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS




Figure 1.





Figure 2.

TEST CIRCUITS



^{*}Includes all probe and jig capacitance.

DEVICE UNDER TEST

OUTPUT

1 k\(\Omega\)


CONNECT TO V_{CC} WHEN TESTING tplz and tpzl connect to GND when Testing tphz and tpzl.

*Includes all probe and jig capacitance.

Figure 3.

Figure 4.

EXPANDED LOGIC DIAGRAM



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Octal 3-State Bus Transceivers and D Flip-Flops

High-Performance Silicon-Gate CMOS

The MC54/74HC646 and the MC54/74HC648 are identical in pinout to the LS646 and the LS648. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


These devices are bus transceivers with D flip-flops. Depending on the status of the Data-Source Selection pins, data may be routed to the outputs either from the flip-flops or transmitted real-time from the inputs (see Function Table and Application Information).

The Output Enable and the Direction pins control the transceiver's function. Bus A and Bus B cannot be routed as outputs to each other simultaneously, but can be routed as inputs to the A and B flip-flops simultaneously. Also, the A and B flip-flops can be routed as outputs to Bus A and Bus B simultaneously. Additionally, when either or both of the ports are in the high-impedance state, these I/O pins may be used as inputs to the D flip-flops for data storage.


The user should note that because the clocks are not gated with the Direction and Output Enable pins, data at the A and B ports may be clocked into the storage flip-flops at any time.


- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 780 FETs or 195 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC646 MC54/74HC648





HC646 - Noninverting Outputs HC648 - Inverting Outputs

MC54/74HC646 MC54/74HC648

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{I/O}	DC I/O Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
1/0	DC I/O Current, per Pin	±35	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

For high frequency or heavy load considerations, see Chapter 4.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \leq \mathsf{V}_{in}$ or $\mathsf{V}_{out} \rbrace \leq \mathsf{VCC}$.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or $V_{\rm CC}$). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referen	0	Vcc	V	
TA	Operating Temperature, All Package Types	55	+ 125	°C	
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
	(1.19415-1)	V _{CC} =6.0 V	Ö	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua				
Symbol	Parameter	Test Conditions	V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit	
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V ! _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V	
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧	
Vон	Minimum High-Level Output Voltage	Vin=V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V	
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0$ mA $ I_{out} \le 7.8$ mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20		
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V	
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 6.0$ mA $ I_{out} \le 7.8$ mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40		
lin	Maximum Input Leakage Current	V _{in} = V _{CC} or GND (Pins 1, 2, 3, 21, 22, and 23)	6.0	±0.1	±1.0	±1.0	μΑ	
loz	Maximum Three-State Leakage Current	Output in High-Impedance State Vin = VIL or VIH Vout = VCC or GND, I/O Pins	6.0	±0.5	±5.0	± 10.0	μΑ	
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ	

NOTE: Information on typical parametric values can be found in Chapter 4.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

MC54/74HC646•MC54/74HC648

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Gu			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 3, 4 and 9)	2.0 4.5 6.0	6.0 30 35	4.8 24 28	4.0 20 24	MHz
tPLH, tPHL	Maximum Propagation Delay, Input A to Output B (or Input B to Output A) (Figures 1, 2 and 9)	2.0 4.5 6.0	170 34 29	215 43 37	255 51 43	ns
tPLH, tPHL	Maximum Propagation Delay, A-to-B Clock to Output B (or B-to-A Clock to Output A) (Figures 3, 4 and 9)	2.0 4.5 6.0	220 44 37	275 55 47	330 66 56	ns
tPLH, tPHL	Maximum Propagation Delay, A-to-B Source to Output B (or B-to-A Source to Output A) (Figures 5, 6 and 9)	2.0 4.5 6.0	170 34 29	215 43 37	255 51 43	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, Direction or Output Enable to Output A or B (Figures 7, 8 and 10)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tPZL, tPZH	Maximum Propagation Delay, Direction or Output Enable to Output A or B (Figures 7, 8 and 10)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 9)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	рF
C _{out}	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Channel)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
1	PD=CPD VCC2f+ICC VCC	60	рF
1	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

Symbol		V	Gua			
	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input A to A-to-B Clock (or Input B to B-to-A Clock) (Figures 3 and 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, A-to-B Clock to Input A (or B-to-A Clock to Input B) (Figures 3 and 4)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _W	Minimum Pulse Width, A-to-B Clock (or B-to-A Clock) (Figures 3 and 4)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC646 • MC54/74HC648


FUNCTION TABLE - HC646 (The Function Table for the HC648 is the same as this, but with the outputs inverted)

		Contro	Inputs			Data Port Storage Flip- Status Flop States				
Output Enable	Direc- tion	A-to-B Clock	B-to-A Clock	A-to-B Source	B-to-A Source	А	В	QΑ	α _B	Description of Operation
Н	Х	H,L,~	H, L, 🔍	х	х	Input:	Input:	no change	no change	The output functions of the A and B ports are disabled.
		~	~	x	×	L H X	X X L H	L H X	X X L H	The ports may be used as inputs to the storage flip-flops. Data at the inputs are clocked into the flip-flops with the rising edge of the Clocks.
L	н					input:	Output:			The output mode of the B data port is enabled and behaves according to the following logic equation: $B = [A*(\overline{A-to-B}\ Source)]$
		н,∟,~_	x*	L	×	L H	L H	no change no change	no change no change	+ [QA*(A-to-B Source)] 1.) When A-to-B Source is low, the data at the A data port are displayed at the B data port. The states of the storage flip-flops are not affected.
				н	×	×	QΑ	no change	no change	 When A-to-B Source is high, the states of the A storage flip-flops are displayed at the B data port.
		\ \	X*	L	×	L H	L H	L H	no change no change	 When A-to-B Source is low, the data at the A data port are clocked into the A storage flip-flops by a rising-edge signal on the A-to-B Clock.
				Н	x	L H	Од Од	L H	no change no change	4.) When A-to-B Source is high, the data at the A data port are clocked into the A storage flip-flops by a rising-edge signal on the A-to-B Clock. The states, Q _A , of the storage flip-flops propagate directly to the B data port.
L	L					Output:	Input:			The output mode of the A data port is enabled and behaves according to the following logic equation:
										A=[B•(B-to-A Source)] +[Q _B •(B-to-A Source)]
		x*	H,L,~	х	L	H	H	no change no change	no change no change	 When B-to-A Source is low, the data at the B data port are displayed at the A data port. The states of the storage flip-flops are not affected.
				×	H	QΒ	Х	no change	no change	When B-to-A Source is high, the states of the B storage flip-flops are displayed at the A data port.
		X*	\ 	х	L	LH	H	no change no change	H	3.) When B-to-A Source is low, the data at the B data port are clocked into the B storage flip-flops by a rising-edge signal on the B-to-A Clock.
				х	H	Q _B Q _B	L H	no change no change	L H	4.) When B-to-A Source is high, the data at the B data port are clocked into the B storage flip-flops by a rising-edge signal on the B-to-A Clock. The states, Q _B , of the storage flip-flops propagate directly to the A data port.

^{*}The clocks are not internally gated with either the Output Enables or the Source inputs. Therefore, data at the A and B ports may be clocked into the storage flip-flops at any time.


MC54/74HC646 • MC54/74HC648

TYPICAL APPLICATIONS



Data Storage From A and/or B Bus

Real-Time Transfer From Bus A to Bus B



Real-Time Transfer From Bus B to Bus A

MC54/74HC646•MC54/74HC648

TIMING DIAGRAMS AND SWITCHING DIAGRAMS - HC646

(The Diagrams For The HC648 Are The Same As Below, But With The Outputs Inverted)




Figure 2. A Data Port = Output, B Data Port = Input






Figure 3. A Data Port = Input, B Data Port = Output






Figure 4. B Data Port = Input, A Data Port = Output



NOTES:

- 1. B Data Port (output) changes from the level of the storage flip-flop, Q_A, to the level of A Data Port (input).
- 2. B Data Port (output) changes from the level of A Data Port (input) to the level of the storage flip-flop, QA.
- 3. The A storage flip-flop, A-to-B Source, and A Data Port (input) have simultaneously changed states.

Figure 5. A Data Port = Input, B Data Port = Output



NOTES:

- 1. A Data Port (output) changes from the level of the storage flip-flop, QB, to the level of B Data Port (input).
- 2. A Data Port (output) changes from the level of B Data Port (input) to the level of storage flip-flop, QB.
- 3. The B storage flip-flop, B-to-A Source, and B Data Port (input) have simultaneously changed states for the purpose of this example. A Data Port (output) is now displaying the voltage level of B Data Port (input).

Figure 6. A Data Port = Output, B Data Port = Input

PIN DESCRIPTIONS

INPUTS/OUTPUTS

A0-A7 (PINS 4-11) and B0-B7 (PINS 20-13) — A and B data ports. These pins may function either as inputs to or outputs from the transceivers.

CONTROL INPUTS

OUTPUT ENABLE (PIN 21) — Active-low output enable. When this pin is low, the outputs are enabled and function normally. When this pin is high, the A and B data ports are in high-impedance states. See the Function Table.

DIRECTION (PIN 3) — Data direction control. When the Output Enable pin is low, this control pin determines the direction of data flow. When Direction is high, the A data

ports are inputs and the B data ports are outputs. When Direction is low, the A data ports are outputs and the B data ports are inputs.

A-TO-B CLOCK, B-TO-A CLOCK (PINS 1, 23) — Clocks for the internal D flip-flops. With a low-to-high transition on the appropriate Clock pin, data on the A (or B) inputs are clocked into the internal A (or B) flip-flops. These clocks are not internally gated with the Output Enable or the Direction pins, therefore data at the A and B pins may be clocked into the storage flip-flops at any time.

A-TO-B SOURCE, B-TO-A SOURCE (PINS 2, 22) — Datasource selection pins. Depending upon the states of these pins (see the Function Table), data at the outputs may come either from the inputs or from the D flip-flops.




Figure 7




Figure 8






Figure 9. Test Circuit

Figure 10. Test Circuit

LOGIC DETAIL






MOTOROLA SEMICONDUCTOR TECHNICAL DATA

8-Bit Equality Comparator High-Performance Silicon-Gate CMOS


The MC54/74HC688 is identical in pinout to the LS688. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC688 compares two 8-bit binary or BCD words and indicates whether or not they are equal. By using the Cascade Input, two or more of the devices may be cascaded to compare words of more than 8 bits.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 116 FETs or 29 Equivalent Gates




MC54/74HC688



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

SOIC

MC74HCXXXDW



FUNCTION TABLE

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 2) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed Li	imit	
Symbol	Parameter Test Condition		ditions	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} l _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)


			Gua	aranteed Li	mit	
Symbol	Symbol Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output A = B (Figures 1 and 3)	2.0 4.5 6.0	210 42 36	265 53 45	315 63 54	ns
tPLH, tPHL	Maximum Propagation Delay, Cascade Input to Output A = B (Figures 2 and 3)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 2 and 3)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
1	Used to determine the no-load dynamic power consumption:		
ļ	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	30	рF
1	For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS



TEST CIRCUIT




* Includes all probe and jig capacitance.


Figure 3.

TYPICAL APPLICATION

Two or more HC688 8-bit Equality Comparators may be cascaded to compare binary or BCD numbers having more than 8 bits. One method of accomplishing this is shown here.



EXPANDED LOGIC DIAGRAM




MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Dual 4-Input NOR GateHigh-Performance Silicon-Gate CMOS

The MC54/74HC4002 is identical in pinout to the MC14002B and MC14002UB. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 28 FETs or 7 Equivalent Gates

LOGIC DIAGRAM



PIN 14 = V_{CC} PIN 7 = GND PINS 6, 8 = NO CONNECTION

MC54/74HC4002



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

NC = NO CONNECTION

	lmm			Output
	inp	uts		Output
Α	В	С	D	Υ
L	L	L	L	Н
Н	Х	X	Х	L
Х	Н	X	Х	L
Х	X	Н	X	L
X	Х	Х	Н	L

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		C=2.0 V C=4.5 V	0	1000 500	ns
		C=6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	aranteed Li	imit	
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} -0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} $ $ I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	V _{in} =V _{CC} or GND	6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	2	20	40	μΑ .

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Gua	aranteed Li	mit	
Symbol	Symbol Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH [,] ^t PHL	Maximum Propagation Delay, Any Input to Output Y (Figures 1 and 2)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
^t TLH [,] ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

1 10	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f+ I _{CC} VCC For load considerations, see Chapter 4.	26	pF






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/2 of the Device)



Advance Information

Quad Analog Switch/ Multiplexer/Demultiplexer High-Performance Silicon-Gate CMOS


The MC54/74HC4016 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power-supply range (from V_{CC} to GND).

The HC4016 is identical in pinout to the metal-gate CMOS MC14016 and MC14066. Each device has four independent switches. The device has been designed so that the ON resistances (R_{ON}) are much more linear over input voltage than R_{ON} of metal-gate CMOS analog switches.

This device is identical in both function and pinout to the HC4066. The ON/OFF Control inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. For analog switches with voltage-level translators, see the HC4316. For analog switches with lower $R_{\mbox{\scriptsize ON}}$ characteristics, use the HC4066.

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Wide Power-Supply Voltage Range (V_{CC} GND) = 2.0 to 12.0 Volts
- Analog Input Voltage Range (V_{CC} GND) = 2.0 to 12.0 Volts
- Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066
- Low Noise
- Chip Complexity: 32 FETs or 8 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC4016



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE				
On/Off Control Input	State of Analog Switch			
L	Off			
Н	On			

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	Positive DC Supply Voltage (Referenced to GND)	-0.5 to +14.0	V
VIS	Analog Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
Vin	Digital Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
I	DC Current Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	Positive DC Supply Voltage (Referenced to GND)	2.0	12.0	٧
VIS	Analog Input Voltage (Referenced to GND)	GND	Vcc	٧
Vin	Digital Input Voltage (Referenced to GND)	GND	Vcc	٧
V ₁₀ *	Static or Dynamic Voltage Across Switch	_	1.2	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10)			ns
ĺ	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000	
	V _{CC} =4.5 V	0	500	
[V _{CC} =9.0 V	0	400	
	V _{CC} =9.0 V V _{CC} =12.0 V	0	250	

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn, i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected uless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND)

			Guaranteed Limit			imit	
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Voltage ON/OFF Control Inputs	R _{on} = per spec	2.0 4.5 9.0 12.0	1.5 3.15 6.3 8.4	1.5 3.15 6.3 8.4	1.5 3.15 6.3 8.4	V
VIL	Maximum Low-Level Voltage ON/OFF Control Inputs	R _{on} =per spec	2.0 4.5 9.0 12.0	0.3 0.9 1.8 2.4	0.3 0.9 1.8 2.4	0.3 0.9 1.8 2.4	V
lin	Maximum Input Leakage Current, ON/OFF Control Inputs	V _{in} =V _{CC} or GND	12.0	±0.1	±1.0	±1.0	μΑ
icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND V _{IO} =0 V	6.0 12.0	2 8	20 80	40 160	μΑ

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Gua			
Symbol	Parameter	r Test Conditions	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{\text{in}} = V_{\text{IH}}$ $V_{\text{IS}} = V_{\text{CC}}$ to GND $I_{\text{S}} \le 2.0$ mA (Figures 1, 2)	2.0† 4.5 9.0 12.0	 320 170 170	 400 215 215	 480 255 255	Ω.
		V _{in} =V _{IH} V _{IS} =V _{CC} or GND (Endpoints) I _S ≤2.0 mA (Figures 1, 2)	2.0 4.5 9.0 12.0	 180 135 135	 225 170 170	 270 205 205	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} & \forall_{\text{In}} = \forall_{\text{IH}} \\ & \forall_{\text{IS}} = 1/2 \; (\forall_{\text{CC}} - \text{GND}) \\ & \text{I}_{\text{S}} \leq 2.0 \; \text{mA} \end{aligned}$	2.0 4.5 9.0 12.0	- 30 20 20	- 35 25 25	- 40 30 30	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{in} =V _{IL} V _{IO} =V _{CC} or GND Switch Off (Figure 3)	12.0	0.1	0.5	1.0	μΑ
l _{on}	Maximum On-Channel Leakage Current, Any One Channel	V _{in} = V _{IH} V _{IS} = V _{CC} or GND (Figure 4)	12.0	0.1	0.5	1.0	μΑ

[†]At supply voltage (V_{CC}-GND) approaching 2 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

NOTE: Information on typical parametric values can be found in Chapter 4.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, ON/OFF Control Inputs: $t_f = t_f = 6 \text{ ns}$)

		V	Gu			
Symbol	Parameter	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 4.5 9.0 12.0	50 10 10 10	65 13 13 13	75 15 15 15	ns
tplz, tpHZ	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11)	2.0 4.5 9.0 12.0	150 30 30 30 30	190 38 38 38	225 45 45 45 45	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11)	2.0 4.5 9.0 12.0	125 25 25 25 25	160 32 32 32 32	185 37 37 37	ns
С	Maximum Capacitance ON/OFF Control Input Control Input = GND	-	10	10	10	pF
	Analog I/O Feedthrough		35 1.0	35 1.0	35 1.0	

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

ſ	Power Dissipation Capacitance (Per Switch) (Figure 13)	Typical @ 25°C, V _{CC} =5.0 V	
- 1	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	15	рF
-	For load considerations, see Chapter 4.		

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND unless noted)

Symbol	Parameter	Test Conditions	v _{CC} v	Limit* 25°C 54/74HC	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{array}{l} f_{in} = 1 \text{ MHz Sine Wave} \\ \text{Adjust } f_{jn} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ \text{Increase } f_{in} \text{ Frequency Until dB Meter Reads } -3 \text{ dB} \\ \text{R}_{L} = 50 \ \Omega, \ C_{L} = 10 \text{ pF} \end{array}$	4.5 9.0 12.0	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$ \begin{aligned} f_{\text{in}} &= \text{Sine Wave} \\ &\text{Adjust } f_{\text{in}} \text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ &f_{\text{in}} = 10 \text{ kHz}, \text{ R}_{L} = 600 \ \Omega, \text{ C}_{L} = 50 \text{ pF} \\ &f_{\text{in}} = 1.0 \text{ MHz}, \text{ R}_{L} = 50 \ \Omega, \text{ C}_{L} = 10 \text{ pF} \end{aligned} $	4.5 9.0 12.0 4.5 9.0 12.0	-50 -50 -50 -40 -40 -40	dB
_	Feedthrough Noise, Control to Switch (Figure 7)	$\begin{array}{c} V_{in} \leq 1 \text{ MHz Square Wave } (t_f = t_f = 6 \text{ ns}) \\ \text{Adjust R}_L \text{ at Setup so that } I_S = 0 \text{ A} \\ \text{R}_L = 600 \ \Omega, \ C_L = 50 \text{ pF} \\ \text{R}_L = 10 \text{ k}\Omega, \ C_L = 10 \text{ pF} \end{array}$	4.5 9.0 12.0 4.5 9.0 12.0	60 130 200 30 65 100	mVpp
	Crosstalk Between Any Two Switches (Figure 12)	$\begin{aligned} f_{\text{in}} = & \text{Sine Wave} \\ & \text{Adjust } f_{\text{in}} \text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ & f_{\text{in}} = & 10 \text{ kHz}, \text{ R}_{L} = & 600 \ \Omega, \text{ C}_{L} = & 50 \text{ pF} \\ & f_{\text{in}} = & 1.0 \text{ MHz}, \text{ R}_{L} = & 50 \ \Omega, \text{ C}_{L} = & 10 \text{ pF} \end{aligned}$	4.5 9.0 12.0 4.5 9.0 12.0	- 70 - 70 - 70 - 80 - 80 - 80	dB
THD	Total Harmonic Distortion (Figure 14)	$ \begin{aligned} f_{\text{in}} = 1 \text{ kHz, R}_L = 10 \text{ k}\Omega, \text{ C}_L = 50 \text{ pF} \\ \text{THD} = \text{THDMeasured} - \text{THDSource} \\ \text{V}_{\text{IS}} = 4.0 \text{ Vpp sine wave} \\ \text{V}_{\text{IS}} = 8.0 \text{ Vpp sine wave} \\ \text{V}_{\text{IS}} = 11.0 \text{ Vpp sine wave} \end{aligned} $	4.5 9.0 12.0	0.10 0.06 0.04	%

^{*}Guaranteed limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V_{CC}=2.0 V




Figure 1b. Typical On Resistance, V_{CC}=4.5 V




Figure 1c. Typical On Resistance, V_{CC} = 6.0 V




Figure 1d. Typical On Resistance, V_{CC}=9.0 V




Figure 1e. Typical On Resistance, V_{CC} = 12.0 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation,
Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up





Figure 8. Propagation Delays, Analog In to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up





Figure 13. Power Dissipation Capacitance Test Set-Up



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below GND. In the example below,

the difference between V_{CC} and GND is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn-on devices ideally suited for precise DC protection with no inherent wear-out mechanism.




Figure 16. 12 V Application





Figure 17. Transient Suppressor Application



a. Using Pull-Up Resistors

b. Using HCT Buffer

Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V (Also see HC4316)




Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier


Decade CounterHigh-Performance Silicon-Gate CMOS

The MC54/74HC4017 is identical in pinout to the standard CMOS MC14017B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC4017 uses a five stage Johnson counter and decoding logic to provide high-speed operation. This device also has an active-high, as well as active-low clock input.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 176 FETs or 44 Equivalent Gates

LOGIC DIAGRAM



Pin 16=V_{CC} Pin 8=GND

MC54/74HC4017



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

Plastic

SOIC

Ceramic

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

Q5 C	1•	16	V_{CC}
Q1 [2	15	Reset
Q0 [3	14	Clock
Q2 [4	13	Clock Enable
Q6 [5	12	Carry Out
Q7 [6	11	Q9
Q3 I	7	10	Q4
GND [8	9	· Q8

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
lin	DC Input Current, per Pin	± 20	mΑ
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \le (V_{in} \text{ or } V_{out}) \le VCC$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	ed to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		V _{CC} =2.0 V	0	1000	ns
		VCC=4.5 V VCC=6.0 V	0	500 400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	aranteed Li	mit	
Symbol	Parameter Test Conditions	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu \text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} = 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND	6.0	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	.8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

	Parameter	,	Gu			
Symbol		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	2.0	4.0	3.2	2.6	MHz
	(Figures 1 and 9)	4.5	20	16	13	
		6.0	24	19	15	
tPLH,	Maximum Propagation Delay, Clock to Q	2.0	230	290	345	ns
^t PHL	(Figures 1 and 9)	4.5	46	58	69	
		6.0	39	49	59	
tPLH,	Maximum Propagation Delay, Clock to Carry Out	2.0	230	290	345	ns
^t PHL	(Figures 2 and 9)	4.5	46	58	69	
		6.0	39	49	59	
tPLH,	Maximum Propagation Delay, Reset to Q	2.0	230	290	345	ns
^t PHL	(Figures 3 and 9)	4.5	46	58	69	
		6.0	39	49	59	
tPLH	Maximum Propagation Delay, Reset to Carry Out	2.0	230	290	345	ns
	(Figures 3 and 9)	4.5	46	58	69	
		6.0	39	49	59	
tPLH,	Maximum Propagation Delay, Clock Enable to Q	2.0	250	315	375	ns
t _{PHL}	(Figures 4 and 9)	4.5	50	63	75	
		6.0	43	54	64	
tPLH,	Maximum Propagation Delay, Clock Enable to Carry Out	2.0	250	315	375	ns
tPHL	(Figures 5 and 9)	4.5	50	63	75	
		6.0	43	54	64	
tTLH,	Maximum Output Transition Time, Any Output	2.0	75	95	110	ns
tTHL	(Figures 8 and 9)	4.5	15	19	22	
		6.0	13	16	19	
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
İ	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	35	рF
-	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		T,	Gu	Guaranteed Limit			
Symbol	Parameter	V _{CC}			≤125°C	Unit	
t _{su}	Minimum Setup Time, Clock Enable to Clock (Figure 6)		50 10 9	65 13 11	75 15 13	ns .	
t _{su}	Minimum Setup Time, Clock Enable to Clock (Inhibit Count) (Figure 6)		50 10 9	65 13 11	75 15 13	ns	
th	Minimum Hold Time, Clock to Clock Enable (Figure 6)	2.0 4.5 6.0	50 10 9	65 13 11	75 15 13	ns	
t _{rec}	Minimum Recovery Time, Reset to Clock (Figure 7)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns	
tw	Minimum Pulse Width, Clock Input (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns	
t _W	Minimum Pulse Width, Reset Input (Figure 3)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns	
t _W	Minimum Pulse Width, Clock Enable Input (Figure 4)		80 16 14	100 20 17	120 24 20	ns	
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns	

NOTE: Information on typical parametric values can be found in Chapter 4.

FUNCTION TABLE

Clock	Clock Enable	Reset	Output State*
L	X	L	no change
X	l H	L	no change
X	X	Н	reset counter, Q0 = H, Q1-Q9 = L, C0 = H
	L	L	advance to next state
1~	X	L	no change
X		L	no change
Н	_	L	advance to next state

X = Don't care

PIN DESCRIPTIONS

INPUTS

CLOCK (PIN 14) — Counter clock input. While Clock Enable is low, a low-to-high transition on this input advances the counter to its next state.

RESET (PIN 15) — Asynchronous counter reset input. A high level at this input initializes the counter and forces Q0 and Carry Out to a high, Q1-Q9 are forced to a low level.

CLOCK ENABLE (PIN 13) — Active-low clock enable input. A low level on this input allows the device to count. A high level on this input inhibits the counting operation. This input may also be used as a negative-edge clock input, using Clock (Pin 14) as an active-high enable pin.

OUTPUTS

Q0-Q9 (PINS 3, 2, 4, 7, 10, 1, 5, 6, 9, 11) — Decoded decade counter outputs. Each of these outputs is high for one clock period only.

CARRY OUT (PIN 12) — Cascading output pin. This output is used either as a cascading output or a symmetrical divide-by-ten output. This output goes low when a count of five is reached and high when the counter advances to zero or when reset. When the counters are cascaded this output provides a rising-edge signal for the clock input of the next counter stage.

^{*}Carry Out = H for Q0, Q1, Q2, Q3, or Q4 = H; Carry Out = L otherwise.

SWITCHING WAVEFORMS




Figure 1.




Figure 3.




Figure 5.




Figure 7.




Figure 2.




Figure 4.




Figure 6.






Figure 8.



^{*}Includes all probe and jig capacitance.


Figure 9. Test Circuit

TIMING DIAGRAM



5

EXPANDED LOGIC DIAGRAM



TYPICAL APPLICATIONS




Figure 10 shows a divide by 2 through 10 circuit using one HC4017. Please note that since Reset is asynchronous, the output pulse widths are narrow.

Figure 10. ÷2 Through ÷ 10 Circuit




Figure 11 shows a technique for cascading the counters to extend the number of decoded output states. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).

Figure 11. Counter Expansion

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

14-Stage Binary Ripple Counter High-Performance Silicon-Gate CMOS


The MC54/74HC4020 is identical in pinout to the standard CMOS MC14020B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of 14 master-slave flip-flops with 12 stages brought out to pins. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high.


State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the HC4020 for some designs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 398 FETs or 99.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC4020



PIN ASSIGNMENT				
Q12	1 •	16 ⊅ ∨ _{CC}		
Q13 [2	15 1 011		
Q14 E	3	14 0 010		
Q6 [4	13 1 Q8		
Q5 [5	12 7 09		
Q7 [6	11 Reset		
Q4 I	7	10 Clock		
GND	8	9 1 01		

FUNCTION TABLE

Clock	Reset	Output State
	L	No Change
	L	Advance to next state
X	Н	All Outputs are low

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mΑ
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, VCC and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	· 750	mW
T _{stg}	Storage Temperature	65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
L	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)			6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types			+ 125	°C
t _r , tf	(Figure 1)	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	aranteed Limit		
Symbol VIH VIL	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA		0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	>
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 4.0 \text{ mA}$ $ I_{out} \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	>
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \qquad I_{\text{out}} \le 4.0 \text{ mA} \\ I_{\text{out}} \le 5.2 \text{ mA}$		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND	6.0	±0.1	±1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

			Gu	Guaranteed Limit		
Symbol	Parameter	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	5.0 25 29	4.0 20 24	3.4 17 20	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q1* (Figures 1 and 4)	2.0 4.5 6.0	210 42 36	265 53 45	315 63 54	ns
tPHL	Maximum Propagation Delay, Reset to Any Q (Figures 2 and 4)	2.0 4.5 6.0	240 48 41	300 60 51	360 72 61	ns
tPLH, tPHL	Maximum Propagation Delay, Ω_N to Ω_{N+1} (Figures 3 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.
- *For TA = 25°C and CL = 50 pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:

 $V_{CC} = 2.0 \text{ V: } t_P = [205 + 107.5(N - 1)] \text{ ns}$

 $V_{CC} = 4.5 \text{ V: } t_P = [41 + 21.5(N - 1)] \text{ ns}$

 $V_{CC} = 6.0 \text{ V: tp} = [35 + 18.3(N - 1)] \text{ ns}$

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
1	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	30	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		١.,	Guaranteed Limit			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit ns ns ns
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

PIN DESCRIPTIONS

INPUTS

CLOCK (PIN 10) — Negative-edge triggering clock input. A high-to-low transition on this input advances the state of the counter.


RESET (PIN 11) - Active-high reset. A high level applied

to this input asynchronously resets the counter to its zero state, thus forcing all Q outputs low.

OUTPUTS

Q1, Q4—Q14 (PINS 9, 7, 5, 4, 6, 13, 12, 14, 15, 1, 2, 3).— Active-high outputs. Each QN output divides the Clock input frequency by 2^{N} .

SWITCHING WAVEFORMS






Figure 2.






Figure 3.



*Includes all probe and jig capacitance.

Figure 4. Test Circuit

TIMING DIAGRAM




APPLICATIONS INFORMATION

TIME-BASE GENERATOR

A 60 Hz sinewave obtained through a 1.0 Megohm resistor connected directly to a standard 120 Vac power line is applied to the input of the MC54/74HC14, Schmitt-trigger inverter. The HC14 squares-up the input waveform and feeds the

HC4020. Selecting outputs Q5, Q10, Q11, and Q12 causes a reset every 3600 clocks. The HC20 decodes the counter outputs, produces a single (narrow) output pulse, and resets the binary counter. The resulting output frequency is 1.0 pulse/minute.



7-Stage Binary Ripple Counter High-Performance Silicon-Gate CMOS


The MC54/74HC4024 is identical in pinout to the standard CMOS MC14024. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of 7 master-slave flip-flops. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative going edge of the Clock input. Reset is asynchronous and active-high.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the HC4024 for some designs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 206 FETs or 51.5 Equivalent Gates

LOGIC DIAGRAM



Pin 14=V_{CC} Pin 7=GND

Pins 8, 10 and 13=No Connection

MC54/74HC4024



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT Clock 1 1 • 14 V_{CC} Reset 2 13 NC Q7 3 12 Q1 Q6 4 11 Q2 Q5 5 10 NC Q4 6 9 Q3 GND 7 8 NC NC=No Connection

FUNCTION TABLE

Clock	Reset	Output State
	L	No Change
	L	Advance to next state
X	Н	All Outputs are low

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mΑ
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Package1	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤(Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C
For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)			Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		/CC=2.0 V	0	1000	ns
		/CC = 4.5 V	0	500	
	١	/cc = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter		V _{CC}	Guaranteed Limit			ĺ	
		Test Conditions		25°C to -55°C	≤85°C	≤125°C	Unit	
VIH	Minimum High-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} = 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	v	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{\text{out}} = 0.1 \text{ V or } V_{\text{CC}} = 0.1 \text{ V}$ $ I_{\text{out}} \le 20 \mu\text{A}$	V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
			out ≤4.0 mA out ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu A$		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
			out ≤4.0 mA out ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND		6.0	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

		V	Guaranteed Limit			
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
fmax.	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	5.4 27 32	4.4 22 26	3.6 18 21	MHz
tPLH, tPHL	Maximum Propagation Delay, Clock to Q1* (Figures 1 and 4)	2.0 4.5 6.0	210 42 36	265 53 45	315 63 54	ns
^t PHL	Maximum Propagation Delay, Reset to Any Q (Figures 2 and 4)	2.0 4.5 6.0	210 42 36	265 53 45	315 63 54	ns
tPLH, tPHL	Maximum Propagation Delay, QN to QN+1 (Figures 3 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

1. For propagation delays with loads other than 50 pF, see Chapter 4.

2. Information on typical parametric values can be found in Chapter 4.

*For TA = 25°C and CL = 50 pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:

 $V_{CC} = 2.0 \text{ V: tp} = [205 + 100(N - 1)] \text{ ns}$

 $V_{CC} = 4.5 \text{ V: } tp = [41 + 20(N - 1)] \text{ ns}$

 $V_{CC} = 6.0 \text{ V: } t_P = [35 + 17(N - 1)] \text{ ns}$

CPD	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD Vcc2f+Icc Vcc	30	pF
	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input tr=tf=6 ns)

	Parameter		Guaranteed Limit			
Symbol		Vcc	25°C to -55°C	≤85°C	≤125°C	Unit
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _w	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

PIN DESCRIPTIONS

OUTPUTS


INPUTS


CLOCK (PIN 1) - Negative-edge triggering clock input. A high-to-low transition of this input advances the state of the counter.


RESET (PIN 2) - Active-high asynchronous reset. A high level applied to this input resets the counter to its zero state, thus forcing all Q outputs low.

Q1-Q7 (PINS 12, 11, 9, 6, 5, 4, 3) - Active-high outputs. Each QN output divides the Clock input frequency by 2N.

SWITCHING WAVEFORMS












Figure 3.

Figure 4. Test Circuit

TIMING DIAGRAM



EXPANDED LOGIC DIAGRAM



12-Stage Binary Ripple Counter High-Performance Silicon-Gate CMOS


The MC54/74HC4040 is identical in pinout to the standard CMOS MC14040. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of 12 master-slave flip-flops. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the HC4040 for some designs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 398 FETs or 99.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC4040



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

FUNCTION TABLE

Clock Reset		Output State		
		No Change		
		Advance to next state		
Х	Н	All Outputs are low		

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused

outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)			6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC=2.0 V CC=4.5 V CC=6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Guaranteed Limit			
Symbol	Parameter	Test Con	ditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} · I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} · I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

			Guaranteed Limit			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	5.0 25 29	4.0 20 24	3.4 17 20	MHz
^t PLH [,] ^t PHL	Maximum Propagation Delay, Clock to Q1* (Figures 1 and 4)	2.0 4.5 6.0	210 42 36	265 53 45	315 63 54	ns
^t PHL	Maximum Propagation Delay, Reset to Any Q (Figures 2 and 4)	2.0 4.5 6.0	240 48 41	300 60 51	360 72 61	ns
tPLH, tPHL	Maximum Propagation Delay, QN to QN+1 (Figures 3 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
^t TLH [,] ^t THL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

1. For propagation delays with loads other than 50 pF, see Chapter 4.

2. Information on typical parametric values can be found in Chapter 4.

*For TA = 25°C and CL = 50 pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:

 $V_{CC} = 2.0 \text{ V: } t_P = [205 + 107.5(N - 1)] \text{ ns}$

 $V_{CC} = 4.5 \text{ V: tp} = [41 + 21.5(N - 1)] \text{ ns}$

 $V_{CC} = 6.0 \text{ V: tp} = [35 + 18.3(N - 1)] \text{ ns}$

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V		
	Used to determine the no-load dynamic power consumption:			l
	PD=CPD VCC2f+ICC VCC	35	pF	
	For load considerations, see Chapter 4.			

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

Symbol	Parameter	,,	Guaranteed Limit			ł
		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
t _{rec}	Minimum Recovery Time, Reset Inactive to Clock (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _W	Minimum Pulse Width, Clock (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

PIN DESCRIPTIONS

INPUTS

 $\mbox{CLOCK (PIN 10)} - \mbox{Negative-edge triggering clock input.}$ A high-to-low transition on this input advances the state of the counter.

RESET (PIN 11) — Active-high reset. A high level applied to this input asynchronously resets the counter to its zero state, thus forcing all Ω outputs low.

OUTPUTS

Q1 THRU Q12 (PINS 9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1) — Active-high outputs. Each QN output divides the Clock input frequency by 2^N .

Figure 1.




Figure 2.






Figure 3.




*Includes all probe and jig capacitance.

Figure 4. Test Circuit





TIMING DIAGRAM




APPLICATIONS INFORMATION

TIME-BASE GENERATOR

A 60 Hz sinewave obtained through a 1.0 Megohm resistor connected directly to a standard 120 Vac power line is applied to the input of the HC14, Schmitt-trigger inverter. The HC14 squares-up the input waveform and feeds the HC4040.

Selecting outputs Q5, Q10, Q11, and Q12 causes a reset every 3600 clocks. The HC20 decodes the counter outputs, produces a single (narrow) output pulse, and resets the binary counter. The resulting output frequency is 1.0 pulse/minute.




Hex Buffers/Logic-Level Down Converters High-Performance Silicon-Gate CMOS

The MC54/74HC4049 consists of six inverting buffers, and the MC54/74HC4050 consists of six noninverting buffers. They are identical in pinout to the MC14049UB and MC14050B metal-gate CMOS buffers. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The input protection circuitry on these devices has been modified by eliminating the $V_{\rm CC}$ diodes to allow the use of input voltages up to 15 volts. Thus, the devices may be used as logic-level translators that convert from a high voltage to a low voltage while operating at the low-voltage power supply. They allow MC14000-series CMOS operating up to 15 volts to be interfaced with High-Speed CMOS at 2 to 6 volts. The protection diodes to GND are Zener diodes, which protect the inputs from both positive and negative voltage transients.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 5 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 36 FETs or 9 Equivalent Gates (4049)
 24 FETs or 6 Equivalent Gates (4050)

LOGIC DIAGRAMS



PIN 1 = V_{CC} PIN 8 = GND

PINS 13, 16 = NO CONNECTION

MC54/74HC4049 MC54/74HC4050



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT

YO 🚺 2	15	Y 5
A0 🛛 3	14	A5
Y1 🛛 4	13	NC
A1 🛭 5	12) Y4
Y2 🕻 6	11) A4
A2 🕻 7	10	1 Y3
GND [8	9	A3

NC = NO CONNECTION

FUNCTION TABLE

FUNCTION IMBLE					
Α	Y Ou	tputs			
Inputs	HC4049	HC4050			
L	Н	L			
Н	L	н			

MC54/74HC4049 • MC54/74HC4050

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	- 1.5 to + 18	>
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
	SOIC Packaget	500	
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
1	(Plastic DIP or SOIC Package)	260	
	(Ceramic DIP)	300	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields referenced to the GND pin, only. Extra precuations must be taken to avoid applications of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, the ranges $\text{GND} \leq \text{V}_{\text{in}} \leq 15 \ \text{V}$ and $\text{GND} \leq \text{V}_{\text{out}} \leq \text{V}_{\text{CC}}$ are recommended.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC).

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧	
V _{in}	DC Input Voltage (Referenced to GND)	0	V _{CC} to 15	٧	
V _{out}	DC Output Voltage (Referenced to GND)	0	Vcc	٧	
TA	Operating Temperature, All Package Types	- 55	+ 125	°C	
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0 0	1000 500	ns
		V _{CC} = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

		Test Conditions		.,	Gua	l		
Symbol	Parameter			V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} = 0.0 $).1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤ 4.0 mA I _{out} ≤ 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	V _{in} =V _{CC} or GND V _{in} =15 V		6.0 6.0	± 0.1 0.5	±1.0 5.0	± 1.0 5.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} = 15 V or GND I _{out} = 0 μA		6.0	2	20	40	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.


Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, input $t_f = t_f = 6$ ns)

Symbol		ν _{cc}	Gua			
	Parameter		25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 2)	2.0 4.5 6.0	85 17 14	105 21 18	130 26 22	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.


C _{PD}	Power Dissipation Capacitance (Per Buffer)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption:			l
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	27	рF	
	For load considerations, see Chapter 4.			



VCC INPUT A GND OUTPUT Y

Figure 1a. Switching Waveforms (HC4049)

Figure 1b. Switching Waveforms (HC4050)



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

MC54/74HC4049•MC54/74HC4050


LOGIC DETAIL

HC4049 (1/6 of the Device)

HC4050 (1/6 of the Device)

TYPICAL APPLICATIONS

LSTTL to Low-Voltage HSCMOS



High-Voltage CMOS to HSCMOS

VDD*

IN O

STANDARD

HC4049

HC DEVICE

CMOS

HC4050

NOTE: To determine the noise immunity for the LSTTL to low-voltage configuration, use Eq. 1 and Eq. 2:

(TTL) V_{OH} – (CMOS) V_{IH} Eq. 1 (TTL) V_{OL} – (CMOS) V_{IL} Eq. 2

For the supply levels shown: 2.4-3 (75%) = 2.4-2.25 = 0.15 V 0.4-3 (15%) = 0.4-0.45 = 0.05 V

Therefore, worst case noise immunity is 50 mV. For supply levels greater than 4.5 volts use the 74HCT04 for direct interface to TTL outputs.

*Table 1. Supply Examples

V _{DD}	Vcc
15 V	2 V
12 V	5 V
12 V	3 V

Advance Information

Analog Multiplexers/ Demultiplexers

High-Performance Silicon-Gate CMOS

The MC54/74HC4051, MC54/74HC4052, and MC54/74HC4053 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from VCC to VEE).

The HC4051, HC4052, and HC4053 are identical in pinout to the metal-gate MC14051B, MC14052B, and MC14053B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is high, all analog switches are turned off.


The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

These devices have been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal-gate CMOS analog switches.

For multiplexers/demultiplexers with channel select latches, see HC4351, HC4352, and HC4353.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (V_{CC} − V_{EE}) = 2.0 to 12.0 V
- Digital (Control) Power Supply Range (VCC GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance than Metal-Gate Counterparts
- Low Noise
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: HC4051 184 FETs or 46 Equivalent Gates
 HC4052 168 FETs or 42 Equivalent Gates
 HC4053 156 FETs or 39 Equivalent Gates

LOGIC DIAGRAM MC54/74HC4051 Single-Pole, 8-Position Plus Common Off



MC54/74HC4051 MC54/74HC4052 MC54/74HC4053



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



DW SUFFIX SOIC CASE 751G-01

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXDW

Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT MC54/74HC4051

X4 c	1 •	16	ı v _{cc}
X6 C	2	15	1 X2
ХC	3	14	3 X1
X7 t	4	13	3 XO
X5 C	5	12	1 X3
ENABLE C	6	11	3 A
v _{EE} C	7	10] B
GND C	8	9	3 C

FUNCTION TABLE MC54/74HC4051


Cont	rol In			
Enable		Selec	t	ON Channels
Enable	С	В	Α	
L	L	L	L	X0
L	L	L	н	X1
L	L	Н	L	X2
L	L	Н	Н	Х3
L	Н	L	L	X4
L	Н	L	Н	X5
L,	Н	Н	L	X6
L	Н	Н	Н	X7
Н	Х	Х	Х	None

X = don't care


This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC4052 Double-Pole, 4-Position Plus Common Off

LOGIC DIAGRAM



PIN ASSIGNMENT




FUNCTION TABLE

Control	Inp				
Enable	Select		ON Ch	annala	
Enable	В	Α	ON Channels		
L	L	L	Y0	X0	
L .	L	н	Y.1	X1	
L	Н	L	Y2	X2	
L	Н	Н	Y3	X3	
Н	Х	Х	None		

X = Don't Care

MC54/74HC4053 Triple Single-Pole, Double-Position Plus Common Off

LOGIC DIAGRAM



NOTE: This device allows independent control of each switch. Channel-Select Input A controls the X Switch, Input B controls the Y Switch, and Input C controls the Z Switch.

PIN ASSIGNMENT

Y1 C	1 •	16	þ v _{CC}
Y0 C	2	15	1Υ
Z1 [3	14	ıх
z 0	4	13	1 X1
Z0 🛭	5	12	1 XO
ENABLE [6	11	ΙA
V _{EE} 1	7	10	рв
GND E	8	9	1 C

FUNCTION TABLE

Control Inputs						
Enable	:	Selec	t	0.0	Chan	nole
Enable	С	В	Α	O.V	1613	
L	L	L	L	Z0	Y0	X0
L	L	L.	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	н	Z1	Y0	X1
L	н	Н	L	Z1	Y1	X0
L	Н	Н	н	Z1	Y1	X1
н	×	Х	Х		None	
<u> </u>						

X = Don't Care

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	Positive DC Supply Voltage (Ref. to GND) (Ref. to VEE)	-0.5 to +7.0 -0.5 to 14.0	٧
VEE	Negative DC Supply Voltage (Ref. to GND)	-7.0 to +0.5	V.
VIS	Analog Input Voltage	VEE - 0.5 to VCC + 0.5	٧
Vin	Digital Input Voltage (Ref. to GND)	-1.5 to V _{CC} +1.5	٧
ı	DC Current Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. †Power Dissipation Temperature Derating:

Plastic "N" Package: - 10 mW/°C from 65° to 85°C Ceramic "J" Package: - 10 mW/°C from 100° to 125°C SOIC "D" Package: - 7 mW/°C from 65° to 85°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the ranges indicated in the Recommended Operating Conditions.

Unused digital input pins must be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused Analog I/O pins may be left open or terminated. See Applications Information.

RECOMMENDED OPERATING CONDITIONS

Symbol	, Parameter		Min	Max	Unit
Vcc	Positive DC Supply Voltage		2.0	6.0	٧
		(Ref. to VEE)	2.0	12.0	
VEE	Negative DC Supply Voltage	(Ref. to GND)	-6.0	GND	٧
VIS	Analog Input Voltage		VEE	Vcc	>
V _{in}	Digital Input Voltage (Ref. to	GND)	GND	Vcc	٧
V ₁₀ *	Static or Dynamic Voltage A	cross Switch	_	1.2	٧
TA	Operating Temperature, All F	ackage Types	- 55	+ 125	ပ္
t _r , t _f	Input Rise and Fall Time,	V _{CC} =2.0 V	0	1000	ns
1	(Channel Select or Enable	V _{CC} = 4.5 V	0	500	
	Inputs)	$V_{CC} = 6.0 \text{ V}$	0	400	

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE = GND, Except Where Noted

					Gua	ranteed Li	imit	
Symbol	Parameter	Test Conditions		v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit V V μA
VIH	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
lin	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V _{in} =V _{CC} or GND, V _{EE} = -	6.0 V	6.0	±0.1	± 1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select = V _{CC} or GN Enable = V _{CC} or GND V _{IS} = V _{CC} or GND						μΑ
			V _{EE} = GND V _{EE} = -6.0	6.0 6.0	2 8	20 80	40 160	

NOTE: Information on typical parametric values can be found in Chapter 4.

DC ELECTRICAL CHARACTERISTICS Analog Section

					Gua	aranteed l	.imit	Ω Ω μA
Symbol	Parameter	Test Conditions	vcc	VEE	25°C to -55°C	≤85°C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$V_{in} = V_{IL}$ or V_{IH} $V_{IS} = V_{CC}$ to V_{EE} $I_{S} \le 2.0$ mA (Figures 1, 2)	4.5 4.5 6.0	0.0 -4.5 -6.0	190 120 100	240 150 125	280 170 140	Ω
		V _{in} =V _{IL} or V _{IH} V _{IS} =V _{CC} or V _{EE} (Endpoints) I _S ≤2.0 mA (Figures 1, 2)	4.5 4.5 6.0	0.0 -4.5 -6.0	150 100 80	190 125 100	230 140 115	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = 1/2 (V_{CC} - V_{EE})$ $I_S \le 2.0 \text{ mA}$	4.5 4.5 6.0	0.0 -4.5 -6.0	30 12 10	35 15 12	40 18 14	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{in} =V _{IL} or V _{IH} V _{IO} =V _{CC} -V _{EE} Switch Off (Figure 3)	6.0	-6.0	0.1	0.5	1.0	μΑ
	Maximum Off-Channel Leakage Current, Common Channel HC4051	V _{in} =V _{IL} or V _{IH} V _{IO} =V _{CC} -V _{EE} Switch Off (Figure 4)	6.0	-6.0	0.2	2.0	4.0	
	HC4052 HC4053		6.0	-6.0 -6.0	0.1 0.1	1.0 1.0	2.0	
lon	Maximum On-Channel Leakage Current, Channel to Channel	V _{in} =V _{IL} or V _{IH} Switch to Switch=V _{CC} -V _{EE}					4.0	μА
	HC4051 HC4052	(Figure 5)	6.0	-6.0 -6.0	0.2	2.0 1.0	4.0 2.0	
	HC4053		6.0	-6.0	0.1	1.0	2.0	

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

				Gua	aranteed Li	mit	
Symbol	Paramete	r	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Channel-Se (Figure 9)	elect to Analog Output	2.0 4.5 6.0	370 74 63	465 93 79	550 110 94	ns
tPLH, tPHL	Maximum Propagation Delay, Analog Inp (Figure 10)			60 12 10	75 15 13	90 18 15	ns
tPLZ, tPHZ	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		2.0 4.5 6.0	290 58 49	364 73 62	430 86 73	ns
tPZL, tPZH	Maximum Propagation Delay, Enable to A (Figure 11)	nalog Output	2.0 4.5 6.0	345 69 59	435 87 74	515 103 87	ns
C _{in}	Maximum Input Capacitance, Channel-Se	lect or Enable Inputs	_	10	10	10	рF
C _{I/O}	Maximum Capacitance Analog I/O	All Switches Off	_	35	35	35	pF
	Common O/I: HC4051 HC4052 HC4053		_	130 80 50	130 80 50	130 80 50	
	Feedthrough		_	1.0	1.0	1.0	

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	Power Dissipation Capacitance (Per Package) (Figure 13)	Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	45 (HC4051)	ρĒ
1	For load considerations, see Chapter 4.	80 (HC4052)	•
	·	45 (HC4053)	

ADDITIONAL APPLICATION CHARACTERISTICS (GND=0.0 V)

			V	V	Limit*	
Symbol	Parameter	Test Condition	V _{CC} V	V _{EE}	25°C 54/74HC	Unit
BW	Maximum On-Channel Bandwidth or	fin=1 MHz Sine Wave			51 52 53	MHz
	Minimum Frequency Response	Adjust fin Voltage to Obtain 0 dBm at Vos	0.05		00 05 400	
	(Figure 6)	Increase fin Frequency Until dB Meter Reads -3 dB	2.25 4.50	-2.25 -4.50	80 95 120 80 95 120	
		$R_1 = 50 \Omega$, $C_1 = 10 pF$	6.00	-6.00	80 95 120	
	Off-Channel Feedthrough Isolation	f _{in} ≡ Sine Wave	0.00	0.00	00 00 120	dB
_	(Figure 7)	Adjust fin Voltage to Obtain 0 dBm at VIS				45
İ	1. 192.0 7 7	f _{in} = 10 kHz, R _L = 600 Ω, C _L = 50 pF	2.25	-2.25	50	
			4.50	-4.50	50	
İ			6.00	-6.00	50	
		$f_{in} = 1.0 \text{ MHz}, R_{i} = 50 \Omega, C_{i} = 10 \text{ pF}$	2.25	-2.25	-40	1 1
		""	4.50	-4.50	-40	} }
			6.00	-6.00	-40	
_	Feedthrough Noise, Channel Select Input	V _{in} ≤1 MHz Square Wave				mVpp
		$(t_r = t_f = 6 \text{ ns})$				
	to Common O/I	Adjust R _L at Setup so that I _S = 0 A				
	(Figure 8)	Enable = GND	2.25	-2.25	25	
		$R_{L} = 600 \Omega, C_{L} = 50 pF$	4.50	-4.50	105	
			6.00	-6.00	135	
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	2.25	-2.25	35	
			4.50	-4.50	145	
		-	6.00	-6.00	190	
-	Crosstalk Between Any Two Switches	f _{in} ≡ Sine Wave				dB
	(Figure 12)	Adjust fin Voltage to Obtain 0 dBm at VIS				
	(Test does not apply to HC4051)	$f_{in} = 10 \text{ kHz}, R_L = 600 \Omega, C_L = 50 \text{ pF}$	2.25	-2.25	50	l
			4.50	-4.50	-50	
		'	6.00	-6.00	-50	1 1
		f _{in} =1 MHz, R _L =50 Ω, C _L =10 pF	2.25	-2.25	-60	
			4.50	-4.50	60	
			6.00	-6.00	-60	
THD	Total Harmonic Distortion	$f_{in}=1 \text{ kHz}, R_L=10 \text{ k}\Omega, C_L=50 \text{ pF}$				%
	(Figure 14)	THD = THD _{Measured} - THD _{Source}			0.40	
		V _{IS} = 4.0 V _{PP} sine wave	2.25	-2.25	0.10	
		V _{IS} =8.0 V _{PP} sine wave	4.50 6.00	-4.50 -6.00	0.08 0.05	
		V _{IS} = 11.0 V _{PP} sine wave	0.00	- 6.00	0.05	

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, $V_{CC} - V_{EE} = 2.0 \text{ V}$




Figure 1b. Typical On Resistance, V_{CC} - V_{EE} = 4.5 V




Figure 1c. Typical On Resistance, $V_{CC} - V_{EE} = 6.0 \text{ V}$




Figure 1d. Typical On Resistance, $V_{CC} - V_{EE} = 9.0 \text{ V}$




Figure 1e. Typical On Resistance, V_{CC}-V_{EE} = 12.0 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up





Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Maximum On-Channel Bandwidth, Test Set-Up




Figure 7. Off-Channel Feedthrough Isolation, Test Set-Up




Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance.

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out




Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 12. Crosstalk Between Any Two Switches, Test Set-Up





Figure 13. Power Dissipation Capacitance, Test Set-Up



*Includes all probe and jig capacitance.

Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at VCC or GND logic levels. VCC being recognized as a logic high and GND being recognized as a logic low. In this example:

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE}. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below V_{EE}. In this example, the difference between V_{CC} and V_{EE} is ten volts. Therefore, using the configuration in Figure 15, a maximum analog signal of

ten volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked-up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC}$$
 - GND = 2 to 6 volts
 V_{EE} - GND = 0 to -6 volts
 V_{CC} - V_{EE} = 2 to 12 volts
and $V_{FE} \le GND$

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_x) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example




Figure 16. External Germanium or Schottky
Clipping Diodes






Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs


FUNCTION DIAGRAM, HC4051



FUNCTION DIAGRAM, HC4052



FUNCTION DIAGRAM, HC4053



14-Stage Binary Ripple Counter with Oscillator

High-Performance Silicon-Gate CMOS


The MC54/74HC4060 is identical in pinout to the standard CMOS MC14060B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of 14 master-slave flip-flops and an oscillator with a frequency that is controlled either by a crystal or by an RC circuit connected externally. The output of each flip-flop feeds the next, and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of Osc In. The active-high Reset is asynchronous and disables the oscillator to allow very low power consumption during standby operation.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may need to be gated with Osc Out 2 of the HC4060.

- Output Drive Capability: 10 LSTTL Loads
 - Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 390 FETs or 97.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC4060



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 16**0**V_{CC} 013 1 2 150010 Q14 d3 14 O8 Q6 d 4 1309 12 Reset Q5**4**5 11 Osc In Q7 **4**6 04 10 Osc Out 1 GND d8 9 Osc Out 2

FUNCTION TABLE

Osc In	Reset	Output State			
	L	No Change			
	L	Advance to next state			
Х	Н	All Outputs are low			

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused

outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter		Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.5**	6.0	٧
V _{in} ,V _{out}	C Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) VC	C=2.0 V C=4.5 V C=6.0 V	0 0 0	1000 500 400	ns

^{**}The oscillator is guaranteed to function at 2.5 V minimum. However, parametrics are tested at 2.0 V by driving Pin 11 with an external clock source.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed L	lmit	V
Symbol	Parameter	Test Conditions	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
VIН	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage (Q4-Q10, Q12-Q14)	Vin=ViH or ViL lout ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$		3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage (Q4-Q10, Q12-Q14)	V _{In} = V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	

^{*}Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND) (Continued)

					Gua	ranteed L	imit	
Symbol	Parameter	Test Cond	ditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
	Minimum High-Level Output Voltage (Osc Out 1, Osc Out 2)	V _{in} =V _{CC} or GND I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V .
		V _{in} = V _{CC} or GND	I _{out} ≤1.0 mA I _{out} ≤1.3 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage (Osc Out 1, Osc Out 2)	V _{in} =V _{CC} or GND I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		V _{in} =V _{CC} or GND	I _{out} ≤1.0 mA I _{out} ≤1.3 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

		1,,	Gu	aranteed Li	≤125°C U 3.4 17 20 795 159 135	
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
f _{max}	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	2.0 4.5 6.0	5.0 25 29	4.0 20 24	17	MHz
tPLH, tPHL	Maximum Propagation Delay, Osc In to Q4* (Figures 1 and 4)	2.0 4.5 6.0	530 106 91	665 133 114	159	ns
tPLH, tPHL	Maximum Propagation Delay, Osc In to Q14* (Figures 1 and 4)	2.0 4.5 6.0	1600 320 272	2000 400 344	2400 480 408	ns
^t PHL	Maximum Propagation Delay, Reset to Any Q (Figures 2 and 4)	2.0 4.5 6.0	240 48 41	300 60 51	360 72 61	ns
tPLH, tPHL	Maximum Propagation Delay, QN to QN + 1 (Figures 3 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	I	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.
- *For TA = 25°C and CL = 50 pF, typical propagation delay from Osc In to other Q outputs may be calculated with the following equations:

 $V_{CC} = 2.0 \text{ V: tp} = [205 + 107.5(N - 1)] \text{ ns}$

 $V_{CC} = 4.5 \text{ V: } tp = [41 + 21.5(N - 1)] \text{ ns}$ $V_{CC} = 6.0 \text{ V: } tp = [35 + 18.3(N - 1)] \text{ ns}$

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:	0.5	
	PD=CPD VCC ² f+ICC VCC For load considerations, see Chapter 4.	35	рF

TIMING REQUIREMENTS (Input tr=tr=6 ns)

		,,,	Gu	aranteed Limit		l
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
t _{rec}	Minimum Recovery Time, Reset Inactive to Osc In* (Figure 2)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
t _w	Minimum Pulse Width, Osc In (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _w	Minimum Pulse Width, Reset (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

PIN DESCRIPTIONS

INPUTS

OSC IN (PIN 11) — Negative-edge triggering clock input. A high-to-low transition on this input advances the state of the counter. Osc In may be driven by an external clock source.

RESET (PIN 12) — Active-high reset. A high level applied to this input asynchronously resets the counter to its zero state (forcing all Q outputs low) and disables the oscillator.

OUTPUTS

Q4-Q10, Q12-Q14 (PINS 7, 5, 4, 6, 14, 13, 15, 1, 2, 3) - Active-high outputs. Each QN output divides the oscillator

frequency by $2^{\hbox{\scriptsize N}}.$ The user should note that Q1, Q2, Q3, and Q11 are not available as outputs.

OSC OUT 1, OSC OUT 2 (PINS 10, 9) — Oscillator outputs. These pins are used in conjunction with Osc In and the external components to form an oscillator. (See Figures 4 and 5). When Osc In is being driven with an external clock source, Osc Out 1 and Osc Out 2 must be left open circuited. With the crystal oscillator configuration in Figure 6, Osc Out 2 must be left open circuited.

SWITCHING WAVEFORMS




Figure 1.




Figure 2.






Figure 3.



* Includes all probe and jig capacitance.

Figure 4. Test Circuit

^{*}Osc In driven with external clock.






Figure 5. Oscillator Circuit Using RC Configuration

5





Figure 6. Pierce Crystal Oscillator Circuit

Table 1. Crystal Oscillator Amplifier Specifications

T_A = 25°C (Input = Pin 11, Output = Pin 10)


Туре		Positive Reactance (Pierce)		
Input Resistance, Rin		60 MΩ minimum		
Output Impedance, Zout	(4.5 V supply)	200 Ω (see text)		
Input Capacitance, Cin		5 pF typical		
Output Capacitance, Col	ıt	7 pF typical		
Series Capacitance, Ca		5 pF typical		
1	3 Vdc supply	5.0 expected minimum		
Open loop voltage	4 Vdc supply	4.0 expected minimum		
gain with output at	5 Vdc supply	3.3 expected minimum		
full swing, α	6 Vdc supply	3.1 expected minimum		

PIERCE CRYSTAL OSCILLATOR DESIGN



Values are supplied by crystal manufacturer (parallel resonant crystal).

Figure 7. Equivalent Crystal Networks



NOTE: $C = C1 + C_{in}$ and $R = R1 + R_{out}$. C_0 is considered as part of the load. C_a and R_f typically have minimal effect below 2 MHz.

Values are listed in Table 1.

values are listed in Table 1.

Figure 8. Series Equivalent Crystal Load

Figure 9. Parasitic Capacitances of the Amplifier

DESIGN PROCEDURES

The following procedure applies for oscillators operating below 2 MHz where Z is a resistor R1. Above 2 MHz, additional impedance elements should be considered: C_{out} and C_a of the amp, feedback resistor Rf, and amplifier phase shift error from 180°.

Step 1: Calculate the equivalent series circuit of the crystal at the frequency of oscillation.

$$Z_{\theta} = \frac{-jX_{C_{0}} (R_{S} + jX_{L_{S}} - jX_{C_{S}})}{-jX_{C_{0}} + R_{S} + jX_{L_{S}} - jX_{C_{S}}} = R_{\theta} + jX_{\theta}$$

Reactance jX_{θ} should be positive, indicating that the crystal is operating as an inductive reactance at the oscillation frequency. The maximum R_{θ} for the crystal should be used in the equation.

Step 2: Determine β , the attenuation, of the feedback network. For a closed-loop gain of $2, A_p\beta = 2, \beta = 2/A_p$ where A_p is the gain of the HC4060 amplifier.

Step 3: Determine the manufacturer's loading capacitance. For example: A manufacturer may specify an external load capacitance of 32 pF at the required frequency.

Step 4: Determine the required Q of the system, and calculate R_{load} . For example, a manufacturer specifies a crystal Q of 100,000. In-circuit Q is arbitrarily set at 20% below crystal Q or 80,000. Then $R_{load} = (2\pi f_0 L_s/Q) - R_s$ where L_s and R_s are crystal parameters.

Step 5: Simultaneously solve, using a computer,

$$\beta = \frac{X_{C} \cdot X_{C2}}{R \cdot R_{e} + X_{C2} (X_{e} - X_{C})}$$
 (with feedback phase shift = 180°) (1)

$$X_e = X_{C2} + X_C + \frac{R_e X_{C2}}{R} = X_{Cload} \text{ (where the loading capacitor is an external load, not including Co)}$$
 (2)

$$R_{load} = \frac{RX_{C_0}X_{C2}[(X_C + X_{C2})(X_C + X_{C_0}) - X_C(X_C + X_{C_0} + X_{C2})]}{X^2C_2(X_C + X_{C_0})^2 + R^2(X_C + X_{C_0} + X_{C2})^2}$$
(3)

Here $R = R_{out} + R1$. R_{out} is amp output resistance, R1 is Z. The C corresponding to X_C is given by $C = C1 + C_{in}$.

Alternately, pick a value for R1 (i.e. let R1=R_S). Solve Equations 1 and 2 for C1 and C2. Use Equation 3 and the fact that $Q = 2\pi f_0 L_S/(R_S + R_{load})$ to find in-circuit Q. If Q is not satisfactory pick another value for R1 and repeat the procedure.

CHOOSING R1

Power is dissipated in the effective series resistance of the crystal. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 limits the drive level.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at Osc Out 2 (Pin 9). The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

SELECTING Rf

The feedback resistor, Rf, typically ranges up to 20 M Ω . Rf determines the gain and bandwidth of the amplifier. Proper bandwidth insures oscillation at the correct frequency plus roll-off to minimize gain at undesirable frequencies, such as the first overtone. Rf must be large enough so as to not affect the phase of the feedback network in an appreciable manner.

ACKNOWLEDGEMENTS AND RECOMMENDED REFERENCES

The following publications were used in preparing this data sheet and are hereby acknowledged and recommended for reading:

Technical Note TN-24, Statek Corp.


Technical Note TN-7, Statek Corp.

- D. Babin, "Designing Crystal Oscillators", Machine Design, March 7, 1985.
- D. Babin, "Guidelines for Crystal Oscillator Design", Machine Design, April 25, 1985.

ALSO RECOMMENDED FOR READING:

- E. Hafner, "The Piezoelectric Crystal Unit Definitions and Method of Measurement", Proc. IEEE, Vol. 57, No. 2, Feb., 1969.
- D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", Electro-Technology, June, 1969.
- P. J. Ottowitz, "A Guide to Crystal Selection", Electronic Design, May, 1966.

TIMING DIAGRAM



Advance Information

Quad Analog Switch/ Multiplexer/Demultiplexer

High-Performance Silicon-Gate CMOS

The MC54/74HC4066 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full power-supply range (from V_{CC} to GND).

The HC4066 is identical in pinout to the metal-gate CMOS MC14016 and MC14066. Each device has four independent switches. The device has been designed so that the ON resistances (RON) are much more linear over input voltage than RON of metal-gate CMOS analog switches.

This device is identical in both function and pinout to the HC4016. The ON/OFF control inputs are compatible with standard CMOS outputs; with pullup resistors. they are compatible with LSTTL outputs. For analog switches with voltage-level translators, see the HC4316.

- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs

- Wide Power-Supply Voltage Range ($V_{CC}-GND$)=2.0 to 12.0 Volts Analog Input Voltage Range ($V_{CC}-GND$)=2.0 to 12.0 Volts Improved Linearity and Lower ON Resistance over Input Voltage than the MC14016 or MC14066 or HC4016
- Low Noise
- Chip Complexity: 44 FETs or 11 Equivalent Gates

LOGIC DIAGRAM A ON/OFF CONTROL 13 ANALOG B ON/OFF CONTROL -OUTPUTS/INPUTS C ON/OFF CONTROL -10_ YD D ON/OFF CONTROL 12 ANALOG INPUTS/OUTPUTS = X_A , X_B , X_C , X_D PIN 14 = V_{CC} PIN 7 = GND

MC54/74HC4066



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD

Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT 11 | Xn X_B B ON/OFF 0 5 10 N C ON/OFF CONTROL GND [

FUNCTION TABLE

On/Off Control Input	State of Analog Switch
L	Off
Н	On

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	Positive DC Supply Voltage (Referenced to GND)	-0.5 to +14.0	V
VIS	Analog Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
Vin	Digital Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
1	DC Current Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: -7 mW/°C from 65° to 125°C For high frequency or heavy load considerations, see Chapter 4.

•

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	Positive DC Supply Voltage (Referenced to GND)	2.0	12.0	٧
VIS	Analog Input Voltage (Referenced to GND)	GND	Vcc	٧
Vin	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
V _{IO} *	Static or Dynamic Voltage Across Switch	_	1.2	٧
TA	Operating Temperature, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time, ON/OFF Control Inputs (Figure 10)			ns
	V _{CC} =2.0 V	0	1000	
ł	V _{CC} =2.0 V V _{CC} =4.5 V	0	500	
	V _{CC} =9.0 V V _{CC} =12.0 V	0	400	
	$V_{CC} = 12.0 \text{ V}$	0	250	

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND)

			1	Gua	aranteed Li	ranteed Limit	
Symbol	Parameter	Test Conditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Voltage ON/OFF Control Inputs	R _{on} =Per Spec	2.0 4.5 9.0 12.0	1.5 3.15 6.3 8.4	1.5 3.15 6.3 8.4	1.5 3.15 6.3 8.4	٧
VIL	Maximum Low-Level Voltage ON/OFF Control Inputs	R _{on} = Per Spec	2.0 4.5 9.0 12.0	0.3 0.9 1.8 2.4	0.3 0.9 1.8 2.4	0.3 0.9 1.8 2.4	V
lin	Maximum Input Leakage Current, ON/OFF Control Inputs	V _{in} =V _{CC} or GND	12.0	±0.1	± 1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND V _{IO} =0 V	6.0 12.0	2 8	20 80	40 160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to GND)

				Gua	aranteed L	imit	
Symbol	Parameter	Test Conditions	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	V _{in} =V _{IH} V _{IS} =V _{CC} to GND I _S ≤2.0 mA (Figures 1, 2)	2.0† 4.5 9.0 12.0	 170 85 85	- 215 106 106	 255 130 130	Ω
		V _{in} =V _{IH} V _{IS} =V _{CC} or GND (Endpoints) I _S ≤2.0 mA (Figures 1, 2)	2.0 4.5 9.0 12.0	 85 63 63	 106 78 78	 130 95 95	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	V _{in} =V _{IH} V _{IS} =1/2 (V _{CC} -GND) I _S ≤2.0 mA	2.0 4.5 9.0 12.0	 30 20 20	- 35 25 25	 40 30 30	Ω
loff	Maximum Off-Channel Leakage Current, Any One Channel	V _{In} = V _{IL} V _{IO} = V _{CC} or GND Switch Off (Figure 3)	12.0	0.1	0.5	1.0	μΑ
l _{on}	Maximum On-Channel Leakage Current, Any One Channel	Vin = VIH VIS = VCC or GND (Figure 4)	12.0	0.1	0.5	1.0	μΑ

[†]At supply voltage (V_{CC}-V_{EE}) approaching 2 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

NOTE: Information on typical parametric values can be found in Chapter 4.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, ON/OFF Control inputs: $t_f = t_f = 6 \text{ ns}$)

			Gu	aranteed Li	mit	
Symbol	Parameter	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 4.5 9.0 12.0	50 10 10 10	65 13 13 13	75 15 15 15	ns
^t PLZ [,] ^t PHZ	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11)	2.0 4.5 9.0 12.0	150 30 30 30	190 38 30 30	225 45 30 30	ns
tPZL, tPZH	Maximum Propagation Delay, ON/OFF Control to Analog Output (Figures 10 and 11)	2.0 4.5 9.0 12.0	125 25 25 25 25	160 32 32 32 32	185 37 37 37	ns
С	Maximum Capacitance ON/OFF Control Input Control Input = GND Analog I/O Feedthrough		10 35 1.0	10 35 1.0	10 35 1.0	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	15	pF
	For load considerations, see Chapter 4.	19	ρi

ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)

Symbol	Parameter	Test Conditions	v _{cc} v	Limit* 25°C 54/74HC	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{array}{l} f_{in}\!=\!1 \text{ MHz Sine Wave} \\ \text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ \text{Increase } f_{in} \text{ Frequency Until dB Meter Reads } -3 \text{ dB} \\ \text{R}_{L}\!=\!50 \; \Omega, \; C_{L}\!=\!10 \text{ pF} \end{array}$	4.5 9.0 12.0	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$\begin{split} f_{\text{In}} = & \text{Sine Wave} \\ & \text{Adjust } f_{\text{In}} \text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ & f_{\text{In}} = 10 \text{ kHz}, \text{ R}_{\text{L}} = & 600 \ \Omega, \text{ C}_{\text{L}} = & 50 \text{ pF} \\ & f_{\text{In}} = & 1.0 \text{ MHz}, \text{ R}_{\text{L}} = & 50 \ \Omega, \text{ C}_{\text{L}} = & 10 \text{ pF} \end{split}$	4.5 9.0 12.0 4.5 9.0 12.0	-50 -50 -50 -40 -40 -40	dB
_	Feedthrough Noise, Control to Switch (Figure 7)	$\begin{array}{c} V_{in}\!\leq\!1 \text{ MHz Square Wave } (t_r\!=\!t_f\!=\!6 \text{ ns}) \\ \text{Adjust R}_L \text{ at Setup so that I}_S\!=\!0 \text{ A} \\ \text{R}_L\!=\!600 \ \Omega, \ C_L\!=\!50 \text{ pF} \\ \text{R}_L\!=\!10 \text{ k}\Omega, \ C_L\!=\!10 \text{ pF} \end{array}$	4.5 9.0 12.0 4.5 9.0 12.0	60 130 200 30 65 100	mVpp
	Crosstalk Between Any Two Switches (Figure 12)	$\begin{split} f_{\text{in}} = & \text{Sine Wave} \\ & \text{Adjust } f_{\text{in}} \text{ Voltage to Obtain 0 dBm at V}_{\text{IS}} \\ & f_{\text{in}} = 10 \text{ kHz}, \text{ R}_{\text{L}} = & 600 \ \Omega, \text{ C}_{\text{L}} = & 50 \text{ pF} \\ & f_{\text{in}} = & 1.0 \text{ MHz}, \text{ R}_{\text{L}} = & 50 \ \Omega, \text{ C}_{\text{L}} = & 10 \text{ pF} \end{split}$	4.5 9.0 12.0 4.5 9.0 12.0	-70 -70 -70 -80 -80 -80	dB
THD	Total Harmonic Distortion (Figure 14)	$ \begin{aligned} f_{\text{in}} = 1 \text{ kHz, } R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF} \\ \text{THD} = \text{THD} \text{Measured} - \text{THD} \text{Source} \\ \text{$V_{\text{IS}} = 4.0$ Vpp sine wave} \\ \text{$V_{\text{IS}} = 8.0$ Vpp sine wave} \\ \text{$V_{\text{IS}} = 11.0$ Vpp sine wave} \end{aligned} $	4.5 9.0 12.0	0.10 0.06 0.04	%

^{*}Guaranteed limits not tested. Determined by design and verified by qualification.





Figure 1a. Typical On Resistance, V_{CC} = 2.0 V



 V_{in} , INPUT VOLTAGE (VOLTS), REFERENCED TO GND Figure 1b. Typical On Resistance, V_{CC} = 4.5 V




Figure 1c. Typical On Resistance, V_{CC} = 6.0 V




Figure 1d. Typical On Resistance, $V_{CC} = 9.0 \text{ V}$




Figure 1e. Typical On Resistance, $V_{CC} = 12.0 \text{ V}$




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up



*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up




Figure 7. Feedthrough Noise, ON/OFF Control to Analog Out, Test Set-Up





Figure 8. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up





Figure 13. Power Dissipation Capacitance Test Set-Up



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion

APPLICATION INFORMATION

The ON/OFF Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or GND through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked-up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and GND. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below GND. In the example below,

the difference between V_{CC} and GND is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below GND are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn-on devices ideally suited for precise DC protection with no inherent wear out mechanism.




Figure 16. 12 V Application




Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. TTL/NMOS-to-CMOS Level Converter Analog Signal Peak-to-Peak Greater than 5 V (Also see HC4316)




Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier


MOTOROLA SEMICONDUCTOR TECHNICAL DATA


Triple 3-Input OR Gate High-Performance Silicon-Gate CMOS

The MC54/74HC4075 is identical in pinout to the MC14075B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 42 FETs or 10.5 Equivalent Gates

LOGIC DIAGRAM





Y = A + B + C



PIN 14 = V_{CC} PIN 7 = GND

MC54/74HC4075



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Packaget	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Refere	nced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Type	s	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V	0	1000 500	ns
		VCC = 6.0 V	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	aranteed Li	mit	
Symbol	Parameter	Test Con	ditions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - I _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	l _{out} ≤4.0 mA l _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, input t_f = t_f = 6 ns)

Symbol		V	Guaranteed Limit			
	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A, B, or C to Output Y (Figures 1 and 2)	2.0 4.5 6.0	115 23 20	145 29 25	175 35 30	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	T -	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f+ICC VCC	26	pF
	For load considerations, see Chapter 4.		






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (% of the Device)




8-Input NOR/OR Gate

High-Performance Silicon-Gate CMOS

The MC54/74HC4078 is similar to the CD4078B metal-gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 30 FETs or 7.5 Equivalent Gates

LOGIC DIAGRAM



 $Y = \overline{A + B + C + D + E + F + G + H}$ X = A + B + C + D + E + F + G + H

PIN 14 = V_{CC} PIN 7 = GND PINS 6, 8 = NO CONNECTION

MC54/74HC4078



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

NC = NO CONNECTION

FUNCTION TABLE

	Out	puts
Inputs A through H	Υ	Х
All inputs L	Н	L
All other combinations	L	Н

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	- 1.5 to V _{CC} + 1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating - Plastic DIP: $-10 \text{ mW/}^{\circ}\text{C}$ from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced	to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 1) V	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed L	imit	
Symbol	Parameter	Test Conditions	Vcc	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \qquad I_{\text{out}} \le 4.0$ $ I_{\text{out}} \le 5.2$		3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{IH}$ or V_{IL} $ I_{out} \le 4.0$ $ I_{out} \le 5.2$		0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	±0.1	±1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 µA	6.0	2	20	40	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)


		V	Gua	aranteed Li	mit	
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Any Input to Output Y (Figures 1 and 3)	2.0 4.5 6.0	130 26 22	165 33 28	195 39 33	ns.
tPLH, tPHL	Maximum Propagation Delay, Any Input to Output X (Figures 2 and 3)	2.0 4.5 6.0	140 28 24	175 35 30	210 42 36	ns
^t TLH, ^t THL	Maximum Output Transition Time, Any Output (Figures 1, 2, and 3)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	-	10	10	10	pF


NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
ı	Used to determine the no-load dynamic power consumption:		
ļ	PD=CPD VCC2f+ICC VCC	29	рF
	For load considerations, see Chapter 4.		

SWITCHING WAVEFORMS






*Includes all probe and jig capacitance.

Figure 3. Test Circuit

EXPANDED LOGIC DIAGRAM



Advance Information

Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies


High-Performance Silicon-Gate CMOS

The MC54/74HC4316 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power-supply range (from VCC to VFF).

The HC4316 is similar in function to the metal-gate CMOS MC14016 and MC14066, and to the High-Speed CMOS HC4016 and HC4066. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances (RoN) are much more linear over input voltage than RoN of metal-gate CMOS analog switches. Logic-level translators are provided so that the On/Off Control and Enable logic-level voltages need only be VCC and GND, while the switch is passing signals ranging between VCC and VEE. When the Enable pin (active-low) is high, all four analog switches are turned off.

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power-Supply Voltage Range (V_{CC}-V_{EE}) = 2.0 to 12.0 Volts
- Digital (Control) Power-Supply Voltage Range (V_{CC} GND) = 2.0 to 6.0 Volts, Independent of V_{EE}
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC4316



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08




D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT



FUNCTION TARLE

Inp	State of	
Enable	On/Off Control	Analog Switch
L	н	On
L	L	Off
н	x	Off

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS*

Symbol	Parameter		Value	Unit
Vcc	,,,	ef. to GND) Ref. to VEE)	-0.5 to +7.0 -0.5 to +14.0	٧
VEE	Negative DC Supply Voltage (Ref. to GND	-7.0 to +0.5	٧	
VIS	Analog Input Voltage		V _{EE} - 0.5 to V _{CC} + 0.5	٧
Vin	Digital Input Voltage (Ref. to GND)		-1.5 to V _{CC} +1.5	٧
ì	DC Current Into or Out of Any Pin		± 25	mA
PD	Power Dissipation in Still Air, Plastic or Co	eramic DIPt C Packaget	750 500	mW
T _{stg}	Storage Temperature		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 (Plastic DIP or SOI (Co		260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than the maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mbox{GND} \leq (V_{in}$ or $V_{out}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	Positive DC Supply Voltage (Ref. to GND)	2.0	6.0	٧	
VEE	Negative DC Supply Voltage (Ref. to GND)		-6.0	GND	٧
Vis	Analog Input Voltage	VEE	Vcc	٧	
Vin	Digital Input Voltage (Ref. to GND)		GND	Vcc	٧
V ₁₀ *	Static or Dynamic Voltage Across Switch		_	1.2	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Control or Enable Inputs) V	CC=2.0 V CC=4.5 V CC=6.0 V	0 0 0	1000 500 400	ns

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE= GND Except Where Noted

					Gue	mit]	
Symbol	Parameter	Test Condition	18	v _{CC}	25°C to -55°C	≤85°C	≤ 125°C	Unit
VIH	Minimum High-Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Voltage, Control or Enable Inputs	R _{on} = Per Spec		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
lin	Maximum Input Leakage Current, Control or Enable Inputs	V _{in} =V _{CC} or GND V _{EE} = -6.0 V		6.0	±0.1	± 1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)		V _{EE} = GND V _{EF} = -6.0	6.0 6.0	2 8	20 80	40 160	μА

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to VFF)

					Gua	ranteed	Limit	
Symbol	Parameter	Test Conditions VCC V	VEE	25°C to -55°C	≤85°C	≤125°C	Ω	
R _{on}	Maximum "ON" Resistance	Vin=VIH VIS=VCC to VEE IS≤2.0 mA (Figures 1, 2)	2.0* 4.5 4.5 6.0	0.0 0.0 -4.5 -6.0	 320 170 170	400 215 215	 480 255 255	Ω
		V _{In} =V _{IH} V _{IS} =V _{CC} or V _{EE} (Endpoints) I _S ≤2.0 mA (Figures 1, 2)	2.0 4.5 4.5 6.0	0.0 0.0 -4.5 -6.0	180 135 135	- 225 170 170	270 205 205	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{IR} = V_{IH}$ $V_{IS} = 1/2 (V_{CC} - V_{EE})$ $I_S \le 2.0 \text{ mA}$	2.0 4.5 4.5 6.0	0.0 0.0 -4.5 -6.0	- 30 20 20	 35 25 25	 40 30 30	Ω
l _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{in} =V _{IL} V _{IO} =V _{CC} or V _{EE} Switch Off (Figure 3)	6.0	-6.0	0.1	0.5	1.0	μА
lon	Maximum On-Channel Leakage Current, Any One Channel	V _{in} =V _{IH} V _{IS} =V _{CC} or GND (Figure 4)	6.0	-6.0	0.1	0.5	1.0	μΑ

^{*}At supply voltage (V_{CC} – V_{EE}) approaching 2 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

NOTE: Information on typical parametric values can be found in Chapter 4.

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Control or Enable: t_r = t_f = 6 ns, V_{EE} = GND)

		.,		aranteed Li	imit	
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)	2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	50	315 63 54	375 75 64	ns
tPZL, tPZH	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)	2.0 4.5 6.0	53	335 66 56	400 80 68	ns
С	Maximum Capacitance ON/OFF and Enable		10	10	10	pF
		= GND log I/O — hrough —	35 1.0	35 1.0	35 1.0	

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Switch) (Figure 13)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption:		
1	PD=CPD VCC2f+ICC VCC	15	рF
	For load considerations, see Chapter 4.		

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Test Conditions	V _{CC}	VEE	Limit# 25°C	Unit
BW	Meximum On-Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{array}{l} f_{In}=1 \text{ MHz Sine Wave} \\ \text{Adjust } f_{In} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ \text{Increase } f_{In} \text{ Frequency Until dB Meter Reads } -3 \text{ dB} \\ \text{R}_L=50 \Omega, \text{ C}_L=10 \text{ pF} \end{array}$	2.25 4.50 6.00	-2.25 -4.50 -6.00	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$ \begin{aligned} f_{in} = & \text{Sine Wave} \\ & \text{Adjust f}_{in} \text{ Voltage to Obtain 0 dBm at V}_{in} \\ & f_{in} = & 10 \text{ kHz}, \text{ R}_{L} = & 600 \Omega, \text{ C}_{L} = & 50 \text{ pF} \\ & f_{in} = & 1.0 \text{ MHz}, \text{ R}_{L} = & 50 \Omega, \text{ C}_{L} = & 10 \text{ pF} \end{aligned} $	2.25 4.50 6.00 2.25 4.50 6.00	-2.25 -4.50 -6.00 -2.25 -4.50 -6.00	50 50 50 40 40 40	dB
-	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \le 1$ MHz Square Wave $(t_r = t_f = 6 \text{ ns})$ Adjust R _L at Setup so that $I_S = 0$ A R _L = 600Ω , C _L = 50 pF R _L = $10 \text{ k}\Omega$, C _L = 10 pF	2.25 4.50 6.00 2.25 4.50	-2.25 -4.50 -6.00 -2.25 -4.50	60 130 200 30 65	mVpp
_	Crosstalk Between Any Two Switches (Figure 12)	f _{in} = Sine Wave Adjust f _{in} Voltage to Obtain 0 dBm at V _{IS} f _{in} = 10 kHz, R _L = 600 Ω, C _L = 50 pF f _{in} = 1.0 MHz, R _L = 50 Ω, C _L = 10 pF	6.00 2.25 4.50 6.00 2.25 4.50	-6.00 -2.25 -4.50 -6.00 -2.25 -4.50	100 - 70 - 70 - 70 - 80 - 80	dB
THD	Total Harmonic Distortion (Figure 14)	$ f_{in} = 1 \text{ kHz}, \ R_L = 10 \text{ k}\Omega, \ C_L = 50 \text{ pF} $ $ THD = THD_{Measured} - THD_{Source} $ $ V_{ S} = 4.0 \text{ Vpp sine wave} $ $ V_{ S} = 8.0 \text{ Vpp sine wave} $ $ V_{ S} = 11.0 \text{ Vpp sine wave} $	2.25 4.50 6.00	-6.00 -2.25 -4.50 -6.00	0.10 0.06 0.04	%

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V_{CC} - V_{EE} = 2.0 V




Figure 1b. Typical On Resistance, VCC - VEE = 4.5 V




Figure 1c. Typical On Resistance, VCC-VEE=6.0 V




Figure 1d. Typical On Resistance, VCC-VEE = 9.0 V




Figure 1e. Typical On Resistance, $V_{CC} - V_{EE} = 12.0 \text{ V}$




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up



*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth
Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up




Figure 7. Feedthrough Noise, Control to Analog Out, Test Set-Up





Figure 8. Propagation Delays, Analog in to Analog Out



^{*}Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



^{*}Includes all prope and jig capacitance.

Figure 11. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)





Figure 13. Power Dissipation Capacitance Test Set-Up



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up




Figure 15. Plot, Harmonic Distortion


APPLICATION INFORMATION

The Enable and Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or V_{EE} through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE}. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below V_{EE}. In the example below,

the difference between V_{CC} and V_{EE} is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn-on devices ideally suited for precise dc protection with no inherent wear out mechanism.






Figure 17. Transient Suppressor Application




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0-to-12 V Signal Using a Single Power Supply (GND≠0 V)




Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

Analog Multiplexers/ Demultiplexers with Address Latch

High-Performance Silicon-Gate CMOS

The MC54/74HC4351, MC54/74HC4352, and MC54/74HC4353 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{FE}).

The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. The data at the Channel-Select inputs may be latched by using the active-low Latch Enable pin. When Latch Enable is high, the latch is transparent. When either Enable 1 (active low) or Enable 2 (active high) is inactive, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


These devices have been designed so that the ON resistance (R_{On}) is more linear over input voltage than R_{On} of metal-gate CMOS analog switches.

For multiplexers/demultiplexers without latches, see the HC4051, HC4052, and HC4053.


- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (VCC VEE) = 2.0 to 12.0 V
- Digital (Control) Power Supply Range (VCC GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance than Metal-Gate Types
- Low Noise
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: HC4351—222 FETs or 55.5 Equivalent Gates HC4352—188 FETs or 47 Equivalent Gates HC4353—186 FETs or 46.5 Equivalent Gates


LOGIC DIAGRAM MC54/74HC4351

Single-Pole, 8-Position Plus Common Off and Address Latch



MC54/74HC4351 MC54/74HC4352 MC54/74HC4353





FUNCTION TABLE MC54/74HC4351

	Cont	rol In	outs		
Ena	ble		Selec	t	ON Channel
1	2	С	В	Α	(LE = H)*
LLLLL	H H H H H H X -	LLLLHHHXX	LLHHLLHHXX	LHLHLHXX	X0 X1 X2 X3 X4 X5 X6 X7 None None

X = don't care

*When Latch Enable is low, the Channel Selection is latched and the Channel Address Latch does not change states.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC4352 Double-Pole, 4-Position Plus Common Off and Address Latch

BLOCK DIAGRAM 19 X SWITCH ANALOG COMMON INPUTS/OUTPUTS OUTPUT/INPUT Y SWITCH CHANNEL CHANNEL-SELECT A ADDRESS INPUTS LATCH V_{CC} = PIN 20 LATCH ENABLE-VFF = PIN 9 SWITCH (ENABLE 1-GND = PIN 10 ENABLES | ENABLE 2 NC = PINS 3,14

PIN ASSIGNMENT

YO C Y2 C NC C Y3 C Y1 C ENABLE 1 C ENABLE 2 C VEE C	2 3 4 5 6 7 8	19 18 17	000000	X XO X3 NC A
V _{EE} C	9		þ	B Latch
				ENABLE


NC = NO CONNECTION

FUNCTION TABLE

(Contro	Input	8				
Ens	ble	Sel	lect	ON Channel (LE = H)*			
1	2	В	Α				
L	H	L H	LHLH	Y0 Y1 Y2 Y3	X0 X1 X2 X3		
H X	X L	X	X	None None			

MC54/74HC4353 Triple Single-Pole, Double-Position Plus Common Off and Address Latch

BLOCK DIAGRAM



This device allows independent control of each switch. Channel-Select Input A controls the X Switch, Input B controls the Y Switch, and Input C controls the Z Switch.

PIN ASSIGNMENT

Y1 ⊏	1 0	20	b vcc
Y0 🗆	2	19	Ьγ
· NC =	3	18	Þх
Z1 🗆	4	17	⇒ x1
Z	5	16	⇒ xo
Z0 □	6	15	Þ A
ENABLE 1	7	14	⊐ NC
ENABLE 2□	8	13	
V _{EE} ⊂	9	12	- C
GND⊏	10	11	LATCH
			ENIARIE

NC = NO CONNECTION

FUNCTION TABLE

(Cont	rol Ir	pute	3			
Ena	ble		Selec	t	١,	ON Channe	d.
1	2	С	В	Α		LE = H)	
LLLLLLLHX	H H H H H H X L	LLLLHHHXX	LLHHLLHHXX	LHLHLHXX	Z0 Z0 Z0 Z0 Z1 Z1 Z1 Z1	Y0 Y0 Y1 Y1 Y0 Y0 Y1 Y1 None None	X0 X1 X0 X1 X0 X1 X0 X1

X=Don't Care
*When Latch Enable is low, the Channel
Selection is latched and the Channel Address Latch does not change states.

X = Don't Care

*When Latch Enable is low, the Channel
Selection is latched and the Channel Address Latch does not change states.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	Positive DC Supply Voltage (Ref. to GND) (Ref. to V _{EE})	-0.5 to +7.0 -0.5 to 14.0	٧
VEE	Negative DC Supply Voltage (Ref. to GND)	-7.0 to +0.5	٧
VIS	Analog Input Voltage	$V_{EE} - 0.5$ to $V_{CC} + 0.5$	V
V _{in}	Digital Input Voltage (Ref. to GND)	-1.5 to V _{CC} +1.5	٧
- 1	DC Current Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

Plastic "N" Package: -10 mW/°C from 65° to 85°C Ceramic "J" Package: -10 mW/°C from 100° to 125°C SOIC "D" Package: -7 mW/°C from 65° to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	Positive DC Supply Voltage (Re	f. to GND)	2.0	6.0	٧
	(Re	ef. to V _{EE})	2.0	12.0	
VEE	Negative DC Supply Voltage (Re	e DC Supply Voltage (Ref. to GND)		GND	٧
VIS	Analog Input Voltage		VEE	Vcc	V
Vin	Digital Input Voltage (Ref. to GN	D)	GND	Vcc	٧
V ₁₀ *	Static or Dynamic Voltage Acros	s Switch	_	1.2	٧
TA	Operating Temperature, All Packs	age Types	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time, V	CC = 2.0 V	0	1000	ns
	Channel Select or Enable V	CC = 4.5 V	0	500	
	Inputs (Figure 9a) V	CC = 6.0 V	0	400	

^{*}For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{\rm in}$ and $V_{\rm out}$ should be constrained to the ranges indicated in the Recommended Operating Conditions.

Unused digital input pins must be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused Analog I/O pins may be left open or terminated. See Applications Information.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VFE = GND, Except Where Noted

					Guaranteed Limit			
Symbol	Parameter	Test Conditions		v _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
ViH	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	>
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} = Per Spec		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	v
lin	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V _{in} =V _{CC} or GND, V _{EE} =	-6.0 V	6.0	±0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	Channel Select = V _{CC} or G Enables = V _{CC} or GND V _{IS} = V _{CC} or GND	iND					μΑ
		V _{IO} = 0 V	$V_{EE} = GND$ $V_{EE} = -6.0$	6.0 6.0	2 8	20 80	40 160	

[†]Power Dissipation Temperature Derating:

DC ELECTRICAL CHARACTERISTICS Analog Section

					Gua			
Symbol	Parameter	Test Conditions	V _C C V	VEE	25°C to 55°C	≤85°C	≤125°C	Unit
R _{on}	Maximum "ON" Resistance	$\begin{aligned} & V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}} \\ & V_{\text{IS}} = V_{\text{CC}} \text{ to } V_{\text{EE}} \\ & I_{\text{S}} \leq 2.0 \text{ mA (Figures 1, 2)} \\ & V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}} \end{aligned}$	4.5 4.5 6.0 4.5	0.0 -4.5 -6.0	190 120 100 150	240 150 125 190	280 170 140 230	Ω
		V _{IS} = V _{CC} or V _{EE} (Endpoints) I _S ≤ 2.0 mA (Figures 1, 2)	4.5 6.0	-4.5 -6.0	100 80	125 100	140 115	
ΔR _{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	V _{in} = V _{IL} or V _{IH} V _{IS} = 1/2 (V _{CC} - V _{EE}) I _S ≤ 2.0 mA	4.5 4.5 6.0	0.0 -4.5 -6.0	30 12 10	35 15 12	40 18 14	Ω
loff	Maximum Off-Channel Leakage Current, Any One Channel	V _{In} =V _{IL} or V _{IH} V _{IO} =V _{CC} -V _{EE} Switch Off (Figure 3)	6.0	-6.0	0.1	0.5	1.0	μА
	Maximum Off-Channel Leakage Current, Common Channel HC4351	V _{in} =V _{IL} or V _{IH} V _{IO} =V _{CC} -V _{EE} Switch Off (Figure 4)	6.0	-6.0	0.2	2.0	4.0	
	HC4352		6.0	-6.0	0.1	1.0	2.0	
	HC4353		6.0	-6.0	0.1	1.0	2.0	
lon	Maximum On-Channel Leakage Current, Channel to Channel	V _{in} = V _{IL} or V _{IH} Switch to Switch = V _{CC} - V _{EE}						μΑ
	HC4351	(Figure 5)	6.0	-6.0	0.2	2.0	4.0	
	HC4352		6.0	-6.0	0.1	1.0	2.0	
	HC4353		6.0	-6.0	0.1	1.0	2.0	

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

			١.,	Gua	aranteed Li	mit	Unit
Symbol	Paramete	er	V _C C V	25°C to -55°C	≤85°C	≤125°C	
tPLH, tPHL	Maximum Propagation Delay, Channel-Select to Analog Output (Figure 9)			370 74 63	465 93 79	550 110 94	ns
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)			60 12 10	75 15 13	90 18 15	ns
tPLH, tPHL	Maximum Propagation Delay, Latch Enable to Analog Output (Figure 12)			325 65 55	410 82 70	485 97 82	ns
tPLZ, tPHZ	Maximum Propagation Delay, Enable 1 or 2 to Analog Output (Figure 11)		2.0 4.5 6.0	290 58 49	365 73 62	435 87 74	ns
^t PZL [,] ^t PZH	Maximum Propagation Delay, Enable 1 or (Figure 11)	Maximum Propagation Delay, Enable 1 or 2 to Analog Output (Figure 11)		345 69 59	435 87 74	515 103 87	ns
Cin	Maximum Input Capacitance			10	10	10	pF
CI/O	Maximum Capacitance Analog I/O	Enable 1 = V _{IH} , Enable 2 = V _{IL}	_	35	35	35	рF
	Common O/I: HC4351 HC4352 HC4353		_	130 80 50	130 80 50	130 80 50	
	Feedthrough		_	1.0	1.0	1.0	

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package) (Figure 14)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD=CPD VCC ² f+ICC VCC	45 (HC4351)	рF
	For load considerations, see Chapter 4.	80 (HC4352)	ρ.
1		45 (HC4353)	

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

		1.,	Gua			
Symbol	Parameter	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Channel-Select to Latch Enable (Figure 12)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Latch Enable to Channel Select (Figure 12)	2.0 4.5 6.0	0 0 0	0 0 0	0 0 0	ns
tw	Minimum Pulse Width, Latch Enable (Figure 12)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times, Channel-Select, Latch Enable, and Enables 1 and 2	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0.0 V)

			Vcc	\/	Limit*	ł
Symbol	Parameter	Test Condition		VEE	25°C 54/74HC	Unit
BW	Maximum On-Channel Bandwidth or	fin = 1 MHz Sine Wave			51 52 53	MHz
	Minimum Frequency Response	Adjust fin Voltage to Obtain 0 dBm at VOS				1
	(Figure 6)	Increase fin Frequency Until dB Meter	2.25	-2.25	80 95 120	ì
		Reads -3 dB	4.50	-4.50	80 95 120	
		$R_L = 50 \Omega$, $C_L = 10 pF$	6.00	-6.00	80 95 120	
_	Off-Channel Feedthrough Isolation	f _{in} ≡ Sine Wave				dB
	(Figure 7)	Adjust fin Voltage to Obtain 0 dBm at VIS		1		1
		f _{in} = 10 kHz, R _I = 600 Ω, C _I = 50 pF	2.25	-2.25	-50	1
		"	4.50	-4.50	-50	1
			6.00	-6.00	-50	
		$f_{in} = 1.0 \text{ MHz}, R_1 = 50 \Omega, C_1 = 10 \text{ pF}$	2.25	-2.25	-40	1
		ηη - 1.0 mm2, πε - 30 m, σε - 30 pr	4.50	-4.50	-40	
			6.00	-6.00	-40	
	Feedthrough Noise, Channel Select Input	V ₁ < 1 MUs Causes Mouse		0.00		mVpp
	to Common O/I					mvpp
		(t _r =t _f =6 ns)		1	1	1
	(Figure 8)	Adjust R _L at Setup so that I _S = 0 A	2.25	-2.25	25	1
		Enable = GND				1
		$R_L = 600 \Omega, C_L = 50 pF$	4.50	-4.50	105	1
			6.00	-6.00	135	4
		$R_L = 10 \text{ k}\Omega$, $C_L = 10 \text{ pF}$	2.25	-2.25	35	1
			4.50	-4.50	145	l
			6.00	-6.00	190	L
_	Crosstalk Between Any Two Switches	fin ≡ Sine Wave				dB
	(Figure 13)	Adjust fin Voltage to Obtain 0 dBm at VIS			i	1
	(Test does not apply to HC4351)	$f_{in} = 10 \text{ kHz}, R_1 = 600 \Omega, C_1 = 50 \text{ pF}$	2.25	-2.25	-50	
		"'	4.50	-4.50	50	
		}	6.00	-6.00	-50	1
		f _{in} = 1 MHz, R _I = 50 Ω, C _I = 10 pF	2.25	-2.25	-60	1
			4.50	-4.50	-60	
			6.00	-6.00	-60	l
THD	Total Harmonic Distortion (Figure 15)	f _{in} =1 kHz, R _L =10 kΩ, C _L =50 pF	0.00			%
	(rigule 15)	THD = THD _{Measured} - THD _{Source}	2.25	-2.25	0.10	{
		V _{IS} = 4.0 V _{PP} sine wave	2.25 4.50	-4.50	0.10	1
		V _{IS} =8.0 V _{PP} sine wave				1
		V _{IS} = 11.0 V _{PP} sine wave	6.00	-6.00	0.05	

^{*}Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, VCC - VEE = 2.0 V




Figure 1b. Typical On Resistance, VCC - VEE = 4.5 V




Figure 1c. Typical On Resistance, V_{CC}-V_{EE}=6.0 V




Figure 1d. Typical On Resistance, VCC-VEE=9.0 V




Figure 1e. Typical On Resistance, V_{CC} - V_{EE} = 12.0 V




Figure 2. On Resistance Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 6. Maximum On-Channel Bandwidth Test Set-Up





Figure 7. Off-Channel Feedthrough Isolation, Test Set-Up

*Includes all probe and jig capacitance.



*Includes all probe and jig capacitance.

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance.

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out






Figure 11a. Propagation Delay, Enable 1 or 2 to Analog Out




*Includes all probe and jig capacitance.

Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out




^{*}Latch Enable 1 is a similar waveform except the Latch Enable waveform is inverted.

Figure 12a. Propagation Delay, Latch Enable to Analog Out



*Includes all probe and jig capacitance.

Figure 12b. Propagation Delay, Test Set-Up Latch Enable to Analog Out



*Includes all probe and jig capacitance.

Figure 13. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14. Power Dissipation Capacitance, Test Set-Up




Figure 15a. Total Harmonic Distortion, Test Set-Up




Figure 15b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at VCC or GND logic levels. VCC being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5 V = logic high$$


 $GND = 0 V = logic low$

The maximum analog voltage swings are determined by the supply voltages VCC and VEE. The positive peak analog voltage should not exceed VCC. Similarly, the negative peak analog voltage should not go below VEE. In this example, the difference between VCC and VFF is ten volts. Therefore, using the configuration in Figure 16, a maximum analog signal of ten volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to VCC or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC}-GND=2$$
 to 6 volts
 $V_{EE}-GND=0$ to -6 volts
 $V_{CC}-V_{EE}=2$ to 12 volts
and $V_{EE}\leq GND$

When voltage transients above VCC and/or below VEE are anticipated on the analog channels, external Germanium or Schottky diodes (Dx) are recommended as shown in Figure 17. These diodes should be able to absorb the maximum anticipated current surges during clipping.



ON/OFF

Figure 16. Application Example

Figure 17. External Germanium or Schottky Clipping Diodes

(b) USING HCT INTERFACE






Figure 18. Interfacing LSTTL/NMOS to CMOS Inputs


FUNCTION DIAGRAM HC4351



FUNCTION DIAGRAM HC4352



FUNCTION DIAGRAM HC4353




MOTOROLA SEMICONDUCTOR TECHNICAL DATA

BCD-to-Seven-Segment Latch/ Decoder/Display Driver High-Performance Silicon-Gate CMOS


The MC54/74HC4511 is identical in pinout to the MC14511 metal-gate CMOS decoder/driver. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC4511 provides the functions of a 4-bit storage latch, a BCD-to-seven-segment decoder, and a display driver. It can be used either directly or indirectly with seven-segment light-emitting diode (LED), incandescent, fluorescent, gas discharge, or liquid-crystal readouts. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are used to test the display, to turn off or pulse modulate the brightness of the display, and to store a BCD code, respectively.

- Latch Storage of BCD Inputs
- Blanking Input
- Lamp Test Input
- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 264 FETs or 66 Equivalent Gates



MC54/74HC4511



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.


Plastic


Ceramic SOIC

MC74HCXXXXN

MC54HCXXXXJ

MC74HCXXXXD





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	. V
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	± 70	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $\mathsf{GND} \subseteq \mathsf{Vin}$ or $\mathsf{Vout} \supseteq \mathsf{VCC}$. Unused inputs must always be tied

to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	V
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	(Figure 3)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				.,	Gua	aranteed Li	mit	
Symbol	Parameter	Test Condit	ions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0. l _{out} ≤20 μA	.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0 l _{out} ≤20 μA	.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
Voн	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤ 6.0 mA I _{out} ≤ 7.8 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin = V _{CC} or GND		6.0	±0.1	±1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Input $t_f = t_f = 6$ ns)

			Gu			
Symbol	Parameter	Vcc	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH [,] ^t PHL	Maximum Propagation Delay, Input A, B, C, or D to Output (Figures 1 and 6)	2.0 4.5 6.0	600 120 102	750 150 129	900 180 153	ns
^t PLH [,] ^t PHL	Maximum Propagation Delay, Latch Enable to Output (Figures 2 and 6)	2.0 4.5 6.0	600 120 102	750 150 129	900 180 153	ns
tPLH, ^t PHL	Maximum Propagation Delay, Blanking Input to Output (Figures 3 and 6)	2.0 4.5 6.0	600 120 102	750 150 129	900 180 153	ns
tPLH, ^t PHL	Maximum Propagation Delay, Lamp Test to Output (Figures 4 and 6)	2.0 4.5 6.0	600 120 102	750 150 129	900 180 153	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 3 and 6)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	_	10	10	10	pF

NOTES:


- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
	PD=CPD VCC2f+ICC VCC	70	pF
1	For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

Symbol	Parameter	v _{CC}	Guaranteed Limit			
			25°C to -55°C	≤85°C	≤125°C	Unit
t _{su}	Minimum Setup Time, Input A, B, C, or D to Latch Enable (Figure 5)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Latch Enable to Input A, B, C, or D (Figure 5)	2.0 4.5 6.0	0 0 0	0 0 0	0 0 0	ns
t _W	Minimum Pulse Width, Latch Enable (Figure 2)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 3)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

SWITCHING WAVEFORMS



Input LE 50% SON GND

Any
Output

Figure 1.

Figure 2.




Figure 3.




Figure 4.





Figure 5.



*Includes all probe and jig capacitance.

Figure 6. Test Circuit

5

FUNCTION TABLE

		Inputs					Outputs							
LE	ВІ	LT	D	С	В	Α	а	b	С	d	е	f	g	Display
X	Х	L	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	8
Х	L	Η	Х	Χ	Χ	Х	L	L	L	L	L	L	L	Blank
L	Η	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	Н	Н	L	L	L	Н	L	Η	Н	L	L	L	L	1
L	Н	Н	L	L	Н	L	Н	Н	L	Η	Н	L	Н	2
L	Н	Н	L	L	Н	Н	Τ	Н	Н	Н	L	L	Н	3
L	Н	Н	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	Н	Н	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
L	Н	H	L	Н	Н	Ĺ	L	Ĺ	Н	Η	Н	Η	Н	6
L	Н	Н	L	Н	Н	Н	Τ	Н	Н	L	L	L	L	7
L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
L	н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	Н	9
L	Н	Н	Н	L	Н	L	L	L	L	L	L	L	L	Blank
L	Н	Н	Н	L	Н	Н	L	L	L	L	L	L	L	Blank
L	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	Blank
L	Н	Н	Н	Н	L	Н	L	L	L	L	L	L	L	Blank
L	Н	Н	Н	Н	Н	L	L	L	L	L	L	L.	L	Blank
L	Н	Η	Н	Н	Н	Н	L	L	L	L	L	L	L	Blank
Н	Н	Η	Х	Χ	Χ	Χ				*				*

^{* =} Depends upon the BCD code previously applied while LE was at a low level.

PIN DESCRIPTIONS

INPUTS

A, B, C, D (PINS 7, 1, 2, 6) — BCD inputs. A (pin 7) is the least significant bit and D (pin 6) is the most significant bit. Hexadecimal code A-F at these inputs causes the outputs to assume a low level, offering an alternate method of blanking the display.

OUTPUTS

a, b, c, d, e, f, g (PINS 13, 12, 11, 10, 9, 15, 14) — Decoded, buffered seven-segment display-driver outputs. These outputs, unlike the MC14511, have CMOS drivers, which produce typical CMOS output voltage levels. These outputs are connected to various displays as shown in Figure 7.


CONTROL INPUTS


 $\,$ BI (PIN 4) - Active-low display blanking input. A low level on this input will cause all outputs to be held low, thereby blanking the display. LT is the only input that overrides the BI input.


LT (PIN 3) — Active-low lamp test. A low level on this input causes all outputs to assume a high level. This input allows the user to test all segments of a display with a single control input. This input is independent of all other inputs.

 $\rm LE~(PIN~5)$ — Latch enable input. This input controls the 4-bit transparent latch. A high level on this input latches the code present at the A, B, C and D inputs; a low level allows the code to be transmitted through the latch to the decoder.


OUTPUT CHARACTERISTIC CURVES (VCC=5 V)







EXPANDED LOGIC DIAGRAM






Figure 7. Connections to Various Display Readouts

1-of-16 Decoder/Demultiplexer with Address Latch

High-Performance Silicon-Gate CMOS

The MC54/74HC4514 is identical in pinout to the MC14514B metal-gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device consists of a 4-bit storage latch with a Latch Enable and Chip Select input. When a low signal is applied to the Latch Enable input, the Address is stored, and decoded. When the Chip Select input is high, all sixteen outputs are forced to a low level.

The Chip Select input is provided to facilitate the chip-select, demultiplexing, and cascading functions.

The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and then by using the Chip Select as a data input.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 268 FETs or 67 Equivalent Gates

MC54/74HC4514



 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

LOGIC DIAGRAM . Y0 -Y1 -Y2 -Y3 Y4 · Y5 4-to-16 Y6 Binary 4-Bit Line Y7 Active-High Address Storage Decoder 18 Outputs Y8 Inputs Latch 17 -Y9 20 Y10 19 Y11 Latch Y12 Enable 16 Chip Select Pin 24 = V_{CC} Pin 12 = GND



MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	± 50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP1	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either GND or V_{CC}). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	V
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Reference	d to GND)	0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		V _{CC} =2.0 V	0	1000	ns
		V _{CC} = 4.5 V	0	500	
	,	$V_{CC} = 6.0 \text{ V}$	0	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				١	Gua	imit	Unit	
Symbol	Parameter	Test Conditions		V _{CC}	25°C to -55°C	≤85°C		≤125°C
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} - i _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	± 1.0	± 1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: -10 mW/°C from 65° to 125°C Ceramic DIP: -10 mW/°C from 100° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

		T.,	Gu	aranteed Li	mit	
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Chip Select to Output Y (Figures 1 and 5)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
^t PLH	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 5)	2.0 4.5 6.0	230 46 39	290 58 49	345 69 59	ns
tPHL		2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	
^t PLH	Maximum Propagation Delay, Latch Enable to Output Y (Figures 3 and 5)	2.0 4.5 6.0	230 46 39	290 58 49	345 69 59	ns
tPHL		2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	рF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.


, ,	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} = 5.0 V		
	Used to determine the no-load dynamic power consumption:			Į
	PD=CPD VCC2f+ICC VCC	70	pF	İ
	For load considerations, see Chapter 4.			١

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Gu	aranteed Li	mit	Unit
Symbol	Parameter	VCC	25°C to -55°C	≤85°C	≤125°C	
t _{su}	Minimum Setup Time, Input A to Latch Enable (Figure 4)	2.0 4.5 6.0	100 20 17	125 25 21	150 30 26	ns
th	Minimum Hold Time, Latch Enable to Input A (Figure 4)	2.0 4.5 6.0	5 5 5	5 5 5	5 5 5	ns
t _w	Minimum Pulse Width, Latch Enable (Figure 3)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns

NOTE: Information on typical parametric values can be found in Chapter 4.

SWITCHING WAVEFORMS







Figure 2.







Figure 3.

Figure 4.



*Includes all probe and jig capacitance.

Figure 5. Test Circuit

5

FUNCTION TABLE

		/	Address	s Input	s	Selected
Latch Enable	Chip Select	А3	A2	A1	A0	Output (High)
Н	L	L	L	L	L	Y0
Н	L	L	L	L	Н	Y1
Н	L	L	L	Η.	L	Y2
Н	L	L	Ľ	Н	Н	Y3
Н	L	L	Н	L	L	Y4
Н	L	L	Н	L	Н	Y5
Η .	L	L	н	Н	L	Y6
Н	L	L	Н	H	Н	Y7
Н	L	Н	L	L	L	Y8
н	L	Н	L	L	Н	Y9
Н	L	Н	L	Н	L	Y10
н	L	Н	L	н	Н	Y11
Τ	L	Н	Н	L	L	Y12
Н	L	н	Н	L	Н	Y13
Н	L	Н	Н	Н	L	Y14
Н	L	н	Н	Н	Н	Y15
						All
Х	Н	Х	Х	X	Х	Outputs = L
						Latched
L	Ł	Х	Х	X	Х	Data

PIN DESCRIPTIONS

ADDRESS INPUTS

A0, A1, A2, A3 (PINS 2, 3, 21, 22) — Address Inputs. These inputs are decoded to produce a high level on one of 16 outputs. The inputs are arranged such that A3 is the most-significant bit and A0 is the least-significant bit. The decimal equivalent of the binary input address indicates which of the 16 data outputs, Y0-Y15, is selected.

OUTPUTS


Y0-Y15 (PINS 11, 9, 10, 8, 7, 6, 5, 4, 18, 17, 20, 19, 14, 13, 16, 15) — Active-High Outputs. These outputs produce a high level when selected (Latch Enable = H, Chip Select = L) and are at a low level when not selected.

CONTROL INPUTS


LATCH ENABLE (PIN 1) — Latch Enable Input. A low level on this input stores the data on the Address data inputs in the 4-bit latch. A high level on the Latch Enable input makes the latch transparent and allows the outputs to follow the inputs. Note that the data is latched only while the Latch Enable input is at a low level.

CHIP SELECT (PIN 23) — Chip Select Input. A high on this input produces a low level on all outputs, regardless of what appears at the address or Latch Enable inputs. A low level on the Chip Select input allows the selected output to produce a high level.


TIMING DIAGRAM




EXPANDED LOGIC DIAGRAM



MICROPROCESSOR MEMORY DECODING



CODE TO CODE CONVERSION — HEXADECIMAL TO BCD



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Dual Precision Monostable Multivibrator (Retriggerable, Resettable)


High-Performance Silicon-Gate CMOS

The MC54/74HC4538 is identical in pinout to the MC14538B and the MC14528B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This dual monostable multivibrator may be triggered by either the positive or the negative edge of an input pulse, and produces a precision output pulse over a wide range of pulse widths. Because the device has conditioned trigger inputs, there are no trigger-input rise and fall time restrictions. The output pulse width is determined by the external timing components, R_X and C_X . The device has a reset function which forces the Ω output low and the $\overline{\Omega}$ output high, regardless of the state of the output pulse circuitry.

- Unlimited Rise and Fall Times Allowed on the Trigger Inputs
- Output Pulse Width is Independent of the Trigger Pulse Width
- ± 10% Guaranteed Pulse Width Variation from Part to Part (Using the Same Test Jig)
- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 145 FETs or 36 Equivalent Gates

LOGIC DIAGRAM



PIN 16 = V_{CC} PIN 8 = GND

R_X and c_x are external components Pin 1 and Pin 15 must be hard wired to GND

MC54/74HC4538



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ

Plastic Ceramic

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT GND [1 ● 16 VCC C_X1/R_X1 2 15 GND RESET 1 14 C_X2/R_X2 13 RESET 2 A1 🛛 12 TA2 B1 [11 DB2 Q1 🛮 <u>a</u>ī d 10 1 02 GND [0 02 9

FUNCTION TABLE

	Inputs		Outputs			
Reset	Α	В	a	ā		
H	ر ا	/ I	7,4	7		
H	Х	Υ	Not Triggered Not Triggered			
H	L,H,∕∕ L	H L,H, \	Not Triggered Not Triggered			
	X X	X X	L H Not Triggered			

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
V _{in}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	ν .
l _{in}	DC Input Current, per Pin-A, B, Reset	±20	mA
lin	DC Input Current, per Pin—CX/RX	±30	mA
lout	DC Output Current, per Pin	± 25	mA
lcc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP†	750	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		°C
	(Plastic DIP)	260	
	(Ceramic DIP)	300	

MC54/74HC4538

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND≤(Vin or Vout)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused

outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GN	ID)	2.0	6.0	٧
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Re	ferenced to GND)	0	Vcc	٧
TA	Operating Temperature, All Package T	ypes	- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time — Reset (Figure 5)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns
	A or B (Figure 5)		_	no limit	
RX	External Timing Resistor	V _{CC} < 4.5 V V _{CC} ≥ 4.5 V	10 2.0	*	kΩ
СX	External Timing Capacitor		0	*	μF

^{*}The maximum allowable values of R_X and C_X are a function of the leakage of capacitor C_X , the leakage of the HC4538, and leakage due to board layout and surface resistance. For most applications, C_X/R_X should be limited to a maximum value of 10 μ F/1 M Ω . Values of $C_X>1.0~\mu$ F may cause a problem during power down (see Power-Down Considerations). Susceptibility to externally induced noise signals may occur for $R_X > 1$ M Ω .

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

					Gua	ranteed Li	mit	
Symbol	Parameter	Test Condit	ions	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0. l _{out} ≤20 μA	.1 V	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} = 0.1 V or V _{CC} − 0. l _{out} ≤20 μA	.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
V _{OH}	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current (A, B, Reset)	V _{in} =V _{CC} or GND		6.0	±0.1	± 1.0	±1.0	μΑ
lin	Maximum Input Leakage Current (C _X /R _X)	V _{in} =V _{CC} or GND		6.0	± 50	± 500	± 500	nA
lcc	Maximum Quiescent Supply Current (per Package) Standby State	V _{in} =V _{CC} or GND Q1 and Q2=Low I _{out} =0 µA		6.0	130	220	350	μΑ
Icc	Maximum Supply Current (per Package) Active State	$V_{in} = V_{CC}$ or GND Q1 and Q2 = High $I_{out} = 0 \mu A$ Pins 2 and 14 = 0.5 V_{CC}		6.0	150	250	400	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

			V	Guaranteed Limit			
Symbol	Parameter		V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
^t PLH	Maximum Propagation Delay, Input A or B to Q (Figures 4 and 6)		2.0 4.5 6.0	250 50 43	315 63 54	375 75 64	ns
^t PHL	Maximum Propagation Delay, Input A or B to $\overline{\mathbb{Q}}$ (Figures 4 and 6)		2.0 4.5 6.0	275 55 47	345 69 59	415 83 71	ns
tPHL	Maximum Propagation Delay, Reset to Q (Figures 5 and 6)		2.0 4.5 6.0	250 50 43	315 63 54	375 75 64	ns
^t PLH	Maximum Propagation Delay, Reset to Q (Figures 5 and 6)		2.0 4.5 6.0	275 55 47	345 69 59	415 83 71	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 5 and 6)		2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance	(A, B, Reset) (C _X , R _X)	-	10 25	10 25	10 25	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

	C _{PD}	Power Dissipation Capacitance (Per Multivibrator)	Typical @ 25°C, V _{CC} =5.0 V	
		Used to determine the no-load dynamic power consumption:		
-		$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	150	pF
		For load considerations, see Chapter 4.		

TIMING REQUIREMENTS (Input $t_r = t_f = 6$ ns)

			Gu	aranteed L	mit	
Symbol	Parameter	V _{CC} V	25°C to -55°C	≤85°C	≤125°C	Unit
t _{rec}	Minimum Recovery Time, Reset Inactive to A or B (Figure 5)	2.0 4.5 6.0	0 0 0	0 0 0	0 0 0	ns
t _W	Minimum Pulse Width, Input A or B (Figure 4)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _W	Minimum Pulse Width, Reset (Figure 5)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
t _r , t _f	Maximum Input Rise and Fall Times, Reset (Figure 5)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns
	A or B (Figure 5)	2.0 4.5 6.0		No Limit		

NOTE: Information on typical parametric values can be found in Chapter 4.

OUTPUT PULSE WIDTH CHARACTERISTICS (C1 = 50 pF)

	and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s	Conditions		Temperature						
Symbol	Parameter		V _{CC} 25°		25°C		to 85°C	–55° t	o 125°C	Unit
		Timing Components	v	Min	Max	Min	Max	Min	Max	. 1
τ	Output Pulse Width* (Figures 4 and 6)	$R_X = 10 \text{ k}\Omega, C_X = 0.1 \mu\text{F}$	5.0	0.63	0.77	0.60	0.80	0.59	0.81	ms
. –	Pulse Width Match Between Circuits in the Same Package	_	-				±5			%
	Pulse Width Match Variation (Part to Part)	_	_			:	± 10			%

^{*}For output pulse widths greater than 100 μ s, typically τ =kR χ C χ , where the value of k may be found in Figure 1.




Figure 1. Typical Output Pulse Width Constant, k, versus Supply Voltage (For output pulse widths ≥100 μs: τ= kRχCχ)




Figure 2. Output Pulse Width vs. Timing Capacitance






Figure 3. Normalized Output Pulse Width versus Power Supply Voltage

SWITCHING WAVEFORMS





DEVICE UNDER

TEST

*Includes all probe and jig capacitance.

Figure 6. Test Circuit

PIN DESCRIPTIONS

INPUTS

A1, A2 (PINS 4, 12) — Positive-edge trigger inputs. A rising-edge signal on either of these pins triggers the corresponding multivibrator when there is a high level on the B1 or B2 input.

B1, B2 (PINS 5, 11) — Negative-edge trigger inputs. A falling-edge signal on either of these pins triggers the corresponding multivibrator when there is a low level on the A1 or A2 input.

RESET 1, RESET 2 (PINS 3, 13) — Reset inputs (active low). When a low level is applied to one of these pins, the Q output of the corresponding multivibrator is reset to a low level and the \overline{Q} output is set to a high level.

 C_X1/R_X1 and C_X2/R_X2 (PINS 2 and 14) — External timing components. These pins are tied to the common points of the external timing resistors and capacitors (see the Block Diagram). Polystyrene capacitors are recommended for optimum

pulse width control. Electrolytic capacitors are not recommended due to high leakages associated with these type capacitors.

GND (PINS 1 and 15) — External ground. The external timing capacitors discharge to ground through these pins.

OUTPUTS

Q1, Q2 (PINS 6, 10) — Noninverted monostable outputs. These pins (normally low) pulse high when the multivibrator is triggered at either the A or the B input. The width of the pulse is determined by the external timing components, $R_{\boldsymbol{X}}$ and $C_{\boldsymbol{X}}$.

Q1, Q2 (PINS 7, 9) — Inverted monostable outputs. These pins (normally high) pulse low when the multivibrator is triggered at either the A or the B input. These outputs are the inverse of Q1 and Q2.

LOGIC DETAIL




Figure 7

CIRCUIT OPERATION

Figure 10 shows the HC4538 configured in the retriggerable mode. Briefly, the device operates as follows (refer to Figure 7): In the quiescent state, the external timing capacitor, C_X, is charged to V_{CC}. When a trigger occurs, the Q output goes high and C_X discharges qucikly to the lower reference voltage (V_{ref} Lower \approx 1/3 V_{CC}). C_X then charges, through R_X, back up to the upper reference voltage (V_{ref} Upper \approx 2/3 V_{CC}), at which point the one-shot has timed out and the Q output goes low.

The following, more detailed description of the circuit operation refers to both the logic detail (Figure 7) and the timing diagram (Figure 8).

QUIESCENT STATE

In the quiescent state, before an input trigger appears, the output latch is high and the reset latch is high (#1 in Figure 8). Thus the Q output (pin 6 or 10) of the monostable multivibrator is low (#2, Figure 8).

The output of the trigger-control circuit is low (#3), and transistors M1, M2, and M3 are turned off. The external timing capacitor, C_X , is charged to V_{CC} (#4), and the upper reference circuit has a low output (#5). Transistor M4 is turned on and

transmission gate T1 is turned off. Thus the lower reference circuit has V_{CC} at the noninverting input and a resulting low output (#6).

In addition, the output of the trigger-control reset circuit is low.

TRIGGER OPERATION

The HC4538 is triggered by either a rising-edge signal at input A (#7) or a falling-edge signal at input B (#8), with the unused trigger input and the Reset input held at the voltage levels shown in the Function Table. Either trigger signal will cause the output of the trigger-control circuit to go high (#9).

The trigger-control circuit going high simultaneously initiates three events. First, the output latch goes low, thus taking the Q output of the HC4538 to a high state (#10). Second, transistor M3 is turned on, which allows the external timing capacitor, CX, to rapidly discharge toward ground (#11). (Note that the voltage across CX appears at the input of the upper reference circuit comparator). Third, transistor M4 is turned off and transmission gate T1 is turned on, thus allowing the voltage across CX to also appear at the input of the lower reference circuit comparator.




Figure 8. Timing Diagram

When C χ discharges to the reference voltage of the lower reference circuit (#12), the outputs of both reference circuits will be high (#13). The trigger-control reset circuit goes high, resetting the trigger-control circuit flip-flop to a low state (#14). This turns transistor M3 off again, allowing C χ to begin to charge back up toward V $_{CC}$, with a time constant $t=R_{\chi}C_{\chi}$ (#15). In addition, transistor M4 is turned on and transmission gate T1 is turned off. Thus a high voltage level is applied to the input of the lower reference circuit comparator, causing its output to go low (#16). The monostable multivibrator may be retriggered at any time after the trigger-control circuit goes low.

When C_X charges up to the reference voltage of the upper reference circuit (#17), the output of the upper reference circuit goes low (#18). This causes the output latch to toggle, taking the Q output of the HC4538 to a low state (#19), and completing the time-out cycle.

POWER-DOWN CONSIDERATIONS

Large values of C_X may cause problems when powering down the HC4538 because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from V_{CC} through the input protection diodes at pin 2 or pin 14. Current through the protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than t = V_{CC} · C_X/(30 mA). For example, if V_{CC} = 5 V and C_X = 15 μ F, the V_{CC} supply must turn off no faster than t = (5 V) • (15 μ F)/30 mA = 2.5 ms. This is usually not a problem because power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of VCC to zero volts occurs, the HC4538 may sustain damage. To avoid this possibility, use an external damping diode, D_{X_i} connected as shown in Figure 9. Best results can be achieved if diode D_{X} is chosen to be a germanium or Schottky type diode able to withstand large current surges.

RESET OPERATION

A low voltage applied to the Reset pin always forces the Q output of the HC4538 to a low state.

The timing diagram illustrates the case in which reset occurs (#20) while C_X is charging up toward the reference voltage of the upper reference circuit (#21). When a reset occurs, the output of the reset latch goes low (#22), turning on transistor M1. Thus C_X is allowed to quickly charge up to V_{CC} (#23) to await the next trigger signal.

RETRIGGER OPERATION

When used in the retriggerable mode (Figure 10), the HC4538 may be retriggered during timing out of the output pulse at any time after the trigger-control circuit flip-flop has been reset (#24). Because the trigger-control circuit flip-flop resets shortly after C_X has discharged to the reference voltage of the lower reference circuit (#25), the minimum retrigger time, $t_{\Gamma\Gamma}$ (Figure 5) is a function of internal propagation delays and the discharge time of C_X .

Figure 11 shows the device configured in the nonretriggerable mode.




Figure 9. Discharge Protection During Power Down

TYPICAL APPLICATIONS




Figure 10. Retriggerable Monostable Circuitry




Figure 11. Nonretriggerable Monostable Circuitry





Figure 12. Elimination of Output Pulse Width During Power-Up



MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Quad 2-Input Exclusive NOR Gate


High-Performance Silicon-Gate CMOS

The MC54/74HC7266 is identical in pinout to the LS266 and the HC266. The HC7266 has standard CMOS outputs instead of open-drain outputs.

The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 56 FETs or 14 Equivalent Gates

LOGIC DIAGRAM



MC54/74HC7266



J SUFFIX CERAMIC CASE 632-08



N SUFFIX PLASTIC CASE 646-06



D SUFFIX SOIC CASE 751A-02

ORDERING INFORMATION

MC74HCXXXXN MC54HCXXXXJ MC74HCXXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 6.

PIN ASSIGNMENT A1 [1 • 14] V_{CC} B1 [2 13] B4 Y1 [3 12] A4 Y2 [4 11] Y4 A2 [5 10] Y3 B2 [6 9] B3 GND [7 8] A3

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	٧
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	٧
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC}+0.5$	٧
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND ≤ (Vin or Vout) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

Ceramic DIP: -10 mW/°C from 100° to 125°C SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	٧	
V _{in} ,V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f		CC = 2.0 V CC = 4.5 V	0	1000 500	ns
	\ \	CC=4.5 V	Ö	400	

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	aranteed L	imit	
Symbol	Parameter	Test Conditions	V _C C V	25°C to -55°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \qquad I_{\text{out}} \le 4.0 \text{ mA} \\ I_{\text{out}} \le 5.2 \text{ mA}$		3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
	·	$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 4.0 \text{ mA}$ $ I_{\text{out}} \le 5.2 \text{ mA}$		0.26 0.26	0.33 0.33	0.40 0.40	
l _{in}	Maximum Input Leakage Current	Vin=V _{CC} or GND	6.0	±0.1	±1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA	6.0	2	20	40	μΑ

NOTE: Information on typical parametric values can be found in Chapter 4.

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating - Plastic DIP: -10 mW/°C from 65° to 125°C

AC ELECTRICAL CHARACTERISTICS ($C_1 = 50 \text{ pF, Input } t_r = t_f = 6 \text{ ns}$)

			Gua			
Symbol	Parameter	V _{CC}	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 4.5 6.0	120 24 20	150 30 26	180 36 31	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C _{in}	Maximum Input Capacitance		10	10	10	рF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
- 2. Information on typical parametric values can be found in Chapter 4.

C _{PD}	Power Dissipation Capacitance (Per Gate)	Typical @ 25°C, V _{CC} = 5.0 V	
	Used to determine the no-load dynamic power consumption:		
	$P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$	33	рF
	For load considerations, see Chapter 4.		






Figure 1. Switching Waveforms



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

LOGIC DETAIL (1/4 of Device)



APPLICATION INFORMATION

Bi ϕ -L is defined as biphase-level code. Also known as Manchester Code, this technique utilizes binary phase shift keying (PSK). The Bi ϕ -L output shown in Figure 3 carries both data and synchronization information; therefore, separate data and clock lines are not required to transfer information. A positive-going transition in the middle of the bit interval

indicates a logic zero; a negative-going transition indicates a logic one (see Figure 4).

NRZ-L shown in Figure 3 is non-return-to-zero level code. This is simply serial data out of a shift register, such as the HC597.

The Bi ϕ -L signal must be phase coherent (i.e., no glitches). Therefore, NRZ-L and clock transitions must be coincident.




Figure 3. Biphase-Level Encoder (Manchester Encoder)




Figure 4. Timing Diagram


Package Dimensions

6

PACKAGE DIMENSIONS

The packaging availability for each device is indicated on the individual data sheets. Dimensions for the packages are given in this section.

14-PIN PACKAGES •





1	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	19.05	19.94	0.750	0.785	
. В	6.23	7.11	0.245	0.280	
С	3.94	5.08	0.155	0.200	
D	0.39	0.50	0.015	0.020	
F	1.40	1.65	0.055	0.065	
G	2.54	BSC	0.100	BSC	
J	0.21	0.38	0.008	0.015	
K	3.18	4.31	0.125	0.170	
L	7.62	BSC	0.300 BSC		
M	0°	15°	0°	15°	
N	0.51	1.01	0.020	0.040	


NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

N SUFF PLASTI	С
A NOTE 4	
→ F	—ı

PLANE








- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE 3. DIMENSION "B" DOES NOT INCLUDE MOLD POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- FLASH.
- 4. ROUNDED CORNERS OPTIONAL; AS SHOWN IN PREVIOUS ISSUE.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	18.16	19.56	0.715	0.770
В	6.10	6.60	0.240	0.260
С	3.69	4.69	0.145	0.185
۵	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100	BSC
Н	1.32	2.41	0.052	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62	BSC	0.300 BSC	
М	0°	10°	0°	10°
N	0.39	1.01	0.015	0.039

PACKAGE DIMENSIONS


- 14-PIN PACKAGES -



NOTES:

- 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.


	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	.0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019



1	MILLIN	MILLIMETERS INCHES		HES
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.55	0.750	0.770
В	6.10	7.36	0.240	0.290
C	-	4.19		0.165
D	0.39	0.53	0.015	0.021
E	1.27	BSC	0.050	BSC
F	1.40	1.77	0.055	0.070
G	2.54	BSC	0.100	BSC
J	0.23	0.27	0.009	0.011
K		5.08		0.200
L	7.62	BSC	0.300 BSC	
M	0°	15°	0°	15°
N	0.39	0.88	0.015	0.035

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.





MILLIMETERS

DIM	MIN	MAX	MIN	MAX	
Α	18.80	19.55	0.740	0.770	
В	6.35	6.85	0.250	0.270	
С	3.69	4.44	0.145	0.175	
D	0.39	0.53	0.015	0.021	
F	1.02	1.77	0.040	0.070	
G	2.54 BSC		0.100 BSC		
Н	1.27	BSC	0.050 BSC		
J	0.21	0.38	0.008	0.015	
K	2.80	3.30	0.110	0.130	
L	7.50	7.74	0.295	0.305	
M	0°	10°	0°	10°	

1.01

0.020


0.040

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 4. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
- 5. ROUNDED CORNERS OPTIONAL.

16-PIN PACKAGES


DW SUFFIX



NOTES:

- 1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		ILLIMETERS INCHES	
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	1.27 BSC		BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019




NOTES

- DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050	BSC
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
P	10.05	10.55	0.395	0.415
	0.25	0.75	0.010	0.029

J SUFFIX CERAMIC CASE 732-03







MILLIMETERS INCHES DIM MIN MAX MIN MAX 25.15 0.940 0.990 23.88 A В 6.60 7.49 0.260 0.295 C 3.81 5.08 0.150 0.200 D 0.38 0.56 0.015 0.022 F 1.40 1.65 0.055 0.065 G 2.54 BSC 0.100 BSC Н 0.050 0.51 1.27 0.020 0.30 0.012 J 0.20 0.008 3.18 4.06 0.125 0.160 L 7.62 BSC 0.300 BSC M 0° 15° 0° 15° N 0.25 1.02 0.010 0.040

NOTES:

- LEADS WITHIN 0.25 mm (0.010) DIA., TRUE POSITION AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
- 2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIM A AND B INCLUDES MENISCUS.









N	0	Τ	E	S

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- DIMENSION "L" TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.

DIM MIN MAX MIN MAX A 25.66 27.17 1.010 1.070		***********			
B 6.10 6.60 0.240 0.260 C 3.81 4.57 0.150 0.180 D 0.39 0.55 0.015 0.022 E 1.27 BSC 0.050 BSC 0.070 G 2.54 BSC 0.100 BSC J 0.21 0.38 0.008 0.015 K 2.80 3.55 0.110 0.140 L 7.62 BSC 0.300 BSC M 0° 15° 0° 15°	DIM	MIN	MAX	MIN	MAX
C 3.81 4.57 0.150 0.180 D 0.39 0.55 0.015 0.022 E 1.27 BSC 0.050 BSC 0.070 F 1.27 1.77 0.050 0.070 G 2.54 BSC 0.100 BSC J 0.21 0.38 0.008 0.015 K 2.80 3.55 0.110 0.140 L 7.62 BSC 0.300 BSC M 0° 15° 0° 15°	Α	25.66	27.17	1.010	1.070
D 0.39 0.55 0.015 0.022 E 1.27 BSC 0.050 BSC F 1.27 1.77 0.050 0.070 G 2.54 BSC 0.100 BSC J 0.21 0.38 0.008 0.015 K 2.80 3.55 0.110 0.140 L 7.62 BSC 7.62 BSC 0.300 BSC M 0° 15° 0° 15° 0° 15°	В	6.10	6.60	0.240	0.260
E 1.27 BSC 0.050 BSC F 1.27 1.77 0.050 0.070 G 2.54 BSC 0.100 BSC J 0.21 0.38 0.008 0.015 K 2.80 3.55 0.110 0.140 L 7.62 BSC 0.300 BSC M 0° 15° 0° 15°	C	3.81	4.57	0.150	0.180
F 1.27 1.77 0.050 0.070 G 2.54 BSC 0.100 BSC J 0.21 0.38 0.008 0.015 K 2.80 3.55 0.110 0.140 L 7.62 BSC 0.300 BSC M 0° 15° 0° 15°	D	0.39	0.55	0.015	0.022
G 2.54 BSC 0.100 BSC J 0.21 0.38 0.008 0.015 K 2.80 3.55 0.110 0.140 L 7.62 BSC 0.300 BSC M 0° 15° 0° 15°	E	1.27	BSC	0.050) BSC
J 0.21 0.38 0.008 0.015 K 2.80 3.55 0.110 0.140 L 7.62 BSC 0.300 BSC M 0° 15° 0° 15°	F	1.27	1.77	0.050	0.070
K 2.80 3.55 0.110 0.140 L 7.62 BSC 0.300 BSC M 0° 15° 0° 15°	G	2.54 BSC		0.100) BSC
L 7.62 BSC 0.300 BSC M 0° 15° 0° 15°	J	0.21	0.38	0.008	0.015
M 0° 15° 0° 15°	K	2.80	3.55	0.110	0.140
	L	7.62	BSC	0.300 BSC	
N 0.51 1.01 0.020 0.040	M	0°	15°	0°	15°
	N	0.51	1.01	0.020	0.040

MILLIMETERS


INCHES

6

6

20-PIN PACKAGES -

DW SUFFIX SOIC CASE 751D-03





NOTES:


- DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
- 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 3. CONTROLLING DIMENSION: MILLIMETER.
- 4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	12.65	12.95	0.499	0.510
В	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
М	0°	7°	0°	7°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

24-PIN PACKAGES



J SUFFIX CERAMIC CASE 758-01





DIM MIN MAX MIN MAX 1.240 Α 31.50 32.64 1.285 В 7.24 7.75 0.285 0.305 C 3.68 4.44 0.145 0.175 D 0.38 0.53 0.015 0.021 F 1.14 1.57 0.045 0.062 G 2.54 BSC 0.100 BSC 0.20 0.008 0.33 0.013 K 2.54 4.19 0.100 0.165 7.62 7.87 0.300 0.310

1.27

10.16

INCHES

0.020

0.360

0.050

0.400

INCHES

MAX

0.040

MIN


0.020

MILLIMETERS

NOTES:

- 1. DIMENSION A IS DATUM.
- 2. POSITIONAL TOLERANCE FOR LEADS: 24 PLACES
- **♦** 0.25 (0.010) M T A M
- 3. T- IS SEATING PLANE.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

N SUFFIX PLASTIC CASE 724-03







N

P

0.51

9.14





A	31.24	32.13	1.230	1.265
В	6.35	6.86	0.250	0.270
С	4.06	4.57	0.160	0.180
۵	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100	BSC
Н	1.60	2.11	0.063	0.083
J	0.18	0.30	0.007	0.012
K	2.92	3.43	0.115	0.135
L	7.37	7.87	0.290	0.310
8.6		4.00		400

1.02

MAX

MILLIMETERS

MIN

0.51

N

NOTES:

- LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010)
 DIA AT SEATING PLANE AT MAXIMUM MATERIAL
 CONDITION (DIM D).
- 2. CHAMFERRED CONTOUR OPTIONAL.

MOTOROLA HIGH-SPEED CMOS LOGIC DATA

- 1 Alphanumeric Index
- 2 Function Selector Guide
- The "Better" Program
- 4 Design Considerations
- 5 Data Sheets
- 6 Package
 Dimensions

